ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"Trigger_Comp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.global	Trigger_Comp_initVar
  19              		.bss
  20              		.type	Trigger_Comp_initVar, %object
  21              		.size	Trigger_Comp_initVar, 1
  22              	Trigger_Comp_initVar:
  23 0000 00       		.space	1
  24              		.section	.text.Trigger_Comp_Init,"ax",%progbits
  25              		.align	2
  26              		.global	Trigger_Comp_Init
  27              		.thumb
  28              		.thumb_func
  29              		.type	Trigger_Comp_Init, %function
  30              	Trigger_Comp_Init:
  31              	.LFB0:
  32              		.file 1 "Generated_Source\\PSoC5\\Trigger_Comp.c"
   1:Generated_Source\PSoC5/Trigger_Comp.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/Trigger_Comp.c **** * File Name: Trigger_Comp.c
   3:Generated_Source\PSoC5/Trigger_Comp.c **** * Version 2.0
   4:Generated_Source\PSoC5/Trigger_Comp.c **** *
   5:Generated_Source\PSoC5/Trigger_Comp.c **** * Description:
   6:Generated_Source\PSoC5/Trigger_Comp.c **** *  This file provides the source code to the API for the Comparator component
   7:Generated_Source\PSoC5/Trigger_Comp.c **** *
   8:Generated_Source\PSoC5/Trigger_Comp.c **** * Note:
   9:Generated_Source\PSoC5/Trigger_Comp.c **** *  None
  10:Generated_Source\PSoC5/Trigger_Comp.c **** *
  11:Generated_Source\PSoC5/Trigger_Comp.c **** ********************************************************************************
  12:Generated_Source\PSoC5/Trigger_Comp.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  13:Generated_Source\PSoC5/Trigger_Comp.c **** * You may use this file only in accordance with the license, terms, conditions, 
  14:Generated_Source\PSoC5/Trigger_Comp.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  15:Generated_Source\PSoC5/Trigger_Comp.c **** * the software package with which this file was provided.
  16:Generated_Source\PSoC5/Trigger_Comp.c **** *******************************************************************************/
  17:Generated_Source\PSoC5/Trigger_Comp.c **** 
  18:Generated_Source\PSoC5/Trigger_Comp.c **** #include "Trigger_Comp.h"
  19:Generated_Source\PSoC5/Trigger_Comp.c **** 
  20:Generated_Source\PSoC5/Trigger_Comp.c **** uint8 Trigger_Comp_initVar = 0u;
  21:Generated_Source\PSoC5/Trigger_Comp.c **** 
  22:Generated_Source\PSoC5/Trigger_Comp.c **** /* Internal functions definitoin */
  23:Generated_Source\PSoC5/Trigger_Comp.c **** static void Trigger_Comp_trimAdjust(uint8 nibble) ;
  24:Generated_Source\PSoC5/Trigger_Comp.c **** 
  25:Generated_Source\PSoC5/Trigger_Comp.c **** /* static Trigger_Comp_backupStruct  Trigger_Comp_backup; */
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 2


  26:Generated_Source\PSoC5/Trigger_Comp.c **** #if (CY_PSOC5A)
  27:Generated_Source\PSoC5/Trigger_Comp.c ****     static Trigger_Comp_LOWPOWER_BACKUP_STRUCT  Trigger_Comp_lowPowerBackup;
  28:Generated_Source\PSoC5/Trigger_Comp.c **** #endif /* CY_PSOC5A */
  29:Generated_Source\PSoC5/Trigger_Comp.c **** 
  30:Generated_Source\PSoC5/Trigger_Comp.c **** /* variable to decide whether or not to restore the control register in 
  31:Generated_Source\PSoC5/Trigger_Comp.c ****    Enable() API for PSoC5A only */
  32:Generated_Source\PSoC5/Trigger_Comp.c **** #if (CY_PSOC5A)
  33:Generated_Source\PSoC5/Trigger_Comp.c ****     static uint8 Trigger_Comp_restoreReg = 0u;
  34:Generated_Source\PSoC5/Trigger_Comp.c **** #endif /* CY_PSOC5A */
  35:Generated_Source\PSoC5/Trigger_Comp.c **** 
  36:Generated_Source\PSoC5/Trigger_Comp.c **** 
  37:Generated_Source\PSoC5/Trigger_Comp.c **** /*******************************************************************************
  38:Generated_Source\PSoC5/Trigger_Comp.c **** * Function Name: Trigger_Comp_Init
  39:Generated_Source\PSoC5/Trigger_Comp.c **** ********************************************************************************
  40:Generated_Source\PSoC5/Trigger_Comp.c **** *
  41:Generated_Source\PSoC5/Trigger_Comp.c **** * Summary:
  42:Generated_Source\PSoC5/Trigger_Comp.c **** *  Initialize to the schematic state
  43:Generated_Source\PSoC5/Trigger_Comp.c **** * 
  44:Generated_Source\PSoC5/Trigger_Comp.c **** * Parameters:
  45:Generated_Source\PSoC5/Trigger_Comp.c **** *  void
  46:Generated_Source\PSoC5/Trigger_Comp.c **** *
  47:Generated_Source\PSoC5/Trigger_Comp.c **** * Return:
  48:Generated_Source\PSoC5/Trigger_Comp.c **** *  void
  49:Generated_Source\PSoC5/Trigger_Comp.c **** *
  50:Generated_Source\PSoC5/Trigger_Comp.c **** *******************************************************************************/
  51:Generated_Source\PSoC5/Trigger_Comp.c **** void Trigger_Comp_Init(void) 
  52:Generated_Source\PSoC5/Trigger_Comp.c **** {
  33              		.loc 1 52 0
  34              		.cfi_startproc
  35              		@ args = 0, pretend = 0, frame = 0
  36              		@ frame_needed = 1, uses_anonymous_args = 0
  37 0000 80B5     		push	{r7, lr}
  38              		.cfi_def_cfa_offset 8
  39              		.cfi_offset 7, -8
  40              		.cfi_offset 14, -4
  41 0002 00AF     		add	r7, sp, #0
  42              		.cfi_def_cfa_register 7
  53:Generated_Source\PSoC5/Trigger_Comp.c ****     /* Set default speed/power */
  54:Generated_Source\PSoC5/Trigger_Comp.c ****     Trigger_Comp_SetSpeed(Trigger_Comp_DEFAULT_SPEED);
  43              		.loc 1 54 0
  44 0004 0120     		movs	r0, #1
  45 0006 FFF7FEFF 		bl	Trigger_Comp_SetSpeed
  55:Generated_Source\PSoC5/Trigger_Comp.c **** 
  56:Generated_Source\PSoC5/Trigger_Comp.c ****     /* Set default Hysteresis */
  57:Generated_Source\PSoC5/Trigger_Comp.c ****     #if ( Trigger_Comp_DEFAULT_HYSTERESIS == 0u )
  58:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_CR |= Trigger_Comp_HYST_OFF;
  59:Generated_Source\PSoC5/Trigger_Comp.c ****     #else
  60:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_CR &= (uint8)(~Trigger_Comp_HYST_OFF);
  46              		.loc 1 60 0
  47 000a 144A     		ldr	r2, .L2
  48 000c 134B     		ldr	r3, .L2
  49 000e 1B78     		ldrb	r3, [r3]
  50 0010 DBB2     		uxtb	r3, r3
  51 0012 23F02003 		bic	r3, r3, #32
  52 0016 DBB2     		uxtb	r3, r3
  53 0018 1370     		strb	r3, [r2]
  61:Generated_Source\PSoC5/Trigger_Comp.c ****     #endif /* Trigger_Comp_DEFAULT_HYSTERESIS == 0u */
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 3


  62:Generated_Source\PSoC5/Trigger_Comp.c ****     /* Power down override feature is not supported for PSoC5A. */
  63:Generated_Source\PSoC5/Trigger_Comp.c ****     #if (CY_PSOC3 || CY_PSOC5LP)
  64:Generated_Source\PSoC5/Trigger_Comp.c ****         /* Set default Power Down Override */
  65:Generated_Source\PSoC5/Trigger_Comp.c ****         #if ( Trigger_Comp_DEFAULT_PWRDWN_OVRD == 0u )
  66:Generated_Source\PSoC5/Trigger_Comp.c ****             Trigger_Comp_CR &= (uint8)(~Trigger_Comp_PWRDWN_OVRD);
  54              		.loc 1 66 0
  55 001a 104A     		ldr	r2, .L2
  56 001c 0F4B     		ldr	r3, .L2
  57 001e 1B78     		ldrb	r3, [r3]
  58 0020 DBB2     		uxtb	r3, r3
  59 0022 23F00403 		bic	r3, r3, #4
  60 0026 DBB2     		uxtb	r3, r3
  61 0028 1370     		strb	r3, [r2]
  67:Generated_Source\PSoC5/Trigger_Comp.c ****         #else 
  68:Generated_Source\PSoC5/Trigger_Comp.c ****             Trigger_Comp_CR |= Trigger_Comp_PWRDWN_OVRD;
  69:Generated_Source\PSoC5/Trigger_Comp.c ****         #endif /* Trigger_Comp_DEFAULT_PWRDWN_OVRD == 0u */
  70:Generated_Source\PSoC5/Trigger_Comp.c ****     #endif /* CY_PSOC3 || CY_PSOC5LP */
  71:Generated_Source\PSoC5/Trigger_Comp.c ****     
  72:Generated_Source\PSoC5/Trigger_Comp.c ****     /* Set mux always on logic */
  73:Generated_Source\PSoC5/Trigger_Comp.c ****     Trigger_Comp_CR |= Trigger_Comp_MX_AO;
  62              		.loc 1 73 0
  63 002a 0C4A     		ldr	r2, .L2
  64 002c 0B4B     		ldr	r3, .L2
  65 002e 1B78     		ldrb	r3, [r3]
  66 0030 DBB2     		uxtb	r3, r3
  67 0032 43F00803 		orr	r3, r3, #8
  68 0036 DBB2     		uxtb	r3, r3
  69 0038 1370     		strb	r3, [r2]
  74:Generated_Source\PSoC5/Trigger_Comp.c **** 
  75:Generated_Source\PSoC5/Trigger_Comp.c ****     /* Set default sync */
  76:Generated_Source\PSoC5/Trigger_Comp.c ****     Trigger_Comp_CLK &= (uint8)(~Trigger_Comp_SYNCCLK_MASK);
  70              		.loc 1 76 0
  71 003a 094A     		ldr	r2, .L2+4
  72 003c 084B     		ldr	r3, .L2+4
  73 003e 1B78     		ldrb	r3, [r3]
  74 0040 DBB2     		uxtb	r3, r3
  75 0042 23F01803 		bic	r3, r3, #24
  76 0046 DBB2     		uxtb	r3, r3
  77 0048 1370     		strb	r3, [r2]
  77:Generated_Source\PSoC5/Trigger_Comp.c ****     #if ( Trigger_Comp_DEFAULT_BYPASS_SYNC == 0u )
  78:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_CLK |= Trigger_Comp_SYNC_CLK_EN;
  79:Generated_Source\PSoC5/Trigger_Comp.c ****     #else
  80:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_CLK |= Trigger_Comp_BYPASS_SYNC;
  78              		.loc 1 80 0
  79 004a 054A     		ldr	r2, .L2+4
  80 004c 044B     		ldr	r3, .L2+4
  81 004e 1B78     		ldrb	r3, [r3]
  82 0050 DBB2     		uxtb	r3, r3
  83 0052 43F01003 		orr	r3, r3, #16
  84 0056 DBB2     		uxtb	r3, r3
  85 0058 1370     		strb	r3, [r2]
  81:Generated_Source\PSoC5/Trigger_Comp.c ****     #endif /* Trigger_Comp_DEFAULT_BYPASS_SYNC == 0u */
  82:Generated_Source\PSoC5/Trigger_Comp.c **** }
  86              		.loc 1 82 0
  87 005a 80BD     		pop	{r7, pc}
  88              	.L3:
  89              		.align	2
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 4


  90              	.L2:
  91 005c 41580040 		.word	1073764417
  92 0060 CF5A0040 		.word	1073765071
  93              		.cfi_endproc
  94              	.LFE0:
  95              		.size	Trigger_Comp_Init, .-Trigger_Comp_Init
  96              		.section	.text.Trigger_Comp_Enable,"ax",%progbits
  97              		.align	2
  98              		.global	Trigger_Comp_Enable
  99              		.thumb
 100              		.thumb_func
 101              		.type	Trigger_Comp_Enable, %function
 102              	Trigger_Comp_Enable:
 103              	.LFB1:
  83:Generated_Source\PSoC5/Trigger_Comp.c **** 
  84:Generated_Source\PSoC5/Trigger_Comp.c **** 
  85:Generated_Source\PSoC5/Trigger_Comp.c **** /*******************************************************************************
  86:Generated_Source\PSoC5/Trigger_Comp.c **** * Function Name: Trigger_Comp_Enable
  87:Generated_Source\PSoC5/Trigger_Comp.c **** ********************************************************************************
  88:Generated_Source\PSoC5/Trigger_Comp.c **** *
  89:Generated_Source\PSoC5/Trigger_Comp.c **** * Summary:
  90:Generated_Source\PSoC5/Trigger_Comp.c **** *  Enable the Comparator
  91:Generated_Source\PSoC5/Trigger_Comp.c **** * 
  92:Generated_Source\PSoC5/Trigger_Comp.c **** * Parameters:
  93:Generated_Source\PSoC5/Trigger_Comp.c **** *  void
  94:Generated_Source\PSoC5/Trigger_Comp.c **** *
  95:Generated_Source\PSoC5/Trigger_Comp.c **** * Return:
  96:Generated_Source\PSoC5/Trigger_Comp.c **** *  void
  97:Generated_Source\PSoC5/Trigger_Comp.c **** *
  98:Generated_Source\PSoC5/Trigger_Comp.c **** *******************************************************************************/
  99:Generated_Source\PSoC5/Trigger_Comp.c **** void Trigger_Comp_Enable(void) 
 100:Generated_Source\PSoC5/Trigger_Comp.c **** {
 104              		.loc 1 100 0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 0
 107              		@ frame_needed = 1, uses_anonymous_args = 0
 108              		@ link register save eliminated.
 109 0000 80B4     		push	{r7}
 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 7, -4
 112 0002 00AF     		add	r7, sp, #0
 113              		.cfi_def_cfa_register 7
 101:Generated_Source\PSoC5/Trigger_Comp.c ****     Trigger_Comp_PWRMGR |= Trigger_Comp_ACT_PWR_EN;
 114              		.loc 1 101 0
 115 0004 094A     		ldr	r2, .L5
 116 0006 094B     		ldr	r3, .L5
 117 0008 1B78     		ldrb	r3, [r3]
 118 000a DBB2     		uxtb	r3, r3
 119 000c 43F00203 		orr	r3, r3, #2
 120 0010 DBB2     		uxtb	r3, r3
 121 0012 1370     		strb	r3, [r2]
 102:Generated_Source\PSoC5/Trigger_Comp.c ****     Trigger_Comp_STBY_PWRMGR |= Trigger_Comp_STBY_PWR_EN;
 122              		.loc 1 102 0
 123 0014 064A     		ldr	r2, .L5+4
 124 0016 064B     		ldr	r3, .L5+4
 125 0018 1B78     		ldrb	r3, [r3]
 126 001a DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 5


 127 001c 43F00203 		orr	r3, r3, #2
 128 0020 DBB2     		uxtb	r3, r3
 129 0022 1370     		strb	r3, [r2]
 103:Generated_Source\PSoC5/Trigger_Comp.c ****      
 104:Generated_Source\PSoC5/Trigger_Comp.c ****      /* This is to restore the value of register CR which is saved 
 105:Generated_Source\PSoC5/Trigger_Comp.c ****     in prior to the modification in stop() API */
 106:Generated_Source\PSoC5/Trigger_Comp.c ****     #if (CY_PSOC5A)
 107:Generated_Source\PSoC5/Trigger_Comp.c ****         if(Trigger_Comp_restoreReg == 1u)
 108:Generated_Source\PSoC5/Trigger_Comp.c ****         {
 109:Generated_Source\PSoC5/Trigger_Comp.c ****             Trigger_Comp_CR = Trigger_Comp_lowPowerBackup.compCRReg;
 110:Generated_Source\PSoC5/Trigger_Comp.c **** 
 111:Generated_Source\PSoC5/Trigger_Comp.c ****             /* Clear the flag */
 112:Generated_Source\PSoC5/Trigger_Comp.c ****             Trigger_Comp_restoreReg = 0u;
 113:Generated_Source\PSoC5/Trigger_Comp.c ****         }
 114:Generated_Source\PSoC5/Trigger_Comp.c ****     #endif /* CY_PSOC5A */
 115:Generated_Source\PSoC5/Trigger_Comp.c **** }
 130              		.loc 1 115 0
 131 0024 BD46     		mov	sp, r7
 132              		.cfi_def_cfa_register 13
 133              		@ sp needed
 134 0026 5DF8047B 		ldr	r7, [sp], #4
 135              		.cfi_restore 7
 136              		.cfi_def_cfa_offset 0
 137 002a 7047     		bx	lr
 138              	.L6:
 139              		.align	2
 140              	.L5:
 141 002c A7430040 		.word	1073759143
 142 0030 B7430040 		.word	1073759159
 143              		.cfi_endproc
 144              	.LFE1:
 145              		.size	Trigger_Comp_Enable, .-Trigger_Comp_Enable
 146              		.section	.text.Trigger_Comp_Start,"ax",%progbits
 147              		.align	2
 148              		.global	Trigger_Comp_Start
 149              		.thumb
 150              		.thumb_func
 151              		.type	Trigger_Comp_Start, %function
 152              	Trigger_Comp_Start:
 153              	.LFB2:
 116:Generated_Source\PSoC5/Trigger_Comp.c **** 
 117:Generated_Source\PSoC5/Trigger_Comp.c **** 
 118:Generated_Source\PSoC5/Trigger_Comp.c **** /*******************************************************************************
 119:Generated_Source\PSoC5/Trigger_Comp.c **** * Function Name: Trigger_Comp_Start
 120:Generated_Source\PSoC5/Trigger_Comp.c **** ********************************************************************************
 121:Generated_Source\PSoC5/Trigger_Comp.c **** *
 122:Generated_Source\PSoC5/Trigger_Comp.c **** * Summary:
 123:Generated_Source\PSoC5/Trigger_Comp.c **** *  The start function initializes the Analog Comparator with the default values.
 124:Generated_Source\PSoC5/Trigger_Comp.c **** *
 125:Generated_Source\PSoC5/Trigger_Comp.c **** * Parameters:
 126:Generated_Source\PSoC5/Trigger_Comp.c **** *  void
 127:Generated_Source\PSoC5/Trigger_Comp.c **** *
 128:Generated_Source\PSoC5/Trigger_Comp.c **** * Return:
 129:Generated_Source\PSoC5/Trigger_Comp.c **** *  void 
 130:Generated_Source\PSoC5/Trigger_Comp.c **** *
 131:Generated_Source\PSoC5/Trigger_Comp.c **** * Global variables:
 132:Generated_Source\PSoC5/Trigger_Comp.c **** *  Trigger_Comp_initVar: Is modified when this function is called for the 
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 6


 133:Generated_Source\PSoC5/Trigger_Comp.c **** *   first time. Is used to ensure that initialization happens only once.
 134:Generated_Source\PSoC5/Trigger_Comp.c **** *  
 135:Generated_Source\PSoC5/Trigger_Comp.c **** *******************************************************************************/
 136:Generated_Source\PSoC5/Trigger_Comp.c **** void Trigger_Comp_Start(void) 
 137:Generated_Source\PSoC5/Trigger_Comp.c **** {
 154              		.loc 1 137 0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 0
 157              		@ frame_needed = 1, uses_anonymous_args = 0
 158 0000 80B5     		push	{r7, lr}
 159              		.cfi_def_cfa_offset 8
 160              		.cfi_offset 7, -8
 161              		.cfi_offset 14, -4
 162 0002 00AF     		add	r7, sp, #0
 163              		.cfi_def_cfa_register 7
 138:Generated_Source\PSoC5/Trigger_Comp.c **** 
 139:Generated_Source\PSoC5/Trigger_Comp.c ****     if ( Trigger_Comp_initVar == 0u )
 164              		.loc 1 139 0
 165 0004 054B     		ldr	r3, .L9
 166 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 167 0008 002B     		cmp	r3, #0
 168 000a 04D1     		bne	.L8
 140:Generated_Source\PSoC5/Trigger_Comp.c ****     {
 141:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_Init();
 169              		.loc 1 141 0
 170 000c FFF7FEFF 		bl	Trigger_Comp_Init
 142:Generated_Source\PSoC5/Trigger_Comp.c ****         
 143:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_initVar = 1u;
 171              		.loc 1 143 0
 172 0010 024B     		ldr	r3, .L9
 173 0012 0122     		movs	r2, #1
 174 0014 1A70     		strb	r2, [r3]
 175              	.L8:
 144:Generated_Source\PSoC5/Trigger_Comp.c ****     }   
 145:Generated_Source\PSoC5/Trigger_Comp.c **** 
 146:Generated_Source\PSoC5/Trigger_Comp.c ****     /* Enable power to comparator */
 147:Generated_Source\PSoC5/Trigger_Comp.c ****     Trigger_Comp_Enable();    
 176              		.loc 1 147 0
 177 0016 FFF7FEFF 		bl	Trigger_Comp_Enable
 148:Generated_Source\PSoC5/Trigger_Comp.c **** }
 178              		.loc 1 148 0
 179 001a 80BD     		pop	{r7, pc}
 180              	.L10:
 181              		.align	2
 182              	.L9:
 183 001c 00000000 		.word	Trigger_Comp_initVar
 184              		.cfi_endproc
 185              	.LFE2:
 186              		.size	Trigger_Comp_Start, .-Trigger_Comp_Start
 187              		.section	.text.Trigger_Comp_Stop,"ax",%progbits
 188              		.align	2
 189              		.global	Trigger_Comp_Stop
 190              		.thumb
 191              		.thumb_func
 192              		.type	Trigger_Comp_Stop, %function
 193              	Trigger_Comp_Stop:
 194              	.LFB3:
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 7


 149:Generated_Source\PSoC5/Trigger_Comp.c **** 
 150:Generated_Source\PSoC5/Trigger_Comp.c **** 
 151:Generated_Source\PSoC5/Trigger_Comp.c **** /*******************************************************************************
 152:Generated_Source\PSoC5/Trigger_Comp.c **** * Function Name: Trigger_Comp_Stop
 153:Generated_Source\PSoC5/Trigger_Comp.c **** ********************************************************************************
 154:Generated_Source\PSoC5/Trigger_Comp.c **** *
 155:Generated_Source\PSoC5/Trigger_Comp.c **** * Summary:
 156:Generated_Source\PSoC5/Trigger_Comp.c **** *  Powers down amplifier to lowest power state.
 157:Generated_Source\PSoC5/Trigger_Comp.c **** *
 158:Generated_Source\PSoC5/Trigger_Comp.c **** * Parameters:
 159:Generated_Source\PSoC5/Trigger_Comp.c **** *  void
 160:Generated_Source\PSoC5/Trigger_Comp.c **** *
 161:Generated_Source\PSoC5/Trigger_Comp.c **** * Return:
 162:Generated_Source\PSoC5/Trigger_Comp.c **** *  void
 163:Generated_Source\PSoC5/Trigger_Comp.c **** *
 164:Generated_Source\PSoC5/Trigger_Comp.c **** *******************************************************************************/
 165:Generated_Source\PSoC5/Trigger_Comp.c **** void Trigger_Comp_Stop(void) 
 166:Generated_Source\PSoC5/Trigger_Comp.c **** {
 195              		.loc 1 166 0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 0
 198              		@ frame_needed = 1, uses_anonymous_args = 0
 199              		@ link register save eliminated.
 200 0000 80B4     		push	{r7}
 201              		.cfi_def_cfa_offset 4
 202              		.cfi_offset 7, -4
 203 0002 00AF     		add	r7, sp, #0
 204              		.cfi_def_cfa_register 7
 167:Generated_Source\PSoC5/Trigger_Comp.c ****     /* Disable power to comparator */
 168:Generated_Source\PSoC5/Trigger_Comp.c ****     Trigger_Comp_PWRMGR &= (uint8)(~Trigger_Comp_ACT_PWR_EN);
 205              		.loc 1 168 0
 206 0004 094A     		ldr	r2, .L12
 207 0006 094B     		ldr	r3, .L12
 208 0008 1B78     		ldrb	r3, [r3]
 209 000a DBB2     		uxtb	r3, r3
 210 000c 23F00203 		bic	r3, r3, #2
 211 0010 DBB2     		uxtb	r3, r3
 212 0012 1370     		strb	r3, [r2]
 169:Generated_Source\PSoC5/Trigger_Comp.c ****     Trigger_Comp_STBY_PWRMGR &= (uint8)(~Trigger_Comp_STBY_PWR_EN);
 213              		.loc 1 169 0
 214 0014 064A     		ldr	r2, .L12+4
 215 0016 064B     		ldr	r3, .L12+4
 216 0018 1B78     		ldrb	r3, [r3]
 217 001a DBB2     		uxtb	r3, r3
 218 001c 23F00203 		bic	r3, r3, #2
 219 0020 DBB2     		uxtb	r3, r3
 220 0022 1370     		strb	r3, [r2]
 170:Generated_Source\PSoC5/Trigger_Comp.c ****     
 171:Generated_Source\PSoC5/Trigger_Comp.c ****     #if (CY_PSOC5A)
 172:Generated_Source\PSoC5/Trigger_Comp.c ****         /* Enable the variable */
 173:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_restoreReg = 1u;
 174:Generated_Source\PSoC5/Trigger_Comp.c **** 
 175:Generated_Source\PSoC5/Trigger_Comp.c ****         /* Save the control register before clearing it */
 176:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_lowPowerBackup.compCRReg = Trigger_Comp_CR;
 177:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_CR = Trigger_Comp_COMP_REG_CLR;
 178:Generated_Source\PSoC5/Trigger_Comp.c ****     #endif /* CY_PSOC5A */
 179:Generated_Source\PSoC5/Trigger_Comp.c **** }
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 8


 221              		.loc 1 179 0
 222 0024 BD46     		mov	sp, r7
 223              		.cfi_def_cfa_register 13
 224              		@ sp needed
 225 0026 5DF8047B 		ldr	r7, [sp], #4
 226              		.cfi_restore 7
 227              		.cfi_def_cfa_offset 0
 228 002a 7047     		bx	lr
 229              	.L13:
 230              		.align	2
 231              	.L12:
 232 002c A7430040 		.word	1073759143
 233 0030 B7430040 		.word	1073759159
 234              		.cfi_endproc
 235              	.LFE3:
 236              		.size	Trigger_Comp_Stop, .-Trigger_Comp_Stop
 237              		.section	.text.Trigger_Comp_SetSpeed,"ax",%progbits
 238              		.align	2
 239              		.global	Trigger_Comp_SetSpeed
 240              		.thumb
 241              		.thumb_func
 242              		.type	Trigger_Comp_SetSpeed, %function
 243              	Trigger_Comp_SetSpeed:
 244              	.LFB4:
 180:Generated_Source\PSoC5/Trigger_Comp.c **** 
 181:Generated_Source\PSoC5/Trigger_Comp.c **** 
 182:Generated_Source\PSoC5/Trigger_Comp.c **** /*******************************************************************************
 183:Generated_Source\PSoC5/Trigger_Comp.c **** * Function Name: Trigger_Comp_SetSpeed
 184:Generated_Source\PSoC5/Trigger_Comp.c **** ********************************************************************************
 185:Generated_Source\PSoC5/Trigger_Comp.c **** *
 186:Generated_Source\PSoC5/Trigger_Comp.c **** * Summary:
 187:Generated_Source\PSoC5/Trigger_Comp.c **** *  This function sets the speed of the Analog Comparator. The faster the speed
 188:Generated_Source\PSoC5/Trigger_Comp.c **** *  the more power that is used.
 189:Generated_Source\PSoC5/Trigger_Comp.c **** *
 190:Generated_Source\PSoC5/Trigger_Comp.c **** * Parameters:
 191:Generated_Source\PSoC5/Trigger_Comp.c **** *  speed: (uint8) Sets operation mode of Comparator
 192:Generated_Source\PSoC5/Trigger_Comp.c **** *
 193:Generated_Source\PSoC5/Trigger_Comp.c **** * Return:
 194:Generated_Source\PSoC5/Trigger_Comp.c **** *  void
 195:Generated_Source\PSoC5/Trigger_Comp.c **** *
 196:Generated_Source\PSoC5/Trigger_Comp.c **** *******************************************************************************/
 197:Generated_Source\PSoC5/Trigger_Comp.c **** void Trigger_Comp_SetSpeed(uint8 speed) 
 198:Generated_Source\PSoC5/Trigger_Comp.c **** {
 245              		.loc 1 198 0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 8
 248              		@ frame_needed = 1, uses_anonymous_args = 0
 249              		@ link register save eliminated.
 250 0000 80B4     		push	{r7}
 251              		.cfi_def_cfa_offset 4
 252              		.cfi_offset 7, -4
 253 0002 83B0     		sub	sp, sp, #12
 254              		.cfi_def_cfa_offset 16
 255 0004 00AF     		add	r7, sp, #0
 256              		.cfi_def_cfa_register 7
 257 0006 0346     		mov	r3, r0
 258 0008 FB71     		strb	r3, [r7, #7]
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 9


 199:Generated_Source\PSoC5/Trigger_Comp.c ****     /* Clear and Set power level */    
 200:Generated_Source\PSoC5/Trigger_Comp.c ****     Trigger_Comp_CR = (Trigger_Comp_CR & (uint8)(~Trigger_Comp_PWR_MODE_MASK)) |
 259              		.loc 1 200 0
 260 000a 164B     		ldr	r3, .L17
 261 000c 154A     		ldr	r2, .L17
 262 000e 1278     		ldrb	r2, [r2]
 263 0010 D2B2     		uxtb	r2, r2
 264 0012 D2B2     		uxtb	r2, r2
 265 0014 22F00302 		bic	r2, r2, #3
 266 0018 D1B2     		uxtb	r1, r2
 267 001a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 268 001c 02F00302 		and	r2, r2, #3
 269 0020 D2B2     		uxtb	r2, r2
 270 0022 0A43     		orrs	r2, r2, r1
 271 0024 D2B2     		uxtb	r2, r2
 272 0026 D2B2     		uxtb	r2, r2
 273 0028 1A70     		strb	r2, [r3]
 201:Generated_Source\PSoC5/Trigger_Comp.c ****                            (speed & Trigger_Comp_PWR_MODE_MASK);
 202:Generated_Source\PSoC5/Trigger_Comp.c **** 
 203:Generated_Source\PSoC5/Trigger_Comp.c ****     /* Set trim value for high speed comparator */
 204:Generated_Source\PSoC5/Trigger_Comp.c ****     if(speed == Trigger_Comp_HIGHSPEED)
 274              		.loc 1 204 0
 275 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 276 002c 012B     		cmp	r3, #1
 277 002e 0AD1     		bne	.L15
 205:Generated_Source\PSoC5/Trigger_Comp.c ****     {
 206:Generated_Source\PSoC5/Trigger_Comp.c ****         /* PSoC5A */
 207:Generated_Source\PSoC5/Trigger_Comp.c ****         #if (CY_PSOC5A)
 208:Generated_Source\PSoC5/Trigger_Comp.c ****             Trigger_Comp_TR = Trigger_Comp_HS_TRIM_TR0;
 209:Generated_Source\PSoC5/Trigger_Comp.c ****         #endif /* CY_PSOC5A */
 210:Generated_Source\PSoC5/Trigger_Comp.c ****         
 211:Generated_Source\PSoC5/Trigger_Comp.c ****         /* PSoC3, PSoC5LP or later */
 212:Generated_Source\PSoC5/Trigger_Comp.c ****         #if (CY_PSOC3 || CY_PSOC5LP) 
 213:Generated_Source\PSoC5/Trigger_Comp.c ****             Trigger_Comp_TR0 = Trigger_Comp_HS_TRIM_TR0;
 278              		.loc 1 213 0
 279 0030 0D4B     		ldr	r3, .L17+4
 280 0032 0E4A     		ldr	r2, .L17+8
 281 0034 1278     		ldrb	r2, [r2]
 282 0036 D2B2     		uxtb	r2, r2
 283 0038 1A70     		strb	r2, [r3]
 214:Generated_Source\PSoC5/Trigger_Comp.c ****             Trigger_Comp_TR1 = Trigger_Comp_HS_TRIM_TR1;
 284              		.loc 1 214 0
 285 003a 0D4B     		ldr	r3, .L17+12
 286 003c 0D4A     		ldr	r2, .L17+16
 287 003e 1278     		ldrb	r2, [r2]
 288 0040 D2B2     		uxtb	r2, r2
 289 0042 1A70     		strb	r2, [r3]
 290 0044 09E0     		b	.L14
 291              	.L15:
 215:Generated_Source\PSoC5/Trigger_Comp.c ****         #endif /* CY_PSOC3 || CY_PSOC5LP */
 216:Generated_Source\PSoC5/Trigger_Comp.c ****     }
 217:Generated_Source\PSoC5/Trigger_Comp.c ****     else
 218:Generated_Source\PSoC5/Trigger_Comp.c ****     {
 219:Generated_Source\PSoC5/Trigger_Comp.c ****     /* PSoC5A */
 220:Generated_Source\PSoC5/Trigger_Comp.c ****         #if (CY_PSOC5A)
 221:Generated_Source\PSoC5/Trigger_Comp.c ****             Trigger_Comp_TR = Trigger_Comp_LS_TRIM_TR0;
 222:Generated_Source\PSoC5/Trigger_Comp.c ****         #endif /* CY_PSOC5A */
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 10


 223:Generated_Source\PSoC5/Trigger_Comp.c ****         
 224:Generated_Source\PSoC5/Trigger_Comp.c ****         /* PSoC3, PSoC5LP or later */
 225:Generated_Source\PSoC5/Trigger_Comp.c ****         #if (CY_PSOC3 || CY_PSOC5LP) 
 226:Generated_Source\PSoC5/Trigger_Comp.c ****             Trigger_Comp_TR0 = Trigger_Comp_LS_TRIM_TR0;
 292              		.loc 1 226 0
 293 0046 084B     		ldr	r3, .L17+4
 294 0048 0B4A     		ldr	r2, .L17+20
 295 004a 1278     		ldrb	r2, [r2]
 296 004c D2B2     		uxtb	r2, r2
 297 004e 1A70     		strb	r2, [r3]
 227:Generated_Source\PSoC5/Trigger_Comp.c ****             Trigger_Comp_TR1 = Trigger_Comp_LS_TRIM_TR1;
 298              		.loc 1 227 0
 299 0050 074B     		ldr	r3, .L17+12
 300 0052 0A4A     		ldr	r2, .L17+24
 301 0054 1278     		ldrb	r2, [r2]
 302 0056 D2B2     		uxtb	r2, r2
 303 0058 1A70     		strb	r2, [r3]
 304              	.L14:
 228:Generated_Source\PSoC5/Trigger_Comp.c ****         #endif /* CY_PSOC3 || CY_PSOC5LP */
 229:Generated_Source\PSoC5/Trigger_Comp.c ****     }
 230:Generated_Source\PSoC5/Trigger_Comp.c **** 
 231:Generated_Source\PSoC5/Trigger_Comp.c **** }
 305              		.loc 1 231 0
 306 005a 0C37     		adds	r7, r7, #12
 307              		.cfi_def_cfa_offset 4
 308 005c BD46     		mov	sp, r7
 309              		.cfi_def_cfa_register 13
 310              		@ sp needed
 311 005e 5DF8047B 		ldr	r7, [sp], #4
 312              		.cfi_restore 7
 313              		.cfi_def_cfa_offset 0
 314 0062 7047     		bx	lr
 315              	.L18:
 316              		.align	2
 317              	.L17:
 318 0064 41580040 		.word	1073764417
 319 0068 32460040 		.word	1073759794
 320 006c 11010049 		.word	1224737041
 321 0070 33460040 		.word	1073759795
 322 0074 15010049 		.word	1224737045
 323 0078 AF010049 		.word	1224737199
 324 007c B7010049 		.word	1224737207
 325              		.cfi_endproc
 326              	.LFE4:
 327              		.size	Trigger_Comp_SetSpeed, .-Trigger_Comp_SetSpeed
 328              		.section	.text.Trigger_Comp_GetCompare,"ax",%progbits
 329              		.align	2
 330              		.global	Trigger_Comp_GetCompare
 331              		.thumb
 332              		.thumb_func
 333              		.type	Trigger_Comp_GetCompare, %function
 334              	Trigger_Comp_GetCompare:
 335              	.LFB5:
 232:Generated_Source\PSoC5/Trigger_Comp.c **** 
 233:Generated_Source\PSoC5/Trigger_Comp.c **** 
 234:Generated_Source\PSoC5/Trigger_Comp.c **** /*******************************************************************************
 235:Generated_Source\PSoC5/Trigger_Comp.c **** * Function Name: Trigger_Comp_GetCompare
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 11


 236:Generated_Source\PSoC5/Trigger_Comp.c **** ********************************************************************************
 237:Generated_Source\PSoC5/Trigger_Comp.c **** *
 238:Generated_Source\PSoC5/Trigger_Comp.c **** * Summary:
 239:Generated_Source\PSoC5/Trigger_Comp.c **** *  This function returns the comparator output value.
 240:Generated_Source\PSoC5/Trigger_Comp.c **** *  This value is not affected by the Polarity parameter.
 241:Generated_Source\PSoC5/Trigger_Comp.c **** *  This valuea lways reflects a noninverted state.
 242:Generated_Source\PSoC5/Trigger_Comp.c **** *
 243:Generated_Source\PSoC5/Trigger_Comp.c **** * Parameters:
 244:Generated_Source\PSoC5/Trigger_Comp.c **** *   None
 245:Generated_Source\PSoC5/Trigger_Comp.c **** *
 246:Generated_Source\PSoC5/Trigger_Comp.c **** * Return:
 247:Generated_Source\PSoC5/Trigger_Comp.c **** *  (uint8)  0     - if Pos_Input less than Neg_input
 248:Generated_Source\PSoC5/Trigger_Comp.c **** *           non 0 - if Pos_Input greater than Neg_input.
 249:Generated_Source\PSoC5/Trigger_Comp.c **** *
 250:Generated_Source\PSoC5/Trigger_Comp.c **** *******************************************************************************/
 251:Generated_Source\PSoC5/Trigger_Comp.c **** uint8 Trigger_Comp_GetCompare(void) 
 252:Generated_Source\PSoC5/Trigger_Comp.c **** {
 336              		.loc 1 252 0
 337              		.cfi_startproc
 338              		@ args = 0, pretend = 0, frame = 0
 339              		@ frame_needed = 1, uses_anonymous_args = 0
 340              		@ link register save eliminated.
 341 0000 80B4     		push	{r7}
 342              		.cfi_def_cfa_offset 4
 343              		.cfi_offset 7, -4
 344 0002 00AF     		add	r7, sp, #0
 345              		.cfi_def_cfa_register 7
 253:Generated_Source\PSoC5/Trigger_Comp.c ****     return( Trigger_Comp_WRK & Trigger_Comp_CMP_OUT_MASK);
 346              		.loc 1 253 0
 347 0004 054B     		ldr	r3, .L21
 348 0006 1B78     		ldrb	r3, [r3]
 349 0008 DBB2     		uxtb	r3, r3
 350 000a 03F00203 		and	r3, r3, #2
 351 000e DBB2     		uxtb	r3, r3
 254:Generated_Source\PSoC5/Trigger_Comp.c **** }
 352              		.loc 1 254 0
 353 0010 1846     		mov	r0, r3
 354 0012 BD46     		mov	sp, r7
 355              		.cfi_def_cfa_register 13
 356              		@ sp needed
 357 0014 5DF8047B 		ldr	r7, [sp], #4
 358              		.cfi_restore 7
 359              		.cfi_def_cfa_offset 0
 360 0018 7047     		bx	lr
 361              	.L22:
 362 001a 00BF     		.align	2
 363              	.L21:
 364 001c 965B0040 		.word	1073765270
 365              		.cfi_endproc
 366              	.LFE5:
 367              		.size	Trigger_Comp_GetCompare, .-Trigger_Comp_GetCompare
 368              		.section	.text.Trigger_Comp_trimAdjust,"ax",%progbits
 369              		.align	2
 370              		.thumb
 371              		.thumb_func
 372              		.type	Trigger_Comp_trimAdjust, %function
 373              	Trigger_Comp_trimAdjust:
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 12


 374              	.LFB6:
 255:Generated_Source\PSoC5/Trigger_Comp.c **** 
 256:Generated_Source\PSoC5/Trigger_Comp.c **** 
 257:Generated_Source\PSoC5/Trigger_Comp.c **** /*******************************************************************************
 258:Generated_Source\PSoC5/Trigger_Comp.c **** * Function Name: Trigger_Comp_trimAdjust
 259:Generated_Source\PSoC5/Trigger_Comp.c **** ********************************************************************************
 260:Generated_Source\PSoC5/Trigger_Comp.c **** *
 261:Generated_Source\PSoC5/Trigger_Comp.c **** * Summary:
 262:Generated_Source\PSoC5/Trigger_Comp.c **** *  This function adjusts the value in the low nibble/high nibble of the Analog 
 263:Generated_Source\PSoC5/Trigger_Comp.c **** *  Comparator trim register
 264:Generated_Source\PSoC5/Trigger_Comp.c **** *
 265:Generated_Source\PSoC5/Trigger_Comp.c **** * Parameters:  
 266:Generated_Source\PSoC5/Trigger_Comp.c **** *  nibble:
 267:Generated_Source\PSoC5/Trigger_Comp.c **** *      0 -- adjusts the value in the low nibble
 268:Generated_Source\PSoC5/Trigger_Comp.c **** *      1 -- adjusts the value in the high nibble
 269:Generated_Source\PSoC5/Trigger_Comp.c **** *
 270:Generated_Source\PSoC5/Trigger_Comp.c **** * Return:
 271:Generated_Source\PSoC5/Trigger_Comp.c **** *  None
 272:Generated_Source\PSoC5/Trigger_Comp.c **** *
 273:Generated_Source\PSoC5/Trigger_Comp.c **** * Theory: 
 274:Generated_Source\PSoC5/Trigger_Comp.c **** *  Function assumes comparator block is setup for trim adjust.
 275:Generated_Source\PSoC5/Trigger_Comp.c **** *  Intended to be called from Comp_ZeroCal()
 276:Generated_Source\PSoC5/Trigger_Comp.c **** * 
 277:Generated_Source\PSoC5/Trigger_Comp.c **** * Side Effects:
 278:Generated_Source\PSoC5/Trigger_Comp.c **** *  Routine uses a course 1ms delay following each trim adjustment to allow 
 279:Generated_Source\PSoC5/Trigger_Comp.c **** *  the comparator output to respond.
 280:Generated_Source\PSoC5/Trigger_Comp.c **** *
 281:Generated_Source\PSoC5/Trigger_Comp.c **** *******************************************************************************/
 282:Generated_Source\PSoC5/Trigger_Comp.c **** static void Trigger_Comp_trimAdjust(uint8 nibble) 
 283:Generated_Source\PSoC5/Trigger_Comp.c **** {
 375              		.loc 1 283 0
 376              		.cfi_startproc
 377              		@ args = 0, pretend = 0, frame = 16
 378              		@ frame_needed = 1, uses_anonymous_args = 0
 379 0000 80B5     		push	{r7, lr}
 380              		.cfi_def_cfa_offset 8
 381              		.cfi_offset 7, -8
 382              		.cfi_offset 14, -4
 383 0002 84B0     		sub	sp, sp, #16
 384              		.cfi_def_cfa_offset 24
 385 0004 00AF     		add	r7, sp, #0
 386              		.cfi_def_cfa_register 7
 387 0006 0346     		mov	r3, r0
 388 0008 FB71     		strb	r3, [r7, #7]
 284:Generated_Source\PSoC5/Trigger_Comp.c ****     uint8 trimCnt, trimCntMax;
 285:Generated_Source\PSoC5/Trigger_Comp.c ****     uint8 cmpState;   
 286:Generated_Source\PSoC5/Trigger_Comp.c **** 
 287:Generated_Source\PSoC5/Trigger_Comp.c ****     /* get current state of comparator output */
 288:Generated_Source\PSoC5/Trigger_Comp.c ****     cmpState = Trigger_Comp_WRK & Trigger_Comp_CMP_OUT_MASK;
 389              		.loc 1 288 0
 390 000a 294B     		ldr	r3, .L35
 391 000c 1B78     		ldrb	r3, [r3]
 392 000e DBB2     		uxtb	r3, r3
 393 0010 03F00203 		and	r3, r3, #2
 394 0014 7B73     		strb	r3, [r7, #13]
 289:Generated_Source\PSoC5/Trigger_Comp.c ****     
 290:Generated_Source\PSoC5/Trigger_Comp.c ****     if (nibble == 0u)
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 13


 395              		.loc 1 290 0
 396 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 397 0018 002B     		cmp	r3, #0
 398 001a 0BD1     		bne	.L24
 291:Generated_Source\PSoC5/Trigger_Comp.c ****     {    
 292:Generated_Source\PSoC5/Trigger_Comp.c ****         /* if comparator output is high, negative offset adjust is required */
 293:Generated_Source\PSoC5/Trigger_Comp.c ****         if ( cmpState != 0u )
 399              		.loc 1 293 0
 400 001c 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 401 001e 002B     		cmp	r3, #0
 402 0020 13D0     		beq	.L26
 294:Generated_Source\PSoC5/Trigger_Comp.c ****         {
 295:Generated_Source\PSoC5/Trigger_Comp.c ****             /* PSoC5A */
 296:Generated_Source\PSoC5/Trigger_Comp.c ****             #if (CY_PSOC5A)
 297:Generated_Source\PSoC5/Trigger_Comp.c ****                 Trigger_Comp_TR |= Trigger_Comp_CMP_TRIM1_DIR;
 298:Generated_Source\PSoC5/Trigger_Comp.c ****             #endif /* CY_PSOC5A */
 299:Generated_Source\PSoC5/Trigger_Comp.c ****             
 300:Generated_Source\PSoC5/Trigger_Comp.c ****             /* PSoC3, PSoC5LP or later */
 301:Generated_Source\PSoC5/Trigger_Comp.c ****             #if (CY_PSOC3 || CY_PSOC5LP)
 302:Generated_Source\PSoC5/Trigger_Comp.c ****                 Trigger_Comp_TR0 |= Trigger_Comp_CMP_TR0_DIR;
 403              		.loc 1 302 0
 404 0022 244A     		ldr	r2, .L35+4
 405 0024 234B     		ldr	r3, .L35+4
 406 0026 1B78     		ldrb	r3, [r3]
 407 0028 DBB2     		uxtb	r3, r3
 408 002a 43F01003 		orr	r3, r3, #16
 409 002e DBB2     		uxtb	r3, r3
 410 0030 1370     		strb	r3, [r2]
 411 0032 0AE0     		b	.L26
 412              	.L24:
 303:Generated_Source\PSoC5/Trigger_Comp.c ****             #endif /* CY_PSOC3 || CY_PSOC5LP */
 304:Generated_Source\PSoC5/Trigger_Comp.c ****         }
 305:Generated_Source\PSoC5/Trigger_Comp.c ****     }
 306:Generated_Source\PSoC5/Trigger_Comp.c ****     else
 307:Generated_Source\PSoC5/Trigger_Comp.c ****     {
 308:Generated_Source\PSoC5/Trigger_Comp.c ****         /* if comparator output is low, positive offset adjust is required */
 309:Generated_Source\PSoC5/Trigger_Comp.c ****         if ( cmpState == 0u )
 413              		.loc 1 309 0
 414 0034 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 415 0036 002B     		cmp	r3, #0
 416 0038 07D1     		bne	.L26
 310:Generated_Source\PSoC5/Trigger_Comp.c ****         {
 311:Generated_Source\PSoC5/Trigger_Comp.c ****             /* PSoC5A */
 312:Generated_Source\PSoC5/Trigger_Comp.c ****             #if (CY_PSOC5A)
 313:Generated_Source\PSoC5/Trigger_Comp.c ****                 Trigger_Comp_TR |= Trigger_Comp_CMP_TRIM2_DIR; 
 314:Generated_Source\PSoC5/Trigger_Comp.c ****             #endif /* CY_PSOC5A */
 315:Generated_Source\PSoC5/Trigger_Comp.c ****             
 316:Generated_Source\PSoC5/Trigger_Comp.c ****             /* PSoC3, PSoC5LP or later */
 317:Generated_Source\PSoC5/Trigger_Comp.c ****             #if (CY_PSOC3 || CY_PSOC5LP)
 318:Generated_Source\PSoC5/Trigger_Comp.c ****                 Trigger_Comp_TR1 |= Trigger_Comp_CMP_TR1_DIR;
 417              		.loc 1 318 0
 418 003a 1F4A     		ldr	r2, .L35+8
 419 003c 1E4B     		ldr	r3, .L35+8
 420 003e 1B78     		ldrb	r3, [r3]
 421 0040 DBB2     		uxtb	r3, r3
 422 0042 43F01003 		orr	r3, r3, #16
 423 0046 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 14


 424 0048 1370     		strb	r3, [r2]
 425              	.L26:
 319:Generated_Source\PSoC5/Trigger_Comp.c ****             #endif /* CY_PSOC3 || CY_PSOC5LP */
 320:Generated_Source\PSoC5/Trigger_Comp.c ****         }
 321:Generated_Source\PSoC5/Trigger_Comp.c ****     }
 322:Generated_Source\PSoC5/Trigger_Comp.c **** 
 323:Generated_Source\PSoC5/Trigger_Comp.c ****     /* Increment trim value until compare output changes state */
 324:Generated_Source\PSoC5/Trigger_Comp.c **** 	
 325:Generated_Source\PSoC5/Trigger_Comp.c ****     /* PSoC5A */
 326:Generated_Source\PSoC5/Trigger_Comp.c **** 	#if (CY_PSOC5A)
 327:Generated_Source\PSoC5/Trigger_Comp.c **** 	    trimCntMax = 7u;
 328:Generated_Source\PSoC5/Trigger_Comp.c ****     #endif
 329:Generated_Source\PSoC5/Trigger_Comp.c **** 	
 330:Generated_Source\PSoC5/Trigger_Comp.c **** 	/* PSoC3, PSoC5LP or later */
 331:Generated_Source\PSoC5/Trigger_Comp.c **** 	#if (CY_PSOC3 || CY_PSOC5LP)
 332:Generated_Source\PSoC5/Trigger_Comp.c ****     	if(nibble == 0u)
 426              		.loc 1 332 0
 427 004a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 428 004c 002B     		cmp	r3, #0
 429 004e 02D1     		bne	.L27
 333:Generated_Source\PSoC5/Trigger_Comp.c ****     	{
 334:Generated_Source\PSoC5/Trigger_Comp.c ****     		trimCntMax = 15u;
 430              		.loc 1 334 0
 431 0050 0F23     		movs	r3, #15
 432 0052 BB73     		strb	r3, [r7, #14]
 433 0054 01E0     		b	.L28
 434              	.L27:
 335:Generated_Source\PSoC5/Trigger_Comp.c ****     	}
 336:Generated_Source\PSoC5/Trigger_Comp.c ****     	else
 337:Generated_Source\PSoC5/Trigger_Comp.c ****     	{
 338:Generated_Source\PSoC5/Trigger_Comp.c ****     		trimCntMax = 7u;
 435              		.loc 1 338 0
 436 0056 0723     		movs	r3, #7
 437 0058 BB73     		strb	r3, [r7, #14]
 438              	.L28:
 339:Generated_Source\PSoC5/Trigger_Comp.c ****     	}
 340:Generated_Source\PSoC5/Trigger_Comp.c **** 	#endif
 341:Generated_Source\PSoC5/Trigger_Comp.c **** 	
 342:Generated_Source\PSoC5/Trigger_Comp.c ****     for ( trimCnt = 0u; trimCnt < trimCntMax; trimCnt++ )
 439              		.loc 1 342 0
 440 005a 0023     		movs	r3, #0
 441 005c FB73     		strb	r3, [r7, #15]
 442 005e 20E0     		b	.L29
 443              	.L34:
 343:Generated_Source\PSoC5/Trigger_Comp.c **** 	{
 344:Generated_Source\PSoC5/Trigger_Comp.c ****         if (nibble == 0u)
 444              		.loc 1 344 0
 445 0060 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 446 0062 002B     		cmp	r3, #0
 447 0064 07D1     		bne	.L30
 345:Generated_Source\PSoC5/Trigger_Comp.c ****         {
 346:Generated_Source\PSoC5/Trigger_Comp.c ****             /* PSoC5A */
 347:Generated_Source\PSoC5/Trigger_Comp.c ****             #if (CY_PSOC5A)
 348:Generated_Source\PSoC5/Trigger_Comp.c ****                 Trigger_Comp_TR += 1u;
 349:Generated_Source\PSoC5/Trigger_Comp.c ****             #endif /* CY_PSOC5A */
 350:Generated_Source\PSoC5/Trigger_Comp.c ****             
 351:Generated_Source\PSoC5/Trigger_Comp.c ****             /* PSoC3, PSoC5LP or later */
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 15


 352:Generated_Source\PSoC5/Trigger_Comp.c ****             #if (CY_PSOC3 || CY_PSOC5LP)
 353:Generated_Source\PSoC5/Trigger_Comp.c ****                 Trigger_Comp_TR0 += 1u;
 448              		.loc 1 353 0
 449 0066 134A     		ldr	r2, .L35+4
 450 0068 124B     		ldr	r3, .L35+4
 451 006a 1B78     		ldrb	r3, [r3]
 452 006c DBB2     		uxtb	r3, r3
 453 006e 0133     		adds	r3, r3, #1
 454 0070 DBB2     		uxtb	r3, r3
 455 0072 1370     		strb	r3, [r2]
 456 0074 06E0     		b	.L31
 457              	.L30:
 354:Generated_Source\PSoC5/Trigger_Comp.c ****             #endif /* CY_PSOC3 || CY_PSOC5LP */
 355:Generated_Source\PSoC5/Trigger_Comp.c ****         }
 356:Generated_Source\PSoC5/Trigger_Comp.c ****         else
 357:Generated_Source\PSoC5/Trigger_Comp.c ****         {
 358:Generated_Source\PSoC5/Trigger_Comp.c ****             /* PSoC5A */
 359:Generated_Source\PSoC5/Trigger_Comp.c ****             #if (CY_PSOC5A)
 360:Generated_Source\PSoC5/Trigger_Comp.c ****                 Trigger_Comp_TR += 0x10u;
 361:Generated_Source\PSoC5/Trigger_Comp.c ****             #endif /* CY_PSOC5A */
 362:Generated_Source\PSoC5/Trigger_Comp.c ****             
 363:Generated_Source\PSoC5/Trigger_Comp.c ****             /* PSoC3, PSoC5LP or later */
 364:Generated_Source\PSoC5/Trigger_Comp.c ****             #if (CY_PSOC3 || CY_PSOC5LP)
 365:Generated_Source\PSoC5/Trigger_Comp.c ****                 Trigger_Comp_TR1 += 1u;
 458              		.loc 1 365 0
 459 0076 104A     		ldr	r2, .L35+8
 460 0078 0F4B     		ldr	r3, .L35+8
 461 007a 1B78     		ldrb	r3, [r3]
 462 007c DBB2     		uxtb	r3, r3
 463 007e 0133     		adds	r3, r3, #1
 464 0080 DBB2     		uxtb	r3, r3
 465 0082 1370     		strb	r3, [r2]
 466              	.L31:
 366:Generated_Source\PSoC5/Trigger_Comp.c ****             #endif /* CY_PSOC3 || CY_PSOC5LP */
 367:Generated_Source\PSoC5/Trigger_Comp.c ****         }
 368:Generated_Source\PSoC5/Trigger_Comp.c ****         
 369:Generated_Source\PSoC5/Trigger_Comp.c ****         CyDelayUs(10u);
 467              		.loc 1 369 0
 468 0084 0A20     		movs	r0, #10
 469 0086 FFF7FEFF 		bl	CyDelayUs
 370:Generated_Source\PSoC5/Trigger_Comp.c ****         
 371:Generated_Source\PSoC5/Trigger_Comp.c ****         /* Check for change in comparator output */
 372:Generated_Source\PSoC5/Trigger_Comp.c ****         if ((Trigger_Comp_WRK & Trigger_Comp_CMP_OUT_MASK) != cmpState)
 470              		.loc 1 372 0
 471 008a 094B     		ldr	r3, .L35
 472 008c 1B78     		ldrb	r3, [r3]
 473 008e DBB2     		uxtb	r3, r3
 474 0090 03F00202 		and	r2, r3, #2
 475 0094 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 476 0096 9A42     		cmp	r2, r3
 477 0098 00D0     		beq	.L32
 373:Generated_Source\PSoC5/Trigger_Comp.c ****         {
 374:Generated_Source\PSoC5/Trigger_Comp.c ****             break;      /* output changed state, trim phase is complete */
 478              		.loc 1 374 0
 479 009a 06E0     		b	.L23
 480              	.L32:
 342:Generated_Source\PSoC5/Trigger_Comp.c **** 	{
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 16


 481              		.loc 1 342 0 discriminator 2
 482 009c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 483 009e 0133     		adds	r3, r3, #1
 484 00a0 FB73     		strb	r3, [r7, #15]
 485              	.L29:
 342:Generated_Source\PSoC5/Trigger_Comp.c **** 	{
 486              		.loc 1 342 0 is_stmt 0 discriminator 1
 487 00a2 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 488 00a4 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 489 00a6 9A42     		cmp	r2, r3
 490 00a8 DAD3     		bcc	.L34
 491              	.L23:
 375:Generated_Source\PSoC5/Trigger_Comp.c ****         }        
 376:Generated_Source\PSoC5/Trigger_Comp.c ****     }    
 377:Generated_Source\PSoC5/Trigger_Comp.c **** }
 492              		.loc 1 377 0 is_stmt 1
 493 00aa 1037     		adds	r7, r7, #16
 494              		.cfi_def_cfa_offset 8
 495 00ac BD46     		mov	sp, r7
 496              		.cfi_def_cfa_register 13
 497              		@ sp needed
 498 00ae 80BD     		pop	{r7, pc}
 499              	.L36:
 500              		.align	2
 501              	.L35:
 502 00b0 965B0040 		.word	1073765270
 503 00b4 32460040 		.word	1073759794
 504 00b8 33460040 		.word	1073759795
 505              		.cfi_endproc
 506              	.LFE6:
 507              		.size	Trigger_Comp_trimAdjust, .-Trigger_Comp_trimAdjust
 508              		.section	.text.Trigger_Comp_ZeroCal,"ax",%progbits
 509              		.align	2
 510              		.global	Trigger_Comp_ZeroCal
 511              		.thumb
 512              		.thumb_func
 513              		.type	Trigger_Comp_ZeroCal, %function
 514              	Trigger_Comp_ZeroCal:
 515              	.LFB7:
 378:Generated_Source\PSoC5/Trigger_Comp.c **** 
 379:Generated_Source\PSoC5/Trigger_Comp.c **** 
 380:Generated_Source\PSoC5/Trigger_Comp.c **** /*******************************************************************************
 381:Generated_Source\PSoC5/Trigger_Comp.c **** * Function Name: Trigger_Comp_ZeroCal
 382:Generated_Source\PSoC5/Trigger_Comp.c **** ********************************************************************************
 383:Generated_Source\PSoC5/Trigger_Comp.c **** *
 384:Generated_Source\PSoC5/Trigger_Comp.c **** * Summary:
 385:Generated_Source\PSoC5/Trigger_Comp.c **** *  This function calibrates the offset of the Analog Comparator.
 386:Generated_Source\PSoC5/Trigger_Comp.c **** *
 387:Generated_Source\PSoC5/Trigger_Comp.c **** * Parameters:
 388:Generated_Source\PSoC5/Trigger_Comp.c **** *  None
 389:Generated_Source\PSoC5/Trigger_Comp.c **** *
 390:Generated_Source\PSoC5/Trigger_Comp.c **** * Return:
 391:Generated_Source\PSoC5/Trigger_Comp.c **** *  (uint16)  value written in trim register when calibration complete.
 392:Generated_Source\PSoC5/Trigger_Comp.c **** *
 393:Generated_Source\PSoC5/Trigger_Comp.c **** * Theory: 
 394:Generated_Source\PSoC5/Trigger_Comp.c **** *  This function is used to optimize the calibration for user specific voltage
 395:Generated_Source\PSoC5/Trigger_Comp.c **** *  range.  The comparator trim is adjusted to counter transistor offsets
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 17


 396:Generated_Source\PSoC5/Trigger_Comp.c **** *   - offset is defined as positive if the output transitions to high before inP
 397:Generated_Source\PSoC5/Trigger_Comp.c **** *     is greater than inN
 398:Generated_Source\PSoC5/Trigger_Comp.c **** *   - offset is defined as negative if the output transitions to high after inP
 399:Generated_Source\PSoC5/Trigger_Comp.c **** *     is greater than inP
 400:Generated_Source\PSoC5/Trigger_Comp.c **** *
 401:Generated_Source\PSoC5/Trigger_Comp.c **** *  PSoC5A
 402:Generated_Source\PSoC5/Trigger_Comp.c **** *  The Analog Comparator provides 1 byte for offset trim.  The byte contains two
 403:Generated_Source\PSoC5/Trigger_Comp.c **** *  4 bit trim fields - one is a course trim and the other allows smaller
 404:Generated_Source\PSoC5/Trigger_Comp.c **** *  offset adjustments only for slow modes.
 405:Generated_Source\PSoC5/Trigger_Comp.c **** *  - low nibble - fine trim
 406:Generated_Source\PSoC5/Trigger_Comp.c **** *  - high nibble - course trim
 407:Generated_Source\PSoC5/Trigger_Comp.c **** *  PSoC3, PSoC5LP or later
 408:Generated_Source\PSoC5/Trigger_Comp.c **** *  The Analog Comparator provides 2 bytes for offset trim.  The bytes contain two
 409:Generated_Source\PSoC5/Trigger_Comp.c **** *  5 bit trim fields - one is a course trim and the other allows smaller
 410:Generated_Source\PSoC5/Trigger_Comp.c **** *  offset adjustments only for slow modes.
 411:Generated_Source\PSoC5/Trigger_Comp.c **** *  - TR0 - fine trim
 412:Generated_Source\PSoC5/Trigger_Comp.c **** *  - TR1 - course trim
 413:Generated_Source\PSoC5/Trigger_Comp.c **** *
 414:Generated_Source\PSoC5/Trigger_Comp.c **** *  Trim algorithm is a two phase process
 415:Generated_Source\PSoC5/Trigger_Comp.c **** *  The first phase performs course offset adjustment
 416:Generated_Source\PSoC5/Trigger_Comp.c **** *  The second phase serves one of two purposes depending on the outcome of the
 417:Generated_Source\PSoC5/Trigger_Comp.c **** *  first phase
 418:Generated_Source\PSoC5/Trigger_Comp.c **** *  - if the first trim value was maxed out without a comparator output 
 419:Generated_Source\PSoC5/Trigger_Comp.c **** *    transition, more offset will be added by adjusting the second trim value.
 420:Generated_Source\PSoC5/Trigger_Comp.c **** *  - if the first trim phase resulted in a comparator output transition, the
 421:Generated_Source\PSoC5/Trigger_Comp.c **** *    second trim value will serve as fine trim (in the opposite direction)to
 422:Generated_Source\PSoC5/Trigger_Comp.c **** *    ensure the offset is < 1 mV.
 423:Generated_Source\PSoC5/Trigger_Comp.c **** *
 424:Generated_Source\PSoC5/Trigger_Comp.c **** * Trim Process:   
 425:Generated_Source\PSoC5/Trigger_Comp.c **** *  1) User applies a voltage to the negative input.  Voltage should be in the
 426:Generated_Source\PSoC5/Trigger_Comp.c **** *     comparator operating range or an average of the operating voltage range.
 427:Generated_Source\PSoC5/Trigger_Comp.c **** *  2) Clear registers associated with analog routing to the positive input.
 428:Generated_Source\PSoC5/Trigger_Comp.c **** *  3) Disable Hysteresis
 429:Generated_Source\PSoC5/Trigger_Comp.c **** *  4) Set the calibration bit to short the negative and positive inputs to
 430:Generated_Source\PSoC5/Trigger_Comp.c **** *     the users calibration voltage.
 431:Generated_Source\PSoC5/Trigger_Comp.c **** *  5) Clear the TR register  ( TR = 0x00 )
 432:Generated_Source\PSoC5/Trigger_Comp.c **** *  ** LOW MODES
 433:Generated_Source\PSoC5/Trigger_Comp.c **** *  6) Check if compare output is high, if so, set the MSb of course trim field 
 434:Generated_Source\PSoC5/Trigger_Comp.c **** *     to a 1.
 435:Generated_Source\PSoC5/Trigger_Comp.c **** *  7) Increment the course trim field until the compare output changes
 436:Generated_Source\PSoC5/Trigger_Comp.c **** *  8) Check if compare output is low, if so, set the MSb of fine trim field
 437:Generated_Source\PSoC5/Trigger_Comp.c **** *     to a 1.
 438:Generated_Source\PSoC5/Trigger_Comp.c **** *  9) Increment the fine trim field until the compare output changes
 439:Generated_Source\PSoC5/Trigger_Comp.c **** *  ** FAST MODE - skip the steps 8,9
 440:Generated_Source\PSoC5/Trigger_Comp.c **** *
 441:Generated_Source\PSoC5/Trigger_Comp.c **** * Side Effects:
 442:Generated_Source\PSoC5/Trigger_Comp.c **** *  Routine clears analog routing associated with the comparator positive input.  
 443:Generated_Source\PSoC5/Trigger_Comp.c **** *  This may affect routing of signals from other components that are connected
 444:Generated_Source\PSoC5/Trigger_Comp.c **** *  to the positive input of the comparator.
 445:Generated_Source\PSoC5/Trigger_Comp.c **** *
 446:Generated_Source\PSoC5/Trigger_Comp.c **** *******************************************************************************/
 447:Generated_Source\PSoC5/Trigger_Comp.c **** uint16 Trigger_Comp_ZeroCal(void) 
 448:Generated_Source\PSoC5/Trigger_Comp.c **** {
 516              		.loc 1 448 0
 517              		.cfi_startproc
 518              		@ args = 0, pretend = 0, frame = 8
 519              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 18


 520 0000 80B5     		push	{r7, lr}
 521              		.cfi_def_cfa_offset 8
 522              		.cfi_offset 7, -8
 523              		.cfi_offset 14, -4
 524 0002 82B0     		sub	sp, sp, #8
 525              		.cfi_def_cfa_offset 16
 526 0004 00AF     		add	r7, sp, #0
 527              		.cfi_def_cfa_register 7
 449:Generated_Source\PSoC5/Trigger_Comp.c ****     uint8 tmpSW0;
 450:Generated_Source\PSoC5/Trigger_Comp.c ****     uint8 tmpSW2;
 451:Generated_Source\PSoC5/Trigger_Comp.c ****     uint8 tmpSW3;
 452:Generated_Source\PSoC5/Trigger_Comp.c ****     uint8 tmpCR;
 453:Generated_Source\PSoC5/Trigger_Comp.c **** 
 454:Generated_Source\PSoC5/Trigger_Comp.c ****     /* Save a copy of routing registers associated with inP */
 455:Generated_Source\PSoC5/Trigger_Comp.c ****     tmpSW0 = Trigger_Comp_SW0;
 528              		.loc 1 455 0
 529 0006 294B     		ldr	r3, .L41
 530 0008 1B78     		ldrb	r3, [r3]
 531 000a FB71     		strb	r3, [r7, #7]
 456:Generated_Source\PSoC5/Trigger_Comp.c ****     tmpSW2 = Trigger_Comp_SW2;
 532              		.loc 1 456 0
 533 000c 284B     		ldr	r3, .L41+4
 534 000e 1B78     		ldrb	r3, [r3]
 535 0010 BB71     		strb	r3, [r7, #6]
 457:Generated_Source\PSoC5/Trigger_Comp.c ****     tmpSW3 = Trigger_Comp_SW3;
 536              		.loc 1 457 0
 537 0012 284B     		ldr	r3, .L41+8
 538 0014 1B78     		ldrb	r3, [r3]
 539 0016 7B71     		strb	r3, [r7, #5]
 458:Generated_Source\PSoC5/Trigger_Comp.c **** 
 459:Generated_Source\PSoC5/Trigger_Comp.c ****      /* Clear routing for inP, retain routing for inN */
 460:Generated_Source\PSoC5/Trigger_Comp.c ****     Trigger_Comp_SW0 = 0x00u;
 540              		.loc 1 460 0
 541 0018 244B     		ldr	r3, .L41
 542 001a 0022     		movs	r2, #0
 543 001c 1A70     		strb	r2, [r3]
 461:Generated_Source\PSoC5/Trigger_Comp.c ****     Trigger_Comp_SW2 = 0x00u;
 544              		.loc 1 461 0
 545 001e 244B     		ldr	r3, .L41+4
 546 0020 0022     		movs	r2, #0
 547 0022 1A70     		strb	r2, [r3]
 462:Generated_Source\PSoC5/Trigger_Comp.c ****     Trigger_Comp_SW3 = tmpSW3 & (uint8)(~Trigger_Comp_CMP_SW3_INPCTL_MASK);
 548              		.loc 1 462 0
 549 0024 234A     		ldr	r2, .L41+8
 550 0026 7B79     		ldrb	r3, [r7, #5]
 551 0028 23F00903 		bic	r3, r3, #9
 552 002c DBB2     		uxtb	r3, r3
 553 002e 1370     		strb	r3, [r2]
 463:Generated_Source\PSoC5/Trigger_Comp.c **** 
 464:Generated_Source\PSoC5/Trigger_Comp.c ****     /* Preserve original configuration
 465:Generated_Source\PSoC5/Trigger_Comp.c ****      * - turn off Hysteresis
 466:Generated_Source\PSoC5/Trigger_Comp.c ****      * - set calibration bit - shorts inN to inP
 467:Generated_Source\PSoC5/Trigger_Comp.c ****     */
 468:Generated_Source\PSoC5/Trigger_Comp.c ****     tmpCR = Trigger_Comp_CR;
 554              		.loc 1 468 0
 555 0030 214B     		ldr	r3, .L41+12
 556 0032 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 19


 557 0034 3B71     		strb	r3, [r7, #4]
 469:Generated_Source\PSoC5/Trigger_Comp.c ****     Trigger_Comp_CR |= (Trigger_Comp_CAL_ON | Trigger_Comp_HYST_OFF);
 558              		.loc 1 469 0
 559 0036 204A     		ldr	r2, .L41+12
 560 0038 1F4B     		ldr	r3, .L41+12
 561 003a 1B78     		ldrb	r3, [r3]
 562 003c DBB2     		uxtb	r3, r3
 563 003e 43F03003 		orr	r3, r3, #48
 564 0042 DBB2     		uxtb	r3, r3
 565 0044 1370     		strb	r3, [r2]
 470:Generated_Source\PSoC5/Trigger_Comp.c ****     
 471:Generated_Source\PSoC5/Trigger_Comp.c ****     /* Write default low values to trim register - no offset adjust */
 472:Generated_Source\PSoC5/Trigger_Comp.c ****     /* PSoC5A */
 473:Generated_Source\PSoC5/Trigger_Comp.c ****     #if (CY_PSOC5A)
 474:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_TR = Trigger_Comp_DEFAULT_CMP_TRIM;
 475:Generated_Source\PSoC5/Trigger_Comp.c ****     #endif /* CY_PSOC5A */
 476:Generated_Source\PSoC5/Trigger_Comp.c ****     
 477:Generated_Source\PSoC5/Trigger_Comp.c ****     /* PSoC3, PSoC5LP or later */
 478:Generated_Source\PSoC5/Trigger_Comp.c ****     #if (CY_PSOC3 || CY_PSOC5LP)
 479:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_TR0 = Trigger_Comp_DEFAULT_CMP_TRIM;
 566              		.loc 1 479 0
 567 0046 1D4B     		ldr	r3, .L41+16
 568 0048 0022     		movs	r2, #0
 569 004a 1A70     		strb	r2, [r3]
 480:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_TR1 = Trigger_Comp_DEFAULT_CMP_TRIM;
 570              		.loc 1 480 0
 571 004c 1C4B     		ldr	r3, .L41+20
 572 004e 0022     		movs	r2, #0
 573 0050 1A70     		strb	r2, [r3]
 481:Generated_Source\PSoC5/Trigger_Comp.c ****     #endif /* CY_PSOC3 || CY_PSOC5LP */
 482:Generated_Source\PSoC5/Trigger_Comp.c **** 	
 483:Generated_Source\PSoC5/Trigger_Comp.c **** 	/* Two phase trim - slow modes, one phase trim - for fast */ 
 484:Generated_Source\PSoC5/Trigger_Comp.c ****     if ( (Trigger_Comp_CR & Trigger_Comp_PWR_MODE_MASK) == Trigger_Comp_PWR_MODE_FAST)
 574              		.loc 1 484 0
 575 0052 194B     		ldr	r3, .L41+12
 576 0054 1B78     		ldrb	r3, [r3]
 577 0056 DBB2     		uxtb	r3, r3
 578 0058 03F00303 		and	r3, r3, #3
 579 005c 012B     		cmp	r3, #1
 580 005e 03D1     		bne	.L38
 485:Generated_Source\PSoC5/Trigger_Comp.c ****     {
 486:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_trimAdjust(0u);
 581              		.loc 1 486 0
 582 0060 0020     		movs	r0, #0
 583 0062 FFF7FEFF 		bl	Trigger_Comp_trimAdjust
 584 0066 05E0     		b	.L39
 585              	.L38:
 487:Generated_Source\PSoC5/Trigger_Comp.c ****     }
 488:Generated_Source\PSoC5/Trigger_Comp.c ****     else /* default to trim for fast modes */
 489:Generated_Source\PSoC5/Trigger_Comp.c ****     {
 490:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_trimAdjust(1u);
 586              		.loc 1 490 0
 587 0068 0120     		movs	r0, #1
 588 006a FFF7FEFF 		bl	Trigger_Comp_trimAdjust
 491:Generated_Source\PSoC5/Trigger_Comp.c **** 		Trigger_Comp_trimAdjust(0u);
 589              		.loc 1 491 0
 590 006e 0020     		movs	r0, #0
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 20


 591 0070 FFF7FEFF 		bl	Trigger_Comp_trimAdjust
 592              	.L39:
 492:Generated_Source\PSoC5/Trigger_Comp.c ****     }
 493:Generated_Source\PSoC5/Trigger_Comp.c ****    
 494:Generated_Source\PSoC5/Trigger_Comp.c ****     /* Restore Config Register */
 495:Generated_Source\PSoC5/Trigger_Comp.c ****     Trigger_Comp_CR = tmpCR;
 593              		.loc 1 495 0
 594 0074 104A     		ldr	r2, .L41+12
 595 0076 3B79     		ldrb	r3, [r7, #4]
 596 0078 1370     		strb	r3, [r2]
 496:Generated_Source\PSoC5/Trigger_Comp.c ****     
 497:Generated_Source\PSoC5/Trigger_Comp.c ****     /* Restore routing registers for inP */
 498:Generated_Source\PSoC5/Trigger_Comp.c ****     Trigger_Comp_SW0 = tmpSW0;
 597              		.loc 1 498 0
 598 007a 0C4A     		ldr	r2, .L41
 599 007c FB79     		ldrb	r3, [r7, #7]
 600 007e 1370     		strb	r3, [r2]
 499:Generated_Source\PSoC5/Trigger_Comp.c ****     Trigger_Comp_SW2 = tmpSW2;
 601              		.loc 1 499 0
 602 0080 0B4A     		ldr	r2, .L41+4
 603 0082 BB79     		ldrb	r3, [r7, #6]
 604 0084 1370     		strb	r3, [r2]
 500:Generated_Source\PSoC5/Trigger_Comp.c ****     Trigger_Comp_SW3 = tmpSW3;
 605              		.loc 1 500 0
 606 0086 0B4A     		ldr	r2, .L41+8
 607 0088 7B79     		ldrb	r3, [r7, #5]
 608 008a 1370     		strb	r3, [r2]
 501:Generated_Source\PSoC5/Trigger_Comp.c ****     
 502:Generated_Source\PSoC5/Trigger_Comp.c ****     /* PSoC5A */
 503:Generated_Source\PSoC5/Trigger_Comp.c ****     #if (CY_PSOC5A)
 504:Generated_Source\PSoC5/Trigger_Comp.c ****         return (uint16) Trigger_Comp_TR;
 505:Generated_Source\PSoC5/Trigger_Comp.c ****     #endif /* CY_PSOC5A */
 506:Generated_Source\PSoC5/Trigger_Comp.c ****     
 507:Generated_Source\PSoC5/Trigger_Comp.c ****     /* PSoC3, PSoC5LP or later */
 508:Generated_Source\PSoC5/Trigger_Comp.c ****     #if (CY_PSOC3 || CY_PSOC5LP)
 509:Generated_Source\PSoC5/Trigger_Comp.c ****         return ((uint16)((uint16)Trigger_Comp_TR1 << 8u) | (Trigger_Comp_TR0));        
 609              		.loc 1 509 0
 610 008c 0C4B     		ldr	r3, .L41+20
 611 008e 1B78     		ldrb	r3, [r3]
 612 0090 DBB2     		uxtb	r3, r3
 613 0092 9BB2     		uxth	r3, r3
 614 0094 1B02     		lsls	r3, r3, #8
 615 0096 9AB2     		uxth	r2, r3
 616 0098 084B     		ldr	r3, .L41+16
 617 009a 1B78     		ldrb	r3, [r3]
 618 009c DBB2     		uxtb	r3, r3
 619 009e 9BB2     		uxth	r3, r3
 620 00a0 1343     		orrs	r3, r3, r2
 621 00a2 9BB2     		uxth	r3, r3
 510:Generated_Source\PSoC5/Trigger_Comp.c ****     #endif /* CY_PSOC3 || CY_PSOC5LP */
 511:Generated_Source\PSoC5/Trigger_Comp.c **** }
 622              		.loc 1 511 0
 623 00a4 1846     		mov	r0, r3
 624 00a6 0837     		adds	r7, r7, #8
 625              		.cfi_def_cfa_offset 8
 626 00a8 BD46     		mov	sp, r7
 627              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 21


 628              		@ sp needed
 629 00aa 80BD     		pop	{r7, pc}
 630              	.L42:
 631              		.align	2
 632              	.L41:
 633 00ac C85A0040 		.word	1073765064
 634 00b0 CA5A0040 		.word	1073765066
 635 00b4 CB5A0040 		.word	1073765067
 636 00b8 41580040 		.word	1073764417
 637 00bc 32460040 		.word	1073759794
 638 00c0 33460040 		.word	1073759795
 639              		.cfi_endproc
 640              	.LFE7:
 641              		.size	Trigger_Comp_ZeroCal, .-Trigger_Comp_ZeroCal
 642              		.section	.text.Trigger_Comp_LoadTrim,"ax",%progbits
 643              		.align	2
 644              		.global	Trigger_Comp_LoadTrim
 645              		.thumb
 646              		.thumb_func
 647              		.type	Trigger_Comp_LoadTrim, %function
 648              	Trigger_Comp_LoadTrim:
 649              	.LFB8:
 512:Generated_Source\PSoC5/Trigger_Comp.c **** 
 513:Generated_Source\PSoC5/Trigger_Comp.c **** 
 514:Generated_Source\PSoC5/Trigger_Comp.c **** /*******************************************************************************
 515:Generated_Source\PSoC5/Trigger_Comp.c **** * Function Name: Trigger_Comp_LoadTrim
 516:Generated_Source\PSoC5/Trigger_Comp.c **** ********************************************************************************
 517:Generated_Source\PSoC5/Trigger_Comp.c **** *
 518:Generated_Source\PSoC5/Trigger_Comp.c **** * Summary:
 519:Generated_Source\PSoC5/Trigger_Comp.c **** *  This function stores a value in the Analog Comparator trim register.
 520:Generated_Source\PSoC5/Trigger_Comp.c **** *
 521:Generated_Source\PSoC5/Trigger_Comp.c **** * Parameters:  
 522:Generated_Source\PSoC5/Trigger_Comp.c **** *  uint8 trimVal - trim value.  This value is the same format as the value 
 523:Generated_Source\PSoC5/Trigger_Comp.c **** *  returned by the _ZeroCal routine.
 524:Generated_Source\PSoC5/Trigger_Comp.c **** *
 525:Generated_Source\PSoC5/Trigger_Comp.c **** * Return:
 526:Generated_Source\PSoC5/Trigger_Comp.c **** *  None
 527:Generated_Source\PSoC5/Trigger_Comp.c **** *
 528:Generated_Source\PSoC5/Trigger_Comp.c **** *******************************************************************************/
 529:Generated_Source\PSoC5/Trigger_Comp.c **** void Trigger_Comp_LoadTrim(uint16 trimVal) 
 530:Generated_Source\PSoC5/Trigger_Comp.c **** {
 650              		.loc 1 530 0
 651              		.cfi_startproc
 652              		@ args = 0, pretend = 0, frame = 8
 653              		@ frame_needed = 1, uses_anonymous_args = 0
 654              		@ link register save eliminated.
 655 0000 80B4     		push	{r7}
 656              		.cfi_def_cfa_offset 4
 657              		.cfi_offset 7, -4
 658 0002 83B0     		sub	sp, sp, #12
 659              		.cfi_def_cfa_offset 16
 660 0004 00AF     		add	r7, sp, #0
 661              		.cfi_def_cfa_register 7
 662 0006 0346     		mov	r3, r0
 663 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 531:Generated_Source\PSoC5/Trigger_Comp.c ****     /* Stores value in the Analog Comparator trim register */
 532:Generated_Source\PSoC5/Trigger_Comp.c ****     /* PSoC5A */
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 22


 533:Generated_Source\PSoC5/Trigger_Comp.c ****     #if (CY_PSOC5A)
 534:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_TR = (uint8) trimVal;
 535:Generated_Source\PSoC5/Trigger_Comp.c ****     #endif /* CY_PSOC5A */
 536:Generated_Source\PSoC5/Trigger_Comp.c ****     
 537:Generated_Source\PSoC5/Trigger_Comp.c ****     /* PSoC3, PSoC5LP or later */
 538:Generated_Source\PSoC5/Trigger_Comp.c ****     #if (CY_PSOC3 || CY_PSOC5LP)
 539:Generated_Source\PSoC5/Trigger_Comp.c ****         /* Stores value in the Analog Comparator trim register for P-type load */
 540:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_TR0 = (uint8) trimVal;
 664              		.loc 1 540 0
 665 000a 074B     		ldr	r3, .L44
 666 000c FA88     		ldrh	r2, [r7, #6]	@ movhi
 667 000e D2B2     		uxtb	r2, r2
 668 0010 1A70     		strb	r2, [r3]
 541:Generated_Source\PSoC5/Trigger_Comp.c ****         
 542:Generated_Source\PSoC5/Trigger_Comp.c ****         /* Stores value in the Analog Comparator trim register for N-type load */
 543:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_TR1 = (uint8) (trimVal >> 8); 
 669              		.loc 1 543 0
 670 0012 064A     		ldr	r2, .L44+4
 671 0014 FB88     		ldrh	r3, [r7, #6]
 672 0016 1B0A     		lsrs	r3, r3, #8
 673 0018 9BB2     		uxth	r3, r3
 674 001a DBB2     		uxtb	r3, r3
 675 001c 1370     		strb	r3, [r2]
 544:Generated_Source\PSoC5/Trigger_Comp.c ****     #endif /* CY_PSOC3 || CY_PSOC5LP */
 545:Generated_Source\PSoC5/Trigger_Comp.c **** }
 676              		.loc 1 545 0
 677 001e 0C37     		adds	r7, r7, #12
 678              		.cfi_def_cfa_offset 4
 679 0020 BD46     		mov	sp, r7
 680              		.cfi_def_cfa_register 13
 681              		@ sp needed
 682 0022 5DF8047B 		ldr	r7, [sp], #4
 683              		.cfi_restore 7
 684              		.cfi_def_cfa_offset 0
 685 0026 7047     		bx	lr
 686              	.L45:
 687              		.align	2
 688              	.L44:
 689 0028 32460040 		.word	1073759794
 690 002c 33460040 		.word	1073759795
 691              		.cfi_endproc
 692              	.LFE8:
 693              		.size	Trigger_Comp_LoadTrim, .-Trigger_Comp_LoadTrim
 694              		.section	.text.Trigger_Comp_PwrDwnOverrideEnable,"ax",%progbits
 695              		.align	2
 696              		.global	Trigger_Comp_PwrDwnOverrideEnable
 697              		.thumb
 698              		.thumb_func
 699              		.type	Trigger_Comp_PwrDwnOverrideEnable, %function
 700              	Trigger_Comp_PwrDwnOverrideEnable:
 701              	.LFB9:
 546:Generated_Source\PSoC5/Trigger_Comp.c **** 
 547:Generated_Source\PSoC5/Trigger_Comp.c **** 
 548:Generated_Source\PSoC5/Trigger_Comp.c **** #if (CY_PSOC3 || CY_PSOC5LP)
 549:Generated_Source\PSoC5/Trigger_Comp.c **** 
 550:Generated_Source\PSoC5/Trigger_Comp.c ****     /*******************************************************************************
 551:Generated_Source\PSoC5/Trigger_Comp.c ****     * Function Name: Trigger_Comp_PwrDwnOverrideEnable
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 23


 552:Generated_Source\PSoC5/Trigger_Comp.c ****     ********************************************************************************
 553:Generated_Source\PSoC5/Trigger_Comp.c ****     *
 554:Generated_Source\PSoC5/Trigger_Comp.c ****     * Summary:
 555:Generated_Source\PSoC5/Trigger_Comp.c ****     *  This is the power down over-ride feature. This function ignores sleep 
 556:Generated_Source\PSoC5/Trigger_Comp.c ****     *  parameter and allows the component to stay active during sleep mode.
 557:Generated_Source\PSoC5/Trigger_Comp.c ****     *
 558:Generated_Source\PSoC5/Trigger_Comp.c ****     * Parameters:
 559:Generated_Source\PSoC5/Trigger_Comp.c ****     *  None
 560:Generated_Source\PSoC5/Trigger_Comp.c ****     *
 561:Generated_Source\PSoC5/Trigger_Comp.c ****     * Return:
 562:Generated_Source\PSoC5/Trigger_Comp.c ****     *  None
 563:Generated_Source\PSoC5/Trigger_Comp.c ****     *
 564:Generated_Source\PSoC5/Trigger_Comp.c ****     *******************************************************************************/
 565:Generated_Source\PSoC5/Trigger_Comp.c ****     void Trigger_Comp_PwrDwnOverrideEnable(void) 
 566:Generated_Source\PSoC5/Trigger_Comp.c ****     {
 702              		.loc 1 566 0
 703              		.cfi_startproc
 704              		@ args = 0, pretend = 0, frame = 0
 705              		@ frame_needed = 1, uses_anonymous_args = 0
 706              		@ link register save eliminated.
 707 0000 80B4     		push	{r7}
 708              		.cfi_def_cfa_offset 4
 709              		.cfi_offset 7, -4
 710 0002 00AF     		add	r7, sp, #0
 711              		.cfi_def_cfa_register 7
 567:Generated_Source\PSoC5/Trigger_Comp.c ****         /* Set the pd_override bit in CMP_CR register */
 568:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_CR |= Trigger_Comp_PWRDWN_OVRD;
 712              		.loc 1 568 0
 713 0004 054A     		ldr	r2, .L47
 714 0006 054B     		ldr	r3, .L47
 715 0008 1B78     		ldrb	r3, [r3]
 716 000a DBB2     		uxtb	r3, r3
 717 000c 43F00403 		orr	r3, r3, #4
 718 0010 DBB2     		uxtb	r3, r3
 719 0012 1370     		strb	r3, [r2]
 569:Generated_Source\PSoC5/Trigger_Comp.c ****     }
 720              		.loc 1 569 0
 721 0014 BD46     		mov	sp, r7
 722              		.cfi_def_cfa_register 13
 723              		@ sp needed
 724 0016 5DF8047B 		ldr	r7, [sp], #4
 725              		.cfi_restore 7
 726              		.cfi_def_cfa_offset 0
 727 001a 7047     		bx	lr
 728              	.L48:
 729              		.align	2
 730              	.L47:
 731 001c 41580040 		.word	1073764417
 732              		.cfi_endproc
 733              	.LFE9:
 734              		.size	Trigger_Comp_PwrDwnOverrideEnable, .-Trigger_Comp_PwrDwnOverrideEnable
 735              		.section	.text.Trigger_Comp_PwrDwnOverrideDisable,"ax",%progbits
 736              		.align	2
 737              		.global	Trigger_Comp_PwrDwnOverrideDisable
 738              		.thumb
 739              		.thumb_func
 740              		.type	Trigger_Comp_PwrDwnOverrideDisable, %function
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 24


 741              	Trigger_Comp_PwrDwnOverrideDisable:
 742              	.LFB10:
 570:Generated_Source\PSoC5/Trigger_Comp.c **** 
 571:Generated_Source\PSoC5/Trigger_Comp.c **** 
 572:Generated_Source\PSoC5/Trigger_Comp.c ****     /*******************************************************************************
 573:Generated_Source\PSoC5/Trigger_Comp.c ****     * Function Name: Trigger_Comp_PwrDwnOverrideDisable
 574:Generated_Source\PSoC5/Trigger_Comp.c ****     ********************************************************************************
 575:Generated_Source\PSoC5/Trigger_Comp.c ****     *
 576:Generated_Source\PSoC5/Trigger_Comp.c ****     * Summary:
 577:Generated_Source\PSoC5/Trigger_Comp.c ****     *  This is the power down over-ride feature. This allows the component to stay
 578:Generated_Source\PSoC5/Trigger_Comp.c ****     *  inactive during sleep.
 579:Generated_Source\PSoC5/Trigger_Comp.c ****     *
 580:Generated_Source\PSoC5/Trigger_Comp.c ****     * Parameters:
 581:Generated_Source\PSoC5/Trigger_Comp.c ****     *  None
 582:Generated_Source\PSoC5/Trigger_Comp.c ****     *
 583:Generated_Source\PSoC5/Trigger_Comp.c ****     * Return:
 584:Generated_Source\PSoC5/Trigger_Comp.c ****     *  None
 585:Generated_Source\PSoC5/Trigger_Comp.c ****     *
 586:Generated_Source\PSoC5/Trigger_Comp.c ****     *******************************************************************************/
 587:Generated_Source\PSoC5/Trigger_Comp.c ****     void Trigger_Comp_PwrDwnOverrideDisable(void) 
 588:Generated_Source\PSoC5/Trigger_Comp.c ****     {
 743              		.loc 1 588 0
 744              		.cfi_startproc
 745              		@ args = 0, pretend = 0, frame = 0
 746              		@ frame_needed = 1, uses_anonymous_args = 0
 747              		@ link register save eliminated.
 748 0000 80B4     		push	{r7}
 749              		.cfi_def_cfa_offset 4
 750              		.cfi_offset 7, -4
 751 0002 00AF     		add	r7, sp, #0
 752              		.cfi_def_cfa_register 7
 589:Generated_Source\PSoC5/Trigger_Comp.c ****         /* Reset the pd_override bit in CMP_CR register */
 590:Generated_Source\PSoC5/Trigger_Comp.c ****         Trigger_Comp_CR &= (uint8)(~Trigger_Comp_PWRDWN_OVRD);
 753              		.loc 1 590 0
 754 0004 054A     		ldr	r2, .L50
 755 0006 054B     		ldr	r3, .L50
 756 0008 1B78     		ldrb	r3, [r3]
 757 000a DBB2     		uxtb	r3, r3
 758 000c 23F00403 		bic	r3, r3, #4
 759 0010 DBB2     		uxtb	r3, r3
 760 0012 1370     		strb	r3, [r2]
 591:Generated_Source\PSoC5/Trigger_Comp.c ****     }
 761              		.loc 1 591 0
 762 0014 BD46     		mov	sp, r7
 763              		.cfi_def_cfa_register 13
 764              		@ sp needed
 765 0016 5DF8047B 		ldr	r7, [sp], #4
 766              		.cfi_restore 7
 767              		.cfi_def_cfa_offset 0
 768 001a 7047     		bx	lr
 769              	.L51:
 770              		.align	2
 771              	.L50:
 772 001c 41580040 		.word	1073764417
 773              		.cfi_endproc
 774              	.LFE10:
 775              		.size	Trigger_Comp_PwrDwnOverrideDisable, .-Trigger_Comp_PwrDwnOverrideDisable
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 25


 776              		.text
 777              	.Letext0:
 778              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 779              		.section	.debug_info,"",%progbits
 780              	.Ldebug_info0:
 781 0000 3B020000 		.4byte	0x23b
 782 0004 0400     		.2byte	0x4
 783 0006 00000000 		.4byte	.Ldebug_abbrev0
 784 000a 04       		.byte	0x4
 785 000b 01       		.uleb128 0x1
 786 000c AA000000 		.4byte	.LASF35
 787 0010 01       		.byte	0x1
 788 0011 7A020000 		.4byte	.LASF36
 789 0015 3F010000 		.4byte	.LASF37
 790 0019 00000000 		.4byte	.Ldebug_ranges0+0
 791 001d 00000000 		.4byte	0
 792 0021 00000000 		.4byte	.Ldebug_line0
 793 0025 02       		.uleb128 0x2
 794 0026 01       		.byte	0x1
 795 0027 06       		.byte	0x6
 796 0028 E9020000 		.4byte	.LASF0
 797 002c 02       		.uleb128 0x2
 798 002d 01       		.byte	0x1
 799 002e 08       		.byte	0x8
 800 002f 77000000 		.4byte	.LASF1
 801 0033 02       		.uleb128 0x2
 802 0034 02       		.byte	0x2
 803 0035 05       		.byte	0x5
 804 0036 70020000 		.4byte	.LASF2
 805 003a 02       		.uleb128 0x2
 806 003b 02       		.byte	0x2
 807 003c 07       		.byte	0x7
 808 003d 2F000000 		.4byte	.LASF3
 809 0041 02       		.uleb128 0x2
 810 0042 04       		.byte	0x4
 811 0043 05       		.byte	0x5
 812 0044 B6020000 		.4byte	.LASF4
 813 0048 02       		.uleb128 0x2
 814 0049 04       		.byte	0x4
 815 004a 07       		.byte	0x7
 816 004b 92000000 		.4byte	.LASF5
 817 004f 02       		.uleb128 0x2
 818 0050 08       		.byte	0x8
 819 0051 05       		.byte	0x5
 820 0052 27020000 		.4byte	.LASF6
 821 0056 02       		.uleb128 0x2
 822 0057 08       		.byte	0x8
 823 0058 07       		.byte	0x7
 824 0059 CC010000 		.4byte	.LASF7
 825 005d 03       		.uleb128 0x3
 826 005e 04       		.byte	0x4
 827 005f 05       		.byte	0x5
 828 0060 696E7400 		.ascii	"int\000"
 829 0064 02       		.uleb128 0x2
 830 0065 04       		.byte	0x4
 831 0066 07       		.byte	0x7
 832 0067 B6010000 		.4byte	.LASF8
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 26


 833 006b 04       		.uleb128 0x4
 834 006c A4000000 		.4byte	.LASF9
 835 0070 02       		.byte	0x2
 836 0071 9201     		.2byte	0x192
 837 0073 2C000000 		.4byte	0x2c
 838 0077 04       		.uleb128 0x4
 839 0078 93010000 		.4byte	.LASF10
 840 007c 02       		.byte	0x2
 841 007d 9301     		.2byte	0x193
 842 007f 3A000000 		.4byte	0x3a
 843 0083 04       		.uleb128 0x4
 844 0084 9A010000 		.4byte	.LASF11
 845 0088 02       		.byte	0x2
 846 0089 9401     		.2byte	0x194
 847 008b 48000000 		.4byte	0x48
 848 008f 02       		.uleb128 0x2
 849 0090 04       		.byte	0x4
 850 0091 04       		.byte	0x4
 851 0092 49000000 		.4byte	.LASF12
 852 0096 02       		.uleb128 0x2
 853 0097 08       		.byte	0x8
 854 0098 04       		.byte	0x4
 855 0099 38010000 		.4byte	.LASF13
 856 009d 02       		.uleb128 0x2
 857 009e 01       		.byte	0x1
 858 009f 08       		.byte	0x8
 859 00a0 35020000 		.4byte	.LASF14
 860 00a4 04       		.uleb128 0x4
 861 00a5 85000000 		.4byte	.LASF15
 862 00a9 02       		.byte	0x2
 863 00aa 3C02     		.2byte	0x23c
 864 00ac B0000000 		.4byte	0xb0
 865 00b0 05       		.uleb128 0x5
 866 00b1 6B000000 		.4byte	0x6b
 867 00b5 02       		.uleb128 0x2
 868 00b6 04       		.byte	0x4
 869 00b7 07       		.byte	0x7
 870 00b8 13020000 		.4byte	.LASF16
 871 00bc 06       		.uleb128 0x6
 872 00bd 4F000000 		.4byte	.LASF17
 873 00c1 01       		.byte	0x1
 874 00c2 33       		.byte	0x33
 875 00c3 00000000 		.4byte	.LFB0
 876 00c7 64000000 		.4byte	.LFE0-.LFB0
 877 00cb 01       		.uleb128 0x1
 878 00cc 9C       		.byte	0x9c
 879 00cd 07       		.uleb128 0x7
 880 00ce 00000000 		.4byte	.LASF18
 881 00d2 01       		.byte	0x1
 882 00d3 63       		.byte	0x63
 883 00d4 00000000 		.4byte	.LFB1
 884 00d8 34000000 		.4byte	.LFE1-.LFB1
 885 00dc 01       		.uleb128 0x1
 886 00dd 9C       		.byte	0x9c
 887 00de 06       		.uleb128 0x6
 888 00df 3A020000 		.4byte	.LASF19
 889 00e3 01       		.byte	0x1
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 27


 890 00e4 88       		.byte	0x88
 891 00e5 00000000 		.4byte	.LFB2
 892 00e9 20000000 		.4byte	.LFE2-.LFB2
 893 00ed 01       		.uleb128 0x1
 894 00ee 9C       		.byte	0x9c
 895 00ef 07       		.uleb128 0x7
 896 00f0 D7020000 		.4byte	.LASF20
 897 00f4 01       		.byte	0x1
 898 00f5 A5       		.byte	0xa5
 899 00f6 00000000 		.4byte	.LFB3
 900 00fa 34000000 		.4byte	.LFE3-.LFB3
 901 00fe 01       		.uleb128 0x1
 902 00ff 9C       		.byte	0x9c
 903 0100 08       		.uleb128 0x8
 904 0101 61000000 		.4byte	.LASF30
 905 0105 01       		.byte	0x1
 906 0106 C5       		.byte	0xc5
 907 0107 00000000 		.4byte	.LFB4
 908 010b 80000000 		.4byte	.LFE4-.LFB4
 909 010f 01       		.uleb128 0x1
 910 0110 9C       		.byte	0x9c
 911 0111 24010000 		.4byte	0x124
 912 0115 09       		.uleb128 0x9
 913 0116 0D020000 		.4byte	.LASF21
 914 011a 01       		.byte	0x1
 915 011b C5       		.byte	0xc5
 916 011c 6B000000 		.4byte	0x6b
 917 0120 02       		.uleb128 0x2
 918 0121 91       		.byte	0x91
 919 0122 77       		.sleb128 -9
 920 0123 00       		.byte	0
 921 0124 0A       		.uleb128 0xa
 922 0125 BF020000 		.4byte	.LASF38
 923 0129 01       		.byte	0x1
 924 012a FB       		.byte	0xfb
 925 012b 6B000000 		.4byte	0x6b
 926 012f 00000000 		.4byte	.LFB5
 927 0133 20000000 		.4byte	.LFE5-.LFB5
 928 0137 01       		.uleb128 0x1
 929 0138 9C       		.byte	0x9c
 930 0139 0B       		.uleb128 0xb
 931 013a 0A030000 		.4byte	.LASF39
 932 013e 01       		.byte	0x1
 933 013f 1A01     		.2byte	0x11a
 934 0141 00000000 		.4byte	.LFB6
 935 0145 BC000000 		.4byte	.LFE6-.LFB6
 936 0149 01       		.uleb128 0x1
 937 014a 9C       		.byte	0x9c
 938 014b 8C010000 		.4byte	0x18c
 939 014f 0C       		.uleb128 0xc
 940 0150 1A000000 		.4byte	.LASF22
 941 0154 01       		.byte	0x1
 942 0155 1A01     		.2byte	0x11a
 943 0157 6B000000 		.4byte	0x6b
 944 015b 02       		.uleb128 0x2
 945 015c 91       		.byte	0x91
 946 015d 6F       		.sleb128 -17
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 28


 947 015e 0D       		.uleb128 0xd
 948 015f 8A000000 		.4byte	.LASF23
 949 0163 01       		.byte	0x1
 950 0164 1C01     		.2byte	0x11c
 951 0166 6B000000 		.4byte	0x6b
 952 016a 02       		.uleb128 0x2
 953 016b 91       		.byte	0x91
 954 016c 77       		.sleb128 -9
 955 016d 0D       		.uleb128 0xd
 956 016e 1C020000 		.4byte	.LASF24
 957 0172 01       		.byte	0x1
 958 0173 1C01     		.2byte	0x11c
 959 0175 6B000000 		.4byte	0x6b
 960 0179 02       		.uleb128 0x2
 961 017a 91       		.byte	0x91
 962 017b 76       		.sleb128 -10
 963 017c 0D       		.uleb128 0xd
 964 017d C3010000 		.4byte	.LASF25
 965 0181 01       		.byte	0x1
 966 0182 1D01     		.2byte	0x11d
 967 0184 6B000000 		.4byte	0x6b
 968 0188 02       		.uleb128 0x2
 969 0189 91       		.byte	0x91
 970 018a 75       		.sleb128 -11
 971 018b 00       		.byte	0
 972 018c 0E       		.uleb128 0xe
 973 018d F5020000 		.4byte	.LASF40
 974 0191 01       		.byte	0x1
 975 0192 BF01     		.2byte	0x1bf
 976 0194 77000000 		.4byte	0x77
 977 0198 00000000 		.4byte	.LFB7
 978 019c C4000000 		.4byte	.LFE7-.LFB7
 979 01a0 01       		.uleb128 0x1
 980 01a1 9C       		.byte	0x9c
 981 01a2 E3010000 		.4byte	0x1e3
 982 01a6 0D       		.uleb128 0xd
 983 01a7 42000000 		.4byte	.LASF26
 984 01ab 01       		.byte	0x1
 985 01ac C101     		.2byte	0x1c1
 986 01ae 6B000000 		.4byte	0x6b
 987 01b2 02       		.uleb128 0x2
 988 01b3 91       		.byte	0x91
 989 01b4 77       		.sleb128 -9
 990 01b5 0D       		.uleb128 0xd
 991 01b6 21000000 		.4byte	.LASF27
 992 01ba 01       		.byte	0x1
 993 01bb C201     		.2byte	0x1c2
 994 01bd 6B000000 		.4byte	0x6b
 995 01c1 02       		.uleb128 0x2
 996 01c2 91       		.byte	0x91
 997 01c3 76       		.sleb128 -10
 998 01c4 0D       		.uleb128 0xd
 999 01c5 28000000 		.4byte	.LASF28
 1000 01c9 01       		.byte	0x1
 1001 01ca C301     		.2byte	0x1c3
 1002 01cc 6B000000 		.4byte	0x6b
 1003 01d0 02       		.uleb128 0x2
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 29


 1004 01d1 91       		.byte	0x91
 1005 01d2 75       		.sleb128 -11
 1006 01d3 0D       		.uleb128 0xd
 1007 01d4 14000000 		.4byte	.LASF29
 1008 01d8 01       		.byte	0x1
 1009 01d9 C401     		.2byte	0x1c4
 1010 01db 6B000000 		.4byte	0x6b
 1011 01df 02       		.uleb128 0x2
 1012 01e0 91       		.byte	0x91
 1013 01e1 74       		.sleb128 -12
 1014 01e2 00       		.byte	0
 1015 01e3 0F       		.uleb128 0xf
 1016 01e4 A0020000 		.4byte	.LASF31
 1017 01e8 01       		.byte	0x1
 1018 01e9 1102     		.2byte	0x211
 1019 01eb 00000000 		.4byte	.LFB8
 1020 01ef 30000000 		.4byte	.LFE8-.LFB8
 1021 01f3 01       		.uleb128 0x1
 1022 01f4 9C       		.byte	0x9c
 1023 01f5 09020000 		.4byte	0x209
 1024 01f9 0C       		.uleb128 0xc
 1025 01fa E3010000 		.4byte	.LASF32
 1026 01fe 01       		.byte	0x1
 1027 01ff 1102     		.2byte	0x211
 1028 0201 77000000 		.4byte	0x77
 1029 0205 02       		.uleb128 0x2
 1030 0206 91       		.byte	0x91
 1031 0207 76       		.sleb128 -10
 1032 0208 00       		.byte	0
 1033 0209 10       		.uleb128 0x10
 1034 020a EB010000 		.4byte	.LASF33
 1035 020e 01       		.byte	0x1
 1036 020f 3502     		.2byte	0x235
 1037 0211 00000000 		.4byte	.LFB9
 1038 0215 20000000 		.4byte	.LFE9-.LFB9
 1039 0219 01       		.uleb128 0x1
 1040 021a 9C       		.byte	0x9c
 1041 021b 10       		.uleb128 0x10
 1042 021c 4D020000 		.4byte	.LASF34
 1043 0220 01       		.byte	0x1
 1044 0221 4B02     		.2byte	0x24b
 1045 0223 00000000 		.4byte	.LFB10
 1046 0227 20000000 		.4byte	.LFE10-.LFB10
 1047 022b 01       		.uleb128 0x1
 1048 022c 9C       		.byte	0x9c
 1049 022d 11       		.uleb128 0x11
 1050 022e A1010000 		.4byte	.LASF41
 1051 0232 01       		.byte	0x1
 1052 0233 14       		.byte	0x14
 1053 0234 6B000000 		.4byte	0x6b
 1054 0238 05       		.uleb128 0x5
 1055 0239 03       		.byte	0x3
 1056 023a 00000000 		.4byte	Trigger_Comp_initVar
 1057 023e 00       		.byte	0
 1058              		.section	.debug_abbrev,"",%progbits
 1059              	.Ldebug_abbrev0:
 1060 0000 01       		.uleb128 0x1
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 30


 1061 0001 11       		.uleb128 0x11
 1062 0002 01       		.byte	0x1
 1063 0003 25       		.uleb128 0x25
 1064 0004 0E       		.uleb128 0xe
 1065 0005 13       		.uleb128 0x13
 1066 0006 0B       		.uleb128 0xb
 1067 0007 03       		.uleb128 0x3
 1068 0008 0E       		.uleb128 0xe
 1069 0009 1B       		.uleb128 0x1b
 1070 000a 0E       		.uleb128 0xe
 1071 000b 55       		.uleb128 0x55
 1072 000c 17       		.uleb128 0x17
 1073 000d 11       		.uleb128 0x11
 1074 000e 01       		.uleb128 0x1
 1075 000f 10       		.uleb128 0x10
 1076 0010 17       		.uleb128 0x17
 1077 0011 00       		.byte	0
 1078 0012 00       		.byte	0
 1079 0013 02       		.uleb128 0x2
 1080 0014 24       		.uleb128 0x24
 1081 0015 00       		.byte	0
 1082 0016 0B       		.uleb128 0xb
 1083 0017 0B       		.uleb128 0xb
 1084 0018 3E       		.uleb128 0x3e
 1085 0019 0B       		.uleb128 0xb
 1086 001a 03       		.uleb128 0x3
 1087 001b 0E       		.uleb128 0xe
 1088 001c 00       		.byte	0
 1089 001d 00       		.byte	0
 1090 001e 03       		.uleb128 0x3
 1091 001f 24       		.uleb128 0x24
 1092 0020 00       		.byte	0
 1093 0021 0B       		.uleb128 0xb
 1094 0022 0B       		.uleb128 0xb
 1095 0023 3E       		.uleb128 0x3e
 1096 0024 0B       		.uleb128 0xb
 1097 0025 03       		.uleb128 0x3
 1098 0026 08       		.uleb128 0x8
 1099 0027 00       		.byte	0
 1100 0028 00       		.byte	0
 1101 0029 04       		.uleb128 0x4
 1102 002a 16       		.uleb128 0x16
 1103 002b 00       		.byte	0
 1104 002c 03       		.uleb128 0x3
 1105 002d 0E       		.uleb128 0xe
 1106 002e 3A       		.uleb128 0x3a
 1107 002f 0B       		.uleb128 0xb
 1108 0030 3B       		.uleb128 0x3b
 1109 0031 05       		.uleb128 0x5
 1110 0032 49       		.uleb128 0x49
 1111 0033 13       		.uleb128 0x13
 1112 0034 00       		.byte	0
 1113 0035 00       		.byte	0
 1114 0036 05       		.uleb128 0x5
 1115 0037 35       		.uleb128 0x35
 1116 0038 00       		.byte	0
 1117 0039 49       		.uleb128 0x49
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 31


 1118 003a 13       		.uleb128 0x13
 1119 003b 00       		.byte	0
 1120 003c 00       		.byte	0
 1121 003d 06       		.uleb128 0x6
 1122 003e 2E       		.uleb128 0x2e
 1123 003f 00       		.byte	0
 1124 0040 3F       		.uleb128 0x3f
 1125 0041 19       		.uleb128 0x19
 1126 0042 03       		.uleb128 0x3
 1127 0043 0E       		.uleb128 0xe
 1128 0044 3A       		.uleb128 0x3a
 1129 0045 0B       		.uleb128 0xb
 1130 0046 3B       		.uleb128 0x3b
 1131 0047 0B       		.uleb128 0xb
 1132 0048 27       		.uleb128 0x27
 1133 0049 19       		.uleb128 0x19
 1134 004a 11       		.uleb128 0x11
 1135 004b 01       		.uleb128 0x1
 1136 004c 12       		.uleb128 0x12
 1137 004d 06       		.uleb128 0x6
 1138 004e 40       		.uleb128 0x40
 1139 004f 18       		.uleb128 0x18
 1140 0050 9642     		.uleb128 0x2116
 1141 0052 19       		.uleb128 0x19
 1142 0053 00       		.byte	0
 1143 0054 00       		.byte	0
 1144 0055 07       		.uleb128 0x7
 1145 0056 2E       		.uleb128 0x2e
 1146 0057 00       		.byte	0
 1147 0058 3F       		.uleb128 0x3f
 1148 0059 19       		.uleb128 0x19
 1149 005a 03       		.uleb128 0x3
 1150 005b 0E       		.uleb128 0xe
 1151 005c 3A       		.uleb128 0x3a
 1152 005d 0B       		.uleb128 0xb
 1153 005e 3B       		.uleb128 0x3b
 1154 005f 0B       		.uleb128 0xb
 1155 0060 27       		.uleb128 0x27
 1156 0061 19       		.uleb128 0x19
 1157 0062 11       		.uleb128 0x11
 1158 0063 01       		.uleb128 0x1
 1159 0064 12       		.uleb128 0x12
 1160 0065 06       		.uleb128 0x6
 1161 0066 40       		.uleb128 0x40
 1162 0067 18       		.uleb128 0x18
 1163 0068 9742     		.uleb128 0x2117
 1164 006a 19       		.uleb128 0x19
 1165 006b 00       		.byte	0
 1166 006c 00       		.byte	0
 1167 006d 08       		.uleb128 0x8
 1168 006e 2E       		.uleb128 0x2e
 1169 006f 01       		.byte	0x1
 1170 0070 3F       		.uleb128 0x3f
 1171 0071 19       		.uleb128 0x19
 1172 0072 03       		.uleb128 0x3
 1173 0073 0E       		.uleb128 0xe
 1174 0074 3A       		.uleb128 0x3a
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 32


 1175 0075 0B       		.uleb128 0xb
 1176 0076 3B       		.uleb128 0x3b
 1177 0077 0B       		.uleb128 0xb
 1178 0078 27       		.uleb128 0x27
 1179 0079 19       		.uleb128 0x19
 1180 007a 11       		.uleb128 0x11
 1181 007b 01       		.uleb128 0x1
 1182 007c 12       		.uleb128 0x12
 1183 007d 06       		.uleb128 0x6
 1184 007e 40       		.uleb128 0x40
 1185 007f 18       		.uleb128 0x18
 1186 0080 9742     		.uleb128 0x2117
 1187 0082 19       		.uleb128 0x19
 1188 0083 01       		.uleb128 0x1
 1189 0084 13       		.uleb128 0x13
 1190 0085 00       		.byte	0
 1191 0086 00       		.byte	0
 1192 0087 09       		.uleb128 0x9
 1193 0088 05       		.uleb128 0x5
 1194 0089 00       		.byte	0
 1195 008a 03       		.uleb128 0x3
 1196 008b 0E       		.uleb128 0xe
 1197 008c 3A       		.uleb128 0x3a
 1198 008d 0B       		.uleb128 0xb
 1199 008e 3B       		.uleb128 0x3b
 1200 008f 0B       		.uleb128 0xb
 1201 0090 49       		.uleb128 0x49
 1202 0091 13       		.uleb128 0x13
 1203 0092 02       		.uleb128 0x2
 1204 0093 18       		.uleb128 0x18
 1205 0094 00       		.byte	0
 1206 0095 00       		.byte	0
 1207 0096 0A       		.uleb128 0xa
 1208 0097 2E       		.uleb128 0x2e
 1209 0098 00       		.byte	0
 1210 0099 3F       		.uleb128 0x3f
 1211 009a 19       		.uleb128 0x19
 1212 009b 03       		.uleb128 0x3
 1213 009c 0E       		.uleb128 0xe
 1214 009d 3A       		.uleb128 0x3a
 1215 009e 0B       		.uleb128 0xb
 1216 009f 3B       		.uleb128 0x3b
 1217 00a0 0B       		.uleb128 0xb
 1218 00a1 27       		.uleb128 0x27
 1219 00a2 19       		.uleb128 0x19
 1220 00a3 49       		.uleb128 0x49
 1221 00a4 13       		.uleb128 0x13
 1222 00a5 11       		.uleb128 0x11
 1223 00a6 01       		.uleb128 0x1
 1224 00a7 12       		.uleb128 0x12
 1225 00a8 06       		.uleb128 0x6
 1226 00a9 40       		.uleb128 0x40
 1227 00aa 18       		.uleb128 0x18
 1228 00ab 9742     		.uleb128 0x2117
 1229 00ad 19       		.uleb128 0x19
 1230 00ae 00       		.byte	0
 1231 00af 00       		.byte	0
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 33


 1232 00b0 0B       		.uleb128 0xb
 1233 00b1 2E       		.uleb128 0x2e
 1234 00b2 01       		.byte	0x1
 1235 00b3 03       		.uleb128 0x3
 1236 00b4 0E       		.uleb128 0xe
 1237 00b5 3A       		.uleb128 0x3a
 1238 00b6 0B       		.uleb128 0xb
 1239 00b7 3B       		.uleb128 0x3b
 1240 00b8 05       		.uleb128 0x5
 1241 00b9 27       		.uleb128 0x27
 1242 00ba 19       		.uleb128 0x19
 1243 00bb 11       		.uleb128 0x11
 1244 00bc 01       		.uleb128 0x1
 1245 00bd 12       		.uleb128 0x12
 1246 00be 06       		.uleb128 0x6
 1247 00bf 40       		.uleb128 0x40
 1248 00c0 18       		.uleb128 0x18
 1249 00c1 9642     		.uleb128 0x2116
 1250 00c3 19       		.uleb128 0x19
 1251 00c4 01       		.uleb128 0x1
 1252 00c5 13       		.uleb128 0x13
 1253 00c6 00       		.byte	0
 1254 00c7 00       		.byte	0
 1255 00c8 0C       		.uleb128 0xc
 1256 00c9 05       		.uleb128 0x5
 1257 00ca 00       		.byte	0
 1258 00cb 03       		.uleb128 0x3
 1259 00cc 0E       		.uleb128 0xe
 1260 00cd 3A       		.uleb128 0x3a
 1261 00ce 0B       		.uleb128 0xb
 1262 00cf 3B       		.uleb128 0x3b
 1263 00d0 05       		.uleb128 0x5
 1264 00d1 49       		.uleb128 0x49
 1265 00d2 13       		.uleb128 0x13
 1266 00d3 02       		.uleb128 0x2
 1267 00d4 18       		.uleb128 0x18
 1268 00d5 00       		.byte	0
 1269 00d6 00       		.byte	0
 1270 00d7 0D       		.uleb128 0xd
 1271 00d8 34       		.uleb128 0x34
 1272 00d9 00       		.byte	0
 1273 00da 03       		.uleb128 0x3
 1274 00db 0E       		.uleb128 0xe
 1275 00dc 3A       		.uleb128 0x3a
 1276 00dd 0B       		.uleb128 0xb
 1277 00de 3B       		.uleb128 0x3b
 1278 00df 05       		.uleb128 0x5
 1279 00e0 49       		.uleb128 0x49
 1280 00e1 13       		.uleb128 0x13
 1281 00e2 02       		.uleb128 0x2
 1282 00e3 18       		.uleb128 0x18
 1283 00e4 00       		.byte	0
 1284 00e5 00       		.byte	0
 1285 00e6 0E       		.uleb128 0xe
 1286 00e7 2E       		.uleb128 0x2e
 1287 00e8 01       		.byte	0x1
 1288 00e9 3F       		.uleb128 0x3f
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 34


 1289 00ea 19       		.uleb128 0x19
 1290 00eb 03       		.uleb128 0x3
 1291 00ec 0E       		.uleb128 0xe
 1292 00ed 3A       		.uleb128 0x3a
 1293 00ee 0B       		.uleb128 0xb
 1294 00ef 3B       		.uleb128 0x3b
 1295 00f0 05       		.uleb128 0x5
 1296 00f1 27       		.uleb128 0x27
 1297 00f2 19       		.uleb128 0x19
 1298 00f3 49       		.uleb128 0x49
 1299 00f4 13       		.uleb128 0x13
 1300 00f5 11       		.uleb128 0x11
 1301 00f6 01       		.uleb128 0x1
 1302 00f7 12       		.uleb128 0x12
 1303 00f8 06       		.uleb128 0x6
 1304 00f9 40       		.uleb128 0x40
 1305 00fa 18       		.uleb128 0x18
 1306 00fb 9642     		.uleb128 0x2116
 1307 00fd 19       		.uleb128 0x19
 1308 00fe 01       		.uleb128 0x1
 1309 00ff 13       		.uleb128 0x13
 1310 0100 00       		.byte	0
 1311 0101 00       		.byte	0
 1312 0102 0F       		.uleb128 0xf
 1313 0103 2E       		.uleb128 0x2e
 1314 0104 01       		.byte	0x1
 1315 0105 3F       		.uleb128 0x3f
 1316 0106 19       		.uleb128 0x19
 1317 0107 03       		.uleb128 0x3
 1318 0108 0E       		.uleb128 0xe
 1319 0109 3A       		.uleb128 0x3a
 1320 010a 0B       		.uleb128 0xb
 1321 010b 3B       		.uleb128 0x3b
 1322 010c 05       		.uleb128 0x5
 1323 010d 27       		.uleb128 0x27
 1324 010e 19       		.uleb128 0x19
 1325 010f 11       		.uleb128 0x11
 1326 0110 01       		.uleb128 0x1
 1327 0111 12       		.uleb128 0x12
 1328 0112 06       		.uleb128 0x6
 1329 0113 40       		.uleb128 0x40
 1330 0114 18       		.uleb128 0x18
 1331 0115 9742     		.uleb128 0x2117
 1332 0117 19       		.uleb128 0x19
 1333 0118 01       		.uleb128 0x1
 1334 0119 13       		.uleb128 0x13
 1335 011a 00       		.byte	0
 1336 011b 00       		.byte	0
 1337 011c 10       		.uleb128 0x10
 1338 011d 2E       		.uleb128 0x2e
 1339 011e 00       		.byte	0
 1340 011f 3F       		.uleb128 0x3f
 1341 0120 19       		.uleb128 0x19
 1342 0121 03       		.uleb128 0x3
 1343 0122 0E       		.uleb128 0xe
 1344 0123 3A       		.uleb128 0x3a
 1345 0124 0B       		.uleb128 0xb
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 35


 1346 0125 3B       		.uleb128 0x3b
 1347 0126 05       		.uleb128 0x5
 1348 0127 27       		.uleb128 0x27
 1349 0128 19       		.uleb128 0x19
 1350 0129 11       		.uleb128 0x11
 1351 012a 01       		.uleb128 0x1
 1352 012b 12       		.uleb128 0x12
 1353 012c 06       		.uleb128 0x6
 1354 012d 40       		.uleb128 0x40
 1355 012e 18       		.uleb128 0x18
 1356 012f 9742     		.uleb128 0x2117
 1357 0131 19       		.uleb128 0x19
 1358 0132 00       		.byte	0
 1359 0133 00       		.byte	0
 1360 0134 11       		.uleb128 0x11
 1361 0135 34       		.uleb128 0x34
 1362 0136 00       		.byte	0
 1363 0137 03       		.uleb128 0x3
 1364 0138 0E       		.uleb128 0xe
 1365 0139 3A       		.uleb128 0x3a
 1366 013a 0B       		.uleb128 0xb
 1367 013b 3B       		.uleb128 0x3b
 1368 013c 0B       		.uleb128 0xb
 1369 013d 49       		.uleb128 0x49
 1370 013e 13       		.uleb128 0x13
 1371 013f 3F       		.uleb128 0x3f
 1372 0140 19       		.uleb128 0x19
 1373 0141 02       		.uleb128 0x2
 1374 0142 18       		.uleb128 0x18
 1375 0143 00       		.byte	0
 1376 0144 00       		.byte	0
 1377 0145 00       		.byte	0
 1378              		.section	.debug_aranges,"",%progbits
 1379 0000 6C000000 		.4byte	0x6c
 1380 0004 0200     		.2byte	0x2
 1381 0006 00000000 		.4byte	.Ldebug_info0
 1382 000a 04       		.byte	0x4
 1383 000b 00       		.byte	0
 1384 000c 0000     		.2byte	0
 1385 000e 0000     		.2byte	0
 1386 0010 00000000 		.4byte	.LFB0
 1387 0014 64000000 		.4byte	.LFE0-.LFB0
 1388 0018 00000000 		.4byte	.LFB1
 1389 001c 34000000 		.4byte	.LFE1-.LFB1
 1390 0020 00000000 		.4byte	.LFB2
 1391 0024 20000000 		.4byte	.LFE2-.LFB2
 1392 0028 00000000 		.4byte	.LFB3
 1393 002c 34000000 		.4byte	.LFE3-.LFB3
 1394 0030 00000000 		.4byte	.LFB4
 1395 0034 80000000 		.4byte	.LFE4-.LFB4
 1396 0038 00000000 		.4byte	.LFB5
 1397 003c 20000000 		.4byte	.LFE5-.LFB5
 1398 0040 00000000 		.4byte	.LFB6
 1399 0044 BC000000 		.4byte	.LFE6-.LFB6
 1400 0048 00000000 		.4byte	.LFB7
 1401 004c C4000000 		.4byte	.LFE7-.LFB7
 1402 0050 00000000 		.4byte	.LFB8
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 36


 1403 0054 30000000 		.4byte	.LFE8-.LFB8
 1404 0058 00000000 		.4byte	.LFB9
 1405 005c 20000000 		.4byte	.LFE9-.LFB9
 1406 0060 00000000 		.4byte	.LFB10
 1407 0064 20000000 		.4byte	.LFE10-.LFB10
 1408 0068 00000000 		.4byte	0
 1409 006c 00000000 		.4byte	0
 1410              		.section	.debug_ranges,"",%progbits
 1411              	.Ldebug_ranges0:
 1412 0000 00000000 		.4byte	.LFB0
 1413 0004 64000000 		.4byte	.LFE0
 1414 0008 00000000 		.4byte	.LFB1
 1415 000c 34000000 		.4byte	.LFE1
 1416 0010 00000000 		.4byte	.LFB2
 1417 0014 20000000 		.4byte	.LFE2
 1418 0018 00000000 		.4byte	.LFB3
 1419 001c 34000000 		.4byte	.LFE3
 1420 0020 00000000 		.4byte	.LFB4
 1421 0024 80000000 		.4byte	.LFE4
 1422 0028 00000000 		.4byte	.LFB5
 1423 002c 20000000 		.4byte	.LFE5
 1424 0030 00000000 		.4byte	.LFB6
 1425 0034 BC000000 		.4byte	.LFE6
 1426 0038 00000000 		.4byte	.LFB7
 1427 003c C4000000 		.4byte	.LFE7
 1428 0040 00000000 		.4byte	.LFB8
 1429 0044 30000000 		.4byte	.LFE8
 1430 0048 00000000 		.4byte	.LFB9
 1431 004c 20000000 		.4byte	.LFE9
 1432 0050 00000000 		.4byte	.LFB10
 1433 0054 20000000 		.4byte	.LFE10
 1434 0058 00000000 		.4byte	0
 1435 005c 00000000 		.4byte	0
 1436              		.section	.debug_line,"",%progbits
 1437              	.Ldebug_line0:
 1438 0000 6D010000 		.section	.debug_str,"MS",%progbits,1
 1438      02004900 
 1438      00000201 
 1438      FB0E0D00 
 1438      01010101 
 1439              	.LASF18:
 1440 0000 54726967 		.ascii	"Trigger_Comp_Enable\000"
 1440      6765725F 
 1440      436F6D70 
 1440      5F456E61 
 1440      626C6500 
 1441              	.LASF29:
 1442 0014 746D7043 		.ascii	"tmpCR\000"
 1442      5200
 1443              	.LASF22:
 1444 001a 6E696262 		.ascii	"nibble\000"
 1444      6C6500
 1445              	.LASF27:
 1446 0021 746D7053 		.ascii	"tmpSW2\000"
 1446      573200
 1447              	.LASF28:
 1448 0028 746D7053 		.ascii	"tmpSW3\000"
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 37


 1448      573300
 1449              	.LASF3:
 1450 002f 73686F72 		.ascii	"short unsigned int\000"
 1450      7420756E 
 1450      7369676E 
 1450      65642069 
 1450      6E7400
 1451              	.LASF26:
 1452 0042 746D7053 		.ascii	"tmpSW0\000"
 1452      573000
 1453              	.LASF12:
 1454 0049 666C6F61 		.ascii	"float\000"
 1454      7400
 1455              	.LASF17:
 1456 004f 54726967 		.ascii	"Trigger_Comp_Init\000"
 1456      6765725F 
 1456      436F6D70 
 1456      5F496E69 
 1456      7400
 1457              	.LASF30:
 1458 0061 54726967 		.ascii	"Trigger_Comp_SetSpeed\000"
 1458      6765725F 
 1458      436F6D70 
 1458      5F536574 
 1458      53706565 
 1459              	.LASF1:
 1460 0077 756E7369 		.ascii	"unsigned char\000"
 1460      676E6564 
 1460      20636861 
 1460      7200
 1461              	.LASF15:
 1462 0085 72656738 		.ascii	"reg8\000"
 1462      00
 1463              	.LASF23:
 1464 008a 7472696D 		.ascii	"trimCnt\000"
 1464      436E7400 
 1465              	.LASF5:
 1466 0092 6C6F6E67 		.ascii	"long unsigned int\000"
 1466      20756E73 
 1466      69676E65 
 1466      6420696E 
 1466      7400
 1467              	.LASF9:
 1468 00a4 75696E74 		.ascii	"uint8\000"
 1468      3800
 1469              	.LASF35:
 1470 00aa 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 1470      4320342E 
 1470      392E3320 
 1470      32303135 
 1470      30333033 
 1471 00dd 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 1471      20726576 
 1471      6973696F 
 1471      6E203232 
 1471      31323230 
 1472 0110 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 38


 1472      66756E63 
 1472      74696F6E 
 1472      2D736563 
 1472      74696F6E 
 1473              	.LASF13:
 1474 0138 646F7562 		.ascii	"double\000"
 1474      6C6500
 1475              	.LASF37:
 1476 013f 433A5C53 		.ascii	"C:\\SVN\\apps\\trunk\\Cypress Academy\\PSoC-121-Ana"
 1476      564E5C61 
 1476      7070735C 
 1476      7472756E 
 1476      6B5C4379 
 1477 016d 6C6F675C 		.ascii	"log\\Scope\\KEES_Scope\\PSoC\\Scope.cydsn\000"
 1477      53636F70 
 1477      655C4B45 
 1477      45535F53 
 1477      636F7065 
 1478              	.LASF10:
 1479 0193 75696E74 		.ascii	"uint16\000"
 1479      313600
 1480              	.LASF11:
 1481 019a 75696E74 		.ascii	"uint32\000"
 1481      333200
 1482              	.LASF41:
 1483 01a1 54726967 		.ascii	"Trigger_Comp_initVar\000"
 1483      6765725F 
 1483      436F6D70 
 1483      5F696E69 
 1483      74566172 
 1484              	.LASF8:
 1485 01b6 756E7369 		.ascii	"unsigned int\000"
 1485      676E6564 
 1485      20696E74 
 1485      00
 1486              	.LASF25:
 1487 01c3 636D7053 		.ascii	"cmpState\000"
 1487      74617465 
 1487      00
 1488              	.LASF7:
 1489 01cc 6C6F6E67 		.ascii	"long long unsigned int\000"
 1489      206C6F6E 
 1489      6720756E 
 1489      7369676E 
 1489      65642069 
 1490              	.LASF32:
 1491 01e3 7472696D 		.ascii	"trimVal\000"
 1491      56616C00 
 1492              	.LASF33:
 1493 01eb 54726967 		.ascii	"Trigger_Comp_PwrDwnOverrideEnable\000"
 1493      6765725F 
 1493      436F6D70 
 1493      5F507772 
 1493      44776E4F 
 1494              	.LASF21:
 1495 020d 73706565 		.ascii	"speed\000"
 1495      6400
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 39


 1496              	.LASF16:
 1497 0213 73697A65 		.ascii	"sizetype\000"
 1497      74797065 
 1497      00
 1498              	.LASF24:
 1499 021c 7472696D 		.ascii	"trimCntMax\000"
 1499      436E744D 
 1499      617800
 1500              	.LASF6:
 1501 0227 6C6F6E67 		.ascii	"long long int\000"
 1501      206C6F6E 
 1501      6720696E 
 1501      7400
 1502              	.LASF14:
 1503 0235 63686172 		.ascii	"char\000"
 1503      00
 1504              	.LASF19:
 1505 023a 54726967 		.ascii	"Trigger_Comp_Start\000"
 1505      6765725F 
 1505      436F6D70 
 1505      5F537461 
 1505      727400
 1506              	.LASF34:
 1507 024d 54726967 		.ascii	"Trigger_Comp_PwrDwnOverrideDisable\000"
 1507      6765725F 
 1507      436F6D70 
 1507      5F507772 
 1507      44776E4F 
 1508              	.LASF2:
 1509 0270 73686F72 		.ascii	"short int\000"
 1509      7420696E 
 1509      7400
 1510              	.LASF36:
 1511 027a 47656E65 		.ascii	"Generated_Source\\PSoC5\\Trigger_Comp.c\000"
 1511      72617465 
 1511      645F536F 
 1511      75726365 
 1511      5C50536F 
 1512              	.LASF31:
 1513 02a0 54726967 		.ascii	"Trigger_Comp_LoadTrim\000"
 1513      6765725F 
 1513      436F6D70 
 1513      5F4C6F61 
 1513      64547269 
 1514              	.LASF4:
 1515 02b6 6C6F6E67 		.ascii	"long int\000"
 1515      20696E74 
 1515      00
 1516              	.LASF38:
 1517 02bf 54726967 		.ascii	"Trigger_Comp_GetCompare\000"
 1517      6765725F 
 1517      436F6D70 
 1517      5F476574 
 1517      436F6D70 
 1518              	.LASF20:
 1519 02d7 54726967 		.ascii	"Trigger_Comp_Stop\000"
 1519      6765725F 
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccXWlJGd.s 			page 40


 1519      436F6D70 
 1519      5F53746F 
 1519      7000
 1520              	.LASF0:
 1521 02e9 7369676E 		.ascii	"signed char\000"
 1521      65642063 
 1521      68617200 
 1522              	.LASF40:
 1523 02f5 54726967 		.ascii	"Trigger_Comp_ZeroCal\000"
 1523      6765725F 
 1523      436F6D70 
 1523      5F5A6572 
 1523      6F43616C 
 1524              	.LASF39:
 1525 030a 54726967 		.ascii	"Trigger_Comp_trimAdjust\000"
 1525      6765725F 
 1525      436F6D70 
 1525      5F747269 
 1525      6D41646A 
 1526              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
