<profile>

<section name = "Vivado HLS Report for 'yuv2rgb'" level="0">
<item name = "Date">Sun Aug  2 12:56:57 2020
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">yuv_filter.prj</item>
<item name = "Solution">solution2</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 10.723 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">40008, 2457608, 0.429 ms, 26.354 ms, 40008, 2457608, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y">40006, 2457606, 8, 1, 1, 40000 ~ 2457600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, 0, 0, 419, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 75, -</column>
<column name="Register">0, -, 393, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="yuv_filter_mac_mufYi_U30">yuv_filter_mac_mufYi, i0 + i1 * i2</column>
<column name="yuv_filter_mac_mug8j_U31">yuv_filter_mac_mug8j, i0 * i1 + i2</column>
<column name="yuv_filter_mac_muhbi_U32">yuv_filter_mac_muhbi, i0 + i1 * i2</column>
<column name="yuv_filter_mul_mubkb_U29">yuv_filter_mul_mubkb, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln101_1_fu_359_p2">*, 0, 0, 51, 9, 8</column>
<column name="C_fu_337_p2">+, 0, 0, 15, 6, 9</column>
<column name="add_ln101_1_fu_392_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln102_1_fu_464_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln102_fu_520_p2">+, 0, 0, 26, 19, 19</column>
<column name="add_ln85_fu_248_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln94_1_fu_315_p2">+, 0, 0, 23, 23, 23</column>
<column name="add_ln94_fu_305_p2">+, 0, 0, 23, 23, 23</column>
<column name="x_fu_254_p2">+, 0, 0, 23, 1, 16</column>
<column name="y_fu_321_p2">+, 0, 0, 23, 1, 16</column>
<column name="icmp_ln100_fu_380_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln101_fu_407_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln102_fu_536_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="icmp_ln85_fu_243_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln88_fu_260_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="or_ln100_fu_492_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln101_fu_439_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln102_fu_568_p2">or, 0, 0, 2, 1, 1</column>
<column name="G_fu_445_p3">select, 0, 0, 8, 1, 8</column>
<column name="out_channels_ch1_d0">select, 0, 0, 8, 1, 8</column>
<column name="out_channels_ch3_d0">select, 0, 0, 8, 1, 8</column>
<column name="select_ln100_fu_485_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln101_fu_431_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln102_fu_560_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln94_1_fu_273_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_fu_265_p3">select, 0, 0, 16, 1, 1</column>
<column name="D_fu_343_p2">xor, 0, 0, 9, 8, 9</column>
<column name="E_fu_349_p2">xor, 0, 0, 9, 8, 9</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter7">9, 2, 1, 2</column>
<column name="ap_phi_mux_x_0_phi_fu_217_p4">9, 2, 16, 32</column>
<column name="indvar_flatten_reg_202">9, 2, 32, 64</column>
<column name="x_0_reg_213">9, 2, 16, 32</column>
<column name="y_0_reg_224">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="C_reg_688">9, 0, 9, 0</column>
<column name="D_reg_693">8, 0, 8, 0</column>
<column name="D_reg_693_pp0_iter5_reg">8, 0, 8, 0</column>
<column name="E_reg_700">8, 0, 8, 0</column>
<column name="G_reg_722">8, 0, 8, 0</column>
<column name="add_ln100_1_reg_710">18, 0, 18, 0</column>
<column name="add_ln102_1_reg_727">18, 0, 18, 0</column>
<column name="add_ln94_1_reg_656">23, 0, 23, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="icmp_ln100_reg_716">1, 0, 1, 0</column>
<column name="icmp_ln85_reg_642">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_202">32, 0, 32, 0</column>
<column name="mul_ln101_1_reg_705">17, 0, 17, 0</column>
<column name="mul_ln68_reg_637">32, 0, 32, 0</column>
<column name="select_ln94_1_reg_651">16, 0, 16, 0</column>
<column name="x_0_reg_213">16, 0, 16, 0</column>
<column name="y_0_reg_224">16, 0, 16, 0</column>
<column name="zext_ln94_1_reg_666">23, 0, 64, 41</column>
<column name="icmp_ln85_reg_642">64, 32, 1, 0</column>
<column name="zext_ln94_1_reg_666">64, 32, 64, 41</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, yuv2rgb, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, yuv2rgb, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, yuv2rgb, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, yuv2rgb, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, yuv2rgb, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, yuv2rgb, return value</column>
<column name="ap_return_0">out, 16, ap_ctrl_hs, yuv2rgb, return value</column>
<column name="ap_return_1">out, 16, ap_ctrl_hs, yuv2rgb, return value</column>
<column name="in_channels_ch1_address0">out, 22, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_ce0">out, 1, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_q0">in, 8, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch2_address0">out, 22, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_ce0">out, 1, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_q0">in, 8, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch3_address0">out, 22, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_ce0">out, 1, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_q0">in, 8, ap_memory, in_channels_ch3, array</column>
<column name="in_width_read">in, 16, ap_none, in_width_read, scalar</column>
<column name="in_height_read">in, 16, ap_none, in_height_read, scalar</column>
<column name="out_channels_ch1_address0">out, 22, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_ce0">out, 1, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_we0">out, 1, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_d0">out, 8, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch2_address0">out, 22, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_ce0">out, 1, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_we0">out, 1, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_d0">out, 8, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch3_address0">out, 22, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_ce0">out, 1, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_we0">out, 1, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_d0">out, 8, ap_memory, out_channels_ch3, array</column>
</table>
</item>
</section>
</profile>
