

================================================================
== Vivado HLS Report for 'StreamingMatrixVecto_6'
================================================================
* Date:           Tue Jul  7 16:24:16 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  41500|  41500|  41500|  41500|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |      2|      2|         1|          -|          -|      2|    no    |
        |- Loop 2  |  41495|  41495|        26|          2|          1|  20736|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 2, D = 26, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)
	3  / (tmp)
3 --> 
	29  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	3  / true
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%accPopCount_V = alloca i16"   --->   Operation 30 'alloca' 'accPopCount_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%accPopCount_V_0_1 = alloca i16"   --->   Operation 31 'alloca' 'accPopCount_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%accPopCount_V_0_2 = alloca i16"   --->   Operation 32 'alloca' 'accPopCount_V_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%accPopCount_V_0_3 = alloca i16"   --->   Operation 33 'alloca' 'accPopCount_V_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%accPopCount_V_0_4 = alloca i16"   --->   Operation 34 'alloca' 'accPopCount_V_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%accPopCount_V_0_5 = alloca i16"   --->   Operation 35 'alloca' 'accPopCount_V_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%accPopCount_V_0_6 = alloca i16"   --->   Operation 36 'alloca' 'accPopCount_V_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%accPopCount_V_0_7 = alloca i16"   --->   Operation 37 'alloca' 'accPopCount_V_0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%accPopCount_V_0_8 = alloca i16"   --->   Operation 38 'alloca' 'accPopCount_V_0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%accPopCount_V_0_9 = alloca i16"   --->   Operation 39 'alloca' 'accPopCount_V_0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%accPopCount_V_0_10 = alloca i16"   --->   Operation 40 'alloca' 'accPopCount_V_0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%accPopCount_V_0_11 = alloca i16"   --->   Operation 41 'alloca' 'accPopCount_V_0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%accPopCount_V_0_12 = alloca i16"   --->   Operation 42 'alloca' 'accPopCount_V_0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%accPopCount_V_0_13 = alloca i16"   --->   Operation 43 'alloca' 'accPopCount_V_0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%accPopCount_V_0_14 = alloca i16"   --->   Operation 44 'alloca' 'accPopCount_V_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%accPopCount_V_0_s = alloca i16"   --->   Operation 45 'alloca' 'accPopCount_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%accPopCount_V_1 = alloca i16"   --->   Operation 46 'alloca' 'accPopCount_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1 = alloca i16"   --->   Operation 47 'alloca' 'accPopCount_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2 = alloca i16"   --->   Operation 48 'alloca' 'accPopCount_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3 = alloca i16"   --->   Operation 49 'alloca' 'accPopCount_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%accPopCount_V_1_4 = alloca i16"   --->   Operation 50 'alloca' 'accPopCount_V_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%accPopCount_V_1_5 = alloca i16"   --->   Operation 51 'alloca' 'accPopCount_V_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%accPopCount_V_1_6 = alloca i16"   --->   Operation 52 'alloca' 'accPopCount_V_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%accPopCount_V_1_7 = alloca i16"   --->   Operation 53 'alloca' 'accPopCount_V_1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%accPopCount_V_1_8 = alloca i16"   --->   Operation 54 'alloca' 'accPopCount_V_1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%accPopCount_V_1_9 = alloca i16"   --->   Operation 55 'alloca' 'accPopCount_V_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%accPopCount_V_1_10 = alloca i16"   --->   Operation 56 'alloca' 'accPopCount_V_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%accPopCount_V_1_11 = alloca i16"   --->   Operation 57 'alloca' 'accPopCount_V_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%accPopCount_V_1_12 = alloca i16"   --->   Operation 58 'alloca' 'accPopCount_V_1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%accPopCount_V_1_13 = alloca i16"   --->   Operation 59 'alloca' 'accPopCount_V_1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%accPopCount_V_1_14 = alloca i16"   --->   Operation 60 'alloca' 'accPopCount_V_1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%accPopCount_V_1_s = alloca i16"   --->   Operation 61 'alloca' 'accPopCount_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%inputBuf_V = alloca [36 x i32], align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88]   --->   Operation 64 'alloca' 'inputBuf_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 65 [1/1] (1.76ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%in_idx = phi i2 [ 0, %arrayctor.loop4.preheader ], [ %in_idx_2, %.preheader616.preheader ]"   --->   Operation 66 'phi' 'in_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.95ns)   --->   "%tmp = icmp eq i2 %in_idx, -2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 67 'icmp' 'tmp' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 68 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.56ns)   --->   "%in_idx_2 = add i2 %in_idx, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 69 'add' 'in_idx_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader, label %.preheader616.preheader" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%accPopCount_V_load_2 = load i16* %accPopCount_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 71 'load' 'accPopCount_V_load_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%accPopCount_V_0_1_lo_2 = load i16* %accPopCount_V_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 72 'load' 'accPopCount_V_0_1_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%accPopCount_V_0_2_lo_2 = load i16* %accPopCount_V_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 73 'load' 'accPopCount_V_0_2_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%accPopCount_V_0_3_lo_2 = load i16* %accPopCount_V_0_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 74 'load' 'accPopCount_V_0_3_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%accPopCount_V_0_4_lo_2 = load i16* %accPopCount_V_0_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 75 'load' 'accPopCount_V_0_4_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%accPopCount_V_0_5_lo_2 = load i16* %accPopCount_V_0_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 76 'load' 'accPopCount_V_0_5_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%accPopCount_V_0_6_lo_2 = load i16* %accPopCount_V_0_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 77 'load' 'accPopCount_V_0_6_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%accPopCount_V_0_7_lo_2 = load i16* %accPopCount_V_0_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 78 'load' 'accPopCount_V_0_7_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%accPopCount_V_0_8_lo_2 = load i16* %accPopCount_V_0_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 79 'load' 'accPopCount_V_0_8_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%accPopCount_V_0_9_lo_2 = load i16* %accPopCount_V_0_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 80 'load' 'accPopCount_V_0_9_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%accPopCount_V_0_10_l_2 = load i16* %accPopCount_V_0_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 81 'load' 'accPopCount_V_0_10_l_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%accPopCount_V_0_11_l_2 = load i16* %accPopCount_V_0_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 82 'load' 'accPopCount_V_0_11_l_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%accPopCount_V_0_12_l_2 = load i16* %accPopCount_V_0_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 83 'load' 'accPopCount_V_0_12_l_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%accPopCount_V_0_13_l_2 = load i16* %accPopCount_V_0_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 84 'load' 'accPopCount_V_0_13_l_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%accPopCount_V_0_14_l_2 = load i16* %accPopCount_V_0_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 85 'load' 'accPopCount_V_0_14_l_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%accPopCount_V_0_loa_2 = load i16* %accPopCount_V_0_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 86 'load' 'accPopCount_V_0_loa_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%accPopCount_V_1_load_2 = load i16* %accPopCount_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 87 'load' 'accPopCount_V_1_load_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1_lo_2 = load i16* %accPopCount_V_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 88 'load' 'accPopCount_V_1_1_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2_lo_2 = load i16* %accPopCount_V_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 89 'load' 'accPopCount_V_1_2_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3_lo_2 = load i16* %accPopCount_V_1_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 90 'load' 'accPopCount_V_1_3_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%accPopCount_V_1_4_lo_2 = load i16* %accPopCount_V_1_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 91 'load' 'accPopCount_V_1_4_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%accPopCount_V_1_5_lo_2 = load i16* %accPopCount_V_1_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 92 'load' 'accPopCount_V_1_5_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%accPopCount_V_1_6_lo_2 = load i16* %accPopCount_V_1_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 93 'load' 'accPopCount_V_1_6_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%accPopCount_V_1_7_lo_2 = load i16* %accPopCount_V_1_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 94 'load' 'accPopCount_V_1_7_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%accPopCount_V_1_8_lo_2 = load i16* %accPopCount_V_1_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 95 'load' 'accPopCount_V_1_8_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%accPopCount_V_1_9_lo_2 = load i16* %accPopCount_V_1_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 96 'load' 'accPopCount_V_1_9_lo_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%accPopCount_V_1_10_l_2 = load i16* %accPopCount_V_1_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 97 'load' 'accPopCount_V_1_10_l_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%accPopCount_V_1_11_l_2 = load i16* %accPopCount_V_1_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 98 'load' 'accPopCount_V_1_11_l_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%accPopCount_V_1_12_l_2 = load i16* %accPopCount_V_1_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 99 'load' 'accPopCount_V_1_12_l_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%accPopCount_V_1_13_l_2 = load i16* %accPopCount_V_1_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 100 'load' 'accPopCount_V_1_13_l_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%accPopCount_V_1_14_l_2 = load i16* %accPopCount_V_1_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 101 'load' 'accPopCount_V_1_14_l_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%accPopCount_V_1_loa_2 = load i16* %accPopCount_V_1_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 102 'load' 'accPopCount_V_1_loa_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_1164 = trunc i2 %in_idx to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 103 'trunc' 'tmp_1164' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.80ns)   --->   "%accPopCount_V_1_0_1 = select i1 %tmp_1164, i16 0, i16 %accPopCount_V_1_load_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 104 'select' 'accPopCount_V_1_0_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.80ns)   --->   "%accPopCount_V_0_0_1 = select i1 %tmp_1164, i16 %accPopCount_V_load_2, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 105 'select' 'accPopCount_V_0_0_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.80ns)   --->   "%accPopCount_V_1_1_1 = select i1 %tmp_1164, i16 0, i16 %accPopCount_V_1_1_lo_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 106 'select' 'accPopCount_V_1_1_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.80ns)   --->   "%accPopCount_V_0_1_1 = select i1 %tmp_1164, i16 %accPopCount_V_0_1_lo_2, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 107 'select' 'accPopCount_V_0_1_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.80ns)   --->   "%accPopCount_V_1_2_1 = select i1 %tmp_1164, i16 0, i16 %accPopCount_V_1_2_lo_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 108 'select' 'accPopCount_V_1_2_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.80ns)   --->   "%accPopCount_V_0_2_1 = select i1 %tmp_1164, i16 %accPopCount_V_0_2_lo_2, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 109 'select' 'accPopCount_V_0_2_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.80ns)   --->   "%accPopCount_V_1_3_1 = select i1 %tmp_1164, i16 0, i16 %accPopCount_V_1_3_lo_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 110 'select' 'accPopCount_V_1_3_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.80ns)   --->   "%accPopCount_V_0_3_1 = select i1 %tmp_1164, i16 %accPopCount_V_0_3_lo_2, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 111 'select' 'accPopCount_V_0_3_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.80ns)   --->   "%accPopCount_V_1_4_1 = select i1 %tmp_1164, i16 0, i16 %accPopCount_V_1_4_lo_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 112 'select' 'accPopCount_V_1_4_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.80ns)   --->   "%accPopCount_V_0_4_1 = select i1 %tmp_1164, i16 %accPopCount_V_0_4_lo_2, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 113 'select' 'accPopCount_V_0_4_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.80ns)   --->   "%accPopCount_V_1_5_1 = select i1 %tmp_1164, i16 0, i16 %accPopCount_V_1_5_lo_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 114 'select' 'accPopCount_V_1_5_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.80ns)   --->   "%accPopCount_V_0_5_1 = select i1 %tmp_1164, i16 %accPopCount_V_0_5_lo_2, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 115 'select' 'accPopCount_V_0_5_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.80ns)   --->   "%accPopCount_V_1_6_1 = select i1 %tmp_1164, i16 0, i16 %accPopCount_V_1_6_lo_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 116 'select' 'accPopCount_V_1_6_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.80ns)   --->   "%accPopCount_V_0_6_1 = select i1 %tmp_1164, i16 %accPopCount_V_0_6_lo_2, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 117 'select' 'accPopCount_V_0_6_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.80ns)   --->   "%accPopCount_V_1_7_1 = select i1 %tmp_1164, i16 0, i16 %accPopCount_V_1_7_lo_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 118 'select' 'accPopCount_V_1_7_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.80ns)   --->   "%accPopCount_V_0_7_1 = select i1 %tmp_1164, i16 %accPopCount_V_0_7_lo_2, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 119 'select' 'accPopCount_V_0_7_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.80ns)   --->   "%accPopCount_V_1_8_1 = select i1 %tmp_1164, i16 0, i16 %accPopCount_V_1_8_lo_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 120 'select' 'accPopCount_V_1_8_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.80ns)   --->   "%accPopCount_V_0_8_1 = select i1 %tmp_1164, i16 %accPopCount_V_0_8_lo_2, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 121 'select' 'accPopCount_V_0_8_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.80ns)   --->   "%accPopCount_V_1_9_1 = select i1 %tmp_1164, i16 0, i16 %accPopCount_V_1_9_lo_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 122 'select' 'accPopCount_V_1_9_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.80ns)   --->   "%accPopCount_V_0_9_1 = select i1 %tmp_1164, i16 %accPopCount_V_0_9_lo_2, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 123 'select' 'accPopCount_V_0_9_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.80ns)   --->   "%accPopCount_V_1_10_1 = select i1 %tmp_1164, i16 0, i16 %accPopCount_V_1_10_l_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 124 'select' 'accPopCount_V_1_10_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.80ns)   --->   "%accPopCount_V_0_10_1 = select i1 %tmp_1164, i16 %accPopCount_V_0_10_l_2, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 125 'select' 'accPopCount_V_0_10_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.80ns)   --->   "%accPopCount_V_1_11_1 = select i1 %tmp_1164, i16 0, i16 %accPopCount_V_1_11_l_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 126 'select' 'accPopCount_V_1_11_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.80ns)   --->   "%accPopCount_V_0_11_1 = select i1 %tmp_1164, i16 %accPopCount_V_0_11_l_2, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 127 'select' 'accPopCount_V_0_11_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.80ns)   --->   "%accPopCount_V_1_12_1 = select i1 %tmp_1164, i16 0, i16 %accPopCount_V_1_12_l_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 128 'select' 'accPopCount_V_1_12_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.80ns)   --->   "%accPopCount_V_0_12_1 = select i1 %tmp_1164, i16 %accPopCount_V_0_12_l_2, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 129 'select' 'accPopCount_V_0_12_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.80ns)   --->   "%accPopCount_V_1_13_1 = select i1 %tmp_1164, i16 0, i16 %accPopCount_V_1_13_l_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 130 'select' 'accPopCount_V_1_13_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.80ns)   --->   "%accPopCount_V_0_13_1 = select i1 %tmp_1164, i16 %accPopCount_V_0_13_l_2, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 131 'select' 'accPopCount_V_0_13_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.80ns)   --->   "%accPopCount_V_1_14_1 = select i1 %tmp_1164, i16 0, i16 %accPopCount_V_1_14_l_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 132 'select' 'accPopCount_V_1_14_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.80ns)   --->   "%accPopCount_V_0_14_1 = select i1 %tmp_1164, i16 %accPopCount_V_0_14_l_2, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 133 'select' 'accPopCount_V_0_14_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.80ns)   --->   "%accPopCount_V_1_15_1 = select i1 %tmp_1164, i16 0, i16 %accPopCount_V_1_loa_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 134 'select' 'accPopCount_V_1_15_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.80ns)   --->   "%accPopCount_V_0_15_1 = select i1 %tmp_1164, i16 %accPopCount_V_0_loa_2, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 135 'select' 'accPopCount_V_0_15_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_15_1, i16* %accPopCount_V_1_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 136 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_14_1, i16* %accPopCount_V_1_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 137 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_13_1, i16* %accPopCount_V_1_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 138 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_12_1, i16* %accPopCount_V_1_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 139 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_11_1, i16* %accPopCount_V_1_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 140 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_10_1, i16* %accPopCount_V_1_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 141 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_9_1, i16* %accPopCount_V_1_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 142 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_8_1, i16* %accPopCount_V_1_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 143 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_7_1, i16* %accPopCount_V_1_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 144 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_6_1, i16* %accPopCount_V_1_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 145 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_5_1, i16* %accPopCount_V_1_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 146 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_4_1, i16* %accPopCount_V_1_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 147 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_3_1, i16* %accPopCount_V_1_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 148 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_2_1, i16* %accPopCount_V_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 149 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_1_1, i16* %accPopCount_V_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 150 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_0_1, i16* %accPopCount_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 151 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_15_1, i16* %accPopCount_V_0_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 152 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_14_1, i16* %accPopCount_V_0_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 153 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_13_1, i16* %accPopCount_V_0_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 154 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_12_1, i16* %accPopCount_V_0_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 155 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_11_1, i16* %accPopCount_V_0_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 156 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_10_1, i16* %accPopCount_V_0_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 157 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_9_1, i16* %accPopCount_V_0_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 158 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_8_1, i16* %accPopCount_V_0_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 159 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_7_1, i16* %accPopCount_V_0_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 160 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_6_1, i16* %accPopCount_V_0_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 161 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_5_1, i16* %accPopCount_V_0_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 162 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_4_1, i16* %accPopCount_V_0_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 163 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_3_1, i16* %accPopCount_V_0_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 164 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_2_1, i16* %accPopCount_V_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 165 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_1_1, i16* %accPopCount_V_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 166 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_0_1, i16* %accPopCount_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 167 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 168 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%accPopCount_V_load = load i16* %accPopCount_V"   --->   Operation 169 'load' 'accPopCount_V_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%accPopCount_V_0_1_lo = load i16* %accPopCount_V_0_1"   --->   Operation 170 'load' 'accPopCount_V_0_1_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%accPopCount_V_0_2_lo = load i16* %accPopCount_V_0_2"   --->   Operation 171 'load' 'accPopCount_V_0_2_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%accPopCount_V_0_3_lo = load i16* %accPopCount_V_0_3"   --->   Operation 172 'load' 'accPopCount_V_0_3_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%accPopCount_V_0_4_lo = load i16* %accPopCount_V_0_4"   --->   Operation 173 'load' 'accPopCount_V_0_4_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%accPopCount_V_0_5_lo = load i16* %accPopCount_V_0_5"   --->   Operation 174 'load' 'accPopCount_V_0_5_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%accPopCount_V_0_6_lo = load i16* %accPopCount_V_0_6"   --->   Operation 175 'load' 'accPopCount_V_0_6_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%accPopCount_V_0_7_lo = load i16* %accPopCount_V_0_7"   --->   Operation 176 'load' 'accPopCount_V_0_7_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%accPopCount_V_0_8_lo = load i16* %accPopCount_V_0_8"   --->   Operation 177 'load' 'accPopCount_V_0_8_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%accPopCount_V_0_9_lo = load i16* %accPopCount_V_0_9"   --->   Operation 178 'load' 'accPopCount_V_0_9_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%accPopCount_V_0_10_l = load i16* %accPopCount_V_0_10"   --->   Operation 179 'load' 'accPopCount_V_0_10_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%accPopCount_V_0_11_l = load i16* %accPopCount_V_0_11"   --->   Operation 180 'load' 'accPopCount_V_0_11_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%accPopCount_V_0_12_l = load i16* %accPopCount_V_0_12"   --->   Operation 181 'load' 'accPopCount_V_0_12_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%accPopCount_V_0_13_l = load i16* %accPopCount_V_0_13"   --->   Operation 182 'load' 'accPopCount_V_0_13_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%accPopCount_V_0_14_l = load i16* %accPopCount_V_0_14"   --->   Operation 183 'load' 'accPopCount_V_0_14_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%accPopCount_V_0_loa = load i16* %accPopCount_V_0_s"   --->   Operation 184 'load' 'accPopCount_V_0_loa' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%accPopCount_V_1_load = load i16* %accPopCount_V_1"   --->   Operation 185 'load' 'accPopCount_V_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1_lo = load i16* %accPopCount_V_1_1"   --->   Operation 186 'load' 'accPopCount_V_1_1_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2_lo = load i16* %accPopCount_V_1_2"   --->   Operation 187 'load' 'accPopCount_V_1_2_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3_lo = load i16* %accPopCount_V_1_3"   --->   Operation 188 'load' 'accPopCount_V_1_3_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%accPopCount_V_1_4_lo = load i16* %accPopCount_V_1_4"   --->   Operation 189 'load' 'accPopCount_V_1_4_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%accPopCount_V_1_5_lo = load i16* %accPopCount_V_1_5"   --->   Operation 190 'load' 'accPopCount_V_1_5_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%accPopCount_V_1_6_lo = load i16* %accPopCount_V_1_6"   --->   Operation 191 'load' 'accPopCount_V_1_6_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%accPopCount_V_1_7_lo = load i16* %accPopCount_V_1_7"   --->   Operation 192 'load' 'accPopCount_V_1_7_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%accPopCount_V_1_8_lo = load i16* %accPopCount_V_1_8"   --->   Operation 193 'load' 'accPopCount_V_1_8_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%accPopCount_V_1_9_lo = load i16* %accPopCount_V_1_9"   --->   Operation 194 'load' 'accPopCount_V_1_9_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%accPopCount_V_1_10_l = load i16* %accPopCount_V_1_10"   --->   Operation 195 'load' 'accPopCount_V_1_10_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%accPopCount_V_1_11_l = load i16* %accPopCount_V_1_11"   --->   Operation 196 'load' 'accPopCount_V_1_11_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%accPopCount_V_1_12_l = load i16* %accPopCount_V_1_12"   --->   Operation 197 'load' 'accPopCount_V_1_12_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%accPopCount_V_1_13_l = load i16* %accPopCount_V_1_13"   --->   Operation 198 'load' 'accPopCount_V_1_13_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%accPopCount_V_1_14_l = load i16* %accPopCount_V_1_14"   --->   Operation 199 'load' 'accPopCount_V_1_14_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%accPopCount_V_1_loa = load i16* %accPopCount_V_1_s"   --->   Operation 200 'load' 'accPopCount_V_1_loa' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%sf = alloca i32"   --->   Operation 201 'alloca' 'sf' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%accPopCount_0_0_V_2 = alloca i16"   --->   Operation 202 'alloca' 'accPopCount_0_0_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%accPopCount_0_1_V_2 = alloca i16"   --->   Operation 203 'alloca' 'accPopCount_0_1_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%accPopCount_0_2_V_2 = alloca i16"   --->   Operation 204 'alloca' 'accPopCount_0_2_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%accPopCount_0_3_V_2 = alloca i16"   --->   Operation 205 'alloca' 'accPopCount_0_3_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%accPopCount_0_4_V_2 = alloca i16"   --->   Operation 206 'alloca' 'accPopCount_0_4_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%accPopCount_0_5_V_2 = alloca i16"   --->   Operation 207 'alloca' 'accPopCount_0_5_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%accPopCount_0_6_V_2 = alloca i16"   --->   Operation 208 'alloca' 'accPopCount_0_6_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%accPopCount_0_7_V_2 = alloca i16"   --->   Operation 209 'alloca' 'accPopCount_0_7_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%accPopCount_0_8_V_2 = alloca i16"   --->   Operation 210 'alloca' 'accPopCount_0_8_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%accPopCount_0_9_V_2 = alloca i16"   --->   Operation 211 'alloca' 'accPopCount_0_9_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%accPopCount_0_10_V_4 = alloca i16"   --->   Operation 212 'alloca' 'accPopCount_0_10_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%accPopCount_0_11_V_4 = alloca i16"   --->   Operation 213 'alloca' 'accPopCount_0_11_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%accPopCount_0_12_V_4 = alloca i16"   --->   Operation 214 'alloca' 'accPopCount_0_12_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%accPopCount_0_13_V_4 = alloca i16"   --->   Operation 215 'alloca' 'accPopCount_0_13_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%accPopCount_0_14_V_4 = alloca i16"   --->   Operation 216 'alloca' 'accPopCount_0_14_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%accPopCount_0_15_V_4 = alloca i16"   --->   Operation 217 'alloca' 'accPopCount_0_15_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%accPopCount_V_1_0_2 = alloca i16"   --->   Operation 218 'alloca' 'accPopCount_V_1_0_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1_2 = alloca i16"   --->   Operation 219 'alloca' 'accPopCount_V_1_1_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2_2 = alloca i16"   --->   Operation 220 'alloca' 'accPopCount_V_1_2_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3_2 = alloca i16"   --->   Operation 221 'alloca' 'accPopCount_V_1_3_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%accPopCount_V_1_4_2 = alloca i16"   --->   Operation 222 'alloca' 'accPopCount_V_1_4_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%accPopCount_V_1_5_2 = alloca i16"   --->   Operation 223 'alloca' 'accPopCount_V_1_5_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%accPopCount_V_1_6_2 = alloca i16"   --->   Operation 224 'alloca' 'accPopCount_V_1_6_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%accPopCount_V_1_7_2 = alloca i16"   --->   Operation 225 'alloca' 'accPopCount_V_1_7_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%accPopCount_V_1_8_2 = alloca i16"   --->   Operation 226 'alloca' 'accPopCount_V_1_8_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%accPopCount_V_1_9_2 = alloca i16"   --->   Operation 227 'alloca' 'accPopCount_V_1_9_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%accPopCount_V_1_10_2 = alloca i16"   --->   Operation 228 'alloca' 'accPopCount_V_1_10_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%accPopCount_V_1_11_2 = alloca i16"   --->   Operation 229 'alloca' 'accPopCount_V_1_11_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%accPopCount_V_1_12_2 = alloca i16"   --->   Operation 230 'alloca' 'accPopCount_V_1_12_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%accPopCount_V_1_13_2 = alloca i16"   --->   Operation 231 'alloca' 'accPopCount_V_1_13_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%accPopCount_V_1_14_2 = alloca i16"   --->   Operation 232 'alloca' 'accPopCount_V_1_14_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%accPopCount_V_1_15_2 = alloca i16"   --->   Operation 233 'alloca' 'accPopCount_V_1_15_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_loa, i16* %accPopCount_V_1_15_2"   --->   Operation 234 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 235 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_14_l, i16* %accPopCount_V_1_14_2"   --->   Operation 235 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 236 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_13_l, i16* %accPopCount_V_1_13_2"   --->   Operation 236 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 237 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_12_l, i16* %accPopCount_V_1_12_2"   --->   Operation 237 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 238 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_11_l, i16* %accPopCount_V_1_11_2"   --->   Operation 238 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 239 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_10_l, i16* %accPopCount_V_1_10_2"   --->   Operation 239 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 240 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_9_lo, i16* %accPopCount_V_1_9_2"   --->   Operation 240 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 241 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_8_lo, i16* %accPopCount_V_1_8_2"   --->   Operation 241 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 242 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_7_lo, i16* %accPopCount_V_1_7_2"   --->   Operation 242 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 243 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_6_lo, i16* %accPopCount_V_1_6_2"   --->   Operation 243 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 244 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_5_lo, i16* %accPopCount_V_1_5_2"   --->   Operation 244 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 245 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_4_lo, i16* %accPopCount_V_1_4_2"   --->   Operation 245 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 246 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_3_lo, i16* %accPopCount_V_1_3_2"   --->   Operation 246 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 247 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_2_lo, i16* %accPopCount_V_1_2_2"   --->   Operation 247 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 248 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_1_lo, i16* %accPopCount_V_1_1_2"   --->   Operation 248 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 249 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_load, i16* %accPopCount_V_1_0_2"   --->   Operation 249 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 250 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_loa, i16* %accPopCount_0_15_V_4"   --->   Operation 250 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 251 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_14_l, i16* %accPopCount_0_14_V_4"   --->   Operation 251 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 252 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_13_l, i16* %accPopCount_0_13_V_4"   --->   Operation 252 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 253 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_12_l, i16* %accPopCount_0_12_V_4"   --->   Operation 253 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 254 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_11_l, i16* %accPopCount_0_11_V_4"   --->   Operation 254 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 255 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_10_l, i16* %accPopCount_0_10_V_4"   --->   Operation 255 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 256 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_9_lo, i16* %accPopCount_0_9_V_2"   --->   Operation 256 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 257 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_8_lo, i16* %accPopCount_0_8_V_2"   --->   Operation 257 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 258 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_7_lo, i16* %accPopCount_0_7_V_2"   --->   Operation 258 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 259 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_6_lo, i16* %accPopCount_0_6_V_2"   --->   Operation 259 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 260 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_5_lo, i16* %accPopCount_0_5_V_2"   --->   Operation 260 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 261 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_4_lo, i16* %accPopCount_0_4_V_2"   --->   Operation 261 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 262 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_3_lo, i16* %accPopCount_0_3_V_2"   --->   Operation 262 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 263 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_2_lo, i16* %accPopCount_0_2_V_2"   --->   Operation 263 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 264 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_1_lo, i16* %accPopCount_0_1_V_2"   --->   Operation 264 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 265 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_load, i16* %accPopCount_0_0_V_2"   --->   Operation 265 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 266 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 266 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 267 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 267 'br' <Predicate = (tmp)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%nf = phi i32 [ %p_nf_1, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 268 'phi' 'nf' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%i = phi i15 [ %i_3, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]"   --->   Operation 269 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (2.31ns)   --->   "%exitcond = icmp eq i15 %i, -12032" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 270 'icmp' 'exitcond' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%empty_1144 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20736, i64 20736, i64 20736)"   --->   Operation 271 'speclooptripcount' 'empty_1144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (1.94ns)   --->   "%i_3 = add i15 %i, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 272 'add' 'i_3' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 273 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%sf_load = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 274 'load' 'sf_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (2.55ns)   --->   "%sf_2 = add i32 1, %sf_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 275 'add' 'sf_2' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str158)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:128]   --->   Operation 276 'specregionbegin' 'tmp_18' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:129]   --->   Operation 277 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %nf, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:134]   --->   Operation 278 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%sf_load_2 = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 279 'load' 'sf_load_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %3, label %4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:134]   --->   Operation 280 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_1165 = shl i32 %nf, 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 281 'shl' 'tmp_1165' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_1166 = shl i32 %nf, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 282 'shl' 'tmp_1166' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp_1166, %sf_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 283 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 284 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_21 = add i32 %tmp1, %tmp_1165" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 284 'add' 'tmp_21' <Predicate = (!exitcond)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 285 [1/1] (2.47ns)   --->   "%tmp_23 = icmp eq i32 %sf_2, 18" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 285 'icmp' 'tmp_23' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %.preheader613.preheader.0, label %.._crit_edge_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 286 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (1.76ns)   --->   "store i32 %sf_2, i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 287 'store' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.76>
ST_4 : Operation 288 [1/1] (1.76ns)   --->   "br label %._crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 288 'br' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.76>
ST_4 : Operation 289 [1/1] (2.55ns)   --->   "%nf_3 = add i32 %nf, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:197]   --->   Operation 289 'add' 'nf_3' <Predicate = (!exitcond & tmp_23)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 290 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>
ST_4 : Operation 291 [1/1] (1.76ns)   --->   "br label %._crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:198]   --->   Operation 291 'br' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_20 = zext i32 %sf_load_2 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 292 'zext' 'tmp_20' <Predicate = (!exitcond & !tmp_s)> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_2 = getelementptr [36 x i32]* %inputBuf_V, i64 0, i64 %tmp_20" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 293 'getelementptr' 'inputBuf_V_addr_2' <Predicate = (!exitcond & !tmp_s)> <Delay = 0.00>
ST_5 : Operation 294 [2/2] (3.25ns)   --->   "%inputBuf_V_load = load i32* %inputBuf_V_addr_2, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 294 'load' 'inputBuf_V_load' <Predicate = (!exitcond & !tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_5 : Operation 295 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:136]   --->   Operation 295 'read' 'tmp_V' <Predicate = (!exitcond & tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_22 = zext i32 %tmp_21 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 296 'zext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%weightMem_0_V_addr = getelementptr [144 x i32]* %weightMem_0_V, i64 0, i64 %tmp_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 297 'getelementptr' 'weightMem_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [2/2] (3.25ns)   --->   "%weightMem_0_V_load = load i32* %weightMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 298 'load' 'weightMem_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%weightMem_1_V_addr = getelementptr [144 x i32]* %weightMem_1_V, i64 0, i64 %tmp_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 299 'getelementptr' 'weightMem_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 300 [2/2] (3.25ns)   --->   "%weightMem_1_V_load = load i32* %weightMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 300 'load' 'weightMem_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%weightMem_2_V_addr = getelementptr [144 x i32]* %weightMem_2_V, i64 0, i64 %tmp_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 301 'getelementptr' 'weightMem_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 302 [2/2] (3.25ns)   --->   "%weightMem_2_V_load = load i32* %weightMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 302 'load' 'weightMem_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%weightMem_3_V_addr = getelementptr [144 x i32]* %weightMem_3_V, i64 0, i64 %tmp_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 303 'getelementptr' 'weightMem_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [2/2] (3.25ns)   --->   "%weightMem_3_V_load = load i32* %weightMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 304 'load' 'weightMem_3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%weightMem_4_V_addr = getelementptr [144 x i32]* %weightMem_4_V, i64 0, i64 %tmp_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 305 'getelementptr' 'weightMem_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 306 [2/2] (3.25ns)   --->   "%weightMem_4_V_load = load i32* %weightMem_4_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 306 'load' 'weightMem_4_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%weightMem_5_V_addr = getelementptr [144 x i32]* %weightMem_5_V, i64 0, i64 %tmp_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 307 'getelementptr' 'weightMem_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 308 [2/2] (3.25ns)   --->   "%weightMem_5_V_load = load i32* %weightMem_5_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 308 'load' 'weightMem_5_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%weightMem_6_V_addr = getelementptr [144 x i32]* %weightMem_6_V, i64 0, i64 %tmp_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 309 'getelementptr' 'weightMem_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 310 [2/2] (3.25ns)   --->   "%weightMem_6_V_load = load i32* %weightMem_6_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 310 'load' 'weightMem_6_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%weightMem_7_V_addr = getelementptr [144 x i32]* %weightMem_7_V, i64 0, i64 %tmp_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 311 'getelementptr' 'weightMem_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [2/2] (3.25ns)   --->   "%weightMem_7_V_load = load i32* %weightMem_7_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 312 'load' 'weightMem_7_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_26 = zext i32 %nf to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 313 'zext' 'tmp_26' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%nf_1 = phi i32 [ %nf_3, %.preheader613.preheader.0 ], [ %nf, %.._crit_edge_crit_edge ]"   --->   Operation 314 'phi' 'nf_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (2.47ns)   --->   "%tmp_32 = icmp eq i32 %nf_1, 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 315 'icmp' 'tmp_32' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.69ns)   --->   "%p_nf_1 = select i1 %tmp_32, i32 0, i32 %nf_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 316 'select' 'p_nf_1' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%empty_1155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str158, i32 %tmp_18)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:205]   --->   Operation 317 'specregionend' 'empty_1155' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 318 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 319 [1/2] (3.25ns)   --->   "%inputBuf_V_load = load i32* %inputBuf_V_addr_2, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 319 'load' 'inputBuf_V_load' <Predicate = (!exitcond & !tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_19 = zext i32 %sf_load_2 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 320 'zext' 'tmp_19' <Predicate = (!exitcond & tmp_s)> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "%inputBuf_V_addr = getelementptr [36 x i32]* %inputBuf_V, i64 0, i64 %tmp_19" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 321 'getelementptr' 'inputBuf_V_addr' <Predicate = (!exitcond & tmp_s)> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (3.25ns)   --->   "store i32 %tmp_V, i32* %inputBuf_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 322 'store' <Predicate = (!exitcond & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_6 : Operation 323 [1/1] (1.76ns)   --->   "br label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:139]   --->   Operation 323 'br' <Predicate = (!exitcond & tmp_s)> <Delay = 1.76>
ST_6 : Operation 324 [1/2] (3.25ns)   --->   "%weightMem_0_V_load = load i32* %weightMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 324 'load' 'weightMem_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_6 : Operation 325 [1/2] (3.25ns)   --->   "%weightMem_1_V_load = load i32* %weightMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 325 'load' 'weightMem_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_6 : Operation 326 [1/2] (3.25ns)   --->   "%weightMem_2_V_load = load i32* %weightMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 326 'load' 'weightMem_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_6 : Operation 327 [1/2] (3.25ns)   --->   "%weightMem_3_V_load = load i32* %weightMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 327 'load' 'weightMem_3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_6 : Operation 328 [1/2] (3.25ns)   --->   "%weightMem_4_V_load = load i32* %weightMem_4_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 328 'load' 'weightMem_4_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_6 : Operation 329 [1/2] (3.25ns)   --->   "%weightMem_5_V_load = load i32* %weightMem_5_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 329 'load' 'weightMem_5_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_6 : Operation 330 [1/2] (3.25ns)   --->   "%weightMem_6_V_load = load i32* %weightMem_6_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 330 'load' 'weightMem_6_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_6 : Operation 331 [1/2] (3.25ns)   --->   "%weightMem_7_V_load = load i32* %weightMem_7_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 331 'load' 'weightMem_7_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 3.75>
ST_7 : Operation 332 [1/1] (1.76ns)   --->   "br label %2"   --->   Operation 332 'br' <Predicate = (!exitcond & !tmp_s)> <Delay = 1.76>
ST_7 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node p_4)   --->   "%p_s = phi i32 [ %tmp_V, %3 ], [ %inputBuf_V_load, %4 ]"   --->   Operation 333 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 334 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_4 = xor i32 %p_s, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 334 'xor' 'p_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 335 [1/1] (0.99ns)   --->   "%masked_V = xor i32 %weightMem_0_V_load, %p_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 335 'xor' 'masked_V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 336 [1/1] (0.99ns)   --->   "%masked_V_0_1 = xor i32 %weightMem_1_V_load, %p_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 336 'xor' 'masked_V_0_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 337 [1/1] (0.99ns)   --->   "%masked_V_0_2 = xor i32 %weightMem_2_V_load, %p_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 337 'xor' 'masked_V_0_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 338 [1/1] (0.99ns)   --->   "%masked_V_0_3 = xor i32 %weightMem_3_V_load, %p_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 338 'xor' 'masked_V_0_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 339 [1/1] (0.99ns)   --->   "%masked_V_0_4 = xor i32 %weightMem_4_V_load, %p_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 339 'xor' 'masked_V_0_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 340 [1/1] (0.99ns)   --->   "%masked_V_0_5 = xor i32 %weightMem_5_V_load, %p_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 340 'xor' 'masked_V_0_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 341 [1/1] (0.99ns)   --->   "%masked_V_0_6 = xor i32 %weightMem_6_V_load, %p_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 341 'xor' 'masked_V_0_6' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 342 [1/1] (0.99ns)   --->   "%masked_V_0_7 = xor i32 %weightMem_7_V_load, %p_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 342 'xor' 'masked_V_0_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "%weightMem_8_V_addr = getelementptr [144 x i32]* %weightMem_8_V, i64 0, i64 %tmp_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 343 'getelementptr' 'weightMem_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 344 [2/2] (3.25ns)   --->   "%weightMem_8_V_load = load i32* %weightMem_8_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 344 'load' 'weightMem_8_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_7 : Operation 345 [1/1] (0.00ns)   --->   "%weightMem_9_V_addr = getelementptr [144 x i32]* %weightMem_9_V, i64 0, i64 %tmp_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 345 'getelementptr' 'weightMem_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 346 [2/2] (3.25ns)   --->   "%weightMem_9_V_load = load i32* %weightMem_9_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 346 'load' 'weightMem_9_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_7 : Operation 347 [1/1] (0.00ns)   --->   "%weightMem_10_V_addr = getelementptr [144 x i32]* %weightMem_10_V, i64 0, i64 %tmp_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 347 'getelementptr' 'weightMem_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 348 [2/2] (3.25ns)   --->   "%weightMem_10_V_load = load i32* %weightMem_10_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 348 'load' 'weightMem_10_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_7 : Operation 349 [1/1] (0.00ns)   --->   "%weightMem_11_V_addr = getelementptr [144 x i32]* %weightMem_11_V, i64 0, i64 %tmp_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 349 'getelementptr' 'weightMem_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 350 [2/2] (3.25ns)   --->   "%weightMem_11_V_load = load i32* %weightMem_11_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 350 'load' 'weightMem_11_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%weightMem_12_V_addr = getelementptr [144 x i32]* %weightMem_12_V, i64 0, i64 %tmp_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 351 'getelementptr' 'weightMem_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 352 [2/2] (3.25ns)   --->   "%weightMem_12_V_load = load i32* %weightMem_12_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 352 'load' 'weightMem_12_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%weightMem_13_V_addr = getelementptr [144 x i32]* %weightMem_13_V, i64 0, i64 %tmp_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 353 'getelementptr' 'weightMem_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 354 [2/2] (3.25ns)   --->   "%weightMem_13_V_load = load i32* %weightMem_13_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 354 'load' 'weightMem_13_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%weightMem_14_V_addr = getelementptr [144 x i32]* %weightMem_14_V, i64 0, i64 %tmp_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 355 'getelementptr' 'weightMem_14_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 356 [2/2] (3.25ns)   --->   "%weightMem_14_V_load = load i32* %weightMem_14_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 356 'load' 'weightMem_14_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_7 : Operation 357 [1/1] (0.00ns)   --->   "%weightMem_15_V_addr = getelementptr [144 x i32]* %weightMem_15_V, i64 0, i64 %tmp_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 357 'getelementptr' 'weightMem_15_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 358 [2/2] (3.25ns)   --->   "%weightMem_15_V_load = load i32* %weightMem_15_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 358 'load' 'weightMem_15_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 4.24>
ST_8 : Operation 359 [7/7] (3.63ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 359 'call' 'p_0' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 360 [7/7] (3.63ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 360 'call' 'p_0_1' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 361 [7/7] (3.63ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 361 'call' 'p_0_2' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 362 [7/7] (3.63ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 362 'call' 'p_0_3' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 363 [7/7] (3.63ns)   --->   "%p_0_4 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 363 'call' 'p_0_4' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 364 [7/7] (3.63ns)   --->   "%p_0_5 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 364 'call' 'p_0_5' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 365 [7/7] (3.63ns)   --->   "%p_0_6 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 365 'call' 'p_0_6' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 366 [7/7] (3.63ns)   --->   "%p_0_7 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 366 'call' 'p_0_7' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 367 [1/2] (3.25ns)   --->   "%weightMem_8_V_load = load i32* %weightMem_8_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 367 'load' 'weightMem_8_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_8 : Operation 368 [1/1] (0.99ns)   --->   "%masked_V_0_8 = xor i32 %weightMem_8_V_load, %p_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 368 'xor' 'masked_V_0_8' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 369 [1/2] (3.25ns)   --->   "%weightMem_9_V_load = load i32* %weightMem_9_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 369 'load' 'weightMem_9_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_8 : Operation 370 [1/1] (0.99ns)   --->   "%masked_V_0_9 = xor i32 %weightMem_9_V_load, %p_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 370 'xor' 'masked_V_0_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 371 [1/2] (3.25ns)   --->   "%weightMem_10_V_load = load i32* %weightMem_10_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 371 'load' 'weightMem_10_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_8 : Operation 372 [1/1] (0.99ns)   --->   "%masked_V_0_10 = xor i32 %weightMem_10_V_load, %p_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 372 'xor' 'masked_V_0_10' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 373 [1/2] (3.25ns)   --->   "%weightMem_11_V_load = load i32* %weightMem_11_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 373 'load' 'weightMem_11_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_8 : Operation 374 [1/1] (0.99ns)   --->   "%masked_V_0_11 = xor i32 %weightMem_11_V_load, %p_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 374 'xor' 'masked_V_0_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 375 [1/2] (3.25ns)   --->   "%weightMem_12_V_load = load i32* %weightMem_12_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 375 'load' 'weightMem_12_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_8 : Operation 376 [1/1] (0.99ns)   --->   "%masked_V_0_12 = xor i32 %weightMem_12_V_load, %p_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 376 'xor' 'masked_V_0_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 377 [1/2] (3.25ns)   --->   "%weightMem_13_V_load = load i32* %weightMem_13_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 377 'load' 'weightMem_13_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_8 : Operation 378 [1/1] (0.99ns)   --->   "%masked_V_0_13 = xor i32 %weightMem_13_V_load, %p_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 378 'xor' 'masked_V_0_13' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 379 [1/2] (3.25ns)   --->   "%weightMem_14_V_load = load i32* %weightMem_14_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 379 'load' 'weightMem_14_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_8 : Operation 380 [1/1] (0.99ns)   --->   "%masked_V_0_14 = xor i32 %weightMem_14_V_load, %p_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 380 'xor' 'masked_V_0_14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 381 [1/2] (3.25ns)   --->   "%weightMem_15_V_load = load i32* %weightMem_15_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 381 'load' 'weightMem_15_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_8 : Operation 382 [1/1] (0.99ns)   --->   "%masked_V_0_s = xor i32 %weightMem_15_V_load, %p_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 382 'xor' 'masked_V_0_s' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.34>
ST_9 : Operation 383 [6/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 383 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 384 [6/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 384 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 385 [6/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 385 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 386 [6/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 386 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 387 [6/7] (4.34ns)   --->   "%p_0_4 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 387 'call' 'p_0_4' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 388 [6/7] (4.34ns)   --->   "%p_0_5 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 388 'call' 'p_0_5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 389 [6/7] (4.34ns)   --->   "%p_0_6 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 389 'call' 'p_0_6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 390 [6/7] (4.34ns)   --->   "%p_0_7 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 390 'call' 'p_0_7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 391 [7/7] (3.63ns)   --->   "%p_0_8 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 391 'call' 'p_0_8' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 392 [7/7] (3.63ns)   --->   "%p_0_9 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 392 'call' 'p_0_9' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 393 [7/7] (3.63ns)   --->   "%p_0_10 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 393 'call' 'p_0_10' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 394 [7/7] (3.63ns)   --->   "%p_0_11 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 394 'call' 'p_0_11' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 395 [7/7] (3.63ns)   --->   "%p_0_12 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 395 'call' 'p_0_12' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 396 [7/7] (3.63ns)   --->   "%p_0_13 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 396 'call' 'p_0_13' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 397 [7/7] (3.63ns)   --->   "%p_0_14 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 397 'call' 'p_0_14' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 398 [7/7] (3.63ns)   --->   "%p_0_s = call fastcc i7 @NaivePopCount(i32 %masked_V_0_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 398 'call' 'p_0_s' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.34>
ST_10 : Operation 399 [5/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 399 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 400 [5/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 400 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 401 [5/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 401 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 402 [5/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 402 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 403 [5/7] (4.34ns)   --->   "%p_0_4 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 403 'call' 'p_0_4' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 404 [5/7] (4.34ns)   --->   "%p_0_5 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 404 'call' 'p_0_5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 405 [5/7] (4.34ns)   --->   "%p_0_6 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 405 'call' 'p_0_6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 406 [5/7] (4.34ns)   --->   "%p_0_7 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 406 'call' 'p_0_7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 407 [6/7] (4.34ns)   --->   "%p_0_8 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 407 'call' 'p_0_8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 408 [6/7] (4.34ns)   --->   "%p_0_9 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 408 'call' 'p_0_9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 409 [6/7] (4.34ns)   --->   "%p_0_10 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 409 'call' 'p_0_10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 410 [6/7] (4.34ns)   --->   "%p_0_11 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 410 'call' 'p_0_11' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 411 [6/7] (4.34ns)   --->   "%p_0_12 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 411 'call' 'p_0_12' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 412 [6/7] (4.34ns)   --->   "%p_0_13 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 412 'call' 'p_0_13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 413 [6/7] (4.34ns)   --->   "%p_0_14 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 413 'call' 'p_0_14' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 414 [6/7] (4.34ns)   --->   "%p_0_s = call fastcc i7 @NaivePopCount(i32 %masked_V_0_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 414 'call' 'p_0_s' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.34>
ST_11 : Operation 415 [4/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 415 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 416 [4/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 416 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 417 [4/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 417 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 418 [4/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 418 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 419 [4/7] (4.34ns)   --->   "%p_0_4 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 419 'call' 'p_0_4' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 420 [4/7] (4.34ns)   --->   "%p_0_5 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 420 'call' 'p_0_5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 421 [4/7] (4.34ns)   --->   "%p_0_6 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 421 'call' 'p_0_6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 422 [4/7] (4.34ns)   --->   "%p_0_7 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 422 'call' 'p_0_7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 423 [5/7] (4.34ns)   --->   "%p_0_8 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 423 'call' 'p_0_8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 424 [5/7] (4.34ns)   --->   "%p_0_9 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 424 'call' 'p_0_9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 425 [5/7] (4.34ns)   --->   "%p_0_10 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 425 'call' 'p_0_10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 426 [5/7] (4.34ns)   --->   "%p_0_11 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 426 'call' 'p_0_11' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 427 [5/7] (4.34ns)   --->   "%p_0_12 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 427 'call' 'p_0_12' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 428 [5/7] (4.34ns)   --->   "%p_0_13 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 428 'call' 'p_0_13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 429 [5/7] (4.34ns)   --->   "%p_0_14 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 429 'call' 'p_0_14' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 430 [5/7] (4.34ns)   --->   "%p_0_s = call fastcc i7 @NaivePopCount(i32 %masked_V_0_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 430 'call' 'p_0_s' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.34>
ST_12 : Operation 431 [3/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 431 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 432 [3/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 432 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 433 [3/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 433 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 434 [3/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 434 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 435 [3/7] (4.34ns)   --->   "%p_0_4 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 435 'call' 'p_0_4' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 436 [3/7] (4.34ns)   --->   "%p_0_5 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 436 'call' 'p_0_5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 437 [3/7] (4.34ns)   --->   "%p_0_6 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 437 'call' 'p_0_6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 438 [3/7] (4.34ns)   --->   "%p_0_7 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 438 'call' 'p_0_7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 439 [4/7] (4.34ns)   --->   "%p_0_8 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 439 'call' 'p_0_8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 440 [4/7] (4.34ns)   --->   "%p_0_9 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 440 'call' 'p_0_9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 441 [4/7] (4.34ns)   --->   "%p_0_10 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 441 'call' 'p_0_10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 442 [4/7] (4.34ns)   --->   "%p_0_11 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 442 'call' 'p_0_11' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 443 [4/7] (4.34ns)   --->   "%p_0_12 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 443 'call' 'p_0_12' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 444 [4/7] (4.34ns)   --->   "%p_0_13 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 444 'call' 'p_0_13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 445 [4/7] (4.34ns)   --->   "%p_0_14 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 445 'call' 'p_0_14' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 446 [4/7] (4.34ns)   --->   "%p_0_s = call fastcc i7 @NaivePopCount(i32 %masked_V_0_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 446 'call' 'p_0_s' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.34>
ST_13 : Operation 447 [2/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 447 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 448 [2/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 448 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 449 [2/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 449 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 450 [2/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 450 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 451 [2/7] (4.34ns)   --->   "%p_0_4 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 451 'call' 'p_0_4' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 452 [2/7] (4.34ns)   --->   "%p_0_5 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 452 'call' 'p_0_5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 453 [2/7] (4.34ns)   --->   "%p_0_6 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 453 'call' 'p_0_6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 454 [2/7] (4.34ns)   --->   "%p_0_7 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 454 'call' 'p_0_7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 455 [3/7] (4.34ns)   --->   "%p_0_8 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 455 'call' 'p_0_8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 456 [3/7] (4.34ns)   --->   "%p_0_9 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 456 'call' 'p_0_9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 457 [3/7] (4.34ns)   --->   "%p_0_10 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 457 'call' 'p_0_10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 458 [3/7] (4.34ns)   --->   "%p_0_11 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 458 'call' 'p_0_11' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 459 [3/7] (4.34ns)   --->   "%p_0_12 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 459 'call' 'p_0_12' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 460 [3/7] (4.34ns)   --->   "%p_0_13 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 460 'call' 'p_0_13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 461 [3/7] (4.34ns)   --->   "%p_0_14 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 461 'call' 'p_0_14' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 462 [3/7] (4.34ns)   --->   "%p_0_s = call fastcc i7 @NaivePopCount(i32 %masked_V_0_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 462 'call' 'p_0_s' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 4.34>
ST_14 : Operation 463 [1/7] (3.65ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 463 'call' 'p_0' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 464 [1/7] (3.65ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 464 'call' 'p_0_1' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 465 [1/7] (3.65ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 465 'call' 'p_0_2' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 466 [1/7] (3.65ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 466 'call' 'p_0_3' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 467 [1/7] (3.65ns)   --->   "%p_0_4 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 467 'call' 'p_0_4' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 468 [1/7] (3.65ns)   --->   "%p_0_5 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 468 'call' 'p_0_5' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 469 [1/7] (3.65ns)   --->   "%p_0_6 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 469 'call' 'p_0_6' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 470 [1/7] (3.65ns)   --->   "%p_0_7 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 470 'call' 'p_0_7' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 471 [2/7] (4.34ns)   --->   "%p_0_8 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 471 'call' 'p_0_8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 472 [2/7] (4.34ns)   --->   "%p_0_9 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 472 'call' 'p_0_9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 473 [2/7] (4.34ns)   --->   "%p_0_10 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 473 'call' 'p_0_10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 474 [2/7] (4.34ns)   --->   "%p_0_11 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 474 'call' 'p_0_11' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 475 [2/7] (4.34ns)   --->   "%p_0_12 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 475 'call' 'p_0_12' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 476 [2/7] (4.34ns)   --->   "%p_0_13 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 476 'call' 'p_0_13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 477 [2/7] (4.34ns)   --->   "%p_0_14 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 477 'call' 'p_0_14' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 478 [2/7] (4.34ns)   --->   "%p_0_s = call fastcc i7 @NaivePopCount(i32 %masked_V_0_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 478 'call' 'p_0_s' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.89>
ST_15 : Operation 479 [1/1] (0.00ns)   --->   "%accPopCount_0_0_V_2_1145 = load i16* %accPopCount_0_0_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 479 'load' 'accPopCount_0_0_V_2_1145' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 480 [1/1] (0.00ns)   --->   "%accPopCount_0_1_V_2_1146 = load i16* %accPopCount_0_1_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 480 'load' 'accPopCount_0_1_V_2_1146' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 481 [1/1] (0.00ns)   --->   "%accPopCount_0_2_V_2_1147 = load i16* %accPopCount_0_2_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 481 'load' 'accPopCount_0_2_V_2_1147' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 482 [1/1] (0.00ns)   --->   "%accPopCount_0_3_V_2_1148 = load i16* %accPopCount_0_3_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 482 'load' 'accPopCount_0_3_V_2_1148' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 483 [1/1] (0.00ns)   --->   "%accPopCount_0_4_V_2_1149 = load i16* %accPopCount_0_4_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 483 'load' 'accPopCount_0_4_V_2_1149' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%accPopCount_0_5_V_2_1150 = load i16* %accPopCount_0_5_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 484 'load' 'accPopCount_0_5_V_2_1150' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 485 [1/1] (0.00ns)   --->   "%accPopCount_0_6_V_2_1151 = load i16* %accPopCount_0_6_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 485 'load' 'accPopCount_0_6_V_2_1151' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 486 [1/1] (0.00ns)   --->   "%accPopCount_0_7_V_2_1152 = load i16* %accPopCount_0_7_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 486 'load' 'accPopCount_0_7_V_2_1152' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 487 [1/1] (0.00ns)   --->   "%accPopCount_0_0_V_s = sext i7 %p_0 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 487 'sext' 'accPopCount_0_0_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 488 [1/1] (2.07ns)   --->   "%accPopCount_0_0_V = add i16 %accPopCount_0_0_V_2_1145, %accPopCount_0_0_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 488 'add' 'accPopCount_0_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 489 [1/1] (0.00ns)   --->   "%accPopCount_0_1_V_s = sext i7 %p_0_1 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 489 'sext' 'accPopCount_0_1_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 490 [1/1] (2.07ns)   --->   "%accPopCount_0_1_V = add i16 %accPopCount_0_1_V_2_1146, %accPopCount_0_1_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 490 'add' 'accPopCount_0_1_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 491 [1/1] (0.00ns)   --->   "%accPopCount_0_2_V_s = sext i7 %p_0_2 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 491 'sext' 'accPopCount_0_2_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 492 [1/1] (2.07ns)   --->   "%accPopCount_0_2_V = add i16 %accPopCount_0_2_V_2_1147, %accPopCount_0_2_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 492 'add' 'accPopCount_0_2_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 493 [1/1] (0.00ns)   --->   "%accPopCount_0_3_V_s = sext i7 %p_0_3 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 493 'sext' 'accPopCount_0_3_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 494 [1/1] (2.07ns)   --->   "%accPopCount_0_3_V = add i16 %accPopCount_0_3_V_2_1148, %accPopCount_0_3_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 494 'add' 'accPopCount_0_3_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 495 [1/1] (0.00ns)   --->   "%accPopCount_0_4_V_s = sext i7 %p_0_4 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 495 'sext' 'accPopCount_0_4_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 496 [1/1] (2.07ns)   --->   "%accPopCount_0_4_V = add i16 %accPopCount_0_4_V_2_1149, %accPopCount_0_4_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 496 'add' 'accPopCount_0_4_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 497 [1/1] (0.00ns)   --->   "%accPopCount_0_5_V_s = sext i7 %p_0_5 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 497 'sext' 'accPopCount_0_5_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 498 [1/1] (2.07ns)   --->   "%accPopCount_0_5_V = add i16 %accPopCount_0_5_V_2_1150, %accPopCount_0_5_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 498 'add' 'accPopCount_0_5_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 499 [1/1] (0.00ns)   --->   "%accPopCount_0_6_V_s = sext i7 %p_0_6 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 499 'sext' 'accPopCount_0_6_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 500 [1/1] (2.07ns)   --->   "%accPopCount_0_6_V = add i16 %accPopCount_0_6_V_2_1151, %accPopCount_0_6_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 500 'add' 'accPopCount_0_6_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 501 [1/1] (0.00ns)   --->   "%accPopCount_0_7_V_s = sext i7 %p_0_7 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 501 'sext' 'accPopCount_0_7_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 502 [1/1] (2.07ns)   --->   "%accPopCount_0_7_V = add i16 %accPopCount_0_7_V_2_1152, %accPopCount_0_7_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 502 'add' 'accPopCount_0_7_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 503 [1/7] (3.65ns)   --->   "%p_0_8 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 503 'call' 'p_0_8' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 504 [1/7] (3.65ns)   --->   "%p_0_9 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 504 'call' 'p_0_9' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 505 [1/7] (3.65ns)   --->   "%p_0_10 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 505 'call' 'p_0_10' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 506 [1/7] (3.65ns)   --->   "%p_0_11 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 506 'call' 'p_0_11' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 507 [1/7] (3.65ns)   --->   "%p_0_12 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 507 'call' 'p_0_12' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 508 [1/7] (3.65ns)   --->   "%p_0_13 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 508 'call' 'p_0_13' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 509 [1/7] (3.65ns)   --->   "%p_0_14 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 509 'call' 'p_0_14' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 510 [1/7] (3.65ns)   --->   "%p_0_s = call fastcc i7 @NaivePopCount(i32 %masked_V_0_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 510 'call' 'p_0_s' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 511 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_7_V, i16* %accPopCount_0_7_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 511 'store' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.81>
ST_15 : Operation 512 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_6_V, i16* %accPopCount_0_6_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 512 'store' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.81>
ST_15 : Operation 513 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_5_V, i16* %accPopCount_0_5_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 513 'store' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.81>
ST_15 : Operation 514 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_4_V, i16* %accPopCount_0_4_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 514 'store' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.81>
ST_15 : Operation 515 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_3_V, i16* %accPopCount_0_3_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 515 'store' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.81>
ST_15 : Operation 516 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_2_V, i16* %accPopCount_0_2_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 516 'store' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.81>
ST_15 : Operation 517 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_1_V, i16* %accPopCount_0_1_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 517 'store' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.81>
ST_15 : Operation 518 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_0_V, i16* %accPopCount_0_0_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 518 'store' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.81>
ST_15 : Operation 519 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_7_V_2"   --->   Operation 519 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.81>
ST_15 : Operation 520 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_6_V_2"   --->   Operation 520 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.81>
ST_15 : Operation 521 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_5_V_2"   --->   Operation 521 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.81>
ST_15 : Operation 522 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_4_V_2"   --->   Operation 522 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.81>
ST_15 : Operation 523 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_3_V_2"   --->   Operation 523 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.81>
ST_15 : Operation 524 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_2_V_2"   --->   Operation 524 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.81>
ST_15 : Operation 525 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_1_V_2"   --->   Operation 525 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.81>
ST_15 : Operation 526 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_0_V_2"   --->   Operation 526 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.81>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 527 [1/1] (0.00ns)   --->   "%accPopCount_0_8_V_2_1153 = load i16* %accPopCount_0_8_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 527 'load' 'accPopCount_0_8_V_2_1153' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 528 [1/1] (0.00ns)   --->   "%accPopCount_0_9_V_2_1154 = load i16* %accPopCount_0_9_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 528 'load' 'accPopCount_0_9_V_2_1154' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 529 [1/1] (0.00ns)   --->   "%accPopCount_0_10_V_5 = load i16* %accPopCount_0_10_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 529 'load' 'accPopCount_0_10_V_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 530 [1/1] (0.00ns)   --->   "%accPopCount_0_11_V_5 = load i16* %accPopCount_0_11_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 530 'load' 'accPopCount_0_11_V_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 531 [1/1] (0.00ns)   --->   "%accPopCount_0_12_V_5 = load i16* %accPopCount_0_12_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 531 'load' 'accPopCount_0_12_V_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 532 [1/1] (0.00ns)   --->   "%accPopCount_0_13_V_5 = load i16* %accPopCount_0_13_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 532 'load' 'accPopCount_0_13_V_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 533 [1/1] (0.00ns)   --->   "%accPopCount_0_14_V_5 = load i16* %accPopCount_0_14_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 533 'load' 'accPopCount_0_14_V_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 534 [1/1] (0.00ns)   --->   "%accPopCount_0_15_V_5 = load i16* %accPopCount_0_15_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 534 'load' 'accPopCount_0_15_V_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 535 [1/1] (0.00ns)   --->   "%accPopCount_0_8_V_s = sext i7 %p_0_8 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 535 'sext' 'accPopCount_0_8_V_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 536 [1/1] (2.07ns)   --->   "%accPopCount_0_8_V = add i16 %accPopCount_0_8_V_2_1153, %accPopCount_0_8_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 536 'add' 'accPopCount_0_8_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 537 [1/1] (0.00ns)   --->   "%accPopCount_0_9_V_s = sext i7 %p_0_9 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 537 'sext' 'accPopCount_0_9_V_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 538 [1/1] (2.07ns)   --->   "%accPopCount_0_9_V = add i16 %accPopCount_0_9_V_2_1154, %accPopCount_0_9_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 538 'add' 'accPopCount_0_9_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 539 [1/1] (0.00ns)   --->   "%accPopCount_0_10_V_2 = sext i7 %p_0_10 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 539 'sext' 'accPopCount_0_10_V_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 540 [1/1] (2.07ns)   --->   "%accPopCount_0_10_V = add i16 %accPopCount_0_10_V_5, %accPopCount_0_10_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 540 'add' 'accPopCount_0_10_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 541 [1/1] (0.00ns)   --->   "%accPopCount_0_11_V_2 = sext i7 %p_0_11 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 541 'sext' 'accPopCount_0_11_V_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 542 [1/1] (2.07ns)   --->   "%accPopCount_0_11_V = add i16 %accPopCount_0_11_V_5, %accPopCount_0_11_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 542 'add' 'accPopCount_0_11_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 543 [1/1] (0.00ns)   --->   "%accPopCount_0_12_V_2 = sext i7 %p_0_12 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 543 'sext' 'accPopCount_0_12_V_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 544 [1/1] (2.07ns)   --->   "%accPopCount_0_12_V = add i16 %accPopCount_0_12_V_5, %accPopCount_0_12_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 544 'add' 'accPopCount_0_12_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 545 [1/1] (0.00ns)   --->   "%accPopCount_0_13_V_2 = sext i7 %p_0_13 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 545 'sext' 'accPopCount_0_13_V_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 546 [1/1] (2.07ns)   --->   "%accPopCount_0_13_V = add i16 %accPopCount_0_13_V_5, %accPopCount_0_13_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 546 'add' 'accPopCount_0_13_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 547 [1/1] (0.00ns)   --->   "%accPopCount_0_14_V_2 = sext i7 %p_0_14 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 547 'sext' 'accPopCount_0_14_V_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 548 [1/1] (2.07ns)   --->   "%accPopCount_0_14_V = add i16 %accPopCount_0_14_V_5, %accPopCount_0_14_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 548 'add' 'accPopCount_0_14_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 549 [1/1] (0.00ns)   --->   "%accPopCount_0_15_V_2 = sext i7 %p_0_s to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 549 'sext' 'accPopCount_0_15_V_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 550 [1/1] (2.07ns)   --->   "%accPopCount_0_15_V = add i16 %accPopCount_0_15_V_5, %accPopCount_0_15_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 550 'add' 'accPopCount_0_15_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 551 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_15_V, i16* %accPopCount_0_15_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 551 'store' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.81>
ST_16 : Operation 552 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_14_V, i16* %accPopCount_0_14_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 552 'store' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.81>
ST_16 : Operation 553 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_13_V, i16* %accPopCount_0_13_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 553 'store' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.81>
ST_16 : Operation 554 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_12_V, i16* %accPopCount_0_12_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 554 'store' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.81>
ST_16 : Operation 555 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_11_V, i16* %accPopCount_0_11_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 555 'store' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.81>
ST_16 : Operation 556 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_10_V, i16* %accPopCount_0_10_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 556 'store' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.81>
ST_16 : Operation 557 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_9_V, i16* %accPopCount_0_9_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 557 'store' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.81>
ST_16 : Operation 558 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_8_V, i16* %accPopCount_0_8_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 558 'store' <Predicate = (!exitcond & !tmp_23)> <Delay = 1.81>
ST_16 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_24 = sext i16 %accPopCount_0_0_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 559 'sext' 'tmp_24' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_16 : Operation 560 [1/1] (0.00ns)   --->   "%means_in2_V_0_load = load i24* @means_in2_V_0, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 560 'load' 'means_in2_V_0_load' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_16 : Operation 561 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_25 = mul i24 %tmp_24, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 561 'mul' 'tmp_25' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_274_0_1 = sext i16 %accPopCount_0_1_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 562 'sext' 'tmp_274_0_1' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_16 : Operation 563 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_1 = mul i24 %tmp_274_0_1, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 563 'mul' 'tmp_275_0_1' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_274_0_2 = sext i16 %accPopCount_0_2_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 564 'sext' 'tmp_274_0_2' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_16 : Operation 565 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_2 = mul i24 %tmp_274_0_2, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 565 'mul' 'tmp_275_0_2' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_274_0_3 = sext i16 %accPopCount_0_3_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 566 'sext' 'tmp_274_0_3' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_16 : Operation 567 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_3 = mul i24 %tmp_274_0_3, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 567 'mul' 'tmp_275_0_3' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_274_0_4 = sext i16 %accPopCount_0_4_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 568 'sext' 'tmp_274_0_4' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_16 : Operation 569 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_4 = mul i24 %tmp_274_0_4, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 569 'mul' 'tmp_275_0_4' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_274_0_5 = sext i16 %accPopCount_0_5_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 570 'sext' 'tmp_274_0_5' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_16 : Operation 571 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_5 = mul i24 %tmp_274_0_5, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 571 'mul' 'tmp_275_0_5' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_274_0_6 = sext i16 %accPopCount_0_6_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 572 'sext' 'tmp_274_0_6' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_16 : Operation 573 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_6 = mul i24 %tmp_274_0_6, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 573 'mul' 'tmp_275_0_6' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_274_0_7 = sext i16 %accPopCount_0_7_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 574 'sext' 'tmp_274_0_7' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_16 : Operation 575 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_7 = mul i24 %tmp_274_0_7, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 575 'mul' 'tmp_275_0_7' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 576 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_15_V_4"   --->   Operation 576 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.81>
ST_16 : Operation 577 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_14_V_4"   --->   Operation 577 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.81>
ST_16 : Operation 578 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_13_V_4"   --->   Operation 578 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.81>
ST_16 : Operation 579 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_12_V_4"   --->   Operation 579 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.81>
ST_16 : Operation 580 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_11_V_4"   --->   Operation 580 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.81>
ST_16 : Operation 581 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_10_V_4"   --->   Operation 581 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.81>
ST_16 : Operation 582 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_9_V_2"   --->   Operation 582 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.81>
ST_16 : Operation 583 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_8_V_2"   --->   Operation 583 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.81>

State 17 <SV = 16> <Delay = 3.89>
ST_17 : Operation 584 [1/1] (0.00ns)   --->   "%accPopCount_V_1_0_2_s = load i16* %accPopCount_V_1_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 584 'load' 'accPopCount_V_1_0_2_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 585 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1_2_s = load i16* %accPopCount_V_1_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 585 'load' 'accPopCount_V_1_1_2_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 586 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2_2_s = load i16* %accPopCount_V_1_2_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 586 'load' 'accPopCount_V_1_2_2_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 587 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3_2_s = load i16* %accPopCount_V_1_3_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 587 'load' 'accPopCount_V_1_3_2_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 588 [1/1] (0.00ns)   --->   "%accPopCount_V_1_4_2_s = load i16* %accPopCount_V_1_4_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 588 'load' 'accPopCount_V_1_4_2_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 589 [1/1] (0.00ns)   --->   "%accPopCount_V_1_5_2_s = load i16* %accPopCount_V_1_5_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 589 'load' 'accPopCount_V_1_5_2_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 590 [1/1] (0.00ns)   --->   "%accPopCount_V_1_6_2_s = load i16* %accPopCount_V_1_6_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 590 'load' 'accPopCount_V_1_6_2_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 591 [1/1] (0.00ns)   --->   "%accPopCount_V_1_7_2_s = load i16* %accPopCount_V_1_7_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 591 'load' 'accPopCount_V_1_7_2_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 592 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_25 = mul i24 %tmp_24, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 592 'mul' 'tmp_25' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 593 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_1 = mul i24 %tmp_274_0_1, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 593 'mul' 'tmp_275_0_1' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 594 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_2 = mul i24 %tmp_274_0_2, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 594 'mul' 'tmp_275_0_2' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 595 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_3 = mul i24 %tmp_274_0_3, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 595 'mul' 'tmp_275_0_3' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 596 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_4 = mul i24 %tmp_274_0_4, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 596 'mul' 'tmp_275_0_4' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 597 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_5 = mul i24 %tmp_274_0_5, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 597 'mul' 'tmp_275_0_5' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 598 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_6 = mul i24 %tmp_274_0_6, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 598 'mul' 'tmp_275_0_6' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 599 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_7 = mul i24 %tmp_274_0_7, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 599 'mul' 'tmp_275_0_7' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_274_0_8 = sext i16 %accPopCount_0_8_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 600 'sext' 'tmp_274_0_8' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 601 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_8 = mul i24 %tmp_274_0_8, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 601 'mul' 'tmp_275_0_8' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_274_0_9 = sext i16 %accPopCount_0_9_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 602 'sext' 'tmp_274_0_9' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 603 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_9 = mul i24 %tmp_274_0_9, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 603 'mul' 'tmp_275_0_9' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_274_0_s = sext i16 %accPopCount_0_10_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 604 'sext' 'tmp_274_0_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 605 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_s = mul i24 %tmp_274_0_s, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 605 'mul' 'tmp_275_0_s' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_274_0_10 = sext i16 %accPopCount_0_11_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 606 'sext' 'tmp_274_0_10' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 607 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_10 = mul i24 %tmp_274_0_10, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 607 'mul' 'tmp_275_0_10' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_274_0_11 = sext i16 %accPopCount_0_12_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 608 'sext' 'tmp_274_0_11' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 609 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_11 = mul i24 %tmp_274_0_11, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 609 'mul' 'tmp_275_0_11' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_274_0_12 = sext i16 %accPopCount_0_13_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 610 'sext' 'tmp_274_0_12' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 611 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_12 = mul i24 %tmp_274_0_12, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 611 'mul' 'tmp_275_0_12' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_274_0_13 = sext i16 %accPopCount_0_14_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 612 'sext' 'tmp_274_0_13' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 613 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_13 = mul i24 %tmp_274_0_13, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 613 'mul' 'tmp_275_0_13' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_274_0_14 = sext i16 %accPopCount_0_15_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 614 'sext' 'tmp_274_0_14' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 615 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_14 = mul i24 %tmp_274_0_14, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 615 'mul' 'tmp_275_0_14' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_274_1 = sext i16 %accPopCount_V_1_0_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 616 'sext' 'tmp_274_1' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 617 [1/1] (0.00ns)   --->   "%means_in2_V_1_load = load i24* @means_in2_V_1, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 617 'load' 'means_in2_V_1_load' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 618 [3/3] (1.05ns) (grouped into DSP with root node tmp_276_1)   --->   "%tmp_275_1 = mul i24 %tmp_274_1, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 618 'mul' 'tmp_275_1' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_274_1_1 = sext i16 %accPopCount_V_1_1_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 619 'sext' 'tmp_274_1_1' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 620 [3/3] (1.05ns) (grouped into DSP with root node tmp_276_1_1)   --->   "%tmp_275_1_1 = mul i24 %tmp_274_1_1, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 620 'mul' 'tmp_275_1_1' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_274_1_2 = sext i16 %accPopCount_V_1_2_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 621 'sext' 'tmp_274_1_2' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 622 [3/3] (1.05ns) (grouped into DSP with root node tmp_276_1_2)   --->   "%tmp_275_1_2 = mul i24 %tmp_274_1_2, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 622 'mul' 'tmp_275_1_2' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_274_1_3 = sext i16 %accPopCount_V_1_3_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 623 'sext' 'tmp_274_1_3' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 624 [3/3] (1.05ns) (grouped into DSP with root node tmp_276_1_3)   --->   "%tmp_275_1_3 = mul i24 %tmp_274_1_3, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 624 'mul' 'tmp_275_1_3' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_274_1_4 = sext i16 %accPopCount_V_1_4_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 625 'sext' 'tmp_274_1_4' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 626 [3/3] (1.05ns) (grouped into DSP with root node tmp_276_1_4)   --->   "%tmp_275_1_4 = mul i24 %tmp_274_1_4, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 626 'mul' 'tmp_275_1_4' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_274_1_5 = sext i16 %accPopCount_V_1_5_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 627 'sext' 'tmp_274_1_5' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 628 [3/3] (1.05ns) (grouped into DSP with root node tmp_276_1_5)   --->   "%tmp_275_1_5 = mul i24 %tmp_274_1_5, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 628 'mul' 'tmp_275_1_5' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_274_1_6 = sext i16 %accPopCount_V_1_6_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 629 'sext' 'tmp_274_1_6' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 630 [3/3] (1.05ns) (grouped into DSP with root node tmp_276_1_6)   --->   "%tmp_275_1_6 = mul i24 %tmp_274_1_6, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 630 'mul' 'tmp_275_1_6' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_274_1_7 = sext i16 %accPopCount_V_1_7_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 631 'sext' 'tmp_274_1_7' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_17 : Operation 632 [3/3] (1.05ns) (grouped into DSP with root node tmp_276_1_7)   --->   "%tmp_275_1_7 = mul i24 %tmp_274_1_7, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 632 'mul' 'tmp_275_1_7' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 633 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_7_2"   --->   Operation 633 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>
ST_17 : Operation 634 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_6_2"   --->   Operation 634 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>
ST_17 : Operation 635 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_5_2"   --->   Operation 635 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>
ST_17 : Operation 636 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_4_2"   --->   Operation 636 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>
ST_17 : Operation 637 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_3_2"   --->   Operation 637 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>
ST_17 : Operation 638 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_2_2"   --->   Operation 638 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>
ST_17 : Operation 639 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_1_2"   --->   Operation 639 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>
ST_17 : Operation 640 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_0_2"   --->   Operation 640 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>

State 18 <SV = 17> <Delay = 3.89>
ST_18 : Operation 641 [1/1] (0.00ns)   --->   "%accPopCount_V_1_8_2_s = load i16* %accPopCount_V_1_8_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 641 'load' 'accPopCount_V_1_8_2_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 642 [1/1] (0.00ns)   --->   "%accPopCount_V_1_9_2_s = load i16* %accPopCount_V_1_9_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 642 'load' 'accPopCount_V_1_9_2_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 643 [1/1] (0.00ns)   --->   "%accPopCount_V_1_10_2_2 = load i16* %accPopCount_V_1_10_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 643 'load' 'accPopCount_V_1_10_2_2' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 644 [1/1] (0.00ns)   --->   "%accPopCount_V_1_11_2_2 = load i16* %accPopCount_V_1_11_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 644 'load' 'accPopCount_V_1_11_2_2' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 645 [1/1] (0.00ns)   --->   "%accPopCount_V_1_12_2_2 = load i16* %accPopCount_V_1_12_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 645 'load' 'accPopCount_V_1_12_2_2' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 646 [1/1] (0.00ns)   --->   "%accPopCount_V_1_13_2_2 = load i16* %accPopCount_V_1_13_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 646 'load' 'accPopCount_V_1_13_2_2' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 647 [1/1] (0.00ns)   --->   "%accPopCount_V_1_14_2_2 = load i16* %accPopCount_V_1_14_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 647 'load' 'accPopCount_V_1_14_2_2' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 648 [1/1] (0.00ns)   --->   "%accPopCount_V_1_15_2_2 = load i16* %accPopCount_V_1_15_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 648 'load' 'accPopCount_V_1_15_2_2' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 649 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_25 = mul i24 %tmp_24, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 649 'mul' 'tmp_25' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 650 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_275_0_1 = mul i24 %tmp_274_0_1, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 650 'mul' 'tmp_275_0_1' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 651 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_275_0_2 = mul i24 %tmp_274_0_2, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 651 'mul' 'tmp_275_0_2' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 652 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_275_0_3 = mul i24 %tmp_274_0_3, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 652 'mul' 'tmp_275_0_3' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 653 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_275_0_4 = mul i24 %tmp_274_0_4, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 653 'mul' 'tmp_275_0_4' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 654 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_275_0_5 = mul i24 %tmp_274_0_5, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 654 'mul' 'tmp_275_0_5' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 655 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_275_0_6 = mul i24 %tmp_274_0_6, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 655 'mul' 'tmp_275_0_6' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 656 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_275_0_7 = mul i24 %tmp_274_0_7, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 656 'mul' 'tmp_275_0_7' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 657 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_8 = mul i24 %tmp_274_0_8, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 657 'mul' 'tmp_275_0_8' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 658 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_9 = mul i24 %tmp_274_0_9, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 658 'mul' 'tmp_275_0_9' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 659 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_s = mul i24 %tmp_274_0_s, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 659 'mul' 'tmp_275_0_s' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 660 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_10 = mul i24 %tmp_274_0_10, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 660 'mul' 'tmp_275_0_10' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 661 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_11 = mul i24 %tmp_274_0_11, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 661 'mul' 'tmp_275_0_11' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 662 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_12 = mul i24 %tmp_274_0_12, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 662 'mul' 'tmp_275_0_12' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 663 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_13 = mul i24 %tmp_274_0_13, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 663 'mul' 'tmp_275_0_13' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 664 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_275_0_14 = mul i24 %tmp_274_0_14, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 664 'mul' 'tmp_275_0_14' <Predicate = (!exitcond & tmp_23)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 665 [2/3] (1.05ns) (grouped into DSP with root node tmp_276_1)   --->   "%tmp_275_1 = mul i24 %tmp_274_1, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 665 'mul' 'tmp_275_1' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 666 [2/3] (1.05ns) (grouped into DSP with root node tmp_276_1_1)   --->   "%tmp_275_1_1 = mul i24 %tmp_274_1_1, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 666 'mul' 'tmp_275_1_1' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 667 [2/3] (1.05ns) (grouped into DSP with root node tmp_276_1_2)   --->   "%tmp_275_1_2 = mul i24 %tmp_274_1_2, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 667 'mul' 'tmp_275_1_2' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 668 [2/3] (1.05ns) (grouped into DSP with root node tmp_276_1_3)   --->   "%tmp_275_1_3 = mul i24 %tmp_274_1_3, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 668 'mul' 'tmp_275_1_3' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 669 [2/3] (1.05ns) (grouped into DSP with root node tmp_276_1_4)   --->   "%tmp_275_1_4 = mul i24 %tmp_274_1_4, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 669 'mul' 'tmp_275_1_4' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 670 [2/3] (1.05ns) (grouped into DSP with root node tmp_276_1_5)   --->   "%tmp_275_1_5 = mul i24 %tmp_274_1_5, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 670 'mul' 'tmp_275_1_5' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 671 [2/3] (1.05ns) (grouped into DSP with root node tmp_276_1_6)   --->   "%tmp_275_1_6 = mul i24 %tmp_274_1_6, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 671 'mul' 'tmp_275_1_6' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 672 [2/3] (1.05ns) (grouped into DSP with root node tmp_276_1_7)   --->   "%tmp_275_1_7 = mul i24 %tmp_274_1_7, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 672 'mul' 'tmp_275_1_7' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_274_1_8 = sext i16 %accPopCount_V_1_8_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 673 'sext' 'tmp_274_1_8' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 674 [3/3] (1.05ns) (grouped into DSP with root node tmp_276_1_8)   --->   "%tmp_275_1_8 = mul i24 %tmp_274_1_8, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 674 'mul' 'tmp_275_1_8' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_274_1_9 = sext i16 %accPopCount_V_1_9_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 675 'sext' 'tmp_274_1_9' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 676 [3/3] (1.05ns) (grouped into DSP with root node tmp_276_1_9)   --->   "%tmp_275_1_9 = mul i24 %tmp_274_1_9, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 676 'mul' 'tmp_275_1_9' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_274_1_s = sext i16 %accPopCount_V_1_10_2_2 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 677 'sext' 'tmp_274_1_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 678 [3/3] (1.05ns) (grouped into DSP with root node tmp_276_1_s)   --->   "%tmp_275_1_s = mul i24 %tmp_274_1_s, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 678 'mul' 'tmp_275_1_s' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_274_1_10 = sext i16 %accPopCount_V_1_11_2_2 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 679 'sext' 'tmp_274_1_10' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 680 [3/3] (1.05ns) (grouped into DSP with root node tmp_276_1_10)   --->   "%tmp_275_1_10 = mul i24 %tmp_274_1_10, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 680 'mul' 'tmp_275_1_10' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_274_1_11 = sext i16 %accPopCount_V_1_12_2_2 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 681 'sext' 'tmp_274_1_11' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 682 [3/3] (1.05ns) (grouped into DSP with root node tmp_276_1_11)   --->   "%tmp_275_1_11 = mul i24 %tmp_274_1_11, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 682 'mul' 'tmp_275_1_11' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_274_1_12 = sext i16 %accPopCount_V_1_13_2_2 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 683 'sext' 'tmp_274_1_12' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 684 [3/3] (1.05ns) (grouped into DSP with root node tmp_276_1_12)   --->   "%tmp_275_1_12 = mul i24 %tmp_274_1_12, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 684 'mul' 'tmp_275_1_12' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_274_1_13 = sext i16 %accPopCount_V_1_14_2_2 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 685 'sext' 'tmp_274_1_13' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 686 [3/3] (1.05ns) (grouped into DSP with root node tmp_276_1_13)   --->   "%tmp_275_1_13 = mul i24 %tmp_274_1_13, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 686 'mul' 'tmp_275_1_13' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_274_1_14 = sext i16 %accPopCount_V_1_15_2_2 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 687 'sext' 'tmp_274_1_14' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 688 [3/3] (1.05ns) (grouped into DSP with root node tmp_276_1_14)   --->   "%tmp_275_1_14 = mul i24 %tmp_274_1_14, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 688 'mul' 'tmp_275_1_14' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 689 [1/1] (0.00ns)   --->   "%alphaMem_0_V_addr = getelementptr [8 x i24]* %alphaMem_0_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 689 'getelementptr' 'alphaMem_0_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 690 [2/2] (2.32ns)   --->   "%alphaMem_0_V_load = load i24* %alphaMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 690 'load' 'alphaMem_0_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_18 : Operation 691 [1/1] (0.00ns)   --->   "%alphaMem_1_V_addr = getelementptr [8 x i24]* %alphaMem_1_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 691 'getelementptr' 'alphaMem_1_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 692 [2/2] (2.32ns)   --->   "%alphaMem_1_V_load = load i24* %alphaMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 692 'load' 'alphaMem_1_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_18 : Operation 693 [1/1] (0.00ns)   --->   "%alphaMem_2_V_addr = getelementptr [8 x i24]* %alphaMem_2_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 693 'getelementptr' 'alphaMem_2_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 694 [2/2] (2.32ns)   --->   "%alphaMem_2_V_load = load i24* %alphaMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 694 'load' 'alphaMem_2_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_18 : Operation 695 [1/1] (0.00ns)   --->   "%alphaMem_3_V_addr = getelementptr [8 x i24]* %alphaMem_3_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 695 'getelementptr' 'alphaMem_3_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 696 [2/2] (2.32ns)   --->   "%alphaMem_3_V_load = load i24* %alphaMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 696 'load' 'alphaMem_3_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_18 : Operation 697 [1/1] (0.00ns)   --->   "%alphaMem_4_V_addr = getelementptr [8 x i24]* %alphaMem_4_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 697 'getelementptr' 'alphaMem_4_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 698 [2/2] (2.32ns)   --->   "%alphaMem_4_V_load = load i24* %alphaMem_4_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 698 'load' 'alphaMem_4_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_18 : Operation 699 [1/1] (0.00ns)   --->   "%alphaMem_5_V_addr = getelementptr [8 x i24]* %alphaMem_5_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 699 'getelementptr' 'alphaMem_5_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 700 [2/2] (2.32ns)   --->   "%alphaMem_5_V_load = load i24* %alphaMem_5_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 700 'load' 'alphaMem_5_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_18 : Operation 701 [1/1] (0.00ns)   --->   "%alphaMem_6_V_addr = getelementptr [8 x i24]* %alphaMem_6_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 701 'getelementptr' 'alphaMem_6_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 702 [2/2] (2.32ns)   --->   "%alphaMem_6_V_load = load i24* %alphaMem_6_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 702 'load' 'alphaMem_6_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_18 : Operation 703 [1/1] (0.00ns)   --->   "%alphaMem_7_V_addr = getelementptr [8 x i24]* %alphaMem_7_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 703 'getelementptr' 'alphaMem_7_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 704 [2/2] (2.32ns)   --->   "%alphaMem_7_V_load = load i24* %alphaMem_7_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 704 'load' 'alphaMem_7_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_18 : Operation 705 [1/1] (0.00ns)   --->   "%alphaMem_8_V_addr = getelementptr [8 x i24]* %alphaMem_8_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 705 'getelementptr' 'alphaMem_8_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 706 [2/2] (2.32ns)   --->   "%alphaMem_8_V_load = load i24* %alphaMem_8_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 706 'load' 'alphaMem_8_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_18 : Operation 707 [1/1] (0.00ns)   --->   "%alphaMem_9_V_addr = getelementptr [8 x i24]* %alphaMem_9_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 707 'getelementptr' 'alphaMem_9_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 708 [2/2] (2.32ns)   --->   "%alphaMem_9_V_load = load i24* %alphaMem_9_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 708 'load' 'alphaMem_9_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_18 : Operation 709 [1/1] (0.00ns)   --->   "%alphaMem_10_V_addr = getelementptr [8 x i24]* %alphaMem_10_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 709 'getelementptr' 'alphaMem_10_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 710 [2/2] (2.32ns)   --->   "%alphaMem_10_V_load = load i24* %alphaMem_10_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 710 'load' 'alphaMem_10_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_18 : Operation 711 [1/1] (0.00ns)   --->   "%alphaMem_11_V_addr = getelementptr [8 x i24]* %alphaMem_11_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 711 'getelementptr' 'alphaMem_11_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 712 [2/2] (2.32ns)   --->   "%alphaMem_11_V_load = load i24* %alphaMem_11_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 712 'load' 'alphaMem_11_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_18 : Operation 713 [1/1] (0.00ns)   --->   "%alphaMem_12_V_addr = getelementptr [8 x i24]* %alphaMem_12_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 713 'getelementptr' 'alphaMem_12_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 714 [2/2] (2.32ns)   --->   "%alphaMem_12_V_load = load i24* %alphaMem_12_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 714 'load' 'alphaMem_12_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_18 : Operation 715 [1/1] (0.00ns)   --->   "%alphaMem_13_V_addr = getelementptr [8 x i24]* %alphaMem_13_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 715 'getelementptr' 'alphaMem_13_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 716 [2/2] (2.32ns)   --->   "%alphaMem_13_V_load = load i24* %alphaMem_13_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 716 'load' 'alphaMem_13_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_18 : Operation 717 [1/1] (0.00ns)   --->   "%alphaMem_14_V_addr = getelementptr [8 x i24]* %alphaMem_14_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 717 'getelementptr' 'alphaMem_14_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 718 [2/2] (2.32ns)   --->   "%alphaMem_14_V_load = load i24* %alphaMem_14_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 718 'load' 'alphaMem_14_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_18 : Operation 719 [1/1] (0.00ns)   --->   "%alphaMem_15_V_addr = getelementptr [8 x i24]* %alphaMem_15_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 719 'getelementptr' 'alphaMem_15_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_18 : Operation 720 [2/2] (2.32ns)   --->   "%alphaMem_15_V_load = load i24* %alphaMem_15_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 720 'load' 'alphaMem_15_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_18 : Operation 721 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_15_2"   --->   Operation 721 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>
ST_18 : Operation 722 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_14_2"   --->   Operation 722 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>
ST_18 : Operation 723 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_13_2"   --->   Operation 723 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>
ST_18 : Operation 724 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_12_2"   --->   Operation 724 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>
ST_18 : Operation 725 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_11_2"   --->   Operation 725 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>
ST_18 : Operation 726 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_10_2"   --->   Operation 726 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>
ST_18 : Operation 727 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_9_2"   --->   Operation 727 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>
ST_18 : Operation 728 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_8_2"   --->   Operation 728 'store' <Predicate = (!exitcond & tmp_23)> <Delay = 1.76>

State 19 <SV = 18> <Delay = 3.02>
ST_19 : Operation 729 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_275_0_8 = mul i24 %tmp_274_0_8, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 729 'mul' 'tmp_275_0_8' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 730 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_275_0_9 = mul i24 %tmp_274_0_9, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 730 'mul' 'tmp_275_0_9' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 731 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_275_0_s = mul i24 %tmp_274_0_s, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 731 'mul' 'tmp_275_0_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 732 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_275_0_10 = mul i24 %tmp_274_0_10, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 732 'mul' 'tmp_275_0_10' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 733 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_275_0_11 = mul i24 %tmp_274_0_11, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 733 'mul' 'tmp_275_0_11' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 734 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_275_0_12 = mul i24 %tmp_274_0_12, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 734 'mul' 'tmp_275_0_12' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 735 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_275_0_13 = mul i24 %tmp_274_0_13, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 735 'mul' 'tmp_275_0_13' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 736 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_275_0_14 = mul i24 %tmp_274_0_14, %means_in2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 736 'mul' 'tmp_275_0_14' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 737 [1/3] (0.00ns) (grouped into DSP with root node tmp_276_1)   --->   "%tmp_275_1 = mul i24 %tmp_274_1, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 737 'mul' 'tmp_275_1' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 738 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_276_1 = add i24 %tmp_25, %tmp_275_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 738 'add' 'tmp_276_1' <Predicate = (!exitcond & tmp_23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 739 [1/3] (0.00ns) (grouped into DSP with root node tmp_276_1_1)   --->   "%tmp_275_1_1 = mul i24 %tmp_274_1_1, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 739 'mul' 'tmp_275_1_1' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 740 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_276_1_1 = add i24 %tmp_275_0_1, %tmp_275_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 740 'add' 'tmp_276_1_1' <Predicate = (!exitcond & tmp_23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 741 [1/3] (0.00ns) (grouped into DSP with root node tmp_276_1_2)   --->   "%tmp_275_1_2 = mul i24 %tmp_274_1_2, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 741 'mul' 'tmp_275_1_2' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 742 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_276_1_2 = add i24 %tmp_275_0_2, %tmp_275_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 742 'add' 'tmp_276_1_2' <Predicate = (!exitcond & tmp_23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 743 [1/3] (0.00ns) (grouped into DSP with root node tmp_276_1_3)   --->   "%tmp_275_1_3 = mul i24 %tmp_274_1_3, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 743 'mul' 'tmp_275_1_3' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 744 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_276_1_3 = add i24 %tmp_275_0_3, %tmp_275_1_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 744 'add' 'tmp_276_1_3' <Predicate = (!exitcond & tmp_23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 745 [1/3] (0.00ns) (grouped into DSP with root node tmp_276_1_4)   --->   "%tmp_275_1_4 = mul i24 %tmp_274_1_4, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 745 'mul' 'tmp_275_1_4' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 746 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_276_1_4 = add i24 %tmp_275_0_4, %tmp_275_1_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 746 'add' 'tmp_276_1_4' <Predicate = (!exitcond & tmp_23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 747 [1/3] (0.00ns) (grouped into DSP with root node tmp_276_1_5)   --->   "%tmp_275_1_5 = mul i24 %tmp_274_1_5, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 747 'mul' 'tmp_275_1_5' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 748 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_276_1_5 = add i24 %tmp_275_0_5, %tmp_275_1_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 748 'add' 'tmp_276_1_5' <Predicate = (!exitcond & tmp_23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 749 [1/3] (0.00ns) (grouped into DSP with root node tmp_276_1_6)   --->   "%tmp_275_1_6 = mul i24 %tmp_274_1_6, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 749 'mul' 'tmp_275_1_6' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 750 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_276_1_6 = add i24 %tmp_275_0_6, %tmp_275_1_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 750 'add' 'tmp_276_1_6' <Predicate = (!exitcond & tmp_23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 751 [1/3] (0.00ns) (grouped into DSP with root node tmp_276_1_7)   --->   "%tmp_275_1_7 = mul i24 %tmp_274_1_7, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 751 'mul' 'tmp_275_1_7' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 752 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_276_1_7 = add i24 %tmp_275_0_7, %tmp_275_1_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 752 'add' 'tmp_276_1_7' <Predicate = (!exitcond & tmp_23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 753 [2/3] (1.05ns) (grouped into DSP with root node tmp_276_1_8)   --->   "%tmp_275_1_8 = mul i24 %tmp_274_1_8, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 753 'mul' 'tmp_275_1_8' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 754 [2/3] (1.05ns) (grouped into DSP with root node tmp_276_1_9)   --->   "%tmp_275_1_9 = mul i24 %tmp_274_1_9, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 754 'mul' 'tmp_275_1_9' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 755 [2/3] (1.05ns) (grouped into DSP with root node tmp_276_1_s)   --->   "%tmp_275_1_s = mul i24 %tmp_274_1_s, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 755 'mul' 'tmp_275_1_s' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 756 [2/3] (1.05ns) (grouped into DSP with root node tmp_276_1_10)   --->   "%tmp_275_1_10 = mul i24 %tmp_274_1_10, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 756 'mul' 'tmp_275_1_10' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 757 [2/3] (1.05ns) (grouped into DSP with root node tmp_276_1_11)   --->   "%tmp_275_1_11 = mul i24 %tmp_274_1_11, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 757 'mul' 'tmp_275_1_11' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 758 [2/3] (1.05ns) (grouped into DSP with root node tmp_276_1_12)   --->   "%tmp_275_1_12 = mul i24 %tmp_274_1_12, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 758 'mul' 'tmp_275_1_12' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 759 [2/3] (1.05ns) (grouped into DSP with root node tmp_276_1_13)   --->   "%tmp_275_1_13 = mul i24 %tmp_274_1_13, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 759 'mul' 'tmp_275_1_13' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 760 [2/3] (1.05ns) (grouped into DSP with root node tmp_276_1_14)   --->   "%tmp_275_1_14 = mul i24 %tmp_274_1_14, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 760 'mul' 'tmp_275_1_14' <Predicate = (!exitcond & tmp_23)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 761 [1/2] (2.32ns)   --->   "%alphaMem_0_V_load = load i24* %alphaMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 761 'load' 'alphaMem_0_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_19 : Operation 762 [1/2] (2.32ns)   --->   "%alphaMem_1_V_load = load i24* %alphaMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 762 'load' 'alphaMem_1_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_19 : Operation 763 [1/2] (2.32ns)   --->   "%alphaMem_2_V_load = load i24* %alphaMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 763 'load' 'alphaMem_2_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_19 : Operation 764 [1/2] (2.32ns)   --->   "%alphaMem_3_V_load = load i24* %alphaMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 764 'load' 'alphaMem_3_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_19 : Operation 765 [1/2] (2.32ns)   --->   "%alphaMem_4_V_load = load i24* %alphaMem_4_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 765 'load' 'alphaMem_4_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_19 : Operation 766 [1/2] (2.32ns)   --->   "%alphaMem_5_V_load = load i24* %alphaMem_5_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 766 'load' 'alphaMem_5_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_19 : Operation 767 [1/2] (2.32ns)   --->   "%alphaMem_6_V_load = load i24* %alphaMem_6_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 767 'load' 'alphaMem_6_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_19 : Operation 768 [1/2] (2.32ns)   --->   "%alphaMem_7_V_load = load i24* %alphaMem_7_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 768 'load' 'alphaMem_7_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_19 : Operation 769 [1/2] (2.32ns)   --->   "%alphaMem_8_V_load = load i24* %alphaMem_8_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 769 'load' 'alphaMem_8_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_19 : Operation 770 [1/2] (2.32ns)   --->   "%alphaMem_9_V_load = load i24* %alphaMem_9_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 770 'load' 'alphaMem_9_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_19 : Operation 771 [1/2] (2.32ns)   --->   "%alphaMem_10_V_load = load i24* %alphaMem_10_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 771 'load' 'alphaMem_10_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_19 : Operation 772 [1/2] (2.32ns)   --->   "%alphaMem_11_V_load = load i24* %alphaMem_11_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 772 'load' 'alphaMem_11_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_19 : Operation 773 [1/2] (2.32ns)   --->   "%alphaMem_12_V_load = load i24* %alphaMem_12_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 773 'load' 'alphaMem_12_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_19 : Operation 774 [1/2] (2.32ns)   --->   "%alphaMem_13_V_load = load i24* %alphaMem_13_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 774 'load' 'alphaMem_13_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_19 : Operation 775 [1/2] (2.32ns)   --->   "%alphaMem_14_V_load = load i24* %alphaMem_14_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 775 'load' 'alphaMem_14_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_19 : Operation 776 [1/2] (2.32ns)   --->   "%alphaMem_15_V_load = load i24* %alphaMem_15_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 776 'load' 'alphaMem_15_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>

State 20 <SV = 19> <Delay = 3.95>
ST_20 : Operation 777 [1/3] (0.00ns) (grouped into DSP with root node tmp_276_1_8)   --->   "%tmp_275_1_8 = mul i24 %tmp_274_1_8, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 777 'mul' 'tmp_275_1_8' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 778 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_276_1_8 = add i24 %tmp_275_0_8, %tmp_275_1_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 778 'add' 'tmp_276_1_8' <Predicate = (!exitcond & tmp_23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 779 [1/3] (0.00ns) (grouped into DSP with root node tmp_276_1_9)   --->   "%tmp_275_1_9 = mul i24 %tmp_274_1_9, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 779 'mul' 'tmp_275_1_9' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 780 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_276_1_9 = add i24 %tmp_275_0_9, %tmp_275_1_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 780 'add' 'tmp_276_1_9' <Predicate = (!exitcond & tmp_23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 781 [1/3] (0.00ns) (grouped into DSP with root node tmp_276_1_s)   --->   "%tmp_275_1_s = mul i24 %tmp_274_1_s, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 781 'mul' 'tmp_275_1_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 782 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_276_1_s = add i24 %tmp_275_0_s, %tmp_275_1_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 782 'add' 'tmp_276_1_s' <Predicate = (!exitcond & tmp_23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 783 [1/3] (0.00ns) (grouped into DSP with root node tmp_276_1_10)   --->   "%tmp_275_1_10 = mul i24 %tmp_274_1_10, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 783 'mul' 'tmp_275_1_10' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 784 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_276_1_10 = add i24 %tmp_275_0_10, %tmp_275_1_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 784 'add' 'tmp_276_1_10' <Predicate = (!exitcond & tmp_23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 785 [1/3] (0.00ns) (grouped into DSP with root node tmp_276_1_11)   --->   "%tmp_275_1_11 = mul i24 %tmp_274_1_11, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 785 'mul' 'tmp_275_1_11' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 786 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_276_1_11 = add i24 %tmp_275_0_11, %tmp_275_1_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 786 'add' 'tmp_276_1_11' <Predicate = (!exitcond & tmp_23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 787 [1/3] (0.00ns) (grouped into DSP with root node tmp_276_1_12)   --->   "%tmp_275_1_12 = mul i24 %tmp_274_1_12, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 787 'mul' 'tmp_275_1_12' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 788 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_276_1_12 = add i24 %tmp_275_0_12, %tmp_275_1_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 788 'add' 'tmp_276_1_12' <Predicate = (!exitcond & tmp_23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 789 [1/3] (0.00ns) (grouped into DSP with root node tmp_276_1_13)   --->   "%tmp_275_1_13 = mul i24 %tmp_274_1_13, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 789 'mul' 'tmp_275_1_13' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 790 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_276_1_13 = add i24 %tmp_275_0_13, %tmp_275_1_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 790 'add' 'tmp_276_1_13' <Predicate = (!exitcond & tmp_23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 791 [1/3] (0.00ns) (grouped into DSP with root node tmp_276_1_14)   --->   "%tmp_275_1_14 = mul i24 %tmp_274_1_14, %means_in2_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 791 'mul' 'tmp_275_1_14' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 792 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_276_1_14 = add i24 %tmp_275_0_14, %tmp_275_1_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 792 'add' 'tmp_276_1_14' <Predicate = (!exitcond & tmp_23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 793 [1/1] (0.00ns)   --->   "%r_V = sext i24 %alphaMem_0_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 793 'sext' 'r_V' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_20 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_27 = sext i24 %tmp_276_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 794 'sext' 'tmp_27' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_20 : Operation 795 [4/4] (3.95ns)   --->   "%r_V_9 = mul nsw i48 %tmp_27, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 795 'mul' 'r_V_9' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 796 [1/1] (0.00ns)   --->   "%r_V_1 = sext i24 %alphaMem_1_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 796 'sext' 'r_V_1' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_20 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_269_1 = sext i24 %tmp_276_1_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 797 'sext' 'tmp_269_1' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_20 : Operation 798 [4/4] (3.95ns)   --->   "%r_V_9_1 = mul nsw i48 %tmp_269_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 798 'mul' 'r_V_9_1' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 799 [1/1] (0.00ns)   --->   "%r_V_2 = sext i24 %alphaMem_2_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 799 'sext' 'r_V_2' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_20 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_269_2 = sext i24 %tmp_276_1_2 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 800 'sext' 'tmp_269_2' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_20 : Operation 801 [4/4] (3.95ns)   --->   "%r_V_9_2 = mul nsw i48 %tmp_269_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 801 'mul' 'r_V_9_2' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 802 [1/1] (0.00ns)   --->   "%r_V_3 = sext i24 %alphaMem_3_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 802 'sext' 'r_V_3' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_20 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_269_3 = sext i24 %tmp_276_1_3 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 803 'sext' 'tmp_269_3' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_20 : Operation 804 [4/4] (3.95ns)   --->   "%r_V_9_3 = mul nsw i48 %tmp_269_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 804 'mul' 'r_V_9_3' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 805 [1/1] (0.00ns)   --->   "%r_V_4 = sext i24 %alphaMem_4_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 805 'sext' 'r_V_4' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_20 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_269_4 = sext i24 %tmp_276_1_4 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 806 'sext' 'tmp_269_4' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_20 : Operation 807 [4/4] (3.95ns)   --->   "%r_V_9_4 = mul nsw i48 %tmp_269_4, %r_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 807 'mul' 'r_V_9_4' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 808 [1/1] (0.00ns)   --->   "%r_V_5 = sext i24 %alphaMem_5_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 808 'sext' 'r_V_5' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_20 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_269_5 = sext i24 %tmp_276_1_5 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 809 'sext' 'tmp_269_5' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_20 : Operation 810 [4/4] (3.95ns)   --->   "%r_V_9_5 = mul nsw i48 %tmp_269_5, %r_V_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 810 'mul' 'r_V_9_5' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 811 [1/1] (0.00ns)   --->   "%r_V_6 = sext i24 %alphaMem_6_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 811 'sext' 'r_V_6' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_20 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_269_6 = sext i24 %tmp_276_1_6 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 812 'sext' 'tmp_269_6' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_20 : Operation 813 [4/4] (3.95ns)   --->   "%r_V_9_6 = mul nsw i48 %tmp_269_6, %r_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 813 'mul' 'r_V_9_6' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 814 [1/1] (0.00ns)   --->   "%r_V_7 = sext i24 %alphaMem_7_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 814 'sext' 'r_V_7' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_20 : Operation 815 [1/1] (0.00ns)   --->   "%tmp_269_7 = sext i24 %tmp_276_1_7 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 815 'sext' 'tmp_269_7' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_20 : Operation 816 [4/4] (3.95ns)   --->   "%r_V_9_7 = mul nsw i48 %tmp_269_7, %r_V_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 816 'mul' 'r_V_9_7' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.95>
ST_21 : Operation 817 [3/4] (3.95ns)   --->   "%r_V_9 = mul nsw i48 %tmp_27, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 817 'mul' 'r_V_9' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 818 [3/4] (3.95ns)   --->   "%r_V_9_1 = mul nsw i48 %tmp_269_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 818 'mul' 'r_V_9_1' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 819 [3/4] (3.95ns)   --->   "%r_V_9_2 = mul nsw i48 %tmp_269_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 819 'mul' 'r_V_9_2' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 820 [3/4] (3.95ns)   --->   "%r_V_9_3 = mul nsw i48 %tmp_269_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 820 'mul' 'r_V_9_3' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 821 [3/4] (3.95ns)   --->   "%r_V_9_4 = mul nsw i48 %tmp_269_4, %r_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 821 'mul' 'r_V_9_4' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 822 [3/4] (3.95ns)   --->   "%r_V_9_5 = mul nsw i48 %tmp_269_5, %r_V_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 822 'mul' 'r_V_9_5' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 823 [3/4] (3.95ns)   --->   "%r_V_9_6 = mul nsw i48 %tmp_269_6, %r_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 823 'mul' 'r_V_9_6' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 824 [3/4] (3.95ns)   --->   "%r_V_9_7 = mul nsw i48 %tmp_269_7, %r_V_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 824 'mul' 'r_V_9_7' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 825 [1/1] (0.00ns)   --->   "%r_V_8 = sext i24 %alphaMem_8_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 825 'sext' 'r_V_8' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_21 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_269_8 = sext i24 %tmp_276_1_8 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 826 'sext' 'tmp_269_8' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_21 : Operation 827 [4/4] (3.95ns)   --->   "%r_V_9_8 = mul nsw i48 %tmp_269_8, %r_V_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 827 'mul' 'r_V_9_8' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 828 [1/1] (0.00ns)   --->   "%r_V_s = sext i24 %alphaMem_9_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 828 'sext' 'r_V_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_21 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_269_9 = sext i24 %tmp_276_1_9 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 829 'sext' 'tmp_269_9' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_21 : Operation 830 [4/4] (3.95ns)   --->   "%r_V_9_9 = mul nsw i48 %tmp_269_9, %r_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 830 'mul' 'r_V_9_9' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 831 [1/1] (0.00ns)   --->   "%r_V_10 = sext i24 %alphaMem_10_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 831 'sext' 'r_V_10' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_21 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_269_s = sext i24 %tmp_276_1_s to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 832 'sext' 'tmp_269_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_21 : Operation 833 [4/4] (3.95ns)   --->   "%r_V_9_s = mul nsw i48 %tmp_269_s, %r_V_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 833 'mul' 'r_V_9_s' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 834 [1/1] (0.00ns)   --->   "%r_V_11 = sext i24 %alphaMem_11_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 834 'sext' 'r_V_11' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_21 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_269_10 = sext i24 %tmp_276_1_10 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 835 'sext' 'tmp_269_10' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_21 : Operation 836 [4/4] (3.95ns)   --->   "%r_V_9_10 = mul nsw i48 %tmp_269_10, %r_V_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 836 'mul' 'r_V_9_10' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 837 [1/1] (0.00ns)   --->   "%r_V_12 = sext i24 %alphaMem_12_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 837 'sext' 'r_V_12' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_21 : Operation 838 [1/1] (0.00ns)   --->   "%tmp_269_11 = sext i24 %tmp_276_1_11 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 838 'sext' 'tmp_269_11' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_21 : Operation 839 [4/4] (3.95ns)   --->   "%r_V_9_11 = mul nsw i48 %tmp_269_11, %r_V_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 839 'mul' 'r_V_9_11' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 840 [1/1] (0.00ns)   --->   "%r_V_13 = sext i24 %alphaMem_13_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 840 'sext' 'r_V_13' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_21 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_269_12 = sext i24 %tmp_276_1_12 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 841 'sext' 'tmp_269_12' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_21 : Operation 842 [4/4] (3.95ns)   --->   "%r_V_9_12 = mul nsw i48 %tmp_269_12, %r_V_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 842 'mul' 'r_V_9_12' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 843 [1/1] (0.00ns)   --->   "%r_V_14 = sext i24 %alphaMem_14_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 843 'sext' 'r_V_14' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_21 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_269_13 = sext i24 %tmp_276_1_13 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 844 'sext' 'tmp_269_13' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_21 : Operation 845 [4/4] (3.95ns)   --->   "%r_V_9_13 = mul nsw i48 %tmp_269_13, %r_V_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 845 'mul' 'r_V_9_13' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 846 [1/1] (0.00ns)   --->   "%r_V_15 = sext i24 %alphaMem_15_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 846 'sext' 'r_V_15' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_21 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_269_14 = sext i24 %tmp_276_1_14 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 847 'sext' 'tmp_269_14' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_21 : Operation 848 [4/4] (3.95ns)   --->   "%r_V_9_14 = mul nsw i48 %tmp_269_14, %r_V_15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 848 'mul' 'r_V_9_14' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.95>
ST_22 : Operation 849 [2/4] (3.95ns)   --->   "%r_V_9 = mul nsw i48 %tmp_27, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 849 'mul' 'r_V_9' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 850 [1/1] (0.00ns)   --->   "%thresMem_0_V_addr = getelementptr [8 x i24]* %thresMem_0_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 850 'getelementptr' 'thresMem_0_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_22 : Operation 851 [2/2] (2.32ns)   --->   "%thresMem_0_V_load = load i24* %thresMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 851 'load' 'thresMem_0_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_22 : Operation 852 [2/4] (3.95ns)   --->   "%r_V_9_1 = mul nsw i48 %tmp_269_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 852 'mul' 'r_V_9_1' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 853 [1/1] (0.00ns)   --->   "%thresMem_1_V_addr = getelementptr [8 x i24]* %thresMem_1_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 853 'getelementptr' 'thresMem_1_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_22 : Operation 854 [2/2] (2.32ns)   --->   "%thresMem_1_V_load = load i24* %thresMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 854 'load' 'thresMem_1_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_22 : Operation 855 [2/4] (3.95ns)   --->   "%r_V_9_2 = mul nsw i48 %tmp_269_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 855 'mul' 'r_V_9_2' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 856 [1/1] (0.00ns)   --->   "%thresMem_2_V_addr = getelementptr [8 x i24]* %thresMem_2_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 856 'getelementptr' 'thresMem_2_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_22 : Operation 857 [2/2] (2.32ns)   --->   "%thresMem_2_V_load = load i24* %thresMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 857 'load' 'thresMem_2_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_22 : Operation 858 [2/4] (3.95ns)   --->   "%r_V_9_3 = mul nsw i48 %tmp_269_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 858 'mul' 'r_V_9_3' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 859 [1/1] (0.00ns)   --->   "%thresMem_3_V_addr = getelementptr [8 x i24]* %thresMem_3_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 859 'getelementptr' 'thresMem_3_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_22 : Operation 860 [2/2] (2.32ns)   --->   "%thresMem_3_V_load = load i24* %thresMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 860 'load' 'thresMem_3_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_22 : Operation 861 [2/4] (3.95ns)   --->   "%r_V_9_4 = mul nsw i48 %tmp_269_4, %r_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 861 'mul' 'r_V_9_4' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 862 [1/1] (0.00ns)   --->   "%thresMem_4_V_addr = getelementptr [8 x i24]* %thresMem_4_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 862 'getelementptr' 'thresMem_4_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_22 : Operation 863 [2/2] (2.32ns)   --->   "%thresMem_4_V_load = load i24* %thresMem_4_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 863 'load' 'thresMem_4_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_22 : Operation 864 [2/4] (3.95ns)   --->   "%r_V_9_5 = mul nsw i48 %tmp_269_5, %r_V_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 864 'mul' 'r_V_9_5' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 865 [1/1] (0.00ns)   --->   "%thresMem_5_V_addr = getelementptr [8 x i24]* %thresMem_5_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 865 'getelementptr' 'thresMem_5_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_22 : Operation 866 [2/2] (2.32ns)   --->   "%thresMem_5_V_load = load i24* %thresMem_5_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 866 'load' 'thresMem_5_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_22 : Operation 867 [2/4] (3.95ns)   --->   "%r_V_9_6 = mul nsw i48 %tmp_269_6, %r_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 867 'mul' 'r_V_9_6' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 868 [1/1] (0.00ns)   --->   "%thresMem_6_V_addr = getelementptr [8 x i24]* %thresMem_6_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 868 'getelementptr' 'thresMem_6_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_22 : Operation 869 [2/2] (2.32ns)   --->   "%thresMem_6_V_load = load i24* %thresMem_6_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 869 'load' 'thresMem_6_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_22 : Operation 870 [2/4] (3.95ns)   --->   "%r_V_9_7 = mul nsw i48 %tmp_269_7, %r_V_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 870 'mul' 'r_V_9_7' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 871 [1/1] (0.00ns)   --->   "%thresMem_7_V_addr = getelementptr [8 x i24]* %thresMem_7_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 871 'getelementptr' 'thresMem_7_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_22 : Operation 872 [2/2] (2.32ns)   --->   "%thresMem_7_V_load = load i24* %thresMem_7_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 872 'load' 'thresMem_7_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_22 : Operation 873 [3/4] (3.95ns)   --->   "%r_V_9_8 = mul nsw i48 %tmp_269_8, %r_V_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 873 'mul' 'r_V_9_8' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 874 [1/1] (0.00ns)   --->   "%thresMem_8_V_addr = getelementptr [8 x i24]* %thresMem_8_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 874 'getelementptr' 'thresMem_8_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_22 : Operation 875 [2/2] (2.32ns)   --->   "%thresMem_8_V_load = load i24* %thresMem_8_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 875 'load' 'thresMem_8_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_22 : Operation 876 [3/4] (3.95ns)   --->   "%r_V_9_9 = mul nsw i48 %tmp_269_9, %r_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 876 'mul' 'r_V_9_9' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 877 [1/1] (0.00ns)   --->   "%thresMem_9_V_addr = getelementptr [8 x i24]* %thresMem_9_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 877 'getelementptr' 'thresMem_9_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_22 : Operation 878 [2/2] (2.32ns)   --->   "%thresMem_9_V_load = load i24* %thresMem_9_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 878 'load' 'thresMem_9_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_22 : Operation 879 [3/4] (3.95ns)   --->   "%r_V_9_s = mul nsw i48 %tmp_269_s, %r_V_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 879 'mul' 'r_V_9_s' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 880 [1/1] (0.00ns)   --->   "%thresMem_10_V_addr = getelementptr [8 x i24]* %thresMem_10_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 880 'getelementptr' 'thresMem_10_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_22 : Operation 881 [2/2] (2.32ns)   --->   "%thresMem_10_V_load = load i24* %thresMem_10_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 881 'load' 'thresMem_10_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_22 : Operation 882 [3/4] (3.95ns)   --->   "%r_V_9_10 = mul nsw i48 %tmp_269_10, %r_V_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 882 'mul' 'r_V_9_10' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 883 [1/1] (0.00ns)   --->   "%thresMem_11_V_addr = getelementptr [8 x i24]* %thresMem_11_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 883 'getelementptr' 'thresMem_11_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_22 : Operation 884 [2/2] (2.32ns)   --->   "%thresMem_11_V_load = load i24* %thresMem_11_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 884 'load' 'thresMem_11_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_22 : Operation 885 [3/4] (3.95ns)   --->   "%r_V_9_11 = mul nsw i48 %tmp_269_11, %r_V_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 885 'mul' 'r_V_9_11' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 886 [1/1] (0.00ns)   --->   "%thresMem_12_V_addr = getelementptr [8 x i24]* %thresMem_12_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 886 'getelementptr' 'thresMem_12_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_22 : Operation 887 [2/2] (2.32ns)   --->   "%thresMem_12_V_load = load i24* %thresMem_12_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 887 'load' 'thresMem_12_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_22 : Operation 888 [3/4] (3.95ns)   --->   "%r_V_9_12 = mul nsw i48 %tmp_269_12, %r_V_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 888 'mul' 'r_V_9_12' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 889 [1/1] (0.00ns)   --->   "%thresMem_13_V_addr = getelementptr [8 x i24]* %thresMem_13_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 889 'getelementptr' 'thresMem_13_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_22 : Operation 890 [2/2] (2.32ns)   --->   "%thresMem_13_V_load = load i24* %thresMem_13_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 890 'load' 'thresMem_13_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_22 : Operation 891 [3/4] (3.95ns)   --->   "%r_V_9_13 = mul nsw i48 %tmp_269_13, %r_V_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 891 'mul' 'r_V_9_13' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 892 [1/1] (0.00ns)   --->   "%thresMem_14_V_addr = getelementptr [8 x i24]* %thresMem_14_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 892 'getelementptr' 'thresMem_14_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_22 : Operation 893 [2/2] (2.32ns)   --->   "%thresMem_14_V_load = load i24* %thresMem_14_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 893 'load' 'thresMem_14_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_22 : Operation 894 [3/4] (3.95ns)   --->   "%r_V_9_14 = mul nsw i48 %tmp_269_14, %r_V_15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 894 'mul' 'r_V_9_14' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 895 [1/1] (0.00ns)   --->   "%thresMem_15_V_addr = getelementptr [8 x i24]* %thresMem_15_V, i64 0, i64 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 895 'getelementptr' 'thresMem_15_V_addr' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_22 : Operation 896 [2/2] (2.32ns)   --->   "%thresMem_15_V_load = load i24* %thresMem_15_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 896 'load' 'thresMem_15_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>

State 23 <SV = 22> <Delay = 3.95>
ST_23 : Operation 897 [1/4] (3.95ns)   --->   "%r_V_9 = mul nsw i48 %tmp_27, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 897 'mul' 'r_V_9' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 898 [1/2] (2.32ns)   --->   "%thresMem_0_V_load = load i24* %thresMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 898 'load' 'thresMem_0_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_23 : Operation 899 [1/4] (3.95ns)   --->   "%r_V_9_1 = mul nsw i48 %tmp_269_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 899 'mul' 'r_V_9_1' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 900 [1/2] (2.32ns)   --->   "%thresMem_1_V_load = load i24* %thresMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 900 'load' 'thresMem_1_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_23 : Operation 901 [1/4] (3.95ns)   --->   "%r_V_9_2 = mul nsw i48 %tmp_269_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 901 'mul' 'r_V_9_2' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 902 [1/2] (2.32ns)   --->   "%thresMem_2_V_load = load i24* %thresMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 902 'load' 'thresMem_2_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_23 : Operation 903 [1/4] (3.95ns)   --->   "%r_V_9_3 = mul nsw i48 %tmp_269_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 903 'mul' 'r_V_9_3' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 904 [1/2] (2.32ns)   --->   "%thresMem_3_V_load = load i24* %thresMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 904 'load' 'thresMem_3_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_23 : Operation 905 [1/4] (3.95ns)   --->   "%r_V_9_4 = mul nsw i48 %tmp_269_4, %r_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 905 'mul' 'r_V_9_4' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 906 [1/2] (2.32ns)   --->   "%thresMem_4_V_load = load i24* %thresMem_4_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 906 'load' 'thresMem_4_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_23 : Operation 907 [1/4] (3.95ns)   --->   "%r_V_9_5 = mul nsw i48 %tmp_269_5, %r_V_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 907 'mul' 'r_V_9_5' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 908 [1/2] (2.32ns)   --->   "%thresMem_5_V_load = load i24* %thresMem_5_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 908 'load' 'thresMem_5_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_23 : Operation 909 [1/4] (3.95ns)   --->   "%r_V_9_6 = mul nsw i48 %tmp_269_6, %r_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 909 'mul' 'r_V_9_6' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 910 [1/2] (2.32ns)   --->   "%thresMem_6_V_load = load i24* %thresMem_6_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 910 'load' 'thresMem_6_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_23 : Operation 911 [1/4] (3.95ns)   --->   "%r_V_9_7 = mul nsw i48 %tmp_269_7, %r_V_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 911 'mul' 'r_V_9_7' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 912 [1/2] (2.32ns)   --->   "%thresMem_7_V_load = load i24* %thresMem_7_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 912 'load' 'thresMem_7_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_23 : Operation 913 [2/4] (3.95ns)   --->   "%r_V_9_8 = mul nsw i48 %tmp_269_8, %r_V_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 913 'mul' 'r_V_9_8' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 914 [1/2] (2.32ns)   --->   "%thresMem_8_V_load = load i24* %thresMem_8_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 914 'load' 'thresMem_8_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_23 : Operation 915 [2/4] (3.95ns)   --->   "%r_V_9_9 = mul nsw i48 %tmp_269_9, %r_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 915 'mul' 'r_V_9_9' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 916 [1/2] (2.32ns)   --->   "%thresMem_9_V_load = load i24* %thresMem_9_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 916 'load' 'thresMem_9_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_23 : Operation 917 [2/4] (3.95ns)   --->   "%r_V_9_s = mul nsw i48 %tmp_269_s, %r_V_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 917 'mul' 'r_V_9_s' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 918 [1/2] (2.32ns)   --->   "%thresMem_10_V_load = load i24* %thresMem_10_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 918 'load' 'thresMem_10_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_23 : Operation 919 [2/4] (3.95ns)   --->   "%r_V_9_10 = mul nsw i48 %tmp_269_10, %r_V_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 919 'mul' 'r_V_9_10' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 920 [1/2] (2.32ns)   --->   "%thresMem_11_V_load = load i24* %thresMem_11_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 920 'load' 'thresMem_11_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_23 : Operation 921 [2/4] (3.95ns)   --->   "%r_V_9_11 = mul nsw i48 %tmp_269_11, %r_V_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 921 'mul' 'r_V_9_11' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 922 [1/2] (2.32ns)   --->   "%thresMem_12_V_load = load i24* %thresMem_12_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 922 'load' 'thresMem_12_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_23 : Operation 923 [2/4] (3.95ns)   --->   "%r_V_9_12 = mul nsw i48 %tmp_269_12, %r_V_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 923 'mul' 'r_V_9_12' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 924 [1/2] (2.32ns)   --->   "%thresMem_13_V_load = load i24* %thresMem_13_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 924 'load' 'thresMem_13_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_23 : Operation 925 [2/4] (3.95ns)   --->   "%r_V_9_13 = mul nsw i48 %tmp_269_13, %r_V_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 925 'mul' 'r_V_9_13' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 926 [1/2] (2.32ns)   --->   "%thresMem_14_V_load = load i24* %thresMem_14_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 926 'load' 'thresMem_14_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_23 : Operation 927 [2/4] (3.95ns)   --->   "%r_V_9_14 = mul nsw i48 %tmp_269_14, %r_V_15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 927 'mul' 'r_V_9_14' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 928 [1/2] (2.32ns)   --->   "%thresMem_15_V_load = load i24* %thresMem_15_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 928 'load' 'thresMem_15_V_load' <Predicate = (!exitcond & tmp_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>

State 24 <SV = 23> <Delay = 3.95>
ST_24 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_28 = zext i48 %r_V_9 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 929 'zext' 'tmp_28' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 930 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_0_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 930 'bitconcatenate' 'rhs_V_4' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 931 [1/1] (0.00ns)   --->   "%rhs_V_4_cast3 = zext i32 %rhs_V_4 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 931 'zext' 'rhs_V_4_cast3' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 932 [1/1] (3.10ns)   --->   "%ret_V = add nsw i49 %rhs_V_4_cast3, %tmp_28" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 932 'add' 'ret_V' <Predicate = (!exitcond & tmp_23)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 933 [1/1] (0.00ns)   --->   "%tmp_29 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 933 'partselect' 'tmp_29' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_270_1 = zext i48 %r_V_9_1 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 934 'zext' 'tmp_270_1' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 935 [1/1] (0.00ns)   --->   "%rhs_V_4_1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_1_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 935 'bitconcatenate' 'rhs_V_4_1' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 936 [1/1] (0.00ns)   --->   "%rhs_V_4_1_cast5 = zext i32 %rhs_V_4_1 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 936 'zext' 'rhs_V_4_1_cast5' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 937 [1/1] (3.10ns)   --->   "%ret_V_1 = add nsw i49 %rhs_V_4_1_cast5, %tmp_270_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 937 'add' 'ret_V_1' <Predicate = (!exitcond & tmp_23)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_272_1 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_1, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 938 'partselect' 'tmp_272_1' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 939 [1/1] (0.00ns)   --->   "%tmp_270_2 = zext i48 %r_V_9_2 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 939 'zext' 'tmp_270_2' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 940 [1/1] (0.00ns)   --->   "%rhs_V_4_2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_2_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 940 'bitconcatenate' 'rhs_V_4_2' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 941 [1/1] (0.00ns)   --->   "%rhs_V_4_2_cast7 = zext i32 %rhs_V_4_2 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 941 'zext' 'rhs_V_4_2_cast7' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 942 [1/1] (3.10ns)   --->   "%ret_V_2 = add nsw i49 %rhs_V_4_2_cast7, %tmp_270_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 942 'add' 'ret_V_2' <Predicate = (!exitcond & tmp_23)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_272_2 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_2, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 943 'partselect' 'tmp_272_2' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_270_3 = zext i48 %r_V_9_3 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 944 'zext' 'tmp_270_3' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 945 [1/1] (0.00ns)   --->   "%rhs_V_4_3 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_3_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 945 'bitconcatenate' 'rhs_V_4_3' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 946 [1/1] (0.00ns)   --->   "%rhs_V_4_3_cast9 = zext i32 %rhs_V_4_3 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 946 'zext' 'rhs_V_4_3_cast9' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 947 [1/1] (3.10ns)   --->   "%ret_V_3 = add nsw i49 %rhs_V_4_3_cast9, %tmp_270_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 947 'add' 'ret_V_3' <Predicate = (!exitcond & tmp_23)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_272_3 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_3, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 948 'partselect' 'tmp_272_3' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_270_4 = zext i48 %r_V_9_4 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 949 'zext' 'tmp_270_4' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 950 [1/1] (0.00ns)   --->   "%rhs_V_4_4 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_4_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 950 'bitconcatenate' 'rhs_V_4_4' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 951 [1/1] (0.00ns)   --->   "%rhs_V_4_4_cast = zext i32 %rhs_V_4_4 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 951 'zext' 'rhs_V_4_4_cast' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 952 [1/1] (3.10ns)   --->   "%ret_V_4 = add nsw i49 %rhs_V_4_4_cast, %tmp_270_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 952 'add' 'ret_V_4' <Predicate = (!exitcond & tmp_23)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 953 [1/1] (0.00ns)   --->   "%tmp_272_4 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_4, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 953 'partselect' 'tmp_272_4' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_270_5 = zext i48 %r_V_9_5 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 954 'zext' 'tmp_270_5' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 955 [1/1] (0.00ns)   --->   "%rhs_V_4_5 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_5_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 955 'bitconcatenate' 'rhs_V_4_5' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 956 [1/1] (0.00ns)   --->   "%rhs_V_4_5_cast = zext i32 %rhs_V_4_5 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 956 'zext' 'rhs_V_4_5_cast' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 957 [1/1] (3.10ns)   --->   "%ret_V_5 = add nsw i49 %rhs_V_4_5_cast, %tmp_270_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 957 'add' 'ret_V_5' <Predicate = (!exitcond & tmp_23)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_272_5 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_5, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 958 'partselect' 'tmp_272_5' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_270_6 = zext i48 %r_V_9_6 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 959 'zext' 'tmp_270_6' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 960 [1/1] (0.00ns)   --->   "%rhs_V_4_6 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_6_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 960 'bitconcatenate' 'rhs_V_4_6' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 961 [1/1] (0.00ns)   --->   "%rhs_V_4_6_cast = zext i32 %rhs_V_4_6 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 961 'zext' 'rhs_V_4_6_cast' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 962 [1/1] (3.10ns)   --->   "%ret_V_6 = add nsw i49 %rhs_V_4_6_cast, %tmp_270_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 962 'add' 'ret_V_6' <Predicate = (!exitcond & tmp_23)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_272_6 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_6, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 963 'partselect' 'tmp_272_6' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_270_7 = zext i48 %r_V_9_7 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 964 'zext' 'tmp_270_7' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 965 [1/1] (0.00ns)   --->   "%rhs_V_4_7 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_7_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 965 'bitconcatenate' 'rhs_V_4_7' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 966 [1/1] (0.00ns)   --->   "%rhs_V_4_7_cast = zext i32 %rhs_V_4_7 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 966 'zext' 'rhs_V_4_7_cast' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 967 [1/1] (3.10ns)   --->   "%ret_V_7 = add nsw i49 %rhs_V_4_7_cast, %tmp_270_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 967 'add' 'ret_V_7' <Predicate = (!exitcond & tmp_23)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_272_7 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_7, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 968 'partselect' 'tmp_272_7' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_24 : Operation 969 [1/4] (3.95ns)   --->   "%r_V_9_8 = mul nsw i48 %tmp_269_8, %r_V_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 969 'mul' 'r_V_9_8' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 970 [1/4] (3.95ns)   --->   "%r_V_9_9 = mul nsw i48 %tmp_269_9, %r_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 970 'mul' 'r_V_9_9' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 971 [1/4] (3.95ns)   --->   "%r_V_9_s = mul nsw i48 %tmp_269_s, %r_V_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 971 'mul' 'r_V_9_s' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 972 [1/4] (3.95ns)   --->   "%r_V_9_10 = mul nsw i48 %tmp_269_10, %r_V_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 972 'mul' 'r_V_9_10' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 973 [1/4] (3.95ns)   --->   "%r_V_9_11 = mul nsw i48 %tmp_269_11, %r_V_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 973 'mul' 'r_V_9_11' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 974 [1/4] (3.95ns)   --->   "%r_V_9_12 = mul nsw i48 %tmp_269_12, %r_V_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 974 'mul' 'r_V_9_12' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 975 [1/4] (3.95ns)   --->   "%r_V_9_13 = mul nsw i48 %tmp_269_13, %r_V_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 975 'mul' 'r_V_9_13' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 976 [1/4] (3.95ns)   --->   "%r_V_9_14 = mul nsw i48 %tmp_269_14, %r_V_15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 976 'mul' 'r_V_9_14' <Predicate = (!exitcond & tmp_23)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.10>
ST_25 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_270_8 = zext i48 %r_V_9_8 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 977 'zext' 'tmp_270_8' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 978 [1/1] (0.00ns)   --->   "%rhs_V_4_8 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_8_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 978 'bitconcatenate' 'rhs_V_4_8' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 979 [1/1] (0.00ns)   --->   "%rhs_V_4_8_cast = zext i32 %rhs_V_4_8 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 979 'zext' 'rhs_V_4_8_cast' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 980 [1/1] (3.10ns)   --->   "%ret_V_8 = add nsw i49 %rhs_V_4_8_cast, %tmp_270_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 980 'add' 'ret_V_8' <Predicate = (!exitcond & tmp_23)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 981 [1/1] (0.00ns)   --->   "%tmp_272_8 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_8, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 981 'partselect' 'tmp_272_8' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_270_9 = zext i48 %r_V_9_9 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 982 'zext' 'tmp_270_9' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 983 [1/1] (0.00ns)   --->   "%rhs_V_4_9 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_9_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 983 'bitconcatenate' 'rhs_V_4_9' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 984 [1/1] (0.00ns)   --->   "%rhs_V_4_9_cast = zext i32 %rhs_V_4_9 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 984 'zext' 'rhs_V_4_9_cast' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 985 [1/1] (3.10ns)   --->   "%ret_V_9 = add nsw i49 %rhs_V_4_9_cast, %tmp_270_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 985 'add' 'ret_V_9' <Predicate = (!exitcond & tmp_23)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_272_9 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_9, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 986 'partselect' 'tmp_272_9' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 987 [1/1] (0.00ns)   --->   "%tmp_270_s = zext i48 %r_V_9_s to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 987 'zext' 'tmp_270_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 988 [1/1] (0.00ns)   --->   "%rhs_V_4_s = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_10_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 988 'bitconcatenate' 'rhs_V_4_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 989 [1/1] (0.00ns)   --->   "%rhs_V_4_cast = zext i32 %rhs_V_4_s to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 989 'zext' 'rhs_V_4_cast' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 990 [1/1] (3.10ns)   --->   "%ret_V_10 = add nsw i49 %rhs_V_4_cast, %tmp_270_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 990 'add' 'ret_V_10' <Predicate = (!exitcond & tmp_23)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_272_s = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_10, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 991 'partselect' 'tmp_272_s' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_270_10 = zext i48 %r_V_9_10 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 992 'zext' 'tmp_270_10' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 993 [1/1] (0.00ns)   --->   "%rhs_V_4_10 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_11_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 993 'bitconcatenate' 'rhs_V_4_10' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 994 [1/1] (0.00ns)   --->   "%rhs_V_4_10_cast = zext i32 %rhs_V_4_10 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 994 'zext' 'rhs_V_4_10_cast' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 995 [1/1] (3.10ns)   --->   "%ret_V_11 = add nsw i49 %rhs_V_4_10_cast, %tmp_270_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 995 'add' 'ret_V_11' <Predicate = (!exitcond & tmp_23)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_272_10 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_11, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 996 'partselect' 'tmp_272_10' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_270_11 = zext i48 %r_V_9_11 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 997 'zext' 'tmp_270_11' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 998 [1/1] (0.00ns)   --->   "%rhs_V_4_11 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_12_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 998 'bitconcatenate' 'rhs_V_4_11' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 999 [1/1] (0.00ns)   --->   "%rhs_V_4_11_cast = zext i32 %rhs_V_4_11 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 999 'zext' 'rhs_V_4_11_cast' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 1000 [1/1] (3.10ns)   --->   "%ret_V_12 = add nsw i49 %rhs_V_4_11_cast, %tmp_270_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1000 'add' 'ret_V_12' <Predicate = (!exitcond & tmp_23)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_272_11 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_12, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1001 'partselect' 'tmp_272_11' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_270_12 = zext i48 %r_V_9_12 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1002 'zext' 'tmp_270_12' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 1003 [1/1] (0.00ns)   --->   "%rhs_V_4_12 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_13_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1003 'bitconcatenate' 'rhs_V_4_12' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 1004 [1/1] (0.00ns)   --->   "%rhs_V_4_12_cast = zext i32 %rhs_V_4_12 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1004 'zext' 'rhs_V_4_12_cast' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 1005 [1/1] (3.10ns)   --->   "%ret_V_13 = add nsw i49 %rhs_V_4_12_cast, %tmp_270_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1005 'add' 'ret_V_13' <Predicate = (!exitcond & tmp_23)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_272_12 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_13, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1006 'partselect' 'tmp_272_12' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_270_13 = zext i48 %r_V_9_13 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1007 'zext' 'tmp_270_13' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 1008 [1/1] (0.00ns)   --->   "%rhs_V_4_13 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_14_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1008 'bitconcatenate' 'rhs_V_4_13' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 1009 [1/1] (0.00ns)   --->   "%rhs_V_4_13_cast = zext i32 %rhs_V_4_13 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1009 'zext' 'rhs_V_4_13_cast' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 1010 [1/1] (3.10ns)   --->   "%ret_V_14 = add nsw i49 %rhs_V_4_13_cast, %tmp_270_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1010 'add' 'ret_V_14' <Predicate = (!exitcond & tmp_23)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_272_13 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_14, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1011 'partselect' 'tmp_272_13' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_270_14 = zext i48 %r_V_9_14 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1012 'zext' 'tmp_270_14' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 1013 [1/1] (0.00ns)   --->   "%rhs_V_4_14 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_15_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1013 'bitconcatenate' 'rhs_V_4_14' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 1014 [1/1] (0.00ns)   --->   "%rhs_V_4_14_cast = zext i32 %rhs_V_4_14 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1014 'zext' 'rhs_V_4_14_cast' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 1015 [1/1] (3.10ns)   --->   "%ret_V_s = add nsw i49 %rhs_V_4_14_cast, %tmp_270_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1015 'add' 'ret_V_s' <Predicate = (!exitcond & tmp_23)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1016 [1/1] (0.00ns)   --->   "%tmp_272_14 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_s, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1016 'partselect' 'tmp_272_14' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 1017 [1/1] (2.45ns)   --->   "%tmp_30 = icmp sgt i24 %tmp_29, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1017 'icmp' 'tmp_30' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1018 [1/1] (0.00ns)   --->   "%means_out2_V_0_load = load i24* @means_out2_V_0, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1018 'load' 'means_out2_V_0_load' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_25 : Operation 1019 [1/1] (2.31ns)   --->   "%tmp_31 = sub i24 %tmp_29, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1019 'sub' 'tmp_31' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1020 [1/1] (2.31ns)   --->   "%addconv = add i24 %tmp_29, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1020 'add' 'addconv' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1021 [1/1] (2.45ns)   --->   "%tmp_283_0_1 = icmp sgt i24 %tmp_272_1, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1021 'icmp' 'tmp_283_0_1' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1022 [1/1] (2.31ns)   --->   "%tmp_286_0_1 = sub i24 %tmp_272_1, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1022 'sub' 'tmp_286_0_1' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1023 [1/1] (2.31ns)   --->   "%addconv_0_1 = add i24 %tmp_272_1, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1023 'add' 'addconv_0_1' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1024 [1/1] (2.45ns)   --->   "%tmp_283_0_2 = icmp sgt i24 %tmp_272_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1024 'icmp' 'tmp_283_0_2' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1025 [1/1] (2.31ns)   --->   "%tmp_286_0_2 = sub i24 %tmp_272_2, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1025 'sub' 'tmp_286_0_2' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1026 [1/1] (2.31ns)   --->   "%addconv_0_2 = add i24 %tmp_272_2, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1026 'add' 'addconv_0_2' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1027 [1/1] (2.45ns)   --->   "%tmp_283_0_3 = icmp sgt i24 %tmp_272_3, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1027 'icmp' 'tmp_283_0_3' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1028 [1/1] (2.31ns)   --->   "%tmp_286_0_3 = sub i24 %tmp_272_3, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1028 'sub' 'tmp_286_0_3' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1029 [1/1] (2.31ns)   --->   "%addconv_0_3 = add i24 %tmp_272_3, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1029 'add' 'addconv_0_3' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1030 [1/1] (2.45ns)   --->   "%tmp_283_0_4 = icmp sgt i24 %tmp_272_4, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1030 'icmp' 'tmp_283_0_4' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1031 [1/1] (2.31ns)   --->   "%tmp_286_0_4 = sub i24 %tmp_272_4, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1031 'sub' 'tmp_286_0_4' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1032 [1/1] (2.31ns)   --->   "%addconv_0_4 = add i24 %tmp_272_4, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1032 'add' 'addconv_0_4' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1033 [1/1] (2.45ns)   --->   "%tmp_283_0_5 = icmp sgt i24 %tmp_272_5, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1033 'icmp' 'tmp_283_0_5' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1034 [1/1] (2.31ns)   --->   "%tmp_286_0_5 = sub i24 %tmp_272_5, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1034 'sub' 'tmp_286_0_5' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1035 [1/1] (2.31ns)   --->   "%addconv_0_5 = add i24 %tmp_272_5, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1035 'add' 'addconv_0_5' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1036 [1/1] (2.45ns)   --->   "%tmp_283_0_6 = icmp sgt i24 %tmp_272_6, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1036 'icmp' 'tmp_283_0_6' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1037 [1/1] (2.31ns)   --->   "%tmp_286_0_6 = sub i24 %tmp_272_6, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1037 'sub' 'tmp_286_0_6' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1038 [1/1] (2.31ns)   --->   "%addconv_0_6 = add i24 %tmp_272_6, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1038 'add' 'addconv_0_6' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1039 [1/1] (2.45ns)   --->   "%tmp_283_0_7 = icmp sgt i24 %tmp_272_7, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1039 'icmp' 'tmp_283_0_7' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1040 [1/1] (2.31ns)   --->   "%tmp_286_0_7 = sub i24 %tmp_272_7, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1040 'sub' 'tmp_286_0_7' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1041 [1/1] (2.31ns)   --->   "%addconv_0_7 = add i24 %tmp_272_7, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1041 'add' 'addconv_0_7' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.45>
ST_26 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node tmp_283_1)   --->   "%accResidual_0_V = select i1 %tmp_30, i24 %tmp_31, i24 %addconv" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1042 'select' 'accResidual_0_V' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node tmp_283_1_1)   --->   "%accResidual_1_V = select i1 %tmp_283_0_1, i24 %tmp_286_0_1, i24 %addconv_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1043 'select' 'accResidual_1_V' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node tmp_283_1_2)   --->   "%accResidual_2_V = select i1 %tmp_283_0_2, i24 %tmp_286_0_2, i24 %addconv_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1044 'select' 'accResidual_2_V' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node tmp_283_1_3)   --->   "%accResidual_3_V = select i1 %tmp_283_0_3, i24 %tmp_286_0_3, i24 %addconv_0_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1045 'select' 'accResidual_3_V' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node tmp_283_1_4)   --->   "%accResidual_4_V = select i1 %tmp_283_0_4, i24 %tmp_286_0_4, i24 %addconv_0_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1046 'select' 'accResidual_4_V' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node tmp_283_1_5)   --->   "%accResidual_5_V = select i1 %tmp_283_0_5, i24 %tmp_286_0_5, i24 %addconv_0_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1047 'select' 'accResidual_5_V' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node tmp_283_1_6)   --->   "%accResidual_6_V = select i1 %tmp_283_0_6, i24 %tmp_286_0_6, i24 %addconv_0_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1048 'select' 'accResidual_6_V' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node tmp_283_1_7)   --->   "%accResidual_7_V = select i1 %tmp_283_0_7, i24 %tmp_286_0_7, i24 %addconv_0_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1049 'select' 'accResidual_7_V' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1050 [1/1] (2.45ns)   --->   "%tmp_283_0_8 = icmp sgt i24 %tmp_272_8, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1050 'icmp' 'tmp_283_0_8' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1051 [1/1] (2.31ns)   --->   "%tmp_286_0_8 = sub i24 %tmp_272_8, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1051 'sub' 'tmp_286_0_8' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1052 [1/1] (2.31ns)   --->   "%addconv_0_8 = add i24 %tmp_272_8, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1052 'add' 'addconv_0_8' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1053 [1/1] (2.45ns)   --->   "%tmp_283_0_9 = icmp sgt i24 %tmp_272_9, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1053 'icmp' 'tmp_283_0_9' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1054 [1/1] (2.31ns)   --->   "%tmp_286_0_9 = sub i24 %tmp_272_9, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1054 'sub' 'tmp_286_0_9' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1055 [1/1] (2.31ns)   --->   "%addconv_0_9 = add i24 %tmp_272_9, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1055 'add' 'addconv_0_9' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1056 [1/1] (2.45ns)   --->   "%tmp_283_0_s = icmp sgt i24 %tmp_272_s, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1056 'icmp' 'tmp_283_0_s' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1057 [1/1] (2.31ns)   --->   "%tmp_286_0_s = sub i24 %tmp_272_s, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1057 'sub' 'tmp_286_0_s' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1058 [1/1] (2.31ns)   --->   "%addconv_0_10 = add i24 %tmp_272_s, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1058 'add' 'addconv_0_10' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1059 [1/1] (2.45ns)   --->   "%tmp_283_0_10 = icmp sgt i24 %tmp_272_10, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1059 'icmp' 'tmp_283_0_10' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1060 [1/1] (2.31ns)   --->   "%tmp_286_0_10 = sub i24 %tmp_272_10, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1060 'sub' 'tmp_286_0_10' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1061 [1/1] (2.31ns)   --->   "%addconv_0_11 = add i24 %tmp_272_10, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1061 'add' 'addconv_0_11' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1062 [1/1] (2.45ns)   --->   "%tmp_283_0_11 = icmp sgt i24 %tmp_272_11, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1062 'icmp' 'tmp_283_0_11' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1063 [1/1] (2.31ns)   --->   "%tmp_286_0_11 = sub i24 %tmp_272_11, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1063 'sub' 'tmp_286_0_11' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1064 [1/1] (2.31ns)   --->   "%addconv_0_12 = add i24 %tmp_272_11, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1064 'add' 'addconv_0_12' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1065 [1/1] (2.45ns)   --->   "%tmp_283_0_12 = icmp sgt i24 %tmp_272_12, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1065 'icmp' 'tmp_283_0_12' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1066 [1/1] (2.31ns)   --->   "%tmp_286_0_12 = sub i24 %tmp_272_12, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1066 'sub' 'tmp_286_0_12' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1067 [1/1] (2.31ns)   --->   "%addconv_0_13 = add i24 %tmp_272_12, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1067 'add' 'addconv_0_13' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1068 [1/1] (2.45ns)   --->   "%tmp_283_0_13 = icmp sgt i24 %tmp_272_13, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1068 'icmp' 'tmp_283_0_13' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1069 [1/1] (2.31ns)   --->   "%tmp_286_0_13 = sub i24 %tmp_272_13, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1069 'sub' 'tmp_286_0_13' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1070 [1/1] (2.31ns)   --->   "%addconv_0_14 = add i24 %tmp_272_13, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1070 'add' 'addconv_0_14' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1071 [1/1] (2.45ns)   --->   "%tmp_283_0_14 = icmp sgt i24 %tmp_272_14, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1071 'icmp' 'tmp_283_0_14' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1072 [1/1] (2.31ns)   --->   "%tmp_286_0_14 = sub i24 %tmp_272_14, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1072 'sub' 'tmp_286_0_14' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1073 [1/1] (2.31ns)   --->   "%addconv_0_s = add i24 %tmp_272_14, %means_out2_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1073 'add' 'addconv_0_s' <Predicate = (!exitcond & tmp_23)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1074 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_283_1 = icmp sgt i24 %accResidual_0_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1074 'icmp' 'tmp_283_1' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1075 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_283_1_1 = icmp sgt i24 %accResidual_1_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1075 'icmp' 'tmp_283_1_1' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1076 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_283_1_2 = icmp sgt i24 %accResidual_2_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1076 'icmp' 'tmp_283_1_2' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1077 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_283_1_3 = icmp sgt i24 %accResidual_3_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1077 'icmp' 'tmp_283_1_3' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1078 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_283_1_4 = icmp sgt i24 %accResidual_4_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1078 'icmp' 'tmp_283_1_4' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1079 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_283_1_5 = icmp sgt i24 %accResidual_5_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1079 'icmp' 'tmp_283_1_5' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1080 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_283_1_6 = icmp sgt i24 %accResidual_6_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1080 'icmp' 'tmp_283_1_6' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1081 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_283_1_7 = icmp sgt i24 %accResidual_7_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1081 'icmp' 'tmp_283_1_7' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.45>
ST_27 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node tmp_283_1_8)   --->   "%accResidual_8_V = select i1 %tmp_283_0_8, i24 %tmp_286_0_8, i24 %addconv_0_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1082 'select' 'accResidual_8_V' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node tmp_283_1_9)   --->   "%accResidual_9_V = select i1 %tmp_283_0_9, i24 %tmp_286_0_9, i24 %addconv_0_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1083 'select' 'accResidual_9_V' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node tmp_283_1_s)   --->   "%accResidual_10_V = select i1 %tmp_283_0_s, i24 %tmp_286_0_s, i24 %addconv_0_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1084 'select' 'accResidual_10_V' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node tmp_283_1_10)   --->   "%accResidual_11_V = select i1 %tmp_283_0_10, i24 %tmp_286_0_10, i24 %addconv_0_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1085 'select' 'accResidual_11_V' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node tmp_283_1_11)   --->   "%accResidual_12_V = select i1 %tmp_283_0_11, i24 %tmp_286_0_11, i24 %addconv_0_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1086 'select' 'accResidual_12_V' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node tmp_283_1_12)   --->   "%accResidual_13_V = select i1 %tmp_283_0_12, i24 %tmp_286_0_12, i24 %addconv_0_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1087 'select' 'accResidual_13_V' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node tmp_283_1_13)   --->   "%accResidual_14_V = select i1 %tmp_283_0_13, i24 %tmp_286_0_13, i24 %addconv_0_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1088 'select' 'accResidual_14_V' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_283_0_14, i1 %tmp_283_0_13, i1 %tmp_283_0_12, i1 %tmp_283_0_11, i1 %tmp_283_0_10, i1 %tmp_283_0_s, i1 %tmp_283_0_9, i1 %tmp_283_0_8, i1 %tmp_283_0_7, i1 %tmp_283_0_6, i1 %tmp_283_0_5, i1 %tmp_283_0_4, i1 %tmp_283_0_3, i1 %tmp_283_0_2, i1 %tmp_283_0_1, i1 %tmp_30)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1089 'bitconcatenate' 'tmp_V_8' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_27 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node tmp_283_1_14)   --->   "%accResidual_15_V = select i1 %tmp_283_0_14, i24 %tmp_286_0_14, i24 %addconv_0_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1090 'select' 'accResidual_15_V' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1091 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189]   --->   Operation 1091 'write' <Predicate = (!exitcond & tmp_23)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_27 : Operation 1092 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_283_1_8 = icmp sgt i24 %accResidual_8_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1092 'icmp' 'tmp_283_1_8' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1093 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_283_1_9 = icmp sgt i24 %accResidual_9_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1093 'icmp' 'tmp_283_1_9' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1094 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_283_1_s = icmp sgt i24 %accResidual_10_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1094 'icmp' 'tmp_283_1_s' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1095 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_283_1_10 = icmp sgt i24 %accResidual_11_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1095 'icmp' 'tmp_283_1_10' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1096 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_283_1_11 = icmp sgt i24 %accResidual_12_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1096 'icmp' 'tmp_283_1_11' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1097 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_283_1_12 = icmp sgt i24 %accResidual_13_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1097 'icmp' 'tmp_283_1_12' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1098 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_283_1_13 = icmp sgt i24 %accResidual_14_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1098 'icmp' 'tmp_283_1_13' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1099 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_283_1_14 = icmp sgt i24 %accResidual_15_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1099 'icmp' 'tmp_283_1_14' <Predicate = (!exitcond & tmp_23)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.18>
ST_28 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_V_9 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_283_1_14, i1 %tmp_283_1_13, i1 %tmp_283_1_12, i1 %tmp_283_1_11, i1 %tmp_283_1_10, i1 %tmp_283_1_s, i1 %tmp_283_1_9, i1 %tmp_283_1_8, i1 %tmp_283_1_7, i1 %tmp_283_1_6, i1 %tmp_283_1_5, i1 %tmp_283_1_4, i1 %tmp_283_1_3, i1 %tmp_283_1_2, i1 %tmp_283_1_1, i1 %tmp_283_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1100 'bitconcatenate' 'tmp_V_9' <Predicate = (!exitcond & tmp_23)> <Delay = 0.00>
ST_28 : Operation 1101 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189]   --->   Operation 1101 'write' <Predicate = (!exitcond & tmp_23)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 29 <SV = 3> <Delay = 0.00>
ST_29 : Operation 1102 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:206]   --->   Operation 1102 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('in_idx') with incoming values : ('in_idx', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106) [91]  (1.77 ns)

 <State 2>: 1.95ns
The critical path consists of the following:
	'icmp' operation ('tmp', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106) [92]  (0.959 ns)
	blocking operation 0.993 ns on control path)

 <State 3>: 3.31ns
The critical path consists of the following:
	'icmp' operation ('exitcond', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) [298]  (2.32 ns)
	blocking operation 0.993 ns on control path)

 <State 4>: 4.37ns
The critical path consists of the following:
	'shl' operation ('tmp_1165', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147) [338]  (0 ns)
	'add' operation ('tmp_21', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147) [341]  (4.37 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('inputBuf_V_addr_2', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) [310]  (0 ns)
	'load' operation ('inputBuf_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) on array 'inputBuf.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88 [311]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) on array 'inputBuf.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88 [311]  (3.25 ns)

 <State 7>: 3.75ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp.V') with incoming values : ('inputBuf_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) ('tmp.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:136) [320]  (1.77 ns)
	'phi' operation ('tmp.V') with incoming values : ('inputBuf_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) ('tmp.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:136) [320]  (0 ns)
	'xor' operation ('p_4', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148) [345]  (0.993 ns)
	'xor' operation ('masked_V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148) [346]  (0.993 ns)

 <State 8>: 4.25ns
The critical path consists of the following:
	'load' operation ('weightMem_8_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147) on array 'weightMem_8_V' [393]  (3.25 ns)
	'xor' operation ('masked_V_0_8', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148) [394]  (0.993 ns)

 <State 9>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [347]  (4.34 ns)

 <State 10>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [347]  (4.34 ns)

 <State 11>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [347]  (4.34 ns)

 <State 12>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [347]  (4.34 ns)

 <State 13>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [347]  (4.34 ns)

 <State 14>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0_8', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [395]  (4.34 ns)

 <State 15>: 3.89ns
The critical path consists of the following:
	'load' operation ('accPopCount_0_0_V_2_1145', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) on local variable 'accPopCount[0][0].V' [322]  (0 ns)
	'add' operation ('accPopCount[0][0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [349]  (2.08 ns)
	'store' operation (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) of variable 'accPopCount[0][0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150 on local variable 'accPopCount[0][0].V' [459]  (1.81 ns)

 <State 16>: 3.89ns
The critical path consists of the following:
	'load' operation ('accPopCount_0_8_V_2_1153', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) on local variable 'accPopCount[0][8].V' [330]  (0 ns)
	'add' operation ('accPopCount[0][8].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [397]  (2.08 ns)
	'store' operation (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) of variable 'accPopCount[0][8].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150 on local variable 'accPopCount[0][8].V' [451]  (1.81 ns)

 <State 17>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[481] ('tmp_25', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165) [481]  (3.89 ns)

 <State 18>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[497] ('tmp_275_0_8', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165) [497]  (3.89 ns)

 <State 19>: 3.02ns
The critical path consists of the following:
	'mul' operation of DSP[515] ('tmp_275_1', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165) [514]  (0 ns)
	'add' operation of DSP[515] ('tmp_276_1', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165) [515]  (3.02 ns)

 <State 20>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_9', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [566]  (3.95 ns)

 <State 21>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_9', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [566]  (3.95 ns)

 <State 22>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_9', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [566]  (3.95 ns)

 <State 23>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_9', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [566]  (3.95 ns)

 <State 24>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_9_8', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [662]  (3.95 ns)

 <State 25>: 3.1ns
The critical path consists of the following:
	'add' operation ('ret_V_8', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [668]  (3.1 ns)

 <State 26>: 2.45ns
The critical path consists of the following:
	'select' operation ('accResidual[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187) [758]  (0 ns)
	'icmp' operation ('tmp_283_1', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186) [821]  (2.45 ns)

 <State 27>: 2.45ns
The critical path consists of the following:
	'select' operation ('accResidual[8].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187) [790]  (0 ns)
	'icmp' operation ('tmp_283_1_8', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186) [829]  (2.45 ns)

 <State 28>: 2.19ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) [838]  (2.19 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
