begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2010 Adrian Chadd  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpuregs.h>
end_include

begin_include
include|#
directive|include
file|<mips/sentry5/s5reg.h>
end_include

begin_include
include|#
directive|include
file|"opt_ddb.h"
end_include

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/conf.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/cons.h>
end_include

begin_include
include|#
directive|include
file|<sys/kdb.h>
end_include

begin_include
include|#
directive|include
file|<sys/reboot.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_page.h>
end_include

begin_include
include|#
directive|include
file|<net/ethernet.h>
end_include

begin_include
include|#
directive|include
file|<machine/clock.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/hwfunc.h>
end_include

begin_include
include|#
directive|include
file|<machine/md_var.h>
end_include

begin_include
include|#
directive|include
file|<machine/trap.h>
end_include

begin_include
include|#
directive|include
file|<machine/vmparam.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar71xxreg.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar71xx_chip.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar71xx_cpudef.h>
end_include

begin_comment
comment|/* XXX these should replace the current definitions in ar71xxreg.h */
end_comment

begin_comment
comment|/* XXX perhaps an ar71xx_chip.h header file? */
end_comment

begin_define
define|#
directive|define
name|AR71XX_PLL_REG_CPU_CONFIG
value|AR71XX_PLL_CPU_BASE + 0x00
end_define

begin_define
define|#
directive|define
name|AR71XX_PLL_REG_SEC_CONFIG
value|AR71XX_PLL_CPU_BASE + 0x04
end_define

begin_define
define|#
directive|define
name|AR71XX_PLL_REG_ETH0_INT_CLOCK
value|AR71XX_PLL_CPU_BASE + 0x10
end_define

begin_define
define|#
directive|define
name|AR71XX_PLL_REG_ETH1_INT_CLOCK
value|AR71XX_PLL_CPU_BASE + 0x14
end_define

begin_define
define|#
directive|define
name|AR71XX_PLL_DIV_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|AR71XX_PLL_DIV_MASK
value|0x1f
end_define

begin_define
define|#
directive|define
name|AR71XX_CPU_DIV_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|AR71XX_CPU_DIV_MASK
value|0x3
end_define

begin_define
define|#
directive|define
name|AR71XX_DDR_DIV_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|AR71XX_DDR_DIV_MASK
value|0x3
end_define

begin_define
define|#
directive|define
name|AR71XX_AHB_DIV_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|AR71XX_AHB_DIV_MASK
value|0x7
end_define

begin_comment
comment|/* XXX these shouldn't be in here - this file is a per-chip file */
end_comment

begin_comment
comment|/* XXX these should be in the top-level ar71xx type, not ar71xx -chip */
end_comment

begin_decl_stmt
name|uint32_t
name|u_ar71xx_cpu_freq
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|uint32_t
name|u_ar71xx_ahb_freq
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|uint32_t
name|u_ar71xx_ddr_freq
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|void
name|ar71xx_chip_detect_mem_size
parameter_list|(
name|void
parameter_list|)
block|{ }
end_function

begin_function
specifier|static
name|void
name|ar71xx_chip_detect_sys_frequency
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|pll
decl_stmt|;
name|uint32_t
name|freq
decl_stmt|;
name|uint32_t
name|div
decl_stmt|;
name|pll
operator|=
name|ATH_READ_REG
argument_list|(
name|AR71XX_PLL_REG_CPU_CONFIG
argument_list|)
expr_stmt|;
name|div
operator|=
operator|(
operator|(
name|pll
operator|>>
name|AR71XX_PLL_DIV_SHIFT
operator|)
operator|&
name|AR71XX_PLL_DIV_MASK
operator|)
operator|+
literal|1
expr_stmt|;
name|freq
operator|=
name|div
operator|*
name|AR71XX_BASE_FREQ
expr_stmt|;
name|div
operator|=
operator|(
operator|(
name|pll
operator|>>
name|AR71XX_CPU_DIV_SHIFT
operator|)
operator|&
name|AR71XX_CPU_DIV_MASK
operator|)
operator|+
literal|1
expr_stmt|;
name|u_ar71xx_cpu_freq
operator|=
name|freq
operator|/
name|div
expr_stmt|;
name|div
operator|=
operator|(
operator|(
name|pll
operator|>>
name|AR71XX_DDR_DIV_SHIFT
operator|)
operator|&
name|AR71XX_DDR_DIV_MASK
operator|)
operator|+
literal|1
expr_stmt|;
name|u_ar71xx_ddr_freq
operator|=
name|freq
operator|/
name|div
expr_stmt|;
name|div
operator|=
operator|(
operator|(
operator|(
name|pll
operator|>>
name|AR71XX_AHB_DIV_SHIFT
operator|)
operator|&
name|AR71XX_AHB_DIV_MASK
operator|)
operator|+
literal|1
operator|)
operator|*
literal|2
expr_stmt|;
name|u_ar71xx_ahb_freq
operator|=
name|u_ar71xx_cpu_freq
operator|/
name|div
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * This does not lock the CPU whilst doing the work!  */
end_comment

begin_function
specifier|static
name|void
name|ar71xx_chip_device_stop
parameter_list|(
name|uint32_t
name|mask
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
name|reg
operator|=
name|ATH_READ_REG
argument_list|(
name|AR71XX_RST_RESET
argument_list|)
expr_stmt|;
name|ATH_WRITE_REG
argument_list|(
name|AR71XX_RST_RESET
argument_list|,
name|reg
operator||
name|mask
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|ar71xx_chip_device_start
parameter_list|(
name|uint32_t
name|mask
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
name|reg
operator|=
name|ATH_READ_REG
argument_list|(
name|AR71XX_RST_RESET
argument_list|)
expr_stmt|;
name|ATH_WRITE_REG
argument_list|(
name|AR71XX_RST_RESET
argument_list|,
name|reg
operator|&
operator|~
name|mask
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|ar71xx_chip_device_stopped
parameter_list|(
name|uint32_t
name|mask
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
name|reg
operator|=
name|ATH_READ_REG
argument_list|(
name|AR71XX_RST_RESET
argument_list|)
expr_stmt|;
return|return
operator|(
operator|(
name|reg
operator|&
name|mask
operator|)
operator|==
name|mask
operator|)
return|;
block|}
end_function

begin_comment
comment|/* Speed is either 10, 100 or 1000 */
end_comment

begin_function
specifier|static
name|void
name|ar71xx_chip_set_pll_ge0
parameter_list|(
name|int
name|speed
parameter_list|)
block|{
name|uint32_t
name|pll
decl_stmt|;
switch|switch
condition|(
name|speed
condition|)
block|{
case|case
literal|10
case|:
name|pll
operator|=
name|PLL_ETH_INT_CLK_10
expr_stmt|;
break|break;
case|case
literal|100
case|:
name|pll
operator|=
name|PLL_ETH_INT_CLK_100
expr_stmt|;
break|break;
case|case
literal|1000
case|:
name|pll
operator|=
name|PLL_ETH_INT_CLK_1000
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"ar71xx_chip_set_pll_ge0: invalid speed %d\n"
argument_list|,
name|speed
argument_list|)
expr_stmt|;
return|return;
block|}
name|ar71xx_write_pll
argument_list|(
name|AR71XX_PLL_SEC_CONFIG
argument_list|,
name|AR71XX_PLL_ETH_INT0_CLK
argument_list|,
name|pll
argument_list|,
name|AR71XX_PLL_ETH0_SHIFT
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|ar71xx_chip_set_pll_ge1
parameter_list|(
name|int
name|speed
parameter_list|)
block|{
name|uint32_t
name|pll
decl_stmt|;
switch|switch
condition|(
name|speed
condition|)
block|{
case|case
literal|10
case|:
name|pll
operator|=
name|PLL_ETH_INT_CLK_10
expr_stmt|;
break|break;
case|case
literal|100
case|:
name|pll
operator|=
name|PLL_ETH_INT_CLK_100
expr_stmt|;
break|break;
case|case
literal|1000
case|:
name|pll
operator|=
name|PLL_ETH_INT_CLK_1000
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"ar71xx_chip_set_pll_ge1: invalid speed %d\n"
argument_list|,
name|speed
argument_list|)
expr_stmt|;
return|return;
block|}
name|ar71xx_write_pll
argument_list|(
name|AR71XX_PLL_SEC_CONFIG
argument_list|,
name|AR71XX_PLL_ETH_INT1_CLK
argument_list|,
name|pll
argument_list|,
name|AR71XX_PLL_ETH1_SHIFT
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|ar71xx_chip_ddr_flush_ge0
parameter_list|(
name|void
parameter_list|)
block|{
name|ar71xx_ddr_flush
argument_list|(
name|AR71XX_WB_FLUSH_GE0
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|ar71xx_chip_ddr_flush_ge1
parameter_list|(
name|void
parameter_list|)
block|{
name|ar71xx_ddr_flush
argument_list|(
name|AR71XX_WB_FLUSH_GE1
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|uint32_t
name|ar71xx_chip_get_eth_pll
parameter_list|(
name|unsigned
name|int
name|mac
parameter_list|,
name|int
name|speed
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|ar71xx_chip_init_usb_peripheral
parameter_list|(
name|void
parameter_list|)
block|{
name|ar71xx_device_stop
argument_list|(
name|RST_RESET_USB_OHCI_DLL
operator||
name|RST_RESET_USB_HOST
operator||
name|RST_RESET_USB_PHY
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|1000
argument_list|)
expr_stmt|;
name|ar71xx_device_start
argument_list|(
name|RST_RESET_USB_OHCI_DLL
operator||
name|RST_RESET_USB_HOST
operator||
name|RST_RESET_USB_PHY
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|1000
argument_list|)
expr_stmt|;
name|ATH_WRITE_REG
argument_list|(
name|AR71XX_USB_CTRL_CONFIG
argument_list|,
name|USB_CTRL_CONFIG_OHCI_DES_SWAP
operator||
name|USB_CTRL_CONFIG_OHCI_BUF_SWAP
operator||
name|USB_CTRL_CONFIG_EHCI_DES_SWAP
operator||
name|USB_CTRL_CONFIG_EHCI_BUF_SWAP
argument_list|)
expr_stmt|;
name|ATH_WRITE_REG
argument_list|(
name|AR71XX_USB_CTRL_FLADJ
argument_list|,
operator|(
literal|32
operator|<<
name|USB_CTRL_FLADJ_HOST_SHIFT
operator|)
operator||
operator|(
literal|3
operator|<<
name|USB_CTRL_FLADJ_A5_SHIFT
operator|)
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|1000
argument_list|)
expr_stmt|;
block|}
end_function

begin_decl_stmt
name|struct
name|ar71xx_cpu_def
name|ar71xx_chip_def
init|=
block|{
operator|&
name|ar71xx_chip_detect_mem_size
block|,
operator|&
name|ar71xx_chip_detect_sys_frequency
block|,
operator|&
name|ar71xx_chip_device_stop
block|,
operator|&
name|ar71xx_chip_device_start
block|,
operator|&
name|ar71xx_chip_device_stopped
block|,
operator|&
name|ar71xx_chip_set_pll_ge0
block|,
operator|&
name|ar71xx_chip_set_pll_ge1
block|,
operator|&
name|ar71xx_chip_ddr_flush_ge0
block|,
operator|&
name|ar71xx_chip_ddr_flush_ge1
block|,
operator|&
name|ar71xx_chip_get_eth_pll
block|,
name|NULL
block|,
operator|&
name|ar71xx_chip_init_usb_peripheral
block|, }
decl_stmt|;
end_decl_stmt

end_unit

