$date
	Tue Nov  7 16:01:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_transmitter $end
$var wire 1 ! tx_line $end
$var wire 1 " tx_busy $end
$var parameter 32 # CLK_PERIOD $end
$var reg 1 $ clk $end
$var reg 8 % data_in [7:0] $end
$var reg 1 & reset $end
$var reg 1 ' tx_start $end
$scope module UUT $end
$var wire 1 $ clk $end
$var wire 8 ( data_in [7:0] $end
$var wire 1 & reset $end
$var wire 1 ' tx_start $end
$var reg 3 ) Dctr [2:0] $end
$var reg 3 * next_state [2:0] $end
$var reg 3 + state [2:0] $end
$var reg 1 " tx_busy $end
$var reg 1 ! tx_line $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
b0 +
b0 *
b0 )
b0 (
0'
1&
b0 %
0$
0"
1!
$end
#5
1"
0!
b1 +
b10 *
1$
1'
b11001101 %
b11001101 (
0&
#10
0$
#15
b10 +
1$
0'
#20
0$
#25
b1 )
1!
1$
#30
0$
#35
b10 )
0!
1$
#40
0$
#45
b11 )
1!
1$
#50
0$
#55
b100 )
1$
#60
0$
#65
b101 )
0!
1$
#70
0$
#75
b110 )
1$
#80
0$
#85
b111 )
1!
1$
#90
0$
#95
b11 *
1$
#100
0$
#105
b0 *
b11 +
1$
#110
0$
#115
0"
b0 +
1$
#120
0$
#125
1$
#130
0$
#135
1$
#140
0$
#145
1$
#150
0$
#155
1$
#160
0$
#165
1$
#170
0$
#175
1$
#180
0$
#185
1$
#190
0$
#195
1$
#200
0$
#205
1$
#210
0$
#215
1$
