[2024-09-24 08:25:33.370555] |==============================================================================|
[2024-09-24 08:25:33.372490] |=========                      OpenRAM v1.2.48                       =========|
[2024-09-24 08:25:33.372625] |=========                                                            =========|
[2024-09-24 08:25:33.372824] |=========               VLSI Design and Automation Lab               =========|
[2024-09-24 08:25:33.373067] |=========        Computer Science and Engineering Department         =========|
[2024-09-24 08:25:33.373130] |=========            University of California Santa Cruz             =========|
[2024-09-24 08:25:33.373179] |=========                                                            =========|
[2024-09-24 08:25:33.373284] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-09-24 08:25:33.373336] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-09-24 08:25:33.373433] |=========                See LICENSE for license info                =========|
[2024-09-24 08:25:33.373519] |==============================================================================|
[2024-09-24 08:25:33.373614] ** Start: 09/24/2024 08:25:33
[2024-09-24 08:25:33.373687] Output files are: 
[2024-09-24 08:25:33.373764] /home/lroot/labs/ROM/rom_high.sp
[2024-09-24 08:25:33.373832] /home/lroot/labs/ROM/rom_high.v
[2024-09-24 08:25:33.373889] /home/lroot/labs/ROM/rom_high.lef
[2024-09-24 08:25:33.373963] /home/lroot/labs/ROM/rom_high.gds
[2024-09-24 08:25:33.375462] create rom of word size 2 with 256 num of words
[2024-09-24 08:25:39.651490] ** Submodules: 6.3 seconds
[2024-09-24 08:25:39.652521] ** Placement: 0.0 seconds
[2024-09-24 08:26:02.629555] ** Routing: 23.0 seconds
[2024-09-24 08:28:54.065928] ** Verification: 171.4 seconds
[2024-09-24 08:28:54.066500] ** ROM creation: 200.7 seconds
[2024-09-24 08:28:54.067003] SP: Writing to /home/lroot/labs/ROM/rom_high.sp
[2024-09-24 08:28:54.180242] ** Spice writing: 0.1 seconds
[2024-09-24 08:28:54.180390] GDS: Writing to /home/lroot/labs/ROM/rom_high.gds
[2024-09-24 08:28:54.293076] ** GDS: 0.1 seconds
[2024-09-24 08:28:54.293258] LEF: Writing to /home/lroot/labs/ROM/rom_high.lef
[2024-09-24 08:28:54.295156] ** LEF: 0.0 seconds
[2024-09-24 08:28:54.295279] LVS: Writing to /home/lroot/labs/ROM/rom_high.lvs.sp
[2024-09-24 08:28:54.366959] ** LVS writing: 0.1 seconds
[2024-09-24 08:28:54.367239] Config: Writing to /home/lroot/labs/ROM/rom_high.py
[2024-09-24 08:28:54.367336] ** Config: 0.0 seconds
[2024-09-24 08:28:54.367388] Verilog: Writing to /home/lroot/labs/ROM/rom_high.v
[2024-09-24 08:28:54.367619] ** Verilog: 0.0 seconds
[2024-09-24 08:28:54.373891] ** End: 201.0 seconds
