Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Wed Nov 15 20:16:17 2023


Cell Usage:
GTP_APM_E1 (SIMD)          11 uses
GTP_APM_E1                   73 uses
GTP_CLKBUFG                   2 uses
GTP_DDC_E1                    8 uses
GTP_DFF                     225 uses
GTP_DFF_C                  3835 uses
GTP_DFF_CE                 2198 uses
GTP_DFF_E                   529 uses
GTP_DFF_P                   122 uses
GTP_DFF_PE                  237 uses
GTP_DFF_R                   288 uses
GTP_DFF_RE                 1060 uses
GTP_DFF_S                     7 uses
GTP_DFF_SE                   22 uses
GTP_DLATCH_C                 24 uses
GTP_DLL                       1 use
GTP_DRM18K                   13 uses
GTP_DRM9K                    49 uses
GTP_GRS                       1 use
GTP_INV                      43 uses
GTP_IOCLKBUF                  3 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  32 uses
GTP_ISERDES                  37 uses
GTP_LUT1                     98 uses
GTP_LUT2                    782 uses
GTP_LUT3                   1394 uses
GTP_LUT4                   1789 uses
GTP_LUT5                   2409 uses
GTP_LUT5CARRY              6390 uses
GTP_LUT5M                   811 uses
GTP_MUX2LUT6                158 uses
GTP_MUX2LUT7                 47 uses
GTP_MUX2LUT8                 16 uses
GTP_OSERDES                  70 uses
GTP_PLL_E3                    4 uses
GTP_RAM16X1DP                74 uses
GTP_ROM128X1                 25 uses
GTP_ROM32X1                   3 uses
GTP_ROM64X1                   1 use

I/O ports: 165
GTP_INBUF                  53 uses
GTP_IOBUF                  34 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 39 uses
GTP_OUTBUFT                34 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 13852 of 42800 (32.36%)
	LUTs as dram: 74 of 17000 (0.44%)
	LUTs as logic: 13778
Total Registers: 8523 of 64200 (13.28%)
Total Latches: 24

DRM18K:
Total DRM18K = 37.5 of 134 (27.99%)

APMs:
Total APMs = 78.50 of 84 (93.45%)

Total I/O ports = 170 of 296 (57.43%)


Overview of Control Sets:

Number of unique control sets : 395

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 56       | 5                 51
  [2, 4)      | 34       | 13                21
  [4, 6)      | 50       | 20                30
  [6, 8)      | 23       | 3                 20
  [8, 10)     | 71       | 23                48
  [10, 12)    | 14       | 3                 11
  [12, 14)    | 14       | 3                 11
  [14, 16)    | 16       | 1                 15
  [16, Inf)   | 117      | 58                59
--------------------------------------------------------------
  The maximum fanout: 1637
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 225
  NO              NO                YES                3957
  NO              YES               NO                 295
  YES             NO                NO                 529
  YES             NO                YES                2435
  YES             YES               NO                 1082
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             24
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT       | FF       | Distributed RAM     | APM      | DRM      | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                                            | 13876     | 8523     | 74                  | 78.5     | 37.5     | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 170     | 1           | 0           | 3            | 0        | 6390          | 158          | 47           | 16           | 0       | 0        | 4       | 0        | 0          | 0             | 1         | 0        | 2        
| + canny_top1                                                   | 1206      | 1083     | 0                   | 2.5      | 9        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 682           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_VIP_RGB888_YCbCr444                                      | 31        | 25       | 0                   | 1.5      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_canny_edge_detect_top                                    | 980       | 872      | 0                   | 1        | 7        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 561           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_anny_nonLocalMaxValue                                  | 226       | 233      | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 80            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_matrix_generate_3x3                                  | 181       | 228      | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_one_column_ram                                     | 78        | 120      | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_ram0                                        | 39        | 38       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_ram1                                        | 39        | 32       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_canny_doubleThreshold                                  | 93        | 76       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_matrix_generate_3x3                                  | 90        | 72       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_one_column_ram                                     | 78        | 55       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_ram0                                        | 39        | 24       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_ram1                                        | 39        | 23       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_canny_get_grandient                                    | 661       | 563      | 0                   | 1        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 441           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_cordic_sqrt                                          | 346       | 276      | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 297           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_cordic_pipline_0                                   | 27        | 24       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_cordic_pipline_1                                   | 31        | 29       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_cordic_pipline_2                                   | 42        | 38       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_cordic_pipline_3                                   | 36        | 38       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_cordic_pipline_4                                   | 41        | 38       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_cordic_pipline_5                                   | 41        | 38       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_cordic_pipline_6                                   | 42        | 38       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_cordic_pipline_7                                   | 41        | 27       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_cordic_pipline_8                                   | 17        | 6        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_matrix_generate_3x3                                  | 151       | 164      | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_one_column_ram                                     | 78        | 86       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_ram0                                        | 39        | 30       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_ram1                                        | 39        | 30       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_image_gaussian_filter                                    | 195       | 186      | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 90            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_matrix_generate_3x3                                    | 112       | 142      | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_one_column_ram                                       | 39        | 64       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fifo_ram0                                          | 39        | 30       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fifo_ram1                                          | 0         | 8        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + eth_udp_loop_inst                                            | 1166      | 967      | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5       | 0           | 0           | 0            | 0        | 318           | 49           | 13           | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arp                                                      | 419       | 423      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 15           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_rx                                                 | 214       | 278      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_tx                                                 | 151       | 113      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 13           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                               | 54        | 32       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_eth_ctrl                                                 | 13        | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gmii_to_rgmii                                            | 0         | 27       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_rx                                               | 0         | 9        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_pll_phase_shift                                      | 0         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_tx                                               | 0         | 18       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sync_fifo_2048x32b                                       | 61        | 26       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_sync_fifo_2048x32b                           | 61        | 26       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 61        | 26       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0        | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_udp                                                      | 673       | 487      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 277           | 34           | 7            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                               | 56        | 32       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_rx                                                 | 161       | 198      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_tx                                                 | 456       | 257      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 224           | 32           | 7            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + photoshop1                                                   | 2033      | 312      | 0                   | 75       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1618          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + Contrast_Prj1                                              | 1955      | 248      | 0                   | 75       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1562          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + constrast_ipcore                                         | 1955      | 248      | 0                   | 75       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1562          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + Reciprocal                                             | 113       | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + key_Module1                                                | 63        | 50       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + rgb_to_ycbcr_m0                                              | 42        | 59       | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u1                                                           | 35        | 29       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u2                                                           | 35        | 29       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u3                                                           | 35        | 29       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u4                                                           | 35        | 29       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u5                                                           | 35        | 29       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u6                                                           | 35        | 29       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u7                                                           | 35        | 29       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_axi_Interconnect                                           | 538       | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_AXI_Arbiter_W                                            | 15        | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_AXI_Master_Mux_W                                         | 523       | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_camera                                                     | 970       | 113      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 956           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ddr3_ip                                                    | 4151      | 3988     | 74                  | 0        | 0        | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 652           | 32           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                           | 0         | 2        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                               | 2576      | 2316     | 0                   | 0        | 0        | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 506           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                         | 318       | 236      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                              | 23        | 23       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                            | 133       | 92       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                       | 9         | 9        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                           | 45        | 38       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                  | 107       | 74       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                  | 1         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                               | 502       | 611      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                   | 11        | 12       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                              | 100       | 60       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                        | 76        | 60       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                               | 44        | 22       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                     | 0         | 2        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                         | 0         | 2        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                         | 1563      | 1329     | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 396           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                     | 478       | 308      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 157       | 69       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 109       | 34       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48        | 35       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 103       | 76       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 165       | 84       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 9         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                     | 387       | 284      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 79        | 61       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 49        | 35       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 102       | 68       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 45        | 74       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 156       | 81       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                     | 334       | 262      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 77        | 61       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 47        | 35       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 107       | 68       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 101       | 59       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                     | 334       | 262      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78        | 61       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 31        | 26       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 47        | 35       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 104       | 68       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 103       | 59       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                     | 0         | 3        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                      | 0         | 2        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                   | 5         | 196      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                     | 6         | 8        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                           | 1573      | 1670     | 74                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 146           | 20           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                         | 0         | 45       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                             | 0         | 1        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                             | 165       | 148      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                            | 111       | 76       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                     | 18        | 8        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                            | 54        | 72       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                             | 811       | 582      | 72                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 69            | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                     | 532       | 391      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                               | 4         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                               | 4         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                               | 4         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                               | 4         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                               | 4         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                               | 4         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                               | 4         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                               | 4         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                  | 11        | 7        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                          | 27        | 18       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                      | 25        | 8        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                     | 15        | 12       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                      | 21        | 7        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                       | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                           | 230       | 144      | 72                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                             | 78        | 15       | 36                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 78        | 15       | 36                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 36        | 0        | 36                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                             | 78        | 15       | 36                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 78        | 15       | 36                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 36        | 0        | 36                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                           | 49        | 47       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                 | 75        | 87       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                              | 234       | 331      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 45            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                         | 36        | 69       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                        | 27        | 102      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                           | 288       | 476      | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                 | 27        | 14       | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27        | 14       | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2         | 0        | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                       | 24        | 14       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                           | 0         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                         | 260       | 456      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                       | 0         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                       | 0         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdmi                                                       | 846       | 121      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 827           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ms72xx_ctl                                                 | 348       | 330      | 0                   | 0        | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                 | 81        | 61       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                 | 79        | 61       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                 | 100       | 143      | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                 | 88        | 62       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ov5640_dri                                                 | 414       | 127      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 45           | 17           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_cmos_capture_data                                        | 44        | 33       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_cfg                                                  | 276       | 45       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 42           | 17           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_dr                                                   | 94        | 49       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_clk                                                    | 0         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_vsbuf                                                      | 1         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_vtc                                                        | 73        | 51       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 37            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + uu1                                                          | 605       | 439      | 0                   | 0        | 7        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 360           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vsdma_control                                            | 390       | 281      | 0                   | 0        | 7        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 207           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_READ_ENABLE.fs_cap_R0                              | 1         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_READ_ENABLE.u_fifoout                              | 91        | 85       | 0                   | 0        | 3        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifoout                                    | 91        | 85       | 0                   | 0        | 3        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 91        | 85       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0        | 3        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.fs_cap_W0                             | 1         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.u_fifoin                              | 80        | 77       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifoin                                     | 80        | 77       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 80        | 77       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vsdma_to_axi                                             | 215       | 158      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 153           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + uu2                                                          | 323       | 215      | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 200           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vsdma_control                                            | 211       | 135      | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 123           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.u_fifoin                              | 80        | 77       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifoin                                     | 80        | 77       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 80        | 77       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vsdma_to_axi                                             | 112       | 80       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 77            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + uu3                                                          | 330       | 220      | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 194           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vsdma_control                                            | 207       | 140      | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 117           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.fs_cap_W0                             | 1         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.u_fifoin                              | 80        | 77       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifoin                                     | 80        | 77       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 80        | 77       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vsdma_to_axi                                             | 123       | 80       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 77            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + uu4                                                          | 320       | 215      | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 200           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vsdma_control                                            | 211       | 135      | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 123           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.u_fifoin                              | 80        | 77       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifoin                                     | 80        | 77       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 80        | 77       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vsdma_to_axi                                             | 109       | 80       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 77            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + yitaiwang_zifu                                               | 103       | 36       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u0                                                         | 0         | 0        | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_ram_32to256                                | 0         | 0        | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                                                                             
************************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                       Clock   Non-clock                                                                                    
 Clock                                                                                               Period       Waveform       Type                  Loads       Loads  Sources                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                                             20.000       {0 10}         Declared                229           8  {sys_clk}                                                                         
   ddrphy_clkin                                                                                      10.000       {0 5}          Generated (sys_clk)    5044           0  {u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT}                                                
   ioclk0                                                                                            2.500        {0 1.25}       Generated (sys_clk)      11           0  {u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT}                                               
   ioclk1                                                                                            2.500        {0 1.25}       Generated (sys_clk)      27           1  {u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT}                                               
   ioclk2                                                                                            2.500        {0 1.25}       Generated (sys_clk)       2           0  {u_ddr3_ip/I_GTP_IOCLKBUF_2/CLKOUT}                                               
   ioclk_gate_clk                                                                                    10.000       {0 5}          Generated (sys_clk)       1           0  {u_ddr3_ip/u_clkbufg_gate/CLKOUT}                                                 
   clk_10                                                                                            100.000      {0 50}         Generated (sys_clk)     258           0  {u_pll_clk/u_pll_e3/CLKOUT0}                                                      
   clk_74                                                                                            13.333       {0 6.666}      Generated (sys_clk)    1616           1  {u_pll_clk/u_pll_e3/CLKOUT2}                                                      
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred                                                       20.000       {0 10}         Generated (sys_clk)      75           0  {u_pll_clk/u_pll_e3/CLKOUT1}                                                      
 cam_pclk                                                                                            11.900       {0 5.95}       Declared                234           0  {cam_pclk}                                                                        
 eth_rxc                                                                                             8.000        {0 4}          Declared                  0           1  {eth_rxc}                                                                         
   eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred  8.000        {0 4}          Generated (eth_rxc)    1014           2  {eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0} 
 pixclk_in                                                                                           6.700        {0 3.35}       Declared                209           0  {pixclk_in}                                                                       
============================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 clk_10                        asynchronous               clk_10                                    
 clk_74                        asynchronous               clk_74                                    
 cam_pclk                      asynchronous               cam_pclk                                  
 pixclk_in                     asynchronous               pixclk_in                                 
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 eth_rxc                       asynchronous               eth_rxc                                   
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     364.431 MHz         20.000          2.744         17.256
 cam_pclk                    84.034 MHz     173.160 MHz         11.900          5.775          6.125
 pixclk_in                  149.254 MHz     196.117 MHz          6.700          5.099          1.601
 ddrphy_clkin               100.000 MHz     122.549 MHz         10.000          8.160          1.840
 ioclk0                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 clk_10                      10.000 MHz     152.742 MHz        100.000          6.547         93.453
 clk_74                      75.000 MHz      40.021 MHz         13.333         24.987        -11.653
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                            125.000 MHz     136.500 MHz          8.000          7.326          0.674
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.256       0.000              0            246
 cam_pclk               cam_pclk                     6.125       0.000              0            644
 pixclk_in              pixclk_in                    1.601       0.000              0            535
 ddrphy_clkin           ddrphy_clkin                 1.840       0.000              0           8949
 ioclk0                 ioclk0                       1.088       0.000              0             24
 ioclk1                 ioclk1                       1.088       0.000              0             72
 clk_10                 clk_10                      93.453       0.000              0            605
 clk_74                 clk_74                     -11.653   -1091.465             99           2837
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.674       0.000              0           2172
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.006       0.000              0            246
 cam_pclk               cam_pclk                     0.540       0.000              0            644
 pixclk_in              pixclk_in                    0.540       0.000              0            535
 ddrphy_clkin           ddrphy_clkin                 0.342       0.000              0           8949
 ioclk0                 ioclk0                       1.193       0.000              0             24
 ioclk1                 ioclk1                       1.193       0.000              0             72
 clk_10                 clk_10                       0.740       0.000              0            605
 clk_74                 clk_74                       0.650       0.000              0           2837
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.739       0.000              0           2172
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clkin           ddrphy_clkin                 5.852       0.000              0           2498
 clk_10                 clk_10                      94.598       0.000              0              1
 clk_74                 clk_74                       6.618       0.000              0             24
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clkin           ddrphy_clkin                 0.892       0.000              0           2498
 clk_10                 clk_10                       4.354       0.000              0              1
 clk_74                 clk_74                       5.346       0.000              0             24
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            229
 cam_pclk                                            5.052       0.000              0            234
 pixclk_in                                           2.452       0.000              0            209
 ddrphy_clkin                                        3.100       0.000              0           5044
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
 clk_10                                             49.102       0.000              0            258
 clk_74                                              5.528       0.000              0           1616
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0           1014
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u1/key_flag/CLK (GTP_DFF_C)
Endpoint    : vout_xres[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      3.204       4.415         nt_sys_clk       
                                                                           r       u1/key_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u1/key_flag/Q (GTP_DFF_C)
                                   net (fanout=36)       0.958       5.702         key_out          
                                                                                   N444/I1 (GTP_LUT2)
                                   td                    0.172       5.874 f       N444/Z (GTP_LUT2)
                                   net (fanout=21)       0.693       6.567         N444             
                                                                           f       vout_xres[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   6.567         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.281%), Route: 1.651ns(76.719%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      3.204      24.415         nt_sys_clk       
                                                                           r       vout_xres[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.256                          
====================================================================================================

====================================================================================================

Startpoint  : u1/key_flag/CLK (GTP_DFF_C)
Endpoint    : vout_xres[3]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      3.204       4.415         nt_sys_clk       
                                                                           r       u1/key_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u1/key_flag/Q (GTP_DFF_C)
                                   net (fanout=36)       0.958       5.702         key_out          
                                                                                   N444/I1 (GTP_LUT2)
                                   td                    0.172       5.874 f       N444/Z (GTP_LUT2)
                                   net (fanout=21)       0.693       6.567         N444             
                                                                           f       vout_xres[3]/CE (GTP_DFF_CE)

 Data arrival time                                                   6.567         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.281%), Route: 1.651ns(76.719%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      3.204      24.415         nt_sys_clk       
                                                                           r       vout_xres[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.256                          
====================================================================================================

====================================================================================================

Startpoint  : u1/key_flag/CLK (GTP_DFF_C)
Endpoint    : vout_xres[4]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      3.204       4.415         nt_sys_clk       
                                                                           r       u1/key_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u1/key_flag/Q (GTP_DFF_C)
                                   net (fanout=36)       0.958       5.702         key_out          
                                                                                   N444/I1 (GTP_LUT2)
                                   td                    0.172       5.874 f       N444/Z (GTP_LUT2)
                                   net (fanout=21)       0.693       6.567         N444             
                                                                           f       vout_xres[4]/CE (GTP_DFF_CE)

 Data arrival time                                                   6.567         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.281%), Route: 1.651ns(76.719%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      3.204      24.415         nt_sys_clk       
                                                                           r       vout_xres[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.256                          
====================================================================================================

====================================================================================================

Startpoint  : u1/key_tem0/CLK (GTP_DFF_C)
Endpoint    : u1/key_tem1/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      3.204       4.415         nt_sys_clk       
                                                                           r       u1/key_tem0/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u1/key_tem0/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730       5.468         u1/key_tem0      
                                                                           f       u1/key_tem1/D (GTP_DFF_C)

 Data arrival time                                                   5.468         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      3.204       4.415         nt_sys_clk       
                                                                           r       u1/key_tem1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.006                          
====================================================================================================

====================================================================================================

Startpoint  : u2/key_tem0/CLK (GTP_DFF_C)
Endpoint    : u2/key_tem1/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      3.204       4.415         nt_sys_clk       
                                                                           r       u2/key_tem0/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u2/key_tem0/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730       5.468         u2/key_tem0      
                                                                           f       u2/key_tem1/D (GTP_DFF_C)

 Data arrival time                                                   5.468         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      3.204       4.415         nt_sys_clk       
                                                                           r       u2/key_tem1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.006                          
====================================================================================================

====================================================================================================

Startpoint  : u3/key_tem0/CLK (GTP_DFF_C)
Endpoint    : u3/key_tem1/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      3.204       4.415         nt_sys_clk       
                                                                           r       u3/key_tem0/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u3/key_tem0/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730       5.468         u3/key_tem0      
                                                                           f       u3/key_tem1/D (GTP_DFF_C)

 Data arrival time                                                   5.468         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      3.204       4.415         nt_sys_clk       
                                                                           r       u3/key_tem1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.006                          
====================================================================================================

====================================================================================================

Startpoint  : u_camera/vin_x[1]/CLK (GTP_DFF_RE)
Endpoint    : u_camera/vout_x[0]/R (GTP_DFF_RE)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=234)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_camera/vin_x[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_camera/vin_x[1]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.670       5.414         u_camera/vin_x [1]
                                                                                   u_camera/N27_mux5_5/I2 (GTP_LUT4)
                                   td                    0.284       5.698 f       u_camera/N27_mux5_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.162         u_camera/_N101581
                                                                                   u_camera/N27_mux6/I3 (GTP_LUT4)
                                   td                    0.185       6.347 r       u_camera/N27_mux6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.811         u_camera/_N12905 
                                                                                   u_camera/N27_mux15_7/I4 (GTP_LUT5)
                                   td                    0.185       6.996 r       u_camera/N27_mux15_7/Z (GTP_LUT5)
                                   net (fanout=19)       0.841       7.837         u_camera/N27     
                                                                                   u_camera/N115_1/I2 (GTP_LUT3)
                                   td                    0.185       8.022 r       u_camera/N115_1/Z (GTP_LUT3)
                                   net (fanout=17)       0.670       8.692         u_camera/N110    
                                                                                   u_camera/N123/I2 (GTP_LUT3)
                                   td                    0.172       8.864 f       u_camera/N123/Z (GTP_LUT3)
                                   net (fanout=32)       0.730       9.594         u_camera/N123    
                                                                           f       u_camera/vout_x[0]/R (GTP_DFF_RE)

 Data arrival time                                                   9.594         Logic Levels: 5  
                                                                                   Logic: 1.340ns(25.874%), Route: 3.839ns(74.126%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 cam_pclk                                                0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      11.900         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=234)      3.204      16.315         nt_cam_pclk      
                                                                           r       u_camera/vout_x[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.346      15.719                          

 Data required time                                                 15.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.719                          
 Data arrival time                                                   9.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.125                          
====================================================================================================

====================================================================================================

Startpoint  : u_camera/vin_x[1]/CLK (GTP_DFF_RE)
Endpoint    : u_camera/vout_x[1]/R (GTP_DFF_RE)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=234)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_camera/vin_x[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_camera/vin_x[1]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.670       5.414         u_camera/vin_x [1]
                                                                                   u_camera/N27_mux5_5/I2 (GTP_LUT4)
                                   td                    0.284       5.698 f       u_camera/N27_mux5_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.162         u_camera/_N101581
                                                                                   u_camera/N27_mux6/I3 (GTP_LUT4)
                                   td                    0.185       6.347 r       u_camera/N27_mux6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.811         u_camera/_N12905 
                                                                                   u_camera/N27_mux15_7/I4 (GTP_LUT5)
                                   td                    0.185       6.996 r       u_camera/N27_mux15_7/Z (GTP_LUT5)
                                   net (fanout=19)       0.841       7.837         u_camera/N27     
                                                                                   u_camera/N115_1/I2 (GTP_LUT3)
                                   td                    0.185       8.022 r       u_camera/N115_1/Z (GTP_LUT3)
                                   net (fanout=17)       0.670       8.692         u_camera/N110    
                                                                                   u_camera/N123/I2 (GTP_LUT3)
                                   td                    0.172       8.864 f       u_camera/N123/Z (GTP_LUT3)
                                   net (fanout=32)       0.730       9.594         u_camera/N123    
                                                                           f       u_camera/vout_x[1]/R (GTP_DFF_RE)

 Data arrival time                                                   9.594         Logic Levels: 5  
                                                                                   Logic: 1.340ns(25.874%), Route: 3.839ns(74.126%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 cam_pclk                                                0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      11.900         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=234)      3.204      16.315         nt_cam_pclk      
                                                                           r       u_camera/vout_x[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.346      15.719                          

 Data required time                                                 15.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.719                          
 Data arrival time                                                   9.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.125                          
====================================================================================================

====================================================================================================

Startpoint  : u_camera/vin_x[1]/CLK (GTP_DFF_RE)
Endpoint    : u_camera/vout_x[2]/R (GTP_DFF_RE)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=234)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_camera/vin_x[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_camera/vin_x[1]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.670       5.414         u_camera/vin_x [1]
                                                                                   u_camera/N27_mux5_5/I2 (GTP_LUT4)
                                   td                    0.284       5.698 f       u_camera/N27_mux5_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.162         u_camera/_N101581
                                                                                   u_camera/N27_mux6/I3 (GTP_LUT4)
                                   td                    0.185       6.347 r       u_camera/N27_mux6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.811         u_camera/_N12905 
                                                                                   u_camera/N27_mux15_7/I4 (GTP_LUT5)
                                   td                    0.185       6.996 r       u_camera/N27_mux15_7/Z (GTP_LUT5)
                                   net (fanout=19)       0.841       7.837         u_camera/N27     
                                                                                   u_camera/N115_1/I2 (GTP_LUT3)
                                   td                    0.185       8.022 r       u_camera/N115_1/Z (GTP_LUT3)
                                   net (fanout=17)       0.670       8.692         u_camera/N110    
                                                                                   u_camera/N123/I2 (GTP_LUT3)
                                   td                    0.172       8.864 f       u_camera/N123/Z (GTP_LUT3)
                                   net (fanout=32)       0.730       9.594         u_camera/N123    
                                                                           f       u_camera/vout_x[2]/R (GTP_DFF_RE)

 Data arrival time                                                   9.594         Logic Levels: 5  
                                                                                   Logic: 1.340ns(25.874%), Route: 3.839ns(74.126%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 cam_pclk                                                0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      11.900         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=234)      3.204      16.315         nt_cam_pclk      
                                                                           r       u_camera/vout_x[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.346      15.719                          

 Data required time                                                 15.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.719                          
 Data arrival time                                                   9.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.125                          
====================================================================================================

====================================================================================================

Startpoint  : uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=234)      3.204       4.415         nt_cam_pclk      
                                                                           r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=234)      3.204       4.415         nt_cam_pclk      
                                                                           r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=234)      3.204       4.415         nt_cam_pclk      
                                                                           r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=234)      3.204       4.415         nt_cam_pclk      
                                                                           r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=234)      3.204       4.415         nt_cam_pclk      
                                                                           r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=234)      3.204       4.415         nt_cam_pclk      
                                                                           r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/vin_x[4]/CLK (GTP_DFF_RE)
Endpoint    : u_hdmi/vout_x[0]/CE (GTP_DFF_RE)
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=209)      3.204       4.415         nt_pixclk_in     
                                                                           r       u_hdmi/vin_x[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_hdmi/vin_x[4]/Q (GTP_DFF_RE)
                                   net (fanout=4)        0.641       5.385         u_hdmi/vin_x [4] 
                                                                                   u_hdmi/N27_mux6_6/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_hdmi/N27_mux6_6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_hdmi/_N101447  
                                                                                   u_hdmi/N27_mux7/I4 (GTP_LUT5)
                                   td                    0.185       6.324 r       u_hdmi/N27_mux7/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.788         u_hdmi/_N14294   
                                                                                   u_hdmi/N27_mux15_6/I4 (GTP_LUT5)
                                   td                    0.185       6.973 r       u_hdmi/N27_mux15_6/Z (GTP_LUT5)
                                   net (fanout=20)       0.847       7.820         u_hdmi/N27       
                                                                                   u_hdmi/N115_5/I2 (GTP_LUT3)
                                   td                    0.172       7.992 f       u_hdmi/N115_5/Z (GTP_LUT3)
                                   net (fanout=32)       0.730       8.722         u_hdmi/N115      
                                                                           f       u_hdmi/vout_x[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.722         Logic Levels: 4  
                                                                                   Logic: 1.161ns(26.956%), Route: 3.146ns(73.044%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 pixclk_in                                               0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       6.700         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.911 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=209)      3.204      11.115         nt_pixclk_in     
                                                                           r       u_hdmi/vout_x[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      11.115                          
 clock uncertainty                                      -0.250      10.865                          

 Setup time                                             -0.542      10.323                          

 Data required time                                                 10.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.323                          
 Data arrival time                                                   8.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/vin_x[4]/CLK (GTP_DFF_RE)
Endpoint    : u_hdmi/vout_x[1]/CE (GTP_DFF_RE)
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=209)      3.204       4.415         nt_pixclk_in     
                                                                           r       u_hdmi/vin_x[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_hdmi/vin_x[4]/Q (GTP_DFF_RE)
                                   net (fanout=4)        0.641       5.385         u_hdmi/vin_x [4] 
                                                                                   u_hdmi/N27_mux6_6/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_hdmi/N27_mux6_6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_hdmi/_N101447  
                                                                                   u_hdmi/N27_mux7/I4 (GTP_LUT5)
                                   td                    0.185       6.324 r       u_hdmi/N27_mux7/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.788         u_hdmi/_N14294   
                                                                                   u_hdmi/N27_mux15_6/I4 (GTP_LUT5)
                                   td                    0.185       6.973 r       u_hdmi/N27_mux15_6/Z (GTP_LUT5)
                                   net (fanout=20)       0.847       7.820         u_hdmi/N27       
                                                                                   u_hdmi/N115_5/I2 (GTP_LUT3)
                                   td                    0.172       7.992 f       u_hdmi/N115_5/Z (GTP_LUT3)
                                   net (fanout=32)       0.730       8.722         u_hdmi/N115      
                                                                           f       u_hdmi/vout_x[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.722         Logic Levels: 4  
                                                                                   Logic: 1.161ns(26.956%), Route: 3.146ns(73.044%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 pixclk_in                                               0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       6.700         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.911 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=209)      3.204      11.115         nt_pixclk_in     
                                                                           r       u_hdmi/vout_x[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      11.115                          
 clock uncertainty                                      -0.250      10.865                          

 Setup time                                             -0.542      10.323                          

 Data required time                                                 10.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.323                          
 Data arrival time                                                   8.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/vin_x[4]/CLK (GTP_DFF_RE)
Endpoint    : u_hdmi/vout_x[2]/CE (GTP_DFF_RE)
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=209)      3.204       4.415         nt_pixclk_in     
                                                                           r       u_hdmi/vin_x[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_hdmi/vin_x[4]/Q (GTP_DFF_RE)
                                   net (fanout=4)        0.641       5.385         u_hdmi/vin_x [4] 
                                                                                   u_hdmi/N27_mux6_6/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_hdmi/N27_mux6_6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_hdmi/_N101447  
                                                                                   u_hdmi/N27_mux7/I4 (GTP_LUT5)
                                   td                    0.185       6.324 r       u_hdmi/N27_mux7/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.788         u_hdmi/_N14294   
                                                                                   u_hdmi/N27_mux15_6/I4 (GTP_LUT5)
                                   td                    0.185       6.973 r       u_hdmi/N27_mux15_6/Z (GTP_LUT5)
                                   net (fanout=20)       0.847       7.820         u_hdmi/N27       
                                                                                   u_hdmi/N115_5/I2 (GTP_LUT3)
                                   td                    0.172       7.992 f       u_hdmi/N115_5/Z (GTP_LUT3)
                                   net (fanout=32)       0.730       8.722         u_hdmi/N115      
                                                                           f       u_hdmi/vout_x[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.722         Logic Levels: 4  
                                                                                   Logic: 1.161ns(26.956%), Route: 3.146ns(73.044%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 pixclk_in                                               0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       6.700         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.911 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=209)      3.204      11.115         nt_pixclk_in     
                                                                           r       u_hdmi/vout_x[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      11.115                          
 clock uncertainty                                      -0.250      10.865                          

 Setup time                                             -0.542      10.323                          

 Data required time                                                 10.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.323                          
 Data arrival time                                                   8.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.601                          
====================================================================================================

====================================================================================================

Startpoint  : uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=209)      3.204       4.415         nt_pixclk_in     
                                                                           r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=209)      3.204       4.415         nt_pixclk_in     
                                                                           r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=209)      3.204       4.415         nt_pixclk_in     
                                                                           r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=209)      3.204       4.415         nt_pixclk_in     
                                                                           r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=209)      3.204       4.415         nt_pixclk_in     
                                                                           r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=209)      3.204       4.415         nt_pixclk_in     
                                                                           r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_Interconnect/u_AXI_Arbiter_W/state_2/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[9]/D (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.297
  Launch Clock Delay      :  8.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_axi_Interconnect/u_AXI_Arbiter_W/state_2/CLK (GTP_DFF_C)

                                   tco                   0.329       8.626 r       u_axi_Interconnect/u_AXI_Arbiter_W/state_2/Q (GTP_DFF_C)
                                   net (fanout=11)       0.771       9.397         u_axi_Interconnect/s2_wgrnt
                                                                                   u_axi_Interconnect/u_AXI_Master_Mux_W/N14_1/I0 (GTP_LUT4)
                                   td                    0.290       9.687 f       u_axi_Interconnect/u_AXI_Master_Mux_W/N14_1/Z (GTP_LUT4)
                                   net (fanout=518)      2.578      12.265         _N92923          
                                                                                   u_axi_Interconnect/u_AXI_Master_Mux_W/N19_24[256]/I2 (GTP_LUT3)
                                   td                    0.185      12.450 r       u_axi_Interconnect/u_AXI_Master_Mux_W/N19_24[256]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      12.914         u_axi_Interconnect/u_AXI_Master_Mux_W/_N17676
                                                                                   u_axi_Interconnect/u_AXI_Master_Mux_W/N19_27[256]/I0 (GTP_LUT5M)
                                   td                    0.258      13.172 f       u_axi_Interconnect/u_AXI_Master_Mux_W/N19_27[256]/Z (GTP_LUT5M)
                                   net (fanout=12)       0.782      13.954         axi_awvalid      
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_2/I3 (GTP_LUT4)
                                   td                    0.185      14.139 r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_2/Z (GTP_LUT4)
                                   net (fanout=62)       1.088      15.227         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/_N24052
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_136[1]/ID (GTP_LUT5M)
                                   td                    0.265      15.492 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_136[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      15.956         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/_N24215
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_137[1]/I4 (GTP_LUT5)
                                   td                    0.185      16.141 r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_137[1]/Z (GTP_LUT5)
                                   net (fanout=2)        0.000      16.141         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/ui_addr [1]
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[9]/D (GTP_DFF_CE)

 Data arrival time                                                  16.141         Logic Levels: 6  
                                                                                   Logic: 1.697ns(21.634%), Route: 6.147ns(78.366%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700      12.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      13.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      13.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      14.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146      18.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      18.297                          
 clock uncertainty                                      -0.350      17.947                          

 Setup time                                              0.034      17.981                          

 Data required time                                                 17.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.981                          
 Data arrival time                                                  16.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.840                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_Interconnect/u_AXI_Arbiter_W/state_2/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[10]/D (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.297
  Launch Clock Delay      :  8.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_axi_Interconnect/u_AXI_Arbiter_W/state_2/CLK (GTP_DFF_C)

                                   tco                   0.329       8.626 r       u_axi_Interconnect/u_AXI_Arbiter_W/state_2/Q (GTP_DFF_C)
                                   net (fanout=11)       0.771       9.397         u_axi_Interconnect/s2_wgrnt
                                                                                   u_axi_Interconnect/u_AXI_Master_Mux_W/N14_1/I0 (GTP_LUT4)
                                   td                    0.290       9.687 f       u_axi_Interconnect/u_AXI_Master_Mux_W/N14_1/Z (GTP_LUT4)
                                   net (fanout=518)      2.578      12.265         _N92923          
                                                                                   u_axi_Interconnect/u_AXI_Master_Mux_W/N19_24[256]/I2 (GTP_LUT3)
                                   td                    0.185      12.450 r       u_axi_Interconnect/u_AXI_Master_Mux_W/N19_24[256]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      12.914         u_axi_Interconnect/u_AXI_Master_Mux_W/_N17676
                                                                                   u_axi_Interconnect/u_AXI_Master_Mux_W/N19_27[256]/I0 (GTP_LUT5M)
                                   td                    0.258      13.172 f       u_axi_Interconnect/u_AXI_Master_Mux_W/N19_27[256]/Z (GTP_LUT5M)
                                   net (fanout=12)       0.782      13.954         axi_awvalid      
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_2/I3 (GTP_LUT4)
                                   td                    0.185      14.139 r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_2/Z (GTP_LUT4)
                                   net (fanout=62)       1.088      15.227         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/_N24052
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_136[2]/ID (GTP_LUT5M)
                                   td                    0.265      15.492 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_136[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      15.956         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/_N24216
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_137[2]/I4 (GTP_LUT5)
                                   td                    0.185      16.141 r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_137[2]/Z (GTP_LUT5)
                                   net (fanout=2)        0.000      16.141         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/ui_addr [2]
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[10]/D (GTP_DFF_CE)

 Data arrival time                                                  16.141         Logic Levels: 6  
                                                                                   Logic: 1.697ns(21.634%), Route: 6.147ns(78.366%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700      12.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      13.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      13.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      14.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146      18.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[10]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      18.297                          
 clock uncertainty                                      -0.350      17.947                          

 Setup time                                              0.034      17.981                          

 Data required time                                                 17.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.981                          
 Data arrival time                                                  16.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.840                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_Interconnect/u_AXI_Arbiter_W/state_2/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[9]/D (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.297
  Launch Clock Delay      :  8.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_axi_Interconnect/u_AXI_Arbiter_W/state_2/CLK (GTP_DFF_C)

                                   tco                   0.329       8.626 r       u_axi_Interconnect/u_AXI_Arbiter_W/state_2/Q (GTP_DFF_C)
                                   net (fanout=11)       0.771       9.397         u_axi_Interconnect/s2_wgrnt
                                                                                   u_axi_Interconnect/u_AXI_Master_Mux_W/N14_1/I0 (GTP_LUT4)
                                   td                    0.290       9.687 f       u_axi_Interconnect/u_AXI_Master_Mux_W/N14_1/Z (GTP_LUT4)
                                   net (fanout=518)      2.578      12.265         _N92923          
                                                                                   u_axi_Interconnect/u_AXI_Master_Mux_W/N19_24[256]/I2 (GTP_LUT3)
                                   td                    0.185      12.450 r       u_axi_Interconnect/u_AXI_Master_Mux_W/N19_24[256]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      12.914         u_axi_Interconnect/u_AXI_Master_Mux_W/_N17676
                                                                                   u_axi_Interconnect/u_AXI_Master_Mux_W/N19_27[256]/I0 (GTP_LUT5M)
                                   td                    0.258      13.172 f       u_axi_Interconnect/u_AXI_Master_Mux_W/N19_27[256]/Z (GTP_LUT5M)
                                   net (fanout=12)       0.782      13.954         axi_awvalid      
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_2/I3 (GTP_LUT4)
                                   td                    0.185      14.139 r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_2/Z (GTP_LUT4)
                                   net (fanout=62)       1.088      15.227         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/_N24052
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_136[1]/ID (GTP_LUT5M)
                                   td                    0.265      15.492 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_136[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      15.956         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/_N24215
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_137[1]/I4 (GTP_LUT5)
                                   td                    0.185      16.141 r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_137[1]/Z (GTP_LUT5)
                                   net (fanout=2)        0.000      16.141         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/ui_addr [1]
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[9]/D (GTP_DFF_CE)

 Data arrival time                                                  16.141         Logic Levels: 6  
                                                                                   Logic: 1.697ns(21.634%), Route: 6.147ns(78.366%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700      12.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      13.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      13.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      14.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146      18.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      18.297                          
 clock uncertainty                                      -0.350      17.947                          

 Setup time                                              0.034      17.981                          

 Data required time                                                 17.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.981                          
 Data arrival time                                                  16.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.840                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.297
  Launch Clock Delay      :  8.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.620 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       9.173         u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   9.173         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       8.297                          
 clock uncertainty                                       0.200       8.497                          

 Hold time                                               0.334       8.831                          

 Data required time                                                  8.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.831                          
 Data arrival time                                                   9.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.297
  Launch Clock Delay      :  8.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.620 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       9.173         u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [11]
                                                                           f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)

 Data arrival time                                                   9.173         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       8.297                          
 clock uncertainty                                       0.200       8.497                          

 Hold time                                               0.334       8.831                          

 Data required time                                                  8.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.831                          
 Data arrival time                                                   9.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.297
  Launch Clock Delay      :  8.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.620 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       9.173         u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [12]
                                                                           f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)

 Data arrival time                                                   9.173         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       8.297                          
 clock uncertainty                                       0.200       8.497                          

 Hold time                                               0.334       8.831                          

 Data required time                                                  8.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.831                          
 Data arrival time                                                   9.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.228
  Launch Clock Delay      :  6.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.228         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.692 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.422         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   7.422         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       5.411         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.500 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       6.105         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.105 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       6.952         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.046 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.651         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.957 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       8.728         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.728                          
 clock uncertainty                                      -0.150       8.578                          

 Setup time                                             -0.068       8.510                          

 Data required time                                                  8.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.510                          
 Data arrival time                                                   7.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.228
  Launch Clock Delay      :  6.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.228         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.692 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.422         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   7.422         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       5.411         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.500 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       6.105         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.105 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       6.952         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.046 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.651         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.957 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       8.728         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.728                          
 clock uncertainty                                      -0.150       8.578                          

 Setup time                                             -0.068       8.510                          

 Data required time                                                  8.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.510                          
 Data arrival time                                                   7.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.228
  Launch Clock Delay      :  6.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.228         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.692 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.422         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   7.422         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       5.411         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.500 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       6.105         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.105 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       6.952         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.046 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.651         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.957 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       8.728         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.728                          
 clock uncertainty                                      -0.150       8.578                          

 Setup time                                             -0.068       8.510                          

 Data required time                                                  8.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.510                          
 Data arrival time                                                   7.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.228
  Launch Clock Delay      :  6.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.228         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.692 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.422         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   7.422         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.228         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.228                          
 clock uncertainty                                       0.000       6.228                          

 Hold time                                               0.001       6.229                          

 Data required time                                                  6.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.229                          
 Data arrival time                                                   7.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.228
  Launch Clock Delay      :  6.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.228         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.692 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.422         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   7.422         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.228         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.228                          
 clock uncertainty                                       0.000       6.228                          

 Hold time                                               0.001       6.229                          

 Data required time                                                  6.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.229                          
 Data arrival time                                                   7.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.228
  Launch Clock Delay      :  6.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.228         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.692 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.422         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   7.422         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       6.228         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.228                          
 clock uncertainty                                       0.000       6.228                          

 Hold time                                               0.001       6.229                          

 Data required time                                                  6.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.229                          
 Data arrival time                                                   7.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.375
  Launch Clock Delay      :  6.375
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       6.375         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.839 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.569         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   7.569         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       5.411         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.500 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       6.105         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.105 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       6.952         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.046 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.651         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.957 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       8.875         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.875                          
 clock uncertainty                                      -0.150       8.725                          

 Setup time                                             -0.068       8.657                          

 Data required time                                                  8.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.657                          
 Data arrival time                                                   7.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.375
  Launch Clock Delay      :  6.375
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       6.375         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.839 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.569         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   7.569         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       5.411         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.500 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       6.105         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.105 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       6.952         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.046 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.651         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.957 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       8.875         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.875                          
 clock uncertainty                                      -0.150       8.725                          

 Setup time                                             -0.068       8.657                          

 Data required time                                                  8.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.657                          
 Data arrival time                                                   7.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.375
  Launch Clock Delay      :  6.375
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       6.375         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.839 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.569         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   7.569         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       5.411         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.500 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       6.105         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.105 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       6.952         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.046 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.651         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.957 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       8.875         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.875                          
 clock uncertainty                                      -0.150       8.725                          

 Setup time                                             -0.068       8.657                          

 Data required time                                                  8.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.657                          
 Data arrival time                                                   7.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.375
  Launch Clock Delay      :  6.375
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       6.375         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.839 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.569         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   7.569         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       6.375         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.375                          
 clock uncertainty                                       0.000       6.375                          

 Hold time                                               0.001       6.376                          

 Data required time                                                  6.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.376                          
 Data arrival time                                                   7.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.375
  Launch Clock Delay      :  6.375
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       6.375         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.839 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.569         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   7.569         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       6.375         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.375                          
 clock uncertainty                                       0.000       6.375                          

 Hold time                                               0.001       6.376                          

 Data required time                                                  6.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.376                          
 Data arrival time                                                   7.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.375
  Launch Clock Delay      :  6.375
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       6.375         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.839 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.569         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   7.569         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.457 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       6.375         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.375                          
 clock uncertainty                                       0.000       6.375                          

 Hold time                                               0.001       6.376                          

 Data required time                                                  6.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.376                          
 Data arrival time                                                   7.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.124
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.005 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.124         clk_10           
                                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.453 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.058         u_ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   u_ms72xx_ctl/ms7200_ctl/N2009_3/I0 (GTP_LUT3)
                                   td                    0.243       5.301 f       u_ms72xx_ctl/ms7200_ctl/N2009_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.765         u_ms72xx_ctl/ms7200_ctl/_N93015
                                                                                   u_ms72xx_ctl/ms7200_ctl/N1341_5/I3 (GTP_LUT4)
                                   td                    0.185       5.950 r       u_ms72xx_ctl/ms7200_ctl/N1341_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.643         u_ms72xx_ctl/ms7200_ctl/_N93408
                                                                                   u_ms72xx_ctl/ms7200_ctl/N1872_1/I1 (GTP_LUT2)
                                   td                    0.185       6.828 r       u_ms72xx_ctl/ms7200_ctl/N1872_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       7.638         u_ms72xx_ctl/ms7200_ctl/N261
                                                                                   u_ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       7.823 r       u_ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.464         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   u_ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.649 r       u_ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.254         u_ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   u_ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       9.426 f       u_ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.979         u_ms72xx_ctl/ms7200_ctl/N8
                                                                           f       u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                   9.979         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.346%), Route: 4.371ns(74.654%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700     102.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.005 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119     104.124         clk_10           
                                                                           r       u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.124                          
 clock uncertainty                                      -0.150     103.974                          

 Setup time                                             -0.542     103.432                          

 Data required time                                                103.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.432                          
 Data arrival time                                                   9.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.124
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.005 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.124         clk_10           
                                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.453 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.058         u_ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   u_ms72xx_ctl/ms7200_ctl/N2009_3/I0 (GTP_LUT3)
                                   td                    0.243       5.301 f       u_ms72xx_ctl/ms7200_ctl/N2009_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.765         u_ms72xx_ctl/ms7200_ctl/_N93015
                                                                                   u_ms72xx_ctl/ms7200_ctl/N1341_5/I3 (GTP_LUT4)
                                   td                    0.185       5.950 r       u_ms72xx_ctl/ms7200_ctl/N1341_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.643         u_ms72xx_ctl/ms7200_ctl/_N93408
                                                                                   u_ms72xx_ctl/ms7200_ctl/N1872_1/I1 (GTP_LUT2)
                                   td                    0.185       6.828 r       u_ms72xx_ctl/ms7200_ctl/N1872_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       7.638         u_ms72xx_ctl/ms7200_ctl/N261
                                                                                   u_ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       7.823 r       u_ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.464         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   u_ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.649 r       u_ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.254         u_ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   u_ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       9.426 f       u_ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.979         u_ms72xx_ctl/ms7200_ctl/N8
                                                                           f       u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                   9.979         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.346%), Route: 4.371ns(74.654%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700     102.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.005 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119     104.124         clk_10           
                                                                           r       u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.124                          
 clock uncertainty                                      -0.150     103.974                          

 Setup time                                             -0.542     103.432                          

 Data required time                                                103.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.432                          
 Data arrival time                                                   9.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : u_ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.124
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.005 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.124         clk_10           
                                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.453 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.058         u_ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   u_ms72xx_ctl/ms7200_ctl/N2009_3/I0 (GTP_LUT3)
                                   td                    0.243       5.301 f       u_ms72xx_ctl/ms7200_ctl/N2009_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.765         u_ms72xx_ctl/ms7200_ctl/_N93015
                                                                                   u_ms72xx_ctl/ms7200_ctl/N1341_5/I3 (GTP_LUT4)
                                   td                    0.185       5.950 r       u_ms72xx_ctl/ms7200_ctl/N1341_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.643         u_ms72xx_ctl/ms7200_ctl/_N93408
                                                                                   u_ms72xx_ctl/ms7200_ctl/N1872_1/I1 (GTP_LUT2)
                                   td                    0.185       6.828 r       u_ms72xx_ctl/ms7200_ctl/N1872_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       7.638         u_ms72xx_ctl/ms7200_ctl/N261
                                                                                   u_ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       7.823 r       u_ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.464         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   u_ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.649 r       u_ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.254         u_ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   u_ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.185       9.439 r       u_ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.992         u_ms72xx_ctl/ms7200_ctl/N8
                                                                                   u_ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/I0 (GTP_LUT4)
                                   td                    0.258      10.250 f       u_ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      10.250         u_ms72xx_ctl/ms7200_ctl/_N100750
                                                                           f       u_ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                  10.250         Logic Levels: 7  
                                                                                   Logic: 1.755ns(28.648%), Route: 4.371ns(71.352%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700     102.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.005 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119     104.124         clk_10           
                                                                           r       u_ms72xx_ctl/ms7200_ctl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000     104.124                          
 clock uncertainty                                      -0.150     103.974                          

 Setup time                                              0.034     104.008                          

 Data required time                                                104.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.008                          
 Data arrival time                                                  10.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.758                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : u_ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.124
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.005 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.124         clk_10           
                                                                           r       u_ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.447 f       u_ms72xx_ctl/iic_dri_rx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       4.911         u_ms72xx_ctl/iic_dri_rx/receiv_data [7]
                                                                           f       u_ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   4.911         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.005 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.124         clk_10           
                                                                           r       u_ms72xx_ctl/iic_dri_rx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.124                          
 clock uncertainty                                       0.000       4.124                          

 Hold time                                               0.047       4.171                          

 Data required time                                                  4.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.171                          
 Data arrival time                                                   4.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : u_ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.124
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.005 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.124         clk_10           
                                                                           r       u_ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       4.447 f       u_ms72xx_ctl/ms7200_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.911         u_ms72xx_ctl/iic_trig_rx
                                                                           f       u_ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   4.911         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.005 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.124         clk_10           
                                                                           r       u_ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.124                          
 clock uncertainty                                       0.000       4.124                          

 Hold time                                               0.047       4.171                          

 Data required time                                                  4.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.171                          
 Data arrival time                                                   4.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : u_ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.124
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.005 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.124         clk_10           
                                                                           r       u_ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       4.447 f       u_ms72xx_ctl/iic_dri_rx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.911         u_ms72xx_ctl/iic_dri_rx/pluse_1d
                                                                           f       u_ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   4.911         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.005 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.124         clk_10           
                                                                           r       u_ms72xx_ctl/iic_dri_rx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.124                          
 clock uncertainty                                       0.000       4.124                          

 Hold time                                               0.047       4.171                          

 Data required time                                                  4.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.171                          
 Data arrival time                                                   4.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_b[63]/D (GTP_DFF_E)
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.385
  Launch Clock Delay      :  5.899
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.897       5.899         nt_pix_clk       
                                                                           r       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.024       7.923 f       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOB[0] (GTP_DRM9K)
                                   net (fanout=10)       1.197       9.120         rd_data[0]       
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       9.321 f       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.321         photoshop1/Contrast_Prj1/constrast_ipcore/N104.co [1]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.351 r       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.351         photoshop1/Contrast_Prj1/constrast_ipcore/N104.co [2]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.381 r       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.381         photoshop1/Contrast_Prj1/constrast_ipcore/N104.co [3]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.411 r       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.411         photoshop1/Contrast_Prj1/constrast_ipcore/N104.co [4]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.441 r       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.441         photoshop1/Contrast_Prj1/constrast_ipcore/N104.co [5]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.471 r       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.471         photoshop1/Contrast_Prj1/constrast_ipcore/N104.co [6]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.501 r       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.501         photoshop1/Contrast_Prj1/constrast_ipcore/N104.co [7]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.531 r       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.531         photoshop1/Contrast_Prj1/constrast_ipcore/N104.co [8]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.767 r       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      10.320         photoshop1/Contrast_Prj1/constrast_ipcore/N104 [8]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8[8]/I4 (GTP_LUT5)
                                   td                    0.300      10.620 f       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8[8]/Z (GTP_LUT5)
                                   net (fanout=60)       1.593      12.213         photoshop1/Contrast_Prj1/constrast_ipcore/nb6 [8]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_m2_m1/X[17] (GTP_APM_E1)
                                   td                    2.255      14.468 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_m2_m1/P[0] (GTP_APM_E1)
                                   net (fanout=4)        1.080      15.548         photoshop1/Contrast_Prj1/constrast_ipcore/_N2076
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a1_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.302      15.850 f       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a1_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.850         photoshop1/Contrast_Prj1/constrast_ipcore/_N14828
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a1_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236      16.086 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a1_1_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      16.639         photoshop1/Contrast_Prj1/constrast_ipcore/_N2142
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      16.872 f       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.872         photoshop1/Contrast_Prj1/constrast_ipcore/_N12208
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.902 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.902         photoshop1/Contrast_Prj1/constrast_ipcore/_N12209
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.932 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.932         photoshop1/Contrast_Prj1/constrast_ipcore/_N12210
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.962 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.962         photoshop1/Contrast_Prj1/constrast_ipcore/_N12211
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.992 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.992         photoshop1/Contrast_Prj1/constrast_ipcore/_N12212
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.022 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.022         photoshop1/Contrast_Prj1/constrast_ipcore/_N12213
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.052 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.052         photoshop1/Contrast_Prj1/constrast_ipcore/_N12214
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.082 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.082         photoshop1/Contrast_Prj1/constrast_ipcore/_N12215
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.112 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.112         photoshop1/Contrast_Prj1/constrast_ipcore/_N12216
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.142 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.142         photoshop1/Contrast_Prj1/constrast_ipcore/_N12217
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.172 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.172         photoshop1/Contrast_Prj1/constrast_ipcore/_N12218
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.202 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.202         photoshop1/Contrast_Prj1/constrast_ipcore/_N12219
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.232 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.232         photoshop1/Contrast_Prj1/constrast_ipcore/_N12220
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.262 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.262         photoshop1/Contrast_Prj1/constrast_ipcore/_N12221
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.292 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.292         photoshop1/Contrast_Prj1/constrast_ipcore/_N12222
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.322 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.322         photoshop1/Contrast_Prj1/constrast_ipcore/_N12223
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.352 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.352         photoshop1/Contrast_Prj1/constrast_ipcore/_N12224
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_20/CIN (GTP_LUT5CARRY)
                                   td                    0.236      17.588 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_20/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      18.052         photoshop1/Contrast_Prj1/constrast_ipcore/_N2269
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_2/I3 (GTP_LUT5CARRY)
                                   td                    0.363      18.415 f       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.415         photoshop1/Contrast_Prj1/constrast_ipcore/_N12254
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.445 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.445         photoshop1/Contrast_Prj1/constrast_ipcore/_N12255
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.475 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.475         photoshop1/Contrast_Prj1/constrast_ipcore/_N12256
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.505 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.505         photoshop1/Contrast_Prj1/constrast_ipcore/_N12257
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.535 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.535         photoshop1/Contrast_Prj1/constrast_ipcore/_N12258
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.565 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.565         photoshop1/Contrast_Prj1/constrast_ipcore/_N12259
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.595 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.595         photoshop1/Contrast_Prj1/constrast_ipcore/_N12260
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.625 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.625         photoshop1/Contrast_Prj1/constrast_ipcore/_N12261
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.655 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.655         photoshop1/Contrast_Prj1/constrast_ipcore/_N12262
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.685 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.685         photoshop1/Contrast_Prj1/constrast_ipcore/_N12263
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.715 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.715         photoshop1/Contrast_Prj1/constrast_ipcore/_N12264
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.745 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.745         photoshop1/Contrast_Prj1/constrast_ipcore/_N12265
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.775 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.775         photoshop1/Contrast_Prj1/constrast_ipcore/_N12266
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.805 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.805         photoshop1/Contrast_Prj1/constrast_ipcore/_N12267
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.835 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.835         photoshop1/Contrast_Prj1/constrast_ipcore/_N12268
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.865 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.865         photoshop1/Contrast_Prj1/constrast_ipcore/_N12269
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_18/CIN (GTP_LUT5CARRY)
                                   td                    0.236      19.101 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_18/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        1.067      20.168         photoshop1/Contrast_Prj1/constrast_ipcore/nb4 [53]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_m2_m2_m1/X[17] (GTP_APM_E1)
                                   td                    2.255      22.423 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_m2_m2_m1/P[0] (GTP_APM_E1)
                                   net (fanout=2)        0.992      23.415         photoshop1/Contrast_Prj1/constrast_ipcore/_N4389
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_19/I2 (GTP_LUT5CARRY)
                                   td                    0.233      23.648 f       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.648         photoshop1/Contrast_Prj1/constrast_ipcore/_N14485
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.678 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.678         photoshop1/Contrast_Prj1/constrast_ipcore/_N14486
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.708 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.708         photoshop1/Contrast_Prj1/constrast_ipcore/_N14487
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.738 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.738         photoshop1/Contrast_Prj1/constrast_ipcore/_N14488
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.768 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.768         photoshop1/Contrast_Prj1/constrast_ipcore/_N14489
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.798 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.798         photoshop1/Contrast_Prj1/constrast_ipcore/_N14490
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.828 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.828         photoshop1/Contrast_Prj1/constrast_ipcore/_N14491
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.858 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.858         photoshop1/Contrast_Prj1/constrast_ipcore/_N14492
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.888 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.888         photoshop1/Contrast_Prj1/constrast_ipcore/_N14493
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.918 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.918         photoshop1/Contrast_Prj1/constrast_ipcore/_N14494
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.948 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.948         photoshop1/Contrast_Prj1/constrast_ipcore/_N14495
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.978 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.978         photoshop1/Contrast_Prj1/constrast_ipcore/_N14496
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.008 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.008         photoshop1/Contrast_Prj1/constrast_ipcore/_N14497
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_32/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.038 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_32/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.038         photoshop1/Contrast_Prj1/constrast_ipcore/_N14498
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_33/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.068 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_33/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.068         photoshop1/Contrast_Prj1/constrast_ipcore/_N14499
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_34/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.098 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_34/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.098         photoshop1/Contrast_Prj1/constrast_ipcore/_N14500
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_35/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.128 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_35/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.128         photoshop1/Contrast_Prj1/constrast_ipcore/_N14501
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_36/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.158 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_36/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.158         photoshop1/Contrast_Prj1/constrast_ipcore/_N14502
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_37/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.188 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_37/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.188         photoshop1/Contrast_Prj1/constrast_ipcore/_N14503
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_38/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.218 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_38/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.218         photoshop1/Contrast_Prj1/constrast_ipcore/_N14504
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_39/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.248 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_39/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.248         photoshop1/Contrast_Prj1/constrast_ipcore/_N14505
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_40/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.278 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_40/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.278         photoshop1/Contrast_Prj1/constrast_ipcore/_N14506
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_41/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.308 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_41/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.308         photoshop1/Contrast_Prj1/constrast_ipcore/_N14507
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_42/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.338 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_42/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.338         photoshop1/Contrast_Prj1/constrast_ipcore/_N14508
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_43/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.368 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_43/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.368         photoshop1/Contrast_Prj1/constrast_ipcore/_N14509
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_44/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.398 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_44/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.398         photoshop1/Contrast_Prj1/constrast_ipcore/_N14510
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_45/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.428 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_45/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.428         photoshop1/Contrast_Prj1/constrast_ipcore/_N14511
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_46/CIN (GTP_LUT5CARRY)
                                   td                    0.236      24.664 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_46/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.978      25.642         photoshop1/Contrast_Prj1/constrast_ipcore/_N1900
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_m3/Z[45] (GTP_APM_E1)
                                   td                    1.755      27.397 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_m3/P[18] (GTP_APM_E1)
                                   net (fanout=2)        0.992      28.389         photoshop1/Contrast_Prj1/constrast_ipcore/_N1951
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      28.590 f       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.590         photoshop1/Contrast_Prj1/constrast_ipcore/_N12162
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.620 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.620         photoshop1/Contrast_Prj1/constrast_ipcore/_N12163
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.650 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.650         photoshop1/Contrast_Prj1/constrast_ipcore/_N12164
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.680 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.680         photoshop1/Contrast_Prj1/constrast_ipcore/_N12165
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.710 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.710         photoshop1/Contrast_Prj1/constrast_ipcore/_N12166
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.740 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.740         photoshop1/Contrast_Prj1/constrast_ipcore/_N12167
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.770 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.770         photoshop1/Contrast_Prj1/constrast_ipcore/_N12168
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.800 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.800         photoshop1/Contrast_Prj1/constrast_ipcore/_N12169
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.830 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.830         photoshop1/Contrast_Prj1/constrast_ipcore/_N12170
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.860 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.860         photoshop1/Contrast_Prj1/constrast_ipcore/_N12171
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.890 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.890         photoshop1/Contrast_Prj1/constrast_ipcore/_N12172
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.920 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.920         photoshop1/Contrast_Prj1/constrast_ipcore/_N12173
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.950 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.950         photoshop1/Contrast_Prj1/constrast_ipcore/_N12174
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.980 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.980         photoshop1/Contrast_Prj1/constrast_ipcore/_N12175
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.010 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.010         photoshop1/Contrast_Prj1/constrast_ipcore/_N12176
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.040 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.040         photoshop1/Contrast_Prj1/constrast_ipcore/_N12177
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.070 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.070         photoshop1/Contrast_Prj1/constrast_ipcore/_N12178
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.100 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.100         photoshop1/Contrast_Prj1/constrast_ipcore/_N12179
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.130 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.130         photoshop1/Contrast_Prj1/constrast_ipcore/_N12180
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.160 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.160         photoshop1/Contrast_Prj1/constrast_ipcore/_N12181
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.190 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.190         photoshop1/Contrast_Prj1/constrast_ipcore/_N12182
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.220 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.220         photoshop1/Contrast_Prj1/constrast_ipcore/_N12183
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.250 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.250         photoshop1/Contrast_Prj1/constrast_ipcore/_N12184
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.280 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.280         photoshop1/Contrast_Prj1/constrast_ipcore/_N12185
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.310 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.310         photoshop1/Contrast_Prj1/constrast_ipcore/_N12186
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.340 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.340         photoshop1/Contrast_Prj1/constrast_ipcore/_N12187
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.370 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.370         photoshop1/Contrast_Prj1/constrast_ipcore/_N12188
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_28/CIN (GTP_LUT5CARRY)
                                   td                    0.236      29.606 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_28/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      30.070         photoshop1/Contrast_Prj1/constrast_ipcore/nb2 [63]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_2[63]/I4 (GTP_LUT5)
                                   td                    0.185      30.255 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_2[63]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      30.255         photoshop1/Contrast_Prj1/constrast_ipcore/N508 [63]
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_b[63]/D (GTP_DFF_E)

 Data arrival time                                                  30.255         Logic Levels: 107
                                                                                   Logic: 14.423ns(59.217%), Route: 9.933ns(40.783%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700      16.244         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      16.335 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.383      18.718         nt_pix_clk       
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_b[63]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      18.718                          
 clock uncertainty                                      -0.150      18.568                          

 Setup time                                              0.034      18.602                          

 Data required time                                                 18.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.602                          
 Data arrival time                                                  30.255                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -11.653                          
====================================================================================================

====================================================================================================

Startpoint  : uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_b[62]/D (GTP_DFF_E)
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.385
  Launch Clock Delay      :  5.899
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.897       5.899         nt_pix_clk       
                                                                           r       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.024       7.923 f       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOB[0] (GTP_DRM9K)
                                   net (fanout=10)       1.197       9.120         rd_data[0]       
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       9.321 f       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.321         photoshop1/Contrast_Prj1/constrast_ipcore/N104.co [1]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.351 r       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.351         photoshop1/Contrast_Prj1/constrast_ipcore/N104.co [2]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.381 r       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.381         photoshop1/Contrast_Prj1/constrast_ipcore/N104.co [3]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.411 r       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.411         photoshop1/Contrast_Prj1/constrast_ipcore/N104.co [4]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.441 r       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.441         photoshop1/Contrast_Prj1/constrast_ipcore/N104.co [5]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.471 r       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.471         photoshop1/Contrast_Prj1/constrast_ipcore/N104.co [6]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.501 r       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.501         photoshop1/Contrast_Prj1/constrast_ipcore/N104.co [7]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.531 r       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.531         photoshop1/Contrast_Prj1/constrast_ipcore/N104.co [8]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.767 r       photoshop1/Contrast_Prj1/constrast_ipcore/N104.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      10.320         photoshop1/Contrast_Prj1/constrast_ipcore/N104 [8]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8[8]/I4 (GTP_LUT5)
                                   td                    0.300      10.620 f       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8[8]/Z (GTP_LUT5)
                                   net (fanout=60)       1.593      12.213         photoshop1/Contrast_Prj1/constrast_ipcore/nb6 [8]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_m2_m1/X[17] (GTP_APM_E1)
                                   td                    2.255      14.468 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_m2_m1/P[0] (GTP_APM_E1)
                                   net (fanout=4)        1.080      15.548         photoshop1/Contrast_Prj1/constrast_ipcore/_N2076
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a1_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.302      15.850 f       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a1_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.850         photoshop1/Contrast_Prj1/constrast_ipcore/_N14828
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a1_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236      16.086 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a1_1_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      16.639         photoshop1/Contrast_Prj1/constrast_ipcore/_N2142
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      16.872 f       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.872         photoshop1/Contrast_Prj1/constrast_ipcore/_N12208
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.902 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.902         photoshop1/Contrast_Prj1/constrast_ipcore/_N12209
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.932 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.932         photoshop1/Contrast_Prj1/constrast_ipcore/_N12210
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.962 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.962         photoshop1/Contrast_Prj1/constrast_ipcore/_N12211
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.992 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.992         photoshop1/Contrast_Prj1/constrast_ipcore/_N12212
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.022 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.022         photoshop1/Contrast_Prj1/constrast_ipcore/_N12213
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.052 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.052         photoshop1/Contrast_Prj1/constrast_ipcore/_N12214
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.082 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.082         photoshop1/Contrast_Prj1/constrast_ipcore/_N12215
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.112 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.112         photoshop1/Contrast_Prj1/constrast_ipcore/_N12216
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.142 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.142         photoshop1/Contrast_Prj1/constrast_ipcore/_N12217
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.172 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.172         photoshop1/Contrast_Prj1/constrast_ipcore/_N12218
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.202 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.202         photoshop1/Contrast_Prj1/constrast_ipcore/_N12219
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.232 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.232         photoshop1/Contrast_Prj1/constrast_ipcore/_N12220
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.262 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.262         photoshop1/Contrast_Prj1/constrast_ipcore/_N12221
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.292 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.292         photoshop1/Contrast_Prj1/constrast_ipcore/_N12222
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.322 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.322         photoshop1/Contrast_Prj1/constrast_ipcore/_N12223
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.352 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.352         photoshop1/Contrast_Prj1/constrast_ipcore/_N12224
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_20/CIN (GTP_LUT5CARRY)
                                   td                    0.236      17.588 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a2_20/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      18.052         photoshop1/Contrast_Prj1/constrast_ipcore/_N2269
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_2/I3 (GTP_LUT5CARRY)
                                   td                    0.363      18.415 f       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.415         photoshop1/Contrast_Prj1/constrast_ipcore/_N12254
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.445 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.445         photoshop1/Contrast_Prj1/constrast_ipcore/_N12255
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.475 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.475         photoshop1/Contrast_Prj1/constrast_ipcore/_N12256
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.505 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.505         photoshop1/Contrast_Prj1/constrast_ipcore/_N12257
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.535 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.535         photoshop1/Contrast_Prj1/constrast_ipcore/_N12258
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.565 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.565         photoshop1/Contrast_Prj1/constrast_ipcore/_N12259
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.595 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.595         photoshop1/Contrast_Prj1/constrast_ipcore/_N12260
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.625 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.625         photoshop1/Contrast_Prj1/constrast_ipcore/_N12261
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.655 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.655         photoshop1/Contrast_Prj1/constrast_ipcore/_N12262
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.685 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.685         photoshop1/Contrast_Prj1/constrast_ipcore/_N12263
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.715 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.715         photoshop1/Contrast_Prj1/constrast_ipcore/_N12264
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.745 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.745         photoshop1/Contrast_Prj1/constrast_ipcore/_N12265
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.775 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.775         photoshop1/Contrast_Prj1/constrast_ipcore/_N12266
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.805 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.805         photoshop1/Contrast_Prj1/constrast_ipcore/_N12267
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.835 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.835         photoshop1/Contrast_Prj1/constrast_ipcore/_N12268
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.865 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.865         photoshop1/Contrast_Prj1/constrast_ipcore/_N12269
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_18/CIN (GTP_LUT5CARRY)
                                   td                    0.236      19.101 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_10_a3_18/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        1.067      20.168         photoshop1/Contrast_Prj1/constrast_ipcore/nb4 [53]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_m2_m2_m1/X[17] (GTP_APM_E1)
                                   td                    2.255      22.423 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_m2_m2_m1/P[0] (GTP_APM_E1)
                                   net (fanout=2)        0.992      23.415         photoshop1/Contrast_Prj1/constrast_ipcore/_N4389
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_19/I2 (GTP_LUT5CARRY)
                                   td                    0.233      23.648 f       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.648         photoshop1/Contrast_Prj1/constrast_ipcore/_N14485
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.678 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.678         photoshop1/Contrast_Prj1/constrast_ipcore/_N14486
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.708 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.708         photoshop1/Contrast_Prj1/constrast_ipcore/_N14487
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.738 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.738         photoshop1/Contrast_Prj1/constrast_ipcore/_N14488
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.768 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.768         photoshop1/Contrast_Prj1/constrast_ipcore/_N14489
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.798 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.798         photoshop1/Contrast_Prj1/constrast_ipcore/_N14490
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.828 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.828         photoshop1/Contrast_Prj1/constrast_ipcore/_N14491
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.858 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.858         photoshop1/Contrast_Prj1/constrast_ipcore/_N14492
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.888 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.888         photoshop1/Contrast_Prj1/constrast_ipcore/_N14493
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.918 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.918         photoshop1/Contrast_Prj1/constrast_ipcore/_N14494
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.948 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.948         photoshop1/Contrast_Prj1/constrast_ipcore/_N14495
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.978 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.978         photoshop1/Contrast_Prj1/constrast_ipcore/_N14496
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.008 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.008         photoshop1/Contrast_Prj1/constrast_ipcore/_N14497
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_32/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.038 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_32/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.038         photoshop1/Contrast_Prj1/constrast_ipcore/_N14498
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_33/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.068 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_33/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.068         photoshop1/Contrast_Prj1/constrast_ipcore/_N14499
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_34/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.098 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_34/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.098         photoshop1/Contrast_Prj1/constrast_ipcore/_N14500
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_35/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.128 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_35/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.128         photoshop1/Contrast_Prj1/constrast_ipcore/_N14501
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_36/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.158 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_36/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.158         photoshop1/Contrast_Prj1/constrast_ipcore/_N14502
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_37/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.188 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_37/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.188         photoshop1/Contrast_Prj1/constrast_ipcore/_N14503
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_38/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.218 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_38/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.218         photoshop1/Contrast_Prj1/constrast_ipcore/_N14504
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_39/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.248 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_39/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.248         photoshop1/Contrast_Prj1/constrast_ipcore/_N14505
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_40/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.278 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_40/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.278         photoshop1/Contrast_Prj1/constrast_ipcore/_N14506
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_41/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.308 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_41/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.308         photoshop1/Contrast_Prj1/constrast_ipcore/_N14507
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_42/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.338 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_42/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.338         photoshop1/Contrast_Prj1/constrast_ipcore/_N14508
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_43/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.368 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_43/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.368         photoshop1/Contrast_Prj1/constrast_ipcore/_N14509
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_44/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.398 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_44/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.398         photoshop1/Contrast_Prj1/constrast_ipcore/_N14510
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_45/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.428 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_45/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.428         photoshop1/Contrast_Prj1/constrast_ipcore/_N14511
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_46/CIN (GTP_LUT5CARRY)
                                   td                    0.236      24.664 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a1_1_46/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.978      25.642         photoshop1/Contrast_Prj1/constrast_ipcore/_N1900
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_m3/Z[45] (GTP_APM_E1)
                                   td                    1.755      27.397 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_m3/P[18] (GTP_APM_E1)
                                   net (fanout=2)        0.992      28.389         photoshop1/Contrast_Prj1/constrast_ipcore/_N1951
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      28.590 f       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.590         photoshop1/Contrast_Prj1/constrast_ipcore/_N12162
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.620 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.620         photoshop1/Contrast_Prj1/constrast_ipcore/_N12163
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.650 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.650         photoshop1/Contrast_Prj1/constrast_ipcore/_N12164
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.680 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.680         photoshop1/Contrast_Prj1/constrast_ipcore/_N12165
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.710 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.710         photoshop1/Contrast_Prj1/constrast_ipcore/_N12166
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.740 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.740         photoshop1/Contrast_Prj1/constrast_ipcore/_N12167
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.770 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.770         photoshop1/Contrast_Prj1/constrast_ipcore/_N12168
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.800 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.800         photoshop1/Contrast_Prj1/constrast_ipcore/_N12169
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.830 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.830         photoshop1/Contrast_Prj1/constrast_ipcore/_N12170
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.860 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.860         photoshop1/Contrast_Prj1/constrast_ipcore/_N12171
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.890 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.890         photoshop1/Contrast_Prj1/constrast_ipcore/_N12172
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.920 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.920         photoshop1/Contrast_Prj1/constrast_ipcore/_N12173
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.950 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.950         photoshop1/Contrast_Prj1/constrast_ipcore/_N12174
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.980 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.980         photoshop1/Contrast_Prj1/constrast_ipcore/_N12175
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.010 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.010         photoshop1/Contrast_Prj1/constrast_ipcore/_N12176
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.040 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.040         photoshop1/Contrast_Prj1/constrast_ipcore/_N12177
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.070 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.070         photoshop1/Contrast_Prj1/constrast_ipcore/_N12178
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.100 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.100         photoshop1/Contrast_Prj1/constrast_ipcore/_N12179
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.130 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.130         photoshop1/Contrast_Prj1/constrast_ipcore/_N12180
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.160 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.160         photoshop1/Contrast_Prj1/constrast_ipcore/_N12181
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.190 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.190         photoshop1/Contrast_Prj1/constrast_ipcore/_N12182
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.220 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.220         photoshop1/Contrast_Prj1/constrast_ipcore/_N12183
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.250 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.250         photoshop1/Contrast_Prj1/constrast_ipcore/_N12184
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.280 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.280         photoshop1/Contrast_Prj1/constrast_ipcore/_N12185
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.310 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.310         photoshop1/Contrast_Prj1/constrast_ipcore/_N12186
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.340 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.340         photoshop1/Contrast_Prj1/constrast_ipcore/_N12187
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_27/CIN (GTP_LUT5CARRY)
                                   td                    0.236      29.576 r       photoshop1/Contrast_Prj1/constrast_ipcore/N508_8_a3_27/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      30.040         photoshop1/Contrast_Prj1/constrast_ipcore/nb2 [62]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_b[63:0]_2549/I3 (GTP_LUT4)
                                   td                    0.185      30.225 r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_b[63:0]_2549/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      30.225         photoshop1/Contrast_Prj1/constrast_ipcore/_N35639
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_b[62]/D (GTP_DFF_E)

 Data arrival time                                                  30.225         Logic Levels: 106
                                                                                   Logic: 14.393ns(59.167%), Route: 9.933ns(40.833%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700      16.244         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      16.335 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.383      18.718         nt_pix_clk       
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_b[62]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      18.718                          
 clock uncertainty                                      -0.150      18.568                          

 Setup time                                              0.034      18.602                          

 Data required time                                                 18.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.602                          
 Data arrival time                                                  30.225                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -11.623                          
====================================================================================================

====================================================================================================

Startpoint  : uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_g[63]/D (GTP_DFF_E)
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.385
  Launch Clock Delay      :  5.899
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.897       5.899         nt_pix_clk       
                                                                           r       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.024       7.923 f       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/DOB[0] (GTP_DRM9K)
                                   net (fanout=10)       1.197       9.120         rd_data[8]       
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       9.321 f       photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.321         photoshop1/Contrast_Prj1/constrast_ipcore/N85.co [1]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.351 r       photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.351         photoshop1/Contrast_Prj1/constrast_ipcore/N85.co [2]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.381 r       photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.381         photoshop1/Contrast_Prj1/constrast_ipcore/N85.co [3]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.411 r       photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.411         photoshop1/Contrast_Prj1/constrast_ipcore/N85.co [4]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.441 r       photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.441         photoshop1/Contrast_Prj1/constrast_ipcore/N85.co [5]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.471 r       photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.471         photoshop1/Contrast_Prj1/constrast_ipcore/N85.co [6]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.501 r       photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.501         photoshop1/Contrast_Prj1/constrast_ipcore/N85.co [7]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.531 r       photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.531         photoshop1/Contrast_Prj1/constrast_ipcore/N85.co [8]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.767 r       photoshop1/Contrast_Prj1/constrast_ipcore/N85.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      10.320         photoshop1/Contrast_Prj1/constrast_ipcore/N85 [8]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8[8]/I4 (GTP_LUT5)
                                   td                    0.300      10.620 f       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8[8]/Z (GTP_LUT5)
                                   net (fanout=60)       1.593      12.213         photoshop1/Contrast_Prj1/constrast_ipcore/nb12 [8]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_m2_m1/X[17] (GTP_APM_E1)
                                   td                    2.255      14.468 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_m2_m1/P[0] (GTP_APM_E1)
                                   net (fanout=4)        1.080      15.548         photoshop1/Contrast_Prj1/constrast_ipcore/_N3059
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a1_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.302      15.850 f       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a1_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.850         photoshop1/Contrast_Prj1/constrast_ipcore/_N13894
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a1_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236      16.086 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a1_1_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      16.639         photoshop1/Contrast_Prj1/constrast_ipcore/_N3125
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      16.872 f       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.872         photoshop1/Contrast_Prj1/constrast_ipcore/_N12405
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.902 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.902         photoshop1/Contrast_Prj1/constrast_ipcore/_N12406
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.932 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.932         photoshop1/Contrast_Prj1/constrast_ipcore/_N12407
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.962 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.962         photoshop1/Contrast_Prj1/constrast_ipcore/_N12408
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.992 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.992         photoshop1/Contrast_Prj1/constrast_ipcore/_N12409
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.022 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.022         photoshop1/Contrast_Prj1/constrast_ipcore/_N12410
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.052 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.052         photoshop1/Contrast_Prj1/constrast_ipcore/_N12411
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.082 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.082         photoshop1/Contrast_Prj1/constrast_ipcore/_N12412
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.112 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.112         photoshop1/Contrast_Prj1/constrast_ipcore/_N12413
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.142 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.142         photoshop1/Contrast_Prj1/constrast_ipcore/_N12414
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.172 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.172         photoshop1/Contrast_Prj1/constrast_ipcore/_N12415
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.202 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.202         photoshop1/Contrast_Prj1/constrast_ipcore/_N12416
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.232 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.232         photoshop1/Contrast_Prj1/constrast_ipcore/_N12417
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.262 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.262         photoshop1/Contrast_Prj1/constrast_ipcore/_N12418
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.292 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.292         photoshop1/Contrast_Prj1/constrast_ipcore/_N12419
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.322 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.322         photoshop1/Contrast_Prj1/constrast_ipcore/_N12420
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.352 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.352         photoshop1/Contrast_Prj1/constrast_ipcore/_N12421
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_20/CIN (GTP_LUT5CARRY)
                                   td                    0.236      17.588 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a2_20/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      18.052         photoshop1/Contrast_Prj1/constrast_ipcore/_N3252
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_2/I3 (GTP_LUT5CARRY)
                                   td                    0.363      18.415 f       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.415         photoshop1/Contrast_Prj1/constrast_ipcore/_N12451
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.445 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.445         photoshop1/Contrast_Prj1/constrast_ipcore/_N12452
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.475 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.475         photoshop1/Contrast_Prj1/constrast_ipcore/_N12453
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.505 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.505         photoshop1/Contrast_Prj1/constrast_ipcore/_N12454
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.535 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.535         photoshop1/Contrast_Prj1/constrast_ipcore/_N12455
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.565 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.565         photoshop1/Contrast_Prj1/constrast_ipcore/_N12456
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.595 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.595         photoshop1/Contrast_Prj1/constrast_ipcore/_N12457
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.625 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.625         photoshop1/Contrast_Prj1/constrast_ipcore/_N12458
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.655 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.655         photoshop1/Contrast_Prj1/constrast_ipcore/_N12459
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.685 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.685         photoshop1/Contrast_Prj1/constrast_ipcore/_N12460
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.715 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.715         photoshop1/Contrast_Prj1/constrast_ipcore/_N12461
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.745 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.745         photoshop1/Contrast_Prj1/constrast_ipcore/_N12462
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.775 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.775         photoshop1/Contrast_Prj1/constrast_ipcore/_N12463
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.805 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.805         photoshop1/Contrast_Prj1/constrast_ipcore/_N12464
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.835 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.835         photoshop1/Contrast_Prj1/constrast_ipcore/_N12465
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.865 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.865         photoshop1/Contrast_Prj1/constrast_ipcore/_N12466
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_18/CIN (GTP_LUT5CARRY)
                                   td                    0.236      19.101 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_10_a3_18/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        1.067      20.168         photoshop1/Contrast_Prj1/constrast_ipcore/nb10 [53]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_m2_m2_m1/X[17] (GTP_APM_E1)
                                   td                    2.255      22.423 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_m2_m2_m1/P[0] (GTP_APM_E1)
                                   net (fanout=1)        0.903      23.326         photoshop1/Contrast_Prj1/constrast_ipcore/_N5247
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_19/I1 (GTP_LUT5CARRY)
                                   td                    0.233      23.559 f       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.559         photoshop1/Contrast_Prj1/constrast_ipcore/_N15205
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.589 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.589         photoshop1/Contrast_Prj1/constrast_ipcore/_N15206
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.619 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.619         photoshop1/Contrast_Prj1/constrast_ipcore/_N15207
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.649 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.649         photoshop1/Contrast_Prj1/constrast_ipcore/_N15208
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.679 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.679         photoshop1/Contrast_Prj1/constrast_ipcore/_N15209
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.709 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.709         photoshop1/Contrast_Prj1/constrast_ipcore/_N15210
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.739 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.739         photoshop1/Contrast_Prj1/constrast_ipcore/_N15211
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.769 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.769         photoshop1/Contrast_Prj1/constrast_ipcore/_N15212
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.799 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.799         photoshop1/Contrast_Prj1/constrast_ipcore/_N15213
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.829 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.829         photoshop1/Contrast_Prj1/constrast_ipcore/_N15214
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.859 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.859         photoshop1/Contrast_Prj1/constrast_ipcore/_N15215
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.889 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.889         photoshop1/Contrast_Prj1/constrast_ipcore/_N15216
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.919 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.919         photoshop1/Contrast_Prj1/constrast_ipcore/_N15217
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_32/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.949 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_32/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.949         photoshop1/Contrast_Prj1/constrast_ipcore/_N15218
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_33/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.979 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_33/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.979         photoshop1/Contrast_Prj1/constrast_ipcore/_N15219
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_34/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.009 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_34/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.009         photoshop1/Contrast_Prj1/constrast_ipcore/_N15220
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_35/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.039 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_35/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.039         photoshop1/Contrast_Prj1/constrast_ipcore/_N15221
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_36/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.069 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_36/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.069         photoshop1/Contrast_Prj1/constrast_ipcore/_N15222
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_37/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.099 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_37/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.099         photoshop1/Contrast_Prj1/constrast_ipcore/_N15223
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_38/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.129 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_38/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.129         photoshop1/Contrast_Prj1/constrast_ipcore/_N15224
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_39/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.159 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_39/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.159         photoshop1/Contrast_Prj1/constrast_ipcore/_N15225
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_40/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.189 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_40/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.189         photoshop1/Contrast_Prj1/constrast_ipcore/_N15226
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_41/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.219 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_41/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.219         photoshop1/Contrast_Prj1/constrast_ipcore/_N15227
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_42/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.249 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_42/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.249         photoshop1/Contrast_Prj1/constrast_ipcore/_N15228
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_43/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.279 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_43/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.279         photoshop1/Contrast_Prj1/constrast_ipcore/_N15229
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_44/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.309 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_44/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.309         photoshop1/Contrast_Prj1/constrast_ipcore/_N15230
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_45/CIN (GTP_LUT5CARRY)
                                   td                    0.030      24.339 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_45/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      24.339         photoshop1/Contrast_Prj1/constrast_ipcore/_N15231
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_46/CIN (GTP_LUT5CARRY)
                                   td                    0.236      24.575 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a1_1_46/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.978      25.553         photoshop1/Contrast_Prj1/constrast_ipcore/_N2883
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_m3/Z[45] (GTP_APM_E1)
                                   td                    1.755      27.308 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_m3/P[19] (GTP_APM_E1)
                                   net (fanout=1)        0.903      28.211         photoshop1/Contrast_Prj1/constrast_ipcore/_N2935
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_2/I3 (GTP_LUT5CARRY)
                                   td                    0.363      28.574 f       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.574         photoshop1/Contrast_Prj1/constrast_ipcore/_N12375
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.604 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.604         photoshop1/Contrast_Prj1/constrast_ipcore/_N12376
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.634 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.634         photoshop1/Contrast_Prj1/constrast_ipcore/_N12377
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.664 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.664         photoshop1/Contrast_Prj1/constrast_ipcore/_N12378
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.694 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.694         photoshop1/Contrast_Prj1/constrast_ipcore/_N12379
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.724 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.724         photoshop1/Contrast_Prj1/constrast_ipcore/_N12380
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.754 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.754         photoshop1/Contrast_Prj1/constrast_ipcore/_N12381
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.784 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.784         photoshop1/Contrast_Prj1/constrast_ipcore/_N12382
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.814 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.814         photoshop1/Contrast_Prj1/constrast_ipcore/_N12383
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.844 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.844         photoshop1/Contrast_Prj1/constrast_ipcore/_N12384
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.874 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.874         photoshop1/Contrast_Prj1/constrast_ipcore/_N12385
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.904 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.904         photoshop1/Contrast_Prj1/constrast_ipcore/_N12386
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.934 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.934         photoshop1/Contrast_Prj1/constrast_ipcore/_N12387
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.964 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.964         photoshop1/Contrast_Prj1/constrast_ipcore/_N12388
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.994 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.994         photoshop1/Contrast_Prj1/constrast_ipcore/_N12389
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.024 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.024         photoshop1/Contrast_Prj1/constrast_ipcore/_N12390
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.054 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.054         photoshop1/Contrast_Prj1/constrast_ipcore/_N12391
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.084 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.084         photoshop1/Contrast_Prj1/constrast_ipcore/_N12392
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.114 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.114         photoshop1/Contrast_Prj1/constrast_ipcore/_N12393
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.144 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.144         photoshop1/Contrast_Prj1/constrast_ipcore/_N12394
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.174 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.174         photoshop1/Contrast_Prj1/constrast_ipcore/_N12395
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.204 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.204         photoshop1/Contrast_Prj1/constrast_ipcore/_N12396
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.234 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.234         photoshop1/Contrast_Prj1/constrast_ipcore/_N12397
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.264 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.264         photoshop1/Contrast_Prj1/constrast_ipcore/_N12398
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.294 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.294         photoshop1/Contrast_Prj1/constrast_ipcore/_N12399
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.324 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.324         photoshop1/Contrast_Prj1/constrast_ipcore/_N12400
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_28/CIN (GTP_LUT5CARRY)
                                   td                    0.236      29.560 r       photoshop1/Contrast_Prj1/constrast_ipcore/N474_8_a3_28/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      30.024         photoshop1/Contrast_Prj1/constrast_ipcore/nb8 [63]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_g[63:0]_2601/I4 (GTP_LUT5)
                                   td                    0.185      30.209 r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_g[63:0]_2601/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      30.209         photoshop1/Contrast_Prj1/constrast_ipcore/_N38965
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_g[63]/D (GTP_DFF_E)

 Data arrival time                                                  30.209         Logic Levels: 106
                                                                                   Logic: 14.555ns(59.872%), Route: 9.755ns(40.128%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700      16.244         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      16.335 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.383      18.718         nt_pix_clk       
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_g[63]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      18.718                          
 clock uncertainty                                      -0.150      18.568                          

 Setup time                                              0.034      18.602                          

 Data required time                                                 18.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.602                          
 Data arrival time                                                  30.209                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -11.607                          
====================================================================================================

====================================================================================================

Startpoint  : canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/shiftin_d2[0]/CLK (GTP_DFF)
Endpoint    : canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/u_fifo_ram0/fifo_buffer_0/DIA[0] (GTP_DRM18K)
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.899
  Launch Clock Delay      :  5.385
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.383       5.385         nt_pix_clk       
                                                                           r       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/shiftin_d2[0]/CLK (GTP_DFF)

                                   tco                   0.323       5.708 f       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/shiftin_d2[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.978       6.686         canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/shiftin_d2 [0]
                                                                           f       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/u_fifo_ram0/fifo_buffer_0/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   6.686         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.897       5.899         nt_pix_clk       
                                                                           r       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/u_fifo_ram0/fifo_buffer_0/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.899                          
 clock uncertainty                                       0.000       5.899                          

 Hold time                                               0.137       6.036                          

 Data required time                                                  6.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.036                          
 Data arrival time                                                   6.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/shiftin_d2[1]/CLK (GTP_DFF)
Endpoint    : canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/u_fifo_ram0/fifo_buffer_0/DIA[1] (GTP_DRM18K)
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.899
  Launch Clock Delay      :  5.385
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.383       5.385         nt_pix_clk       
                                                                           r       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/shiftin_d2[1]/CLK (GTP_DFF)

                                   tco                   0.323       5.708 f       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/shiftin_d2[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.978       6.686         canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/shiftin_d2 [1]
                                                                           f       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/u_fifo_ram0/fifo_buffer_0/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   6.686         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.897       5.899         nt_pix_clk       
                                                                           r       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/u_fifo_ram0/fifo_buffer_0/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.899                          
 clock uncertainty                                       0.000       5.899                          

 Hold time                                               0.137       6.036                          

 Data required time                                                  6.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.036                          
 Data arrival time                                                   6.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/shiftin_d2[2]/CLK (GTP_DFF)
Endpoint    : canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/u_fifo_ram0/fifo_buffer_0/DIA[2] (GTP_DRM18K)
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.899
  Launch Clock Delay      :  5.385
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.383       5.385         nt_pix_clk       
                                                                           r       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/shiftin_d2[2]/CLK (GTP_DFF)

                                   tco                   0.323       5.708 f       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/shiftin_d2[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.978       6.686         canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/shiftin_d2 [2]
                                                                           f       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/u_fifo_ram0/fifo_buffer_0/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   6.686         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.897       5.899         nt_pix_clk       
                                                                           r       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/u_one_column_ram/u_fifo_ram0/fifo_buffer_0/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.899                          
 clock uncertainty                                       0.000       5.899                          

 Hold time                                               0.137       6.036                          

 Data required time                                                  6.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.036                          
 Data arrival time                                                   6.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[0]/CLK (GTP_DFF_CE)
Endpoint    : eth_udp_loop_inst/u_arp/u_arp_rx/des_mac_t[0]/CE (GTP_DFF_CE)
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.396
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989       2.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       2.725 r       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       3.278         eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t [0]
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N447_39/I4 (GTP_LUT5)
                                   td                    0.300       3.578 f       eth_udp_loop_inst/u_arp/u_arp_rx/N447_39/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       4.042         eth_udp_loop_inst/u_arp/u_arp_rx/_N104256
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N447_59/I4 (GTP_LUT5)
                                   td                    0.199       4.241 f       eth_udp_loop_inst/u_arp/u_arp_rx/N447_59/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       4.705         eth_udp_loop_inst/u_arp/u_arp_rx/_N104276
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N447_63/I4 (GTP_LUT5)
                                   td                    0.189       4.894 f       eth_udp_loop_inst/u_arp/u_arp_rx/N447_63/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       5.447         eth_udp_loop_inst/u_arp/u_arp_rx/N447
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N289_7/I2 (GTP_LUT3)
                                   td                    0.185       5.632 r       eth_udp_loop_inst/u_arp/u_arp_rx/N289_7/Z (GTP_LUT3)
                                   net (fanout=123)      1.394       7.026         eth_udp_loop_inst/u_arp/u_arp_rx/_N104396
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N319_2/I2 (GTP_LUT3)
                                   td                    0.185       7.211 r       eth_udp_loop_inst/u_arp/u_arp_rx/N319_2/Z (GTP_LUT3)
                                   net (fanout=83)       0.865       8.076         eth_udp_loop_inst/u_arp/u_arp_rx/N319
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N640/I3 (GTP_LUT4)
                                   td                    0.172       8.248 f       eth_udp_loop_inst/u_arp/u_arp_rx/N640/Z (GTP_LUT4)
                                   net (fanout=48)       0.782       9.030         eth_udp_loop_inst/u_arp/u_arp_rx/N640
                                                                           f       eth_udp_loop_inst/u_arp/u_arp_rx/des_mac_t[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.030         Logic Levels: 6  
                                                                                   Logic: 1.559ns(23.500%), Route: 5.075ns(76.500%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       8.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989      10.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_arp/u_arp_rx/des_mac_t[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      10.396                          
 clock uncertainty                                      -0.150      10.246                          

 Setup time                                             -0.542       9.704                          

 Data required time                                                  9.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.704                          
 Data arrival time                                                   9.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.674                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[0]/CLK (GTP_DFF_CE)
Endpoint    : eth_udp_loop_inst/u_arp/u_arp_rx/des_mac_t[1]/CE (GTP_DFF_CE)
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.396
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989       2.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       2.725 r       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       3.278         eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t [0]
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N447_39/I4 (GTP_LUT5)
                                   td                    0.300       3.578 f       eth_udp_loop_inst/u_arp/u_arp_rx/N447_39/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       4.042         eth_udp_loop_inst/u_arp/u_arp_rx/_N104256
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N447_59/I4 (GTP_LUT5)
                                   td                    0.199       4.241 f       eth_udp_loop_inst/u_arp/u_arp_rx/N447_59/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       4.705         eth_udp_loop_inst/u_arp/u_arp_rx/_N104276
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N447_63/I4 (GTP_LUT5)
                                   td                    0.189       4.894 f       eth_udp_loop_inst/u_arp/u_arp_rx/N447_63/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       5.447         eth_udp_loop_inst/u_arp/u_arp_rx/N447
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N289_7/I2 (GTP_LUT3)
                                   td                    0.185       5.632 r       eth_udp_loop_inst/u_arp/u_arp_rx/N289_7/Z (GTP_LUT3)
                                   net (fanout=123)      1.394       7.026         eth_udp_loop_inst/u_arp/u_arp_rx/_N104396
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N319_2/I2 (GTP_LUT3)
                                   td                    0.185       7.211 r       eth_udp_loop_inst/u_arp/u_arp_rx/N319_2/Z (GTP_LUT3)
                                   net (fanout=83)       0.865       8.076         eth_udp_loop_inst/u_arp/u_arp_rx/N319
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N640/I3 (GTP_LUT4)
                                   td                    0.172       8.248 f       eth_udp_loop_inst/u_arp/u_arp_rx/N640/Z (GTP_LUT4)
                                   net (fanout=48)       0.782       9.030         eth_udp_loop_inst/u_arp/u_arp_rx/N640
                                                                           f       eth_udp_loop_inst/u_arp/u_arp_rx/des_mac_t[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.030         Logic Levels: 6  
                                                                                   Logic: 1.559ns(23.500%), Route: 5.075ns(76.500%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       8.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989      10.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_arp/u_arp_rx/des_mac_t[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      10.396                          
 clock uncertainty                                      -0.150      10.246                          

 Setup time                                             -0.542       9.704                          

 Data required time                                                  9.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.704                          
 Data arrival time                                                   9.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.674                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[0]/CLK (GTP_DFF_CE)
Endpoint    : eth_udp_loop_inst/u_arp/u_arp_rx/des_mac_t[2]/CE (GTP_DFF_CE)
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.396
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989       2.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       2.725 r       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       3.278         eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t [0]
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N447_39/I4 (GTP_LUT5)
                                   td                    0.300       3.578 f       eth_udp_loop_inst/u_arp/u_arp_rx/N447_39/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       4.042         eth_udp_loop_inst/u_arp/u_arp_rx/_N104256
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N447_59/I4 (GTP_LUT5)
                                   td                    0.199       4.241 f       eth_udp_loop_inst/u_arp/u_arp_rx/N447_59/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       4.705         eth_udp_loop_inst/u_arp/u_arp_rx/_N104276
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N447_63/I4 (GTP_LUT5)
                                   td                    0.189       4.894 f       eth_udp_loop_inst/u_arp/u_arp_rx/N447_63/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       5.447         eth_udp_loop_inst/u_arp/u_arp_rx/N447
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N289_7/I2 (GTP_LUT3)
                                   td                    0.185       5.632 r       eth_udp_loop_inst/u_arp/u_arp_rx/N289_7/Z (GTP_LUT3)
                                   net (fanout=123)      1.394       7.026         eth_udp_loop_inst/u_arp/u_arp_rx/_N104396
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N319_2/I2 (GTP_LUT3)
                                   td                    0.185       7.211 r       eth_udp_loop_inst/u_arp/u_arp_rx/N319_2/Z (GTP_LUT3)
                                   net (fanout=83)       0.865       8.076         eth_udp_loop_inst/u_arp/u_arp_rx/N319
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N640/I3 (GTP_LUT4)
                                   td                    0.172       8.248 f       eth_udp_loop_inst/u_arp/u_arp_rx/N640/Z (GTP_LUT4)
                                   net (fanout=48)       0.782       9.030         eth_udp_loop_inst/u_arp/u_arp_rx/N640
                                                                           f       eth_udp_loop_inst/u_arp/u_arp_rx/des_mac_t[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.030         Logic Levels: 6  
                                                                                   Logic: 1.559ns(23.500%), Route: 5.075ns(76.500%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       8.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989      10.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_arp/u_arp_rx/des_mac_t[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      10.396                          
 clock uncertainty                                      -0.150      10.246                          

 Setup time                                             -0.542       9.704                          

 Data required time                                                  9.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.704                          
 Data arrival time                                                   9.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.674                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[0]/CLK (GTP_DFF_CE)
Endpoint    : eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.910
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989       2.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       2.719 f       eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        1.067       3.786         rec_data[0]      
                                                                           f       eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   3.786         Logic Levels: 0  
                                                                                   Logic: 0.323ns(23.237%), Route: 1.067ns(76.763%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     2.503       2.910         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.910                          
 clock uncertainty                                       0.000       2.910                          

 Hold time                                               0.137       3.047                          

 Data required time                                                  3.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.047                          
 Data arrival time                                                   3.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.739                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[1]/CLK (GTP_DFF_CE)
Endpoint    : eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.910
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989       2.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323       2.719 f       eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        1.067       3.786         rec_data[1]      
                                                                           f       eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   3.786         Logic Levels: 0  
                                                                                   Logic: 0.323ns(23.237%), Route: 1.067ns(76.763%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     2.503       2.910         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.910                          
 clock uncertainty                                       0.000       2.910                          

 Hold time                                               0.137       3.047                          

 Data required time                                                  3.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.047                          
 Data arrival time                                                   3.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.739                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[2]/CLK (GTP_DFF_CE)
Endpoint    : eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.910
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989       2.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323       2.719 f       eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=2)        1.067       3.786         rec_data[2]      
                                                                           f       eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   3.786         Logic Levels: 0  
                                                                                   Logic: 0.323ns(23.237%), Route: 1.067ns(76.763%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     2.503       2.910         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.910                          
 clock uncertainty                                       0.000       2.910                          

 Hold time                                               0.137       3.047                          

 Data required time                                                  3.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.047                          
 Data arrival time                                                   3.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.297
  Launch Clock Delay      :  8.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329       8.626 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=56)       1.690      10.316         ddr_init_done    
                                                                                   uu1/u_vsdma_control/N260/I1 (GTP_LUT2)
                                   td                    0.185      10.501 r       uu1/u_vsdma_control/N260/Z (GTP_LUT2)
                                   net (fanout=93)       1.472      11.973         uu1/u_vsdma_control/N260
                                                                           r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                  11.973         Logic Levels: 1  
                                                                                   Logic: 0.514ns(13.983%), Route: 3.162ns(86.017%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700      12.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      13.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      13.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      14.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146      18.297         ddrphy_clkin     
                                                                           r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      18.297                          
 clock uncertainty                                      -0.350      17.947                          

 Recovery time                                          -0.122      17.825                          

 Data required time                                                 17.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.825                          
 Data arrival time                                                  11.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.297
  Launch Clock Delay      :  8.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329       8.626 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=56)       1.690      10.316         ddr_init_done    
                                                                                   uu1/u_vsdma_control/N260/I1 (GTP_LUT2)
                                   td                    0.185      10.501 r       uu1/u_vsdma_control/N260/Z (GTP_LUT2)
                                   net (fanout=93)       1.472      11.973         uu1/u_vsdma_control/N260
                                                                           r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                  11.973         Logic Levels: 1  
                                                                                   Logic: 0.514ns(13.983%), Route: 3.162ns(86.017%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700      12.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      13.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      13.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      14.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146      18.297         ddrphy_clkin     
                                                                           r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      18.297                          
 clock uncertainty                                      -0.350      17.947                          

 Recovery time                                          -0.122      17.825                          

 Data required time                                                 17.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.825                          
 Data arrival time                                                  11.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.297
  Launch Clock Delay      :  8.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329       8.626 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=56)       1.690      10.316         ddr_init_done    
                                                                                   uu1/u_vsdma_control/N260/I1 (GTP_LUT2)
                                   td                    0.185      10.501 r       uu1/u_vsdma_control/N260/Z (GTP_LUT2)
                                   net (fanout=93)       1.472      11.973         uu1/u_vsdma_control/N260
                                                                           r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                  11.973         Logic Levels: 1  
                                                                                   Logic: 0.514ns(13.983%), Route: 3.162ns(86.017%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700      12.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      13.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605      13.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      14.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146      18.297         ddrphy_clkin     
                                                                           r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      18.297                          
 clock uncertainty                                      -0.350      17.947                          

 Recovery time                                          -0.122      17.825                          

 Data required time                                                 17.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.825                          
 Data arrival time                                                  11.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.297
  Launch Clock Delay      :  8.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.620 f       u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       9.378         u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   9.378         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       8.297                          
 clock uncertainty                                       0.200       8.497                          

 Removal time                                           -0.011       8.486                          

 Data required time                                                  8.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.486                          
 Data arrival time                                                   9.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.297
  Launch Clock Delay      :  8.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.620 f       u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       9.378         u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   9.378         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       8.297                          
 clock uncertainty                                       0.200       8.497                          

 Removal time                                           -0.011       8.486                          

 Data required time                                                  8.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.486                          
 Data arrival time                                                   9.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.297
  Launch Clock Delay      :  8.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.620 f       u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       9.378         u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   9.378         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       8.297                          
 clock uncertainty                                       0.200       8.497                          

 Removal time                                           -0.011       8.486                          

 Data required time                                                  8.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.486                          
 Data arrival time                                                   9.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : u_ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.124
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.005 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.124         clk_10           
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.453 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       5.058         rstn_1ms[1]      
                                                                                   N416_9/I2 (GTP_LUT4)
                                   td                    0.280       5.338 f       N416_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       5.802         _N101015         
                                                                                   N416_14/I1 (GTP_LUT5)
                                   td                    0.233       6.035 r       N416_14/Z (GTP_LUT5)
                                   net (fanout=209)      0.000       6.035         nt_rstn_out      
                                                                                   N156_0/I (GTP_INV)
                                   td                    0.000       6.035 f       N156_0/Z (GTP_INV)
                                   net (fanout=1835)     2.799       8.834         N156_0           
                                                                           f       u_ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   8.834         Logic Levels: 3  
                                                                                   Logic: 0.842ns(17.877%), Route: 3.868ns(82.123%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700     102.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.005 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119     104.124         clk_10           
                                                                           r       u_ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     104.124                          
 clock uncertainty                                      -0.150     103.974                          

 Recovery time                                          -0.542     103.432                          

 Data required time                                                103.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.432                          
 Data arrival time                                                   8.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.598                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/CLK (GTP_DFF_R)
Endpoint    : u_ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.124
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.005 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.124         clk_10           
                                                                           r       rstn_1ms[13]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.447 f       rstn_1ms[13]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.000         rstn_1ms[13]     
                                                                                   N416_14/I2 (GTP_LUT5)
                                   td                    0.428       5.428 r       N416_14/Z (GTP_LUT5)
                                   net (fanout=209)      0.000       5.428         nt_rstn_out      
                                                                                   N156_0/I (GTP_INV)
                                   td                    0.000       5.428 f       N156_0/Z (GTP_INV)
                                   net (fanout=1835)     2.799       8.227         N156_0           
                                                                           f       u_ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   8.227         Logic Levels: 2  
                                                                                   Logic: 0.751ns(18.304%), Route: 3.352ns(81.696%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.005 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.124         clk_10           
                                                                           r       u_ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.124                          
 clock uncertainty                                       0.000       4.124                          

 Removal time                                           -0.251       3.873                          

 Data required time                                                  3.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.873                          
 Data arrival time                                                   8.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.354                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/CLK (GTP_APM_E1)
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel/C (GTP_DFF_C)
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.385
  Launch Clock Delay      :  5.899
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.897       5.899         nt_pix_clk       
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/CLK (GTP_APM_E1)

                                   tco                   2.292       8.191 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000       8.191         photoshop1/Contrast_Prj1/constrast_ipcore/_N10536
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/CPI[47] (GTP_APM_E1)
                                   td                    1.589       9.780 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/P[13] (GTP_APM_E1)
                                   net (fanout=2)        0.992      10.772         photoshop1/Contrast_Prj1/constrast_ipcore/N15 [31]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N399/I1 (GTP_LUT2)
                                   td                    0.172      10.944 f       photoshop1/Contrast_Prj1/constrast_ipcore/N399/Z (GTP_LUT2)
                                   net (fanout=2)        0.464      11.408         photoshop1/Contrast_Prj1/constrast_ipcore/N399
                                                                           f       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel/C (GTP_DFF_C)

 Data arrival time                                                  11.408         Logic Levels: 2  
                                                                                   Logic: 4.053ns(73.571%), Route: 1.456ns(26.429%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700      16.244         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      16.335 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.383      18.718         nt_pix_clk       
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.718                          
 clock uncertainty                                      -0.150      18.568                          

 Recovery time                                          -0.542      18.026                          

 Data required time                                                 18.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.026                          
 Data arrival time                                                  11.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.618                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/CLK (GTP_APM_E1)
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_1/C (GTP_DFF_C)
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.385
  Launch Clock Delay      :  5.899
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.897       5.899         nt_pix_clk       
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/CLK (GTP_APM_E1)

                                   tco                   2.292       8.191 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000       8.191         photoshop1/Contrast_Prj1/constrast_ipcore/_N10536
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/CPI[47] (GTP_APM_E1)
                                   td                    1.589       9.780 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/P[14] (GTP_APM_E1)
                                   net (fanout=2)        0.992      10.772         photoshop1/Contrast_Prj1/constrast_ipcore/N15 [32]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N402/I1 (GTP_LUT2)
                                   td                    0.172      10.944 f       photoshop1/Contrast_Prj1/constrast_ipcore/N402/Z (GTP_LUT2)
                                   net (fanout=2)        0.464      11.408         photoshop1/Contrast_Prj1/constrast_ipcore/N402
                                                                           f       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_1/C (GTP_DFF_C)

 Data arrival time                                                  11.408         Logic Levels: 2  
                                                                                   Logic: 4.053ns(73.571%), Route: 1.456ns(26.429%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700      16.244         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      16.335 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.383      18.718         nt_pix_clk       
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.718                          
 clock uncertainty                                      -0.150      18.568                          

 Recovery time                                          -0.542      18.026                          

 Data required time                                                 18.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.026                          
 Data arrival time                                                  11.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.618                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/CLK (GTP_APM_E1)
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_2/C (GTP_DFF_C)
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.385
  Launch Clock Delay      :  5.899
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.897       5.899         nt_pix_clk       
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/CLK (GTP_APM_E1)

                                   tco                   2.292       8.191 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000       8.191         photoshop1/Contrast_Prj1/constrast_ipcore/_N10536
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/CPI[47] (GTP_APM_E1)
                                   td                    1.589       9.780 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/P[15] (GTP_APM_E1)
                                   net (fanout=2)        0.992      10.772         photoshop1/Contrast_Prj1/constrast_ipcore/N15 [33]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N405/I1 (GTP_LUT2)
                                   td                    0.172      10.944 f       photoshop1/Contrast_Prj1/constrast_ipcore/N405/Z (GTP_LUT2)
                                   net (fanout=2)        0.464      11.408         photoshop1/Contrast_Prj1/constrast_ipcore/N405
                                                                           f       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_2/C (GTP_DFF_C)

 Data arrival time                                                  11.408         Logic Levels: 2  
                                                                                   Logic: 4.053ns(73.571%), Route: 1.456ns(26.429%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700      16.244         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      16.335 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.383      18.718         nt_pix_clk       
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.718                          
 clock uncertainty                                      -0.150      18.568                          

 Recovery time                                          -0.542      18.026                          

 Data required time                                                 18.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.026                          
 Data arrival time                                                  11.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.618                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/CLK (GTP_APM_E1)
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel/C (GTP_DFF_C)
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.385
  Launch Clock Delay      :  5.899
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.897       5.899         nt_pix_clk       
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/CLK (GTP_APM_E1)

                                   tco                   2.953       8.852 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/P[13] (GTP_APM_E1)
                                   net (fanout=2)        0.992       9.844         photoshop1/Contrast_Prj1/constrast_ipcore/N15 [31]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N399/I1 (GTP_LUT2)
                                   td                    0.172      10.016 f       photoshop1/Contrast_Prj1/constrast_ipcore/N399/Z (GTP_LUT2)
                                   net (fanout=2)        0.464      10.480         photoshop1/Contrast_Prj1/constrast_ipcore/N399
                                                                           f       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel/C (GTP_DFF_C)

 Data arrival time                                                  10.480         Logic Levels: 1  
                                                                                   Logic: 3.125ns(68.217%), Route: 1.456ns(31.783%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.383       5.385         nt_pix_clk       
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.385                          
 clock uncertainty                                       0.000       5.385                          

 Removal time                                           -0.251       5.134                          

 Data required time                                                  5.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.134                          
 Data arrival time                                                  10.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.346                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/CLK (GTP_APM_E1)
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_1/C (GTP_DFF_C)
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.385
  Launch Clock Delay      :  5.899
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.897       5.899         nt_pix_clk       
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/CLK (GTP_APM_E1)

                                   tco                   2.953       8.852 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/P[14] (GTP_APM_E1)
                                   net (fanout=2)        0.992       9.844         photoshop1/Contrast_Prj1/constrast_ipcore/N15 [32]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N402/I1 (GTP_LUT2)
                                   td                    0.172      10.016 f       photoshop1/Contrast_Prj1/constrast_ipcore/N402/Z (GTP_LUT2)
                                   net (fanout=2)        0.464      10.480         photoshop1/Contrast_Prj1/constrast_ipcore/N402
                                                                           f       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_1/C (GTP_DFF_C)

 Data arrival time                                                  10.480         Logic Levels: 1  
                                                                                   Logic: 3.125ns(68.217%), Route: 1.456ns(31.783%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.383       5.385         nt_pix_clk       
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.385                          
 clock uncertainty                                       0.000       5.385                          

 Removal time                                           -0.251       5.134                          

 Data required time                                                  5.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.134                          
 Data arrival time                                                  10.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.346                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/CLK (GTP_APM_E1)
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_2/C (GTP_DFF_C)
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.385
  Launch Clock Delay      :  5.899
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.897       5.899         nt_pix_clk       
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/CLK (GTP_APM_E1)

                                   tco                   2.953       8.852 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/P[15] (GTP_APM_E1)
                                   net (fanout=2)        0.992       9.844         photoshop1/Contrast_Prj1/constrast_ipcore/N15 [33]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N405/I1 (GTP_LUT2)
                                   td                    0.172      10.016 f       photoshop1/Contrast_Prj1/constrast_ipcore/N405/Z (GTP_LUT2)
                                   net (fanout=2)        0.464      10.480         photoshop1/Contrast_Prj1/constrast_ipcore/N405
                                                                           f       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_2/C (GTP_DFF_C)

 Data arrival time                                                  10.480         Logic Levels: 1  
                                                                                   Logic: 3.125ns(68.217%), Route: 1.456ns(31.783%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.383       5.385         nt_pix_clk       
                                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.385                          
 clock uncertainty                                       0.000       5.385                          

 Removal time                                           -0.251       5.134                          

 Data required time                                                  5.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.134                          
 Data arrival time                                                  10.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=7)        0.605       3.605         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.605 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       4.452         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.546 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.151         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.151 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5044)     3.146       8.297         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       8.626 r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=508)      2.553      11.179         u_ddr3_ip/u_ddrphy_top/calib_done
                                                                                   u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N48/I1 (GTP_LUT2)
                                   td                    0.172      11.351 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N48/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      12.442         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      15.245 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      15.245         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  15.245         Logic Levels: 2  
                                                                                   Logic: 3.304ns(47.553%), Route: 3.644ns(52.447%)
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/BRIGHT1[1]/CLK (GTP_DFF_RE)
Endpoint    : b_out[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.383       5.385         nt_pix_clk       
                                                                           r       photoshop1/BRIGHT1[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       5.714 r       photoshop1/BRIGHT1[1]/Q (GTP_DFF_RE)
                                   net (fanout=18)       0.834       6.548         photoshop1/BRIGHT1 [1]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N275_1_2/I2 (GTP_LUT5CARRY)
                                   td                    0.278       6.826 f       photoshop1/Contrast_Prj1/constrast_ipcore/N275_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.826         photoshop1/Contrast_Prj1/constrast_ipcore/_N11915
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N275_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.856 r       photoshop1/Contrast_Prj1/constrast_ipcore/N275_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.856         photoshop1/Contrast_Prj1/constrast_ipcore/_N11916
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N275_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.886 r       photoshop1/Contrast_Prj1/constrast_ipcore/N275_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.886         photoshop1/Contrast_Prj1/constrast_ipcore/_N11917
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N275_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.916 r       photoshop1/Contrast_Prj1/constrast_ipcore/N275_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.916         photoshop1/Contrast_Prj1/constrast_ipcore/_N11918
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N275_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.946 r       photoshop1/Contrast_Prj1/constrast_ipcore/N275_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.946         photoshop1/Contrast_Prj1/constrast_ipcore/_N11919
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N275_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.976 r       photoshop1/Contrast_Prj1/constrast_ipcore/N275_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.976         photoshop1/Contrast_Prj1/constrast_ipcore/_N11920
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N275_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.006 r       photoshop1/Contrast_Prj1/constrast_ipcore/N275_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=8)        0.730       7.736         photoshop1/Contrast_Prj1/constrast_ipcore/N570 [8]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N280_2/I3 (GTP_LUT5CARRY)
                                   td                    0.233       7.969 f       photoshop1/Contrast_Prj1/constrast_ipcore/N280_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.969         photoshop1/Contrast_Prj1/constrast_ipcore/_N11937
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N280_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.999 r       photoshop1/Contrast_Prj1/constrast_ipcore/N280_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.999         photoshop1/Contrast_Prj1/constrast_ipcore/_N11938
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N280_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.029 r       photoshop1/Contrast_Prj1/constrast_ipcore/N280_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.029         photoshop1/Contrast_Prj1/constrast_ipcore/_N11939
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N280_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.059 r       photoshop1/Contrast_Prj1/constrast_ipcore/N280_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.059         photoshop1/Contrast_Prj1/constrast_ipcore/_N11940
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N280_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.089 r       photoshop1/Contrast_Prj1/constrast_ipcore/N280_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.089         photoshop1/Contrast_Prj1/constrast_ipcore/_N11941
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N280_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.119 r       photoshop1/Contrast_Prj1/constrast_ipcore/N280_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.119         photoshop1/Contrast_Prj1/constrast_ipcore/_N11942
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N280_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.355 r       photoshop1/Contrast_Prj1/constrast_ipcore/N280_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.819         photoshop1/Contrast_Prj1/constrast_ipcore/N282 [7]
                                                                                   N90[7]/I3 (GTP_LUT5M)
                                   td                    0.359       9.178 f       N90[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        1.091      10.269         nt_b_out[7]      
                                                                                   b_out_obuf[7]/I (GTP_OUTBUF)
                                   td                    2.803      13.072 f       b_out_obuf[7]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.072         b_out[7]         
 b_out[7]                                                                  f       b_out[7] (port)  

 Data arrival time                                                  13.072         Logic Levels: 16 
                                                                                   Logic: 4.568ns(59.425%), Route: 3.119ns(40.575%)
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/BRIGHT1[1]/CLK (GTP_DFF_RE)
Endpoint    : g_out[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=230)      1.700       2.911         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.002 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1617)     2.383       5.385         nt_pix_clk       
                                                                           r       photoshop1/BRIGHT1[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       5.714 r       photoshop1/BRIGHT1[1]/Q (GTP_DFF_RE)
                                   net (fanout=18)       0.834       6.548         photoshop1/BRIGHT1 [1]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N265_1_2/I2 (GTP_LUT5CARRY)
                                   td                    0.278       6.826 f       photoshop1/Contrast_Prj1/constrast_ipcore/N265_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.826         photoshop1/Contrast_Prj1/constrast_ipcore/_N11896
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N265_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.856 r       photoshop1/Contrast_Prj1/constrast_ipcore/N265_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.856         photoshop1/Contrast_Prj1/constrast_ipcore/_N11897
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N265_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.886 r       photoshop1/Contrast_Prj1/constrast_ipcore/N265_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.886         photoshop1/Contrast_Prj1/constrast_ipcore/_N11898
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N265_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.916 r       photoshop1/Contrast_Prj1/constrast_ipcore/N265_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.916         photoshop1/Contrast_Prj1/constrast_ipcore/_N11899
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N265_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.946 r       photoshop1/Contrast_Prj1/constrast_ipcore/N265_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.946         photoshop1/Contrast_Prj1/constrast_ipcore/_N11900
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N265_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.976 r       photoshop1/Contrast_Prj1/constrast_ipcore/N265_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.976         photoshop1/Contrast_Prj1/constrast_ipcore/_N11901
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N265_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.006 r       photoshop1/Contrast_Prj1/constrast_ipcore/N265_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=8)        0.730       7.736         photoshop1/Contrast_Prj1/constrast_ipcore/N584 [8]
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N270_2/I3 (GTP_LUT5CARRY)
                                   td                    0.233       7.969 f       photoshop1/Contrast_Prj1/constrast_ipcore/N270_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.969         photoshop1/Contrast_Prj1/constrast_ipcore/_N11906
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N270_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.999 r       photoshop1/Contrast_Prj1/constrast_ipcore/N270_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.999         photoshop1/Contrast_Prj1/constrast_ipcore/_N11907
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N270_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.029 r       photoshop1/Contrast_Prj1/constrast_ipcore/N270_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.029         photoshop1/Contrast_Prj1/constrast_ipcore/_N11908
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N270_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.059 r       photoshop1/Contrast_Prj1/constrast_ipcore/N270_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.059         photoshop1/Contrast_Prj1/constrast_ipcore/_N11909
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N270_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.089 r       photoshop1/Contrast_Prj1/constrast_ipcore/N270_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.089         photoshop1/Contrast_Prj1/constrast_ipcore/_N11910
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N270_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.119 r       photoshop1/Contrast_Prj1/constrast_ipcore/N270_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.119         photoshop1/Contrast_Prj1/constrast_ipcore/_N11911
                                                                                   photoshop1/Contrast_Prj1/constrast_ipcore/N270_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.355 r       photoshop1/Contrast_Prj1/constrast_ipcore/N270_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.819         photoshop1/Contrast_Prj1/constrast_ipcore/N272 [15]
                                                                                   N63[7]/I3 (GTP_LUT5M)
                                   td                    0.359       9.178 f       N63[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        1.091      10.269         nt_g_out[7]      
                                                                                   g_out_obuf[7]/I (GTP_OUTBUF)
                                   td                    2.803      13.072 f       g_out_obuf[7]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.072         g_out[7]         
 g_out[7]                                                                  f       g_out[7] (port)  

 Data arrival time                                                  13.072         Logic Levels: 16 
                                                                                   Logic: 4.568ns(59.425%), Route: 3.119ns(40.575%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[0]                                              0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[0]       
                                                                                   eth_rxd_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxd_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxd[0]    
                                                                           r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[1]                                              0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[1]       
                                                                                   eth_rxd_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxd_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxd[1]    
                                                                           r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[2] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr3/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[2]                                              0.000       0.000 r       eth_rxd[2] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[2]       
                                                                                   eth_rxd_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxd_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxd[2]    
                                                                           r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr3/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          en/CLK       
 9.380       10.000          0.620           Low Pulse Width                           en/CLK       
 9.380       10.000          0.620           High Pulse Width                          state_0/CLK  
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.052       5.950           0.898           High Pulse Width                          uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 5.052       5.950           0.898           Low Pulse Width                           uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 5.052       5.950           0.898           High Pulse Width                          uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA
====================================================================================================

{pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.452       3.350           0.898           High Pulse Width                          uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 2.452       3.350           0.898           Low Pulse Width                           uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 2.452       3.350           0.898           High Pulse Width                          uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{clk_10} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKB
====================================================================================================

{clk_74} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.528       6.666           1.138           High Pulse Width                          canny_top1/u_VIP_RGB888_YCbCr444/N13/CLK
 5.528       6.666           1.138           High Pulse Width                          canny_top1/u_VIP_RGB888_YCbCr444/N27/CLK
 5.528       6.666           1.138           High Pulse Width                          canny_top1/u_VIP_RGB888_YCbCr444/N41/CLK
====================================================================================================

{eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width                           eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/RCLK
 2.483       4.000           1.517           High Pulse Width                          eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/RCLK
 2.483       4.000           1.517           Low Pulse Width                           eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/RCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------+
| Type       | File Name                                                      
+------------------------------------------------------------------------------+
| Input      | D:/pango_projection/ziguang/compile/top_comp.adf               
|            | D:/pango_projection/ziguang/source/top.fdc                     
| Output     | D:/pango_projection/ziguang/synthesize/top_syn.adf             
|            | D:/pango_projection/ziguang/synthesize/top_syn.vm              
|            | D:/pango_projection/ziguang/synthesize/top_controlsets.txt     
|            | D:/pango_projection/ziguang/synthesize/snr.db                  
|            | D:/pango_projection/ziguang/synthesize/top.snr                 
+------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 640 MB
Total CPU  time to synthesize completion : 0h:1m:6s
Process Total CPU  time to synthesize completion : 0h:1m:6s
Total real time to synthesize completion : 0h:1m:13s
