##################################################################################################
##
##  Xilinx, Inc. 2010            www.xilinx.com
##  Tue May 5 03:48:57 2015
##  Generated by MIG Version 2.3
##
##################################################################################################
##  File name :       example_top.xdc
##  Details :     Constraints file
##                    FPGA Family:       ZYNQ
##                    FPGA Part:         XC7Z045-FFG900
##                    Speedgrade:        -2
##                    Design Entry:      VERILOG
##                    Frequency:         800 MHz
##                    Time Period:       1250 ps
##################################################################################################

##################################################################################################
## Controller 0
## Memory Device: DDR3_SDRAM->SODIMMs->MT8JTF12864HZ-1G6
## Data Width: 64
## Time Period: 1250
## Data Mask: 1
##################################################################################################

create_clock -period 5.000 [get_ports sys_clk_p]
#set_propagated_clock sys_clk_p

# Note: CLK_REF FALSE Constraint

#set_property CLOCK_DEDICATED_ROUTE FALSE [get_pins -hierarchical *clk_ref_mmcm_gen.mmcm_i*CLKIN1]


# Set DCI_CASCADE
set_property DCI_CASCADE {34} [get_iobanks 33]
############## NET - IOSTANDARD ##################
# Bank: 34 - PL_CPU_RESET
set_property VCCAUX_IO DONTCARE [get_ports sys_rst]
set_property IOSTANDARD LVCMOS15 [get_ports sys_rst]
set_property PACKAGE_PIN A8 [get_ports sys_rst]

# Bank: 11 - GPIO_LED_RIGHT
set_property DRIVE 12 [get_ports init_calib_complete]
set_property SLEW SLOW [get_ports init_calib_complete]
set_property IOSTANDARD LVCMOS25 [get_ports init_calib_complete]
set_property PACKAGE_PIN W21 [get_ports init_calib_complete]

# PadFunction: IO_L2P_T0_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[0]}]
set_property SLEW FAST [get_ports {ddr3_dq[0]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[0]}]
set_property PACKAGE_PIN L1 [get_ports {ddr3_dq[0]}]

# PadFunction: IO_L4N_T0_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[1]}]
set_property SLEW FAST [get_ports {ddr3_dq[1]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[1]}]
set_property PACKAGE_PIN L2 [get_ports {ddr3_dq[1]}]

# PadFunction: IO_L5P_T0_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[2]}]
set_property SLEW FAST [get_ports {ddr3_dq[2]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[2]}]
set_property PACKAGE_PIN K5 [get_ports {ddr3_dq[2]}]

# PadFunction: IO_L1P_T0_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[3]}]
set_property SLEW FAST [get_ports {ddr3_dq[3]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[3]}]
set_property PACKAGE_PIN J4 [get_ports {ddr3_dq[3]}]

# PadFunction: IO_L2N_T0_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[4]}]
set_property SLEW FAST [get_ports {ddr3_dq[4]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[4]}]
set_property PACKAGE_PIN K1 [get_ports {ddr3_dq[4]}]

# PadFunction: IO_L4P_T0_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[5]}]
set_property SLEW FAST [get_ports {ddr3_dq[5]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[5]}]
set_property PACKAGE_PIN L3 [get_ports {ddr3_dq[5]}]

# PadFunction: IO_L5N_T0_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[6]}]
set_property SLEW FAST [get_ports {ddr3_dq[6]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[6]}]
set_property PACKAGE_PIN J5 [get_ports {ddr3_dq[6]}]

# PadFunction: IO_L6P_T0_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[7]}]
set_property SLEW FAST [get_ports {ddr3_dq[7]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[7]}]
set_property PACKAGE_PIN K6 [get_ports {ddr3_dq[7]}]

# PadFunction: IO_L8N_T1_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[8]}]
set_property SLEW FAST [get_ports {ddr3_dq[8]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[8]}]
set_property PACKAGE_PIN G6 [get_ports {ddr3_dq[8]}]

# PadFunction: IO_L11P_T1_SRCC_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[9]}]
set_property SLEW FAST [get_ports {ddr3_dq[9]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[9]}]
set_property PACKAGE_PIN H4 [get_ports {ddr3_dq[9]}]

# PadFunction: IO_L8P_T1_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[10]}]
set_property SLEW FAST [get_ports {ddr3_dq[10]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[10]}]
set_property PACKAGE_PIN H6 [get_ports {ddr3_dq[10]}]

# PadFunction: IO_L11N_T1_SRCC_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[11]}]
set_property SLEW FAST [get_ports {ddr3_dq[11]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[11]}]
set_property PACKAGE_PIN H3 [get_ports {ddr3_dq[11]}]

# PadFunction: IO_L10N_T1_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[12]}]
set_property SLEW FAST [get_ports {ddr3_dq[12]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[12]}]
set_property PACKAGE_PIN G1 [get_ports {ddr3_dq[12]}]

# PadFunction: IO_L10P_T1_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[13]}]
set_property SLEW FAST [get_ports {ddr3_dq[13]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[13]}]
set_property PACKAGE_PIN H2 [get_ports {ddr3_dq[13]}]

# PadFunction: IO_L12P_T1_MRCC_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[14]}]
set_property SLEW FAST [get_ports {ddr3_dq[14]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[14]}]
set_property PACKAGE_PIN G5 [get_ports {ddr3_dq[14]}]

# PadFunction: IO_L12N_T1_MRCC_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[15]}]
set_property SLEW FAST [get_ports {ddr3_dq[15]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[15]}]
set_property PACKAGE_PIN G4 [get_ports {ddr3_dq[15]}]

# PadFunction: IO_L17N_T2_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[16]}]
set_property SLEW FAST [get_ports {ddr3_dq[16]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[16]}]
set_property PACKAGE_PIN E2 [get_ports {ddr3_dq[16]}]

# PadFunction: IO_L17P_T2_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[17]}]
set_property SLEW FAST [get_ports {ddr3_dq[17]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[17]}]
set_property PACKAGE_PIN E3 [get_ports {ddr3_dq[17]}]

# PadFunction: IO_L16P_T2_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[18]}]
set_property SLEW FAST [get_ports {ddr3_dq[18]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[18]}]
set_property PACKAGE_PIN D4 [get_ports {ddr3_dq[18]}]

# PadFunction: IO_L13N_T2_MRCC_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[19]}]
set_property SLEW FAST [get_ports {ddr3_dq[19]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[19]}]
set_property PACKAGE_PIN E5 [get_ports {ddr3_dq[19]}]

# PadFunction: IO_L14P_T2_SRCC_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[20]}]
set_property SLEW FAST [get_ports {ddr3_dq[20]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[20]}]
set_property PACKAGE_PIN F4 [get_ports {ddr3_dq[20]}]

# PadFunction: IO_L14N_T2_SRCC_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[21]}]
set_property SLEW FAST [get_ports {ddr3_dq[21]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[21]}]
set_property PACKAGE_PIN F3 [get_ports {ddr3_dq[21]}]

# PadFunction: IO_L18N_T2_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[22]}]
set_property SLEW FAST [get_ports {ddr3_dq[22]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[22]}]
set_property PACKAGE_PIN D1 [get_ports {ddr3_dq[22]}]

# PadFunction: IO_L16N_T2_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[23]}]
set_property SLEW FAST [get_ports {ddr3_dq[23]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[23]}]
set_property PACKAGE_PIN D3 [get_ports {ddr3_dq[23]}]

# PadFunction: IO_L24N_T3_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[24]}]
set_property SLEW FAST [get_ports {ddr3_dq[24]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[24]}]
set_property PACKAGE_PIN A2 [get_ports {ddr3_dq[24]}]

# PadFunction: IO_L23P_T3_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[25]}]
set_property SLEW FAST [get_ports {ddr3_dq[25]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[25]}]
set_property PACKAGE_PIN B2 [get_ports {ddr3_dq[25]}]

# PadFunction: IO_L20N_T3_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[26]}]
set_property SLEW FAST [get_ports {ddr3_dq[26]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[26]}]
set_property PACKAGE_PIN B4 [get_ports {ddr3_dq[26]}]

# PadFunction: IO_L20P_T3_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[27]}]
set_property SLEW FAST [get_ports {ddr3_dq[27]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[27]}]
set_property PACKAGE_PIN B5 [get_ports {ddr3_dq[27]}]

# PadFunction: IO_L24P_T3_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[28]}]
set_property SLEW FAST [get_ports {ddr3_dq[28]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[28]}]
set_property PACKAGE_PIN A3 [get_ports {ddr3_dq[28]}]

# PadFunction: IO_L23N_T3_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[29]}]
set_property SLEW FAST [get_ports {ddr3_dq[29]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[29]}]
set_property PACKAGE_PIN B1 [get_ports {ddr3_dq[29]}]

# PadFunction: IO_L22N_T3_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[30]}]
set_property SLEW FAST [get_ports {ddr3_dq[30]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[30]}]
set_property PACKAGE_PIN C1 [get_ports {ddr3_dq[30]}]

# PadFunction: IO_L19P_T3_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[31]}]
set_property SLEW FAST [get_ports {ddr3_dq[31]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[31]}]
set_property PACKAGE_PIN C4 [get_ports {ddr3_dq[31]}]

# PadFunction: IO_L22N_T3_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[32]}]
set_property SLEW FAST [get_ports {ddr3_dq[32]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[32]}]
set_property PACKAGE_PIN K10 [get_ports {ddr3_dq[32]}]

# PadFunction: IO_L23N_T3_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[33]}]
set_property SLEW FAST [get_ports {ddr3_dq[33]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[33]}]
set_property PACKAGE_PIN L9 [get_ports {ddr3_dq[33]}]

# PadFunction: IO_L24N_T3_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[34]}]
set_property SLEW FAST [get_ports {ddr3_dq[34]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[34]}]
set_property PACKAGE_PIN K12 [get_ports {ddr3_dq[34]}]

# PadFunction: IO_L20N_T3_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[35]}]
set_property SLEW FAST [get_ports {ddr3_dq[35]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[35]}]
set_property PACKAGE_PIN J9 [get_ports {ddr3_dq[35]}]

# PadFunction: IO_L22P_T3_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[36]}]
set_property SLEW FAST [get_ports {ddr3_dq[36]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[36]}]
set_property PACKAGE_PIN K11 [get_ports {ddr3_dq[36]}]

# PadFunction: IO_L23P_T3_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[37]}]
set_property SLEW FAST [get_ports {ddr3_dq[37]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[37]}]
set_property PACKAGE_PIN L10 [get_ports {ddr3_dq[37]}]

# PadFunction: IO_L20P_T3_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[38]}]
set_property SLEW FAST [get_ports {ddr3_dq[38]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[38]}]
set_property PACKAGE_PIN J10 [get_ports {ddr3_dq[38]}]

# PadFunction: IO_L19P_T3_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[39]}]
set_property SLEW FAST [get_ports {ddr3_dq[39]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[39]}]
set_property PACKAGE_PIN L7 [get_ports {ddr3_dq[39]}]

# PadFunction: IO_L12N_T1_MRCC_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[40]}]
set_property SLEW FAST [get_ports {ddr3_dq[40]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[40]}]
set_property PACKAGE_PIN F14 [get_ports {ddr3_dq[40]}]

# PadFunction: IO_L12P_T1_MRCC_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[41]}]
set_property SLEW FAST [get_ports {ddr3_dq[41]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[41]}]
set_property PACKAGE_PIN F15 [get_ports {ddr3_dq[41]}]

# PadFunction: IO_L10P_T1_AD11P_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[42]}]
set_property SLEW FAST [get_ports {ddr3_dq[42]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[42]}]
set_property PACKAGE_PIN F13 [get_ports {ddr3_dq[42]}]

# PadFunction: IO_L7N_T1_AD2N_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[43]}]
set_property SLEW FAST [get_ports {ddr3_dq[43]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[43]}]
set_property PACKAGE_PIN G16 [get_ports {ddr3_dq[43]}]

# PadFunction: IO_L8P_T1_AD10P_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[44]}]
set_property SLEW FAST [get_ports {ddr3_dq[44]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[44]}]
set_property PACKAGE_PIN G15 [get_ports {ddr3_dq[44]}]

# PadFunction: IO_L10N_T1_AD11N_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[45]}]
set_property SLEW FAST [get_ports {ddr3_dq[45]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[45]}]
set_property PACKAGE_PIN E12 [get_ports {ddr3_dq[45]}]

# PadFunction: IO_L11N_T1_SRCC_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[46]}]
set_property SLEW FAST [get_ports {ddr3_dq[46]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[46]}]
set_property PACKAGE_PIN D13 [get_ports {ddr3_dq[46]}]

# PadFunction: IO_L11P_T1_SRCC_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[47]}]
set_property SLEW FAST [get_ports {ddr3_dq[47]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[47]}]
set_property PACKAGE_PIN E13 [get_ports {ddr3_dq[47]}]

# PadFunction: IO_L14P_T2_AD4P_SRCC_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[48]}]
set_property SLEW FAST [get_ports {ddr3_dq[48]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[48]}]
set_property PACKAGE_PIN D15 [get_ports {ddr3_dq[48]}]

# PadFunction: IO_L13N_T2_MRCC_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[49]}]
set_property SLEW FAST [get_ports {ddr3_dq[49]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[49]}]
set_property PACKAGE_PIN E15 [get_ports {ddr3_dq[49]}]

# PadFunction: IO_L16P_T2_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[50]}]
set_property SLEW FAST [get_ports {ddr3_dq[50]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[50]}]
set_property PACKAGE_PIN D16 [get_ports {ddr3_dq[50]}]

# PadFunction: IO_L13P_T2_MRCC_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[51]}]
set_property SLEW FAST [get_ports {ddr3_dq[51]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[51]}]
set_property PACKAGE_PIN E16 [get_ports {ddr3_dq[51]}]

# PadFunction: IO_L17P_T2_AD5P_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[52]}]
set_property SLEW FAST [get_ports {ddr3_dq[52]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[52]}]
set_property PACKAGE_PIN C17 [get_ports {ddr3_dq[52]}]

# PadFunction: IO_L17N_T2_AD5N_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[53]}]
set_property SLEW FAST [get_ports {ddr3_dq[53]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[53]}]
set_property PACKAGE_PIN B16 [get_ports {ddr3_dq[53]}]

# PadFunction: IO_L14N_T2_AD4N_SRCC_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[54]}]
set_property SLEW FAST [get_ports {ddr3_dq[54]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[54]}]
set_property PACKAGE_PIN D14 [get_ports {ddr3_dq[54]}]

# PadFunction: IO_L18P_T2_AD13P_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[55]}]
set_property SLEW FAST [get_ports {ddr3_dq[55]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[55]}]
set_property PACKAGE_PIN B17 [get_ports {ddr3_dq[55]}]

# PadFunction: IO_L20N_T3_AD6N_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[56]}]
set_property SLEW FAST [get_ports {ddr3_dq[56]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[56]}]
set_property PACKAGE_PIN B12 [get_ports {ddr3_dq[56]}]

# PadFunction: IO_L20P_T3_AD6P_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[57]}]
set_property SLEW FAST [get_ports {ddr3_dq[57]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[57]}]
set_property PACKAGE_PIN C12 [get_ports {ddr3_dq[57]}]

# PadFunction: IO_L24N_T3_AD15N_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[58]}]
set_property SLEW FAST [get_ports {ddr3_dq[58]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[58]}]
set_property PACKAGE_PIN A12 [get_ports {ddr3_dq[58]}]

# PadFunction: IO_L23N_T3_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[59]}]
set_property SLEW FAST [get_ports {ddr3_dq[59]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[59]}]
set_property PACKAGE_PIN A14 [get_ports {ddr3_dq[59]}]

# PadFunction: IO_L24P_T3_AD15P_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[60]}]
set_property SLEW FAST [get_ports {ddr3_dq[60]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[60]}]
set_property PACKAGE_PIN A13 [get_ports {ddr3_dq[60]}]

# PadFunction: IO_L22N_T3_AD7N_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[61]}]
set_property SLEW FAST [get_ports {ddr3_dq[61]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[61]}]
set_property PACKAGE_PIN B11 [get_ports {ddr3_dq[61]}]

# PadFunction: IO_L19P_T3_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[62]}]
set_property SLEW FAST [get_ports {ddr3_dq[62]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[62]}]
set_property PACKAGE_PIN C14 [get_ports {ddr3_dq[62]}]

# PadFunction: IO_L23P_T3_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dq[63]}]
set_property SLEW FAST [get_ports {ddr3_dq[63]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[63]}]
set_property PACKAGE_PIN B14 [get_ports {ddr3_dq[63]}]

# PadFunction: IO_L1N_T0_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_addr[13]}]
set_property SLEW FAST [get_ports {ddr3_addr[13]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[13]}]
set_property PACKAGE_PIN A10 [get_ports {ddr3_addr[13]}]

# PadFunction: IO_L9P_T1_DQS_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_addr[12]}]
set_property SLEW FAST [get_ports {ddr3_addr[12]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[12]}]
set_property PACKAGE_PIN H12 [get_ports {ddr3_addr[12]}]

# PadFunction: IO_L4N_T0_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_addr[11]}]
set_property SLEW FAST [get_ports {ddr3_addr[11]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[11]}]
set_property PACKAGE_PIN B7 [get_ports {ddr3_addr[11]}]

# PadFunction: IO_L17N_T2_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_addr[10]}]
set_property SLEW FAST [get_ports {ddr3_addr[10]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[10]}]
set_property PACKAGE_PIN D6 [get_ports {ddr3_addr[10]}]

# PadFunction: IO_L15P_T2_DQS_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_addr[9]}]
set_property SLEW FAST [get_ports {ddr3_addr[9]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[9]}]
set_property PACKAGE_PIN J8 [get_ports {ddr3_addr[9]}]

# PadFunction: IO_L1P_T0_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_addr[8]}]
set_property SLEW FAST [get_ports {ddr3_addr[8]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[8]}]
set_property PACKAGE_PIN B10 [get_ports {ddr3_addr[8]}]

# PadFunction: IO_L14N_T2_SRCC_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_addr[7]}]
set_property SLEW FAST [get_ports {ddr3_addr[7]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[7]}]
set_property PACKAGE_PIN E8 [get_ports {ddr3_addr[7]}]

# PadFunction: IO_L14P_T2_SRCC_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_addr[6]}]
set_property SLEW FAST [get_ports {ddr3_addr[6]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[6]}]
set_property PACKAGE_PIN F9 [get_ports {ddr3_addr[6]}]

# PadFunction: IO_L5N_T0_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_addr[5]}]
set_property SLEW FAST [get_ports {ddr3_addr[5]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[5]}]
set_property PACKAGE_PIN B6 [get_ports {ddr3_addr[5]}]

# PadFunction: IO_L8N_T1_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_addr[4]}]
set_property SLEW FAST [get_ports {ddr3_addr[4]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[4]}]
set_property PACKAGE_PIN D11 [get_ports {ddr3_addr[4]}]

# PadFunction: IO_L2N_T0_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_addr[3]}]
set_property SLEW FAST [get_ports {ddr3_addr[3]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[3]}]
set_property PACKAGE_PIN A9 [get_ports {ddr3_addr[3]}]

# PadFunction: IO_L8P_T1_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_addr[2]}]
set_property SLEW FAST [get_ports {ddr3_addr[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[2]}]
set_property PACKAGE_PIN E11 [get_ports {ddr3_addr[2]}]

# PadFunction: IO_L2P_T0_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_addr[1]}]
set_property SLEW FAST [get_ports {ddr3_addr[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[1]}]
set_property PACKAGE_PIN B9 [get_ports {ddr3_addr[1]}]

# PadFunction: IO_L10P_T1_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_addr[0]}]
set_property SLEW FAST [get_ports {ddr3_addr[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[0]}]
set_property PACKAGE_PIN E10 [get_ports {ddr3_addr[0]}]

# PadFunction: IO_L3N_T0_DQS_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_ba[2]}]
set_property SLEW FAST [get_ports {ddr3_ba[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_ba[2]}]
set_property PACKAGE_PIN A7 [get_ports {ddr3_ba[2]}]

# PadFunction: IO_L18P_T2_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_ba[1]}]
set_property SLEW FAST [get_ports {ddr3_ba[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_ba[1]}]
set_property PACKAGE_PIN H7 [get_ports {ddr3_ba[1]}]

# PadFunction: IO_L16P_T2_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_ba[0]}]
set_property SLEW FAST [get_ports {ddr3_ba[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_ba[0]}]
set_property PACKAGE_PIN F8 [get_ports {ddr3_ba[0]}]

# PadFunction: IO_L7N_T1_34
set_property VCCAUX_IO HIGH [get_ports ddr3_ras_n]
set_property SLEW FAST [get_ports ddr3_ras_n]
set_property IOSTANDARD SSTL15 [get_ports ddr3_ras_n]
set_property PACKAGE_PIN H11 [get_ports ddr3_ras_n]

# PadFunction: IO_L17P_T2_34
set_property VCCAUX_IO HIGH [get_ports ddr3_cas_n]
set_property SLEW FAST [get_ports ddr3_cas_n]
set_property IOSTANDARD SSTL15 [get_ports ddr3_cas_n]
set_property PACKAGE_PIN E7 [get_ports ddr3_cas_n]

# PadFunction: IO_L16N_T2_34
set_property VCCAUX_IO HIGH [get_ports ddr3_we_n]
set_property SLEW FAST [get_ports ddr3_we_n]
set_property IOSTANDARD SSTL15 [get_ports ddr3_we_n]
set_property PACKAGE_PIN F7 [get_ports ddr3_we_n]

# PadFunction: IO_L7P_T1_AD2P_35
set_property VCCAUX_IO HIGH [get_ports ddr3_reset_n]
set_property SLEW FAST [get_ports ddr3_reset_n]
set_property IOSTANDARD LVCMOS15 [get_ports ddr3_reset_n]
set_property PACKAGE_PIN G17 [get_ports ddr3_reset_n]

# PadFunction: IO_L10N_T1_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_cke[0]}]
set_property SLEW FAST [get_ports {ddr3_cke[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_cke[0]}]
set_property PACKAGE_PIN D10 [get_ports {ddr3_cke[0]}]

# PadFunction: IO_L18N_T2_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_odt[0]}]
set_property SLEW FAST [get_ports {ddr3_odt[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_odt[0]}]
set_property PACKAGE_PIN G7 [get_ports {ddr3_odt[0]}]

# PadFunction: IO_L7P_T1_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_cs_n[0]}]
set_property SLEW FAST [get_ports {ddr3_cs_n[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_cs_n[0]}]
set_property PACKAGE_PIN J11 [get_ports {ddr3_cs_n[0]}]

# PadFunction: IO_L1N_T0_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dm[0]}]
set_property SLEW FAST [get_ports {ddr3_dm[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[0]}]
set_property PACKAGE_PIN J3 [get_ports {ddr3_dm[0]}]

# PadFunction: IO_L7N_T1_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dm[1]}]
set_property SLEW FAST [get_ports {ddr3_dm[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[1]}]
set_property PACKAGE_PIN F2 [get_ports {ddr3_dm[1]}]

# PadFunction: IO_L18P_T2_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dm[2]}]
set_property SLEW FAST [get_ports {ddr3_dm[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[2]}]
set_property PACKAGE_PIN E1 [get_ports {ddr3_dm[2]}]

# PadFunction: IO_L22P_T3_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dm[3]}]
set_property SLEW FAST [get_ports {ddr3_dm[3]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[3]}]
set_property PACKAGE_PIN C2 [get_ports {ddr3_dm[3]}]

# PadFunction: IO_L24P_T3_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_dm[4]}]
set_property SLEW FAST [get_ports {ddr3_dm[4]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[4]}]
set_property PACKAGE_PIN L12 [get_ports {ddr3_dm[4]}]

# PadFunction: IO_L8N_T1_AD10N_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dm[5]}]
set_property SLEW FAST [get_ports {ddr3_dm[5]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[5]}]
set_property PACKAGE_PIN G14 [get_ports {ddr3_dm[5]}]

# PadFunction: IO_L16N_T2_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dm[6]}]
set_property SLEW FAST [get_ports {ddr3_dm[6]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[6]}]
set_property PACKAGE_PIN C16 [get_ports {ddr3_dm[6]}]

# PadFunction: IO_L22P_T3_AD7P_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dm[7]}]
set_property SLEW FAST [get_ports {ddr3_dm[7]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[7]}]
set_property PACKAGE_PIN C11 [get_ports {ddr3_dm[7]}]

# PadFunction: IO_L13P_T2_MRCC_34
set_property VCCAUX_IO DONTCARE [get_ports sys_clk_p]
set_property IOSTANDARD DIFF_SSTL15 [get_ports sys_clk_p]

# PadFunction: IO_L13N_T2_MRCC_34
set_property IOSTANDARD DIFF_SSTL15 [get_ports sys_clk_n]
set_property PACKAGE_PIN H9 [get_ports sys_clk_p]
set_property PACKAGE_PIN G9 [get_ports sys_clk_n]

# PadFunction: IO_L3P_T0_DQS_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dqs_p[0]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[0]}]

# PadFunction: IO_L3N_T0_DQS_33
set_property SLEW FAST [get_ports {ddr3_dqs_n[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[0]}]
set_property PACKAGE_PIN K3 [get_ports {ddr3_dqs_p[0]}]
set_property PACKAGE_PIN K2 [get_ports {ddr3_dqs_n[0]}]

# PadFunction: IO_L9P_T1_DQS_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dqs_p[1]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[1]}]

# PadFunction: IO_L9N_T1_DQS_33
set_property SLEW FAST [get_ports {ddr3_dqs_n[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[1]}]
set_property PACKAGE_PIN J1 [get_ports {ddr3_dqs_p[1]}]
set_property PACKAGE_PIN H1 [get_ports {ddr3_dqs_n[1]}]

# PadFunction: IO_L15P_T2_DQS_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dqs_p[2]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[2]}]

# PadFunction: IO_L15N_T2_DQS_33
set_property SLEW FAST [get_ports {ddr3_dqs_n[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[2]}]
set_property PACKAGE_PIN E6 [get_ports {ddr3_dqs_p[2]}]
set_property PACKAGE_PIN D5 [get_ports {ddr3_dqs_n[2]}]

# PadFunction: IO_L21P_T3_DQS_33
set_property VCCAUX_IO HIGH [get_ports {ddr3_dqs_p[3]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[3]}]

# PadFunction: IO_L21N_T3_DQS_33
set_property SLEW FAST [get_ports {ddr3_dqs_n[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[3]}]
set_property PACKAGE_PIN A5 [get_ports {ddr3_dqs_p[3]}]
set_property PACKAGE_PIN A4 [get_ports {ddr3_dqs_n[3]}]

# PadFunction: IO_L21P_T3_DQS_34
set_property VCCAUX_IO HIGH [get_ports {ddr3_dqs_p[4]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[4]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[4]}]

# PadFunction: IO_L21N_T3_DQS_34
set_property SLEW FAST [get_ports {ddr3_dqs_n[4]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[4]}]
set_property PACKAGE_PIN L8 [get_ports {ddr3_dqs_p[4]}]
set_property PACKAGE_PIN K8 [get_ports {ddr3_dqs_n[4]}]

# PadFunction: IO_L9P_T1_DQS_AD3P_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dqs_p[5]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[5]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[5]}]

# PadFunction: IO_L9N_T1_DQS_AD3N_35
set_property SLEW FAST [get_ports {ddr3_dqs_n[5]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[5]}]
set_property PACKAGE_PIN G12 [get_ports {ddr3_dqs_p[5]}]
set_property PACKAGE_PIN F12 [get_ports {ddr3_dqs_n[5]}]

# PadFunction: IO_L15P_T2_DQS_AD12P_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dqs_p[6]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[6]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[6]}]

# PadFunction: IO_L15N_T2_DQS_AD12N_35
set_property SLEW FAST [get_ports {ddr3_dqs_n[6]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[6]}]
set_property PACKAGE_PIN F17 [get_ports {ddr3_dqs_p[6]}]
set_property PACKAGE_PIN E17 [get_ports {ddr3_dqs_n[6]}]

# PadFunction: IO_L21P_T3_DQS_AD14P_35
set_property VCCAUX_IO HIGH [get_ports {ddr3_dqs_p[7]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[7]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[7]}]

# PadFunction: IO_L21N_T3_DQS_AD14N_35
set_property SLEW FAST [get_ports {ddr3_dqs_n[7]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[7]}]
set_property PACKAGE_PIN B15 [get_ports {ddr3_dqs_p[7]}]
set_property PACKAGE_PIN A15 [get_ports {ddr3_dqs_n[7]}]

# PadFunction: IO_L11P_T1_SRCC_34
set_property VCCAUX_IO HIGH [get_ports ddr3_ck_p]
set_property SLEW FAST [get_ports ddr3_ck_p]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddr3_ck_p]

# PadFunction: IO_L11N_T1_SRCC_34
set_property SLEW FAST [get_ports ddr3_ck_n]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddr3_ck_n]
set_property PACKAGE_PIN G10 [get_ports ddr3_ck_p]
set_property PACKAGE_PIN F10 [get_ports ddr3_ck_n]

set_property IODELAY_GROUP MEMCTL_IODELAY_MIG0 [get_cells -hier -filter {NAME =~ *.idelaye2}]


#set_property LOC PHASER_OUT_PHY_X1Y19 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
#set_property LOC PHASER_OUT_PHY_X1Y18 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
#set_property LOC PHASER_OUT_PHY_X1Y17 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
#set_property LOC PHASER_OUT_PHY_X1Y16 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
#set_property LOC PHASER_OUT_PHY_X1Y23 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
#set_property LOC PHASER_OUT_PHY_X1Y22 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
#set_property LOC PHASER_OUT_PHY_X1Y21 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
#set_property LOC PHASER_OUT_PHY_X1Y20 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
#set_property LOC PHASER_OUT_PHY_X1Y26 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
#set_property LOC PHASER_OUT_PHY_X1Y25 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
#set_property LOC PHASER_OUT_PHY_X1Y24 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]

#set_property LOC PHASER_IN_PHY_X1Y19 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
#set_property LOC PHASER_IN_PHY_X1Y18 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
#set_property LOC PHASER_IN_PHY_X1Y17 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
#set_property LOC PHASER_IN_PHY_X1Y16 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
### set_property LOC PHASER_IN_PHY_X1Y23 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
### set_property LOC PHASER_IN_PHY_X1Y22 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
### set_property LOC PHASER_IN_PHY_X1Y21 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
#set_property LOC PHASER_IN_PHY_X1Y20 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
#set_property LOC PHASER_IN_PHY_X1Y26 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
#set_property LOC PHASER_IN_PHY_X1Y25 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
#set_property LOC PHASER_IN_PHY_X1Y24 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]



#set_property LOC OUT_FIFO_X1Y19 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
#set_property LOC OUT_FIFO_X1Y18 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
#set_property LOC OUT_FIFO_X1Y17 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
#set_property LOC OUT_FIFO_X1Y16 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
#set_property LOC OUT_FIFO_X1Y23 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
#set_property LOC OUT_FIFO_X1Y22 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
#set_property LOC OUT_FIFO_X1Y21 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
#set_property LOC OUT_FIFO_X1Y20 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
#set_property LOC OUT_FIFO_X1Y26 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
#set_property LOC OUT_FIFO_X1Y25 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
#set_property LOC OUT_FIFO_X1Y24 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]

#set_property LOC IN_FIFO_X1Y19 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
#set_property LOC IN_FIFO_X1Y18 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
#set_property LOC IN_FIFO_X1Y17 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
#set_property LOC IN_FIFO_X1Y16 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
#set_property LOC IN_FIFO_X1Y20 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
#set_property LOC IN_FIFO_X1Y26 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
#set_property LOC IN_FIFO_X1Y25 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
#set_property LOC IN_FIFO_X1Y24 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]

#set_property LOC PHY_CONTROL_X1Y4 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i}]
#set_property LOC PHY_CONTROL_X1Y5 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i}]
#set_property LOC PHY_CONTROL_X1Y6 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i}]

#set_property LOC PHASER_REF_X1Y4 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i}]
#set_property LOC PHASER_REF_X1Y5 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i}]
#set_property LOC PHASER_REF_X1Y6 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i}]

#set_property LOC OLOGIC_X1Y243 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
#set_property LOC OLOGIC_X1Y231 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
#set_property LOC OLOGIC_X1Y219 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
#set_property LOC OLOGIC_X1Y207 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
#set_property LOC OLOGIC_X1Y257 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
#set_property LOC OLOGIC_X1Y331 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
#set_property LOC OLOGIC_X1Y319 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
#set_property LOC OLOGIC_X1Y307 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]


set_property LOC PHASER_OUT_PHY_X1Y19 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y18 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y17 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y16 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y23 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y22 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y21 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y20 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y26 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y25 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y24 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]

set_property LOC PHASER_IN_PHY_X1Y19 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y18 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y17 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y16 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
## set_property LOC PHASER_IN_PHY_X1Y23 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
## set_property LOC PHASER_IN_PHY_X1Y22 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
## set_property LOC PHASER_IN_PHY_X1Y21 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y20 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y26 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y25 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y24 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]



set_property LOC OUT_FIFO_X1Y19 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X1Y18 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X1Y17 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X1Y16 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property LOC OUT_FIFO_X1Y23 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X1Y22 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X1Y21 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X1Y20 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property LOC OUT_FIFO_X1Y26 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X1Y25 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X1Y24 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]

set_property LOC IN_FIFO_X1Y19 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y18 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y17 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y16 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y20 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y26 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y25 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y24 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]

set_property LOC PHY_CONTROL_X1Y4 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i}]
set_property LOC PHY_CONTROL_X1Y5 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i}]
set_property LOC PHY_CONTROL_X1Y6 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i}]

set_property LOC PHASER_REF_X1Y4 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X1Y5 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X1Y6 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i}]

set_property LOC OLOGIC_X1Y243 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y231 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y219 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y207 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y257 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y331 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y319 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y307 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]


set_property LOC PLLE2_ADV_X1Y5 [get_cells -hier -filter {NAME =~ */u_ddr3_infrastructure/plle2_i}]
set_property LOC MMCME2_ADV_X1Y5 [get_cells -hier -filter {NAME =~ */u_ddr3_infrastructure/gen_mmcm.mmcm_i}]


#set_multicycle_path -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] -to   [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] -setup 6

#set_multicycle_path -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] -to   [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] -hold 5

#set_multicycle_path -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r*}] #                    -to   [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] #                    -setup 6

#set_multicycle_path -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r*}] #                    -to   [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] #                    -hold 5

#set_max_delay -from [get_cells -hier -filter {NAME =~ */u_phase_detector && IS_SEQUENTIAL}] -to [get_cells -hier -filter {NAME =~ *pos_edge_samp*}] 1.250000
#set_max_delay -from [get_cells -hier -filter {NAME =~ */u_phase_detector && IS_SEQUENTIAL}] -to [get_cells -hier -filter {NAME =~ *neg_edge_samp*}] 1.250000

set_false_path -through [get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]]

set_multicycle_path -setup -start -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] 2
set_multicycle_path -hold -start -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] 1

set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/* && IS_SEQUENTIAL}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1*}] 20.000
set_max_delay -datapath_only -from [get_cells -hier *rstdiv0_sync_r1_reg*] -to [get_pins -filter {NAME =~ */RESET} -of [get_cells -hier -filter {REF_NAME == PHY_CONTROL}]] 5.000
#set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/*}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1*}] 20
#set_max_delay -from [get_cells -hier rstdiv0_sync_r1*] -to [get_pins -filter {NAME =~ */RESET} -of [get_cells -hier -filter {REF_NAME == PHY_CONTROL}]] -datapath_only 5

set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *ddr3_infrastructure/rstdiv0_sync_r1_reg*}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1*}] 20.000
#set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *ddr3_infrastructure/rstdiv0_sync_r1*}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/*rst_r1*}] 20





connect_debug_port u_ila_0/probe3 [get_nets [list {memctl/mem_ctl_top/crf/rng_prd[0]} {memctl/mem_ctl_top/crf/rng_prd[1]} {memctl/mem_ctl_top/crf/rng_prd[2]} {memctl/mem_ctl_top/crf/rng_prd[3]} {memctl/mem_ctl_top/crf/rng_prd[4]} {memctl/mem_ctl_top/crf/rng_prd[5]} {memctl/mem_ctl_top/crf/rng_prd[6]} {memctl/mem_ctl_top/crf/rng_prd[7]} {memctl/mem_ctl_top/crf/rng_prd[8]} {memctl/mem_ctl_top/crf/rng_prd[9]} {memctl/mem_ctl_top/crf/rng_prd[10]} {memctl/mem_ctl_top/crf/rng_prd[11]} {memctl/mem_ctl_top/crf/rng_prd[12]} {memctl/mem_ctl_top/crf/rng_prd[13]} {memctl/mem_ctl_top/crf/rng_prd[14]} {memctl/mem_ctl_top/crf/rng_prd[15]} {memctl/mem_ctl_top/crf/rng_prd[16]} {memctl/mem_ctl_top/crf/rng_prd[17]} {memctl/mem_ctl_top/crf/rng_prd[18]} {memctl/mem_ctl_top/crf/rng_prd[19]} {memctl/mem_ctl_top/crf/rng_prd[20]} {memctl/mem_ctl_top/crf/rng_prd[21]} {memctl/mem_ctl_top/crf/rng_prd[22]} {memctl/mem_ctl_top/crf/rng_prd[23]} {memctl/mem_ctl_top/crf/rng_prd[24]} {memctl/mem_ctl_top/crf/rng_prd[25]} {memctl/mem_ctl_top/crf/rng_prd[26]} {memctl/mem_ctl_top/crf/rng_prd[27]} {memctl/mem_ctl_top/crf/rng_prd[28]} {memctl/mem_ctl_top/crf/rng_prd[29]} {memctl/mem_ctl_top/crf/rng_prd[30]} {memctl/mem_ctl_top/crf/rng_prd[31]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list memctl/mem_ctl_top/crf/rng_boost_enable]]


create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 128 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {memctl/imoControllerIO_imo_out_inst[0]} {memctl/imoControllerIO_imo_out_inst[1]} {memctl/imoControllerIO_imo_out_inst[2]} {memctl/imoControllerIO_imo_out_inst[3]} {memctl/imoControllerIO_imo_out_inst[4]} {memctl/imoControllerIO_imo_out_inst[5]} {memctl/imoControllerIO_imo_out_inst[6]} {memctl/imoControllerIO_imo_out_inst[7]} {memctl/imoControllerIO_imo_out_inst[8]} {memctl/imoControllerIO_imo_out_inst[9]} {memctl/imoControllerIO_imo_out_inst[10]} {memctl/imoControllerIO_imo_out_inst[11]} {memctl/imoControllerIO_imo_out_inst[12]} {memctl/imoControllerIO_imo_out_inst[13]} {memctl/imoControllerIO_imo_out_inst[14]} {memctl/imoControllerIO_imo_out_inst[15]} {memctl/imoControllerIO_imo_out_inst[16]} {memctl/imoControllerIO_imo_out_inst[17]} {memctl/imoControllerIO_imo_out_inst[18]} {memctl/imoControllerIO_imo_out_inst[19]} {memctl/imoControllerIO_imo_out_inst[20]} {memctl/imoControllerIO_imo_out_inst[21]} {memctl/imoControllerIO_imo_out_inst[22]} {memctl/imoControllerIO_imo_out_inst[23]} {memctl/imoControllerIO_imo_out_inst[24]} {memctl/imoControllerIO_imo_out_inst[25]} {memctl/imoControllerIO_imo_out_inst[26]} {memctl/imoControllerIO_imo_out_inst[27]} {memctl/imoControllerIO_imo_out_inst[28]} {memctl/imoControllerIO_imo_out_inst[29]} {memctl/imoControllerIO_imo_out_inst[30]} {memctl/imoControllerIO_imo_out_inst[31]} {memctl/imoControllerIO_imo_out_inst[32]} {memctl/imoControllerIO_imo_out_inst[33]} {memctl/imoControllerIO_imo_out_inst[34]} {memctl/imoControllerIO_imo_out_inst[35]} {memctl/imoControllerIO_imo_out_inst[36]} {memctl/imoControllerIO_imo_out_inst[37]} {memctl/imoControllerIO_imo_out_inst[38]} {memctl/imoControllerIO_imo_out_inst[39]} {memctl/imoControllerIO_imo_out_inst[40]} {memctl/imoControllerIO_imo_out_inst[41]} {memctl/imoControllerIO_imo_out_inst[42]} {memctl/imoControllerIO_imo_out_inst[43]} {memctl/imoControllerIO_imo_out_inst[44]} {memctl/imoControllerIO_imo_out_inst[45]} {memctl/imoControllerIO_imo_out_inst[46]} {memctl/imoControllerIO_imo_out_inst[47]} {memctl/imoControllerIO_imo_out_inst[48]} {memctl/imoControllerIO_imo_out_inst[49]} {memctl/imoControllerIO_imo_out_inst[50]} {memctl/imoControllerIO_imo_out_inst[51]} {memctl/imoControllerIO_imo_out_inst[52]} {memctl/imoControllerIO_imo_out_inst[53]} {memctl/imoControllerIO_imo_out_inst[54]} {memctl/imoControllerIO_imo_out_inst[55]} {memctl/imoControllerIO_imo_out_inst[56]} {memctl/imoControllerIO_imo_out_inst[57]} {memctl/imoControllerIO_imo_out_inst[58]} {memctl/imoControllerIO_imo_out_inst[59]} {memctl/imoControllerIO_imo_out_inst[60]} {memctl/imoControllerIO_imo_out_inst[61]} {memctl/imoControllerIO_imo_out_inst[62]} {memctl/imoControllerIO_imo_out_inst[63]} {memctl/imoControllerIO_imo_out_inst[64]} {memctl/imoControllerIO_imo_out_inst[65]} {memctl/imoControllerIO_imo_out_inst[66]} {memctl/imoControllerIO_imo_out_inst[67]} {memctl/imoControllerIO_imo_out_inst[68]} {memctl/imoControllerIO_imo_out_inst[69]} {memctl/imoControllerIO_imo_out_inst[70]} {memctl/imoControllerIO_imo_out_inst[71]} {memctl/imoControllerIO_imo_out_inst[72]} {memctl/imoControllerIO_imo_out_inst[73]} {memctl/imoControllerIO_imo_out_inst[74]} {memctl/imoControllerIO_imo_out_inst[75]} {memctl/imoControllerIO_imo_out_inst[76]} {memctl/imoControllerIO_imo_out_inst[77]} {memctl/imoControllerIO_imo_out_inst[78]} {memctl/imoControllerIO_imo_out_inst[79]} {memctl/imoControllerIO_imo_out_inst[80]} {memctl/imoControllerIO_imo_out_inst[81]} {memctl/imoControllerIO_imo_out_inst[82]} {memctl/imoControllerIO_imo_out_inst[83]} {memctl/imoControllerIO_imo_out_inst[84]} {memctl/imoControllerIO_imo_out_inst[85]} {memctl/imoControllerIO_imo_out_inst[86]} {memctl/imoControllerIO_imo_out_inst[87]} {memctl/imoControllerIO_imo_out_inst[88]} {memctl/imoControllerIO_imo_out_inst[89]} {memctl/imoControllerIO_imo_out_inst[90]} {memctl/imoControllerIO_imo_out_inst[91]} {memctl/imoControllerIO_imo_out_inst[92]} {memctl/imoControllerIO_imo_out_inst[93]} {memctl/imoControllerIO_imo_out_inst[94]} {memctl/imoControllerIO_imo_out_inst[95]} {memctl/imoControllerIO_imo_out_inst[96]} {memctl/imoControllerIO_imo_out_inst[97]} {memctl/imoControllerIO_imo_out_inst[98]} {memctl/imoControllerIO_imo_out_inst[99]} {memctl/imoControllerIO_imo_out_inst[100]} {memctl/imoControllerIO_imo_out_inst[101]} {memctl/imoControllerIO_imo_out_inst[102]} {memctl/imoControllerIO_imo_out_inst[103]} {memctl/imoControllerIO_imo_out_inst[104]} {memctl/imoControllerIO_imo_out_inst[105]} {memctl/imoControllerIO_imo_out_inst[106]} {memctl/imoControllerIO_imo_out_inst[107]} {memctl/imoControllerIO_imo_out_inst[108]} {memctl/imoControllerIO_imo_out_inst[109]} {memctl/imoControllerIO_imo_out_inst[110]} {memctl/imoControllerIO_imo_out_inst[111]} {memctl/imoControllerIO_imo_out_inst[112]} {memctl/imoControllerIO_imo_out_inst[113]} {memctl/imoControllerIO_imo_out_inst[114]} {memctl/imoControllerIO_imo_out_inst[115]} {memctl/imoControllerIO_imo_out_inst[116]} {memctl/imoControllerIO_imo_out_inst[117]} {memctl/imoControllerIO_imo_out_inst[118]} {memctl/imoControllerIO_imo_out_inst[119]} {memctl/imoControllerIO_imo_out_inst[120]} {memctl/imoControllerIO_imo_out_inst[121]} {memctl/imoControllerIO_imo_out_inst[122]} {memctl/imoControllerIO_imo_out_inst[123]} {memctl/imoControllerIO_imo_out_inst[124]} {memctl/imoControllerIO_imo_out_inst[125]} {memctl/imoControllerIO_imo_out_inst[126]} {memctl/imoControllerIO_imo_out_inst[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {memctl/mem_ctl_top/crf/cr_wdata[0]} {memctl/mem_ctl_top/crf/cr_wdata[1]} {memctl/mem_ctl_top/crf/cr_wdata[2]} {memctl/mem_ctl_top/crf/cr_wdata[3]} {memctl/mem_ctl_top/crf/cr_wdata[4]} {memctl/mem_ctl_top/crf/cr_wdata[5]} {memctl/mem_ctl_top/crf/cr_wdata[6]} {memctl/mem_ctl_top/crf/cr_wdata[7]} {memctl/mem_ctl_top/crf/cr_wdata[8]} {memctl/mem_ctl_top/crf/cr_wdata[9]} {memctl/mem_ctl_top/crf/cr_wdata[10]} {memctl/mem_ctl_top/crf/cr_wdata[11]} {memctl/mem_ctl_top/crf/cr_wdata[12]} {memctl/mem_ctl_top/crf/cr_wdata[13]} {memctl/mem_ctl_top/crf/cr_wdata[14]} {memctl/mem_ctl_top/crf/cr_wdata[15]} {memctl/mem_ctl_top/crf/cr_wdata[16]} {memctl/mem_ctl_top/crf/cr_wdata[17]} {memctl/mem_ctl_top/crf/cr_wdata[18]} {memctl/mem_ctl_top/crf/cr_wdata[19]} {memctl/mem_ctl_top/crf/cr_wdata[20]} {memctl/mem_ctl_top/crf/cr_wdata[21]} {memctl/mem_ctl_top/crf/cr_wdata[22]} {memctl/mem_ctl_top/crf/cr_wdata[23]} {memctl/mem_ctl_top/crf/cr_wdata[24]} {memctl/mem_ctl_top/crf/cr_wdata[25]} {memctl/mem_ctl_top/crf/cr_wdata[26]} {memctl/mem_ctl_top/crf/cr_wdata[27]} {memctl/mem_ctl_top/crf/cr_wdata[28]} {memctl/mem_ctl_top/crf/cr_wdata[29]} {memctl/mem_ctl_top/crf/cr_wdata[30]} {memctl/mem_ctl_top/crf/cr_wdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {memctl/mem_ctl_top/crf/cr_rf[9]_12[0]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[1]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[2]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[3]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[4]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[5]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[6]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[7]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[8]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[9]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[10]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[11]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[12]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[13]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[14]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[15]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[16]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[17]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[18]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[19]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[20]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[21]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[22]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[23]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[24]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[25]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[26]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[27]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[28]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[29]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[30]} {memctl/mem_ctl_top/crf/cr_rf[9]_12[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {memctl/mem_ctl_top/crf/cr_rf[8]_13[0]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[1]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[2]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[3]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[4]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[5]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[6]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[7]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[8]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[9]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[10]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[11]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[12]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[13]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[14]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[15]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[16]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[17]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[18]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[19]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[20]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[21]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[22]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[23]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[24]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[25]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[26]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[27]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[28]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[29]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[30]} {memctl/mem_ctl_top/crf/cr_rf[8]_13[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {memctl/mem_ctl_top/crf/cr_rf[7]_14[0]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[1]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[2]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[3]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[4]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[5]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[6]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[7]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[8]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[9]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[10]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[11]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[12]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[13]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[14]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[15]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[16]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[17]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[18]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[19]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[20]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[21]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[22]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[23]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[24]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[25]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[26]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[27]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[28]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[29]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[30]} {memctl/mem_ctl_top/crf/cr_rf[7]_14[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {memctl/mem_ctl_top/crf/cr_rf[6]_15[0]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[1]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[2]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[3]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[4]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[5]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[6]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[7]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[8]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[9]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[10]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[11]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[12]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[13]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[14]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[15]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[16]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[17]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[18]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[19]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[20]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[21]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[22]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[23]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[24]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[25]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[26]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[27]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[28]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[29]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[30]} {memctl/mem_ctl_top/crf/cr_rf[6]_15[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {memctl/mem_ctl_top/crf/cr_rf[5]_5[0]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[1]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[2]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[3]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[4]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[5]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[6]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[7]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[8]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[9]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[10]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[11]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[12]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[13]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[14]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[15]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[16]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[17]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[18]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[19]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[20]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[21]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[22]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[23]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[24]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[25]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[26]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[27]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[28]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[29]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[30]} {memctl/mem_ctl_top/crf/cr_rf[5]_5[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {memctl/mem_ctl_top/crf/cr_rf[4]_4[0]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[1]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[2]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[3]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[4]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[5]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[6]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[7]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[8]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[9]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[10]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[11]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[12]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[13]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[14]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[15]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[16]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[17]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[18]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[19]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[20]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[21]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[22]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[23]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[24]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[25]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[26]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[27]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[28]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[29]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[30]} {memctl/mem_ctl_top/crf/cr_rf[4]_4[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {memctl/mem_ctl_top/crf/cr_rf[3]_3[0]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[1]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[2]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[3]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[4]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[5]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[6]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[7]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[8]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[9]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[10]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[11]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[12]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[13]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[14]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[15]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[16]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[17]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[18]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[19]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[20]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[21]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[22]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[23]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[24]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[25]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[26]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[27]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[28]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[29]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[30]} {memctl/mem_ctl_top/crf/cr_rf[3]_3[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {memctl/mem_ctl_top/crf/cr_rf[2]_2[0]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[1]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[2]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[3]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[4]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[5]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[6]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[7]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[8]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[9]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[10]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[11]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[12]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[13]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[14]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[15]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[16]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[17]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[18]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[19]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[20]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[21]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[22]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[23]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[24]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[25]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[26]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[27]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[28]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[29]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[30]} {memctl/mem_ctl_top/crf/cr_rf[2]_2[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {memctl/mem_ctl_top/crf/cr_rf[15]_6[0]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[1]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[2]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[3]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[4]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[5]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[6]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[7]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[8]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[9]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[10]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[11]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[12]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[13]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[14]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[15]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[16]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[17]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[18]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[19]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[20]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[21]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[22]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[23]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[24]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[25]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[26]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[27]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[28]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[29]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[30]} {memctl/mem_ctl_top/crf/cr_rf[15]_6[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {memctl/mem_ctl_top/crf/cr_rf[14]_7[0]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[1]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[2]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[3]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[4]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[5]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[6]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[7]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[8]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[9]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[10]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[11]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[12]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[13]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[14]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[15]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[16]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[17]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[18]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[19]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[20]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[21]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[22]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[23]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[24]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[25]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[26]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[27]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[28]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[29]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[30]} {memctl/mem_ctl_top/crf/cr_rf[14]_7[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {memctl/mem_ctl_top/crf/cr_rf[1]_1[0]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[1]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[2]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[3]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[4]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[5]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[6]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[7]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[8]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[9]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[10]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[11]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[12]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[13]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[14]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[15]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[16]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[17]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[18]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[19]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[20]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[21]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[22]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[23]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[24]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[25]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[26]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[27]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[28]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[29]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[30]} {memctl/mem_ctl_top/crf/cr_rf[1]_1[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {memctl/mem_ctl_top/crf/cr_rf[13]_8[0]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[1]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[2]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[3]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[4]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[5]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[6]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[7]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[8]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[9]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[10]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[11]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[12]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[13]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[14]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[15]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[16]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[17]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[18]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[19]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[20]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[21]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[22]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[23]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[24]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[25]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[26]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[27]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[28]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[29]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[30]} {memctl/mem_ctl_top/crf/cr_rf[13]_8[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {memctl/mem_ctl_top/crf/cr_rf[12]_9[0]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[1]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[2]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[3]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[4]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[5]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[6]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[7]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[8]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[9]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[10]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[11]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[12]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[13]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[14]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[15]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[16]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[17]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[18]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[19]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[20]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[21]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[22]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[23]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[24]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[25]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[26]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[27]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[28]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[29]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[30]} {memctl/mem_ctl_top/crf/cr_rf[12]_9[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {memctl/mem_ctl_top/crf/cr_rf[11]_10[0]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[1]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[2]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[3]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[4]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[5]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[6]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[7]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[8]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[9]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[10]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[11]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[12]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[13]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[14]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[15]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[16]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[17]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[18]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[19]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[20]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[21]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[22]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[23]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[24]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[25]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[26]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[27]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[28]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[29]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[30]} {memctl/mem_ctl_top/crf/cr_rf[11]_10[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {memctl/mem_ctl_top/crf/cr_rf[10]_11[0]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[1]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[2]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[3]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[4]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[5]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[6]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[7]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[8]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[9]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[10]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[11]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[12]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[13]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[14]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[15]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[16]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[17]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[18]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[19]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[20]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[21]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[22]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[23]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[24]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[25]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[26]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[27]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[28]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[29]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[30]} {memctl/mem_ctl_top/crf/cr_rf[10]_11[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {memctl/mem_ctl_top/crf/cr_rf[0]_0[0]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[1]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[2]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[3]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[4]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[5]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[6]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[7]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[8]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[9]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[10]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[11]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[12]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[13]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[14]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[15]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[16]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[17]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[18]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[19]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[20]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[21]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[22]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[23]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[24]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[25]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[26]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[27]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[28]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[29]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[30]} {memctl/mem_ctl_top/crf/cr_rf[0]_0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list memctl/imoControllerIO_imo_out_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list memctl/imo_req_ack]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets ui_clk]
