Loading plugins phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\CharacterVga.cyprj -d CY8C5888LTI-LP097 -s C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 0s.968ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.046ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CharacterVga.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\CharacterVga.cyprj -dcpsoc3 CharacterVga.v -verilog
======================================================================

======================================================================
Compiling:  CharacterVga.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\CharacterVga.cyprj -dcpsoc3 CharacterVga.v -verilog
======================================================================

======================================================================
Compiling:  CharacterVga.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\CharacterVga.cyprj -dcpsoc3 -verilog CharacterVga.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun May 05 15:08:49 2019


======================================================================
Compiling:  CharacterVga.v
Program  :   vpp
Options  :    -yv2 -q10 CharacterVga.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun May 05 15:08:49 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CharacterVga.ctl'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 95, col 56):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 113, col 56):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 131, col 56):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 149, col 56):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 181, col 52):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 199, col 58):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 214, col 58):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 229, col 58):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 244, col 58):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 279, col 75):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.

vlogfe:  No errors.


======================================================================
Compiling:  CharacterVga.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\CharacterVga.cyprj -dcpsoc3 -verilog CharacterVga.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun May 05 15:08:49 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\codegentemp\CharacterVga.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\codegentemp\CharacterVga.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  CharacterVga.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\CharacterVga.cyprj -dcpsoc3 -verilog CharacterVga.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun May 05 15:08:49 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\codegentemp\CharacterVga.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\codegentemp\CharacterVga.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\VideoController:MODULE_1:g2:a0:b_10\
	\VideoController:MODULE_1:g2:a0:b_9\
	\VideoController:MODULE_1:g2:a0:b_8\
	\VideoController:MODULE_1:g2:a0:b_7\
	\VideoController:MODULE_1:g2:a0:b_6\
	\VideoController:MODULE_1:g2:a0:b_5\
	\VideoController:MODULE_1:g2:a0:b_4\
	\VideoController:MODULE_1:g2:a0:b_3\
	\VideoController:MODULE_1:g2:a0:b_2\
	\VideoController:MODULE_1:g2:a0:b_1\
	\VideoController:MODULE_1:g2:a0:b_0\
	\VideoController:MODULE_2:g2:a0:b_9\
	\VideoController:MODULE_2:g2:a0:b_8\
	\VideoController:MODULE_2:g2:a0:b_7\
	\VideoController:MODULE_2:g2:a0:b_6\
	\VideoController:MODULE_2:g2:a0:b_5\
	\VideoController:MODULE_2:g2:a0:b_4\
	\VideoController:MODULE_2:g2:a0:b_3\
	\VideoController:MODULE_2:g2:a0:b_2\
	\VideoController:MODULE_2:g2:a0:b_1\
	\VideoController:MODULE_2:g2:a0:b_0\
	\VideoController:MODULE_3:g2:a0:b_9\
	\VideoController:MODULE_3:g2:a0:b_8\
	\VideoController:MODULE_3:g2:a0:b_7\
	\VideoController:MODULE_3:g2:a0:b_6\
	\VideoController:MODULE_3:g2:a0:b_5\
	\VideoController:MODULE_3:g2:a0:b_4\
	\VideoController:MODULE_3:g2:a0:b_3\
	\VideoController:MODULE_3:g2:a0:b_2\
	\VideoController:MODULE_3:g2:a0:b_1\
	\VideoController:MODULE_3:g2:a0:b_0\
	\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_31\
	\CharClock:MODULE_5:b_31\
	\CharClock:MODULE_5:b_30\
	\CharClock:MODULE_5:b_29\
	\CharClock:MODULE_5:b_28\
	\CharClock:MODULE_5:b_27\
	\CharClock:MODULE_5:b_26\
	\CharClock:MODULE_5:b_25\
	\CharClock:MODULE_5:b_24\
	\CharClock:MODULE_5:b_23\
	\CharClock:MODULE_5:b_22\
	\CharClock:MODULE_5:b_21\
	\CharClock:MODULE_5:b_20\
	\CharClock:MODULE_5:b_19\
	\CharClock:MODULE_5:b_18\
	\CharClock:MODULE_5:b_17\
	\CharClock:MODULE_5:b_16\
	\CharClock:MODULE_5:b_15\
	\CharClock:MODULE_5:b_14\
	\CharClock:MODULE_5:b_13\
	\CharClock:MODULE_5:b_12\
	\CharClock:MODULE_5:b_11\
	\CharClock:MODULE_5:b_10\
	\CharClock:MODULE_5:b_9\
	\CharClock:MODULE_5:b_8\
	\CharClock:MODULE_5:b_7\
	\CharClock:MODULE_5:b_6\
	\CharClock:MODULE_5:b_5\
	\CharClock:MODULE_5:b_4\
	\CharClock:MODULE_5:b_3\
	\CharClock:MODULE_5:b_2\
	\CharClock:MODULE_5:b_1\
	\CharClock:MODULE_5:b_0\
	\CharClock:MODULE_5:g2:a0:a_31\
	\CharClock:MODULE_5:g2:a0:a_30\
	\CharClock:MODULE_5:g2:a0:a_29\
	\CharClock:MODULE_5:g2:a0:a_28\
	\CharClock:MODULE_5:g2:a0:a_27\
	\CharClock:MODULE_5:g2:a0:a_26\
	\CharClock:MODULE_5:g2:a0:a_25\
	\CharClock:MODULE_5:g2:a0:a_24\
	\CharClock:MODULE_5:g2:a0:b_31\
	\CharClock:MODULE_5:g2:a0:b_30\
	\CharClock:MODULE_5:g2:a0:b_29\
	\CharClock:MODULE_5:g2:a0:b_28\
	\CharClock:MODULE_5:g2:a0:b_27\
	\CharClock:MODULE_5:g2:a0:b_26\
	\CharClock:MODULE_5:g2:a0:b_25\
	\CharClock:MODULE_5:g2:a0:b_24\
	\CharClock:MODULE_5:g2:a0:b_23\
	\CharClock:MODULE_5:g2:a0:b_22\
	\CharClock:MODULE_5:g2:a0:b_21\
	\CharClock:MODULE_5:g2:a0:b_20\
	\CharClock:MODULE_5:g2:a0:b_19\
	\CharClock:MODULE_5:g2:a0:b_18\
	\CharClock:MODULE_5:g2:a0:b_17\
	\CharClock:MODULE_5:g2:a0:b_16\
	\CharClock:MODULE_5:g2:a0:b_15\
	\CharClock:MODULE_5:g2:a0:b_14\
	\CharClock:MODULE_5:g2:a0:b_13\
	\CharClock:MODULE_5:g2:a0:b_12\
	\CharClock:MODULE_5:g2:a0:b_11\
	\CharClock:MODULE_5:g2:a0:b_10\
	\CharClock:MODULE_5:g2:a0:b_9\
	\CharClock:MODULE_5:g2:a0:b_8\
	\CharClock:MODULE_5:g2:a0:b_7\
	\CharClock:MODULE_5:g2:a0:b_6\
	\CharClock:MODULE_5:g2:a0:b_5\
	\CharClock:MODULE_5:g2:a0:b_4\
	\CharClock:MODULE_5:g2:a0:b_3\
	\CharClock:MODULE_5:g2:a0:b_2\
	\CharClock:MODULE_5:g2:a0:b_1\
	\CharClock:MODULE_5:g2:a0:b_0\
	\CharClock:MODULE_5:g2:a0:s_31\
	\CharClock:MODULE_5:g2:a0:s_30\
	\CharClock:MODULE_5:g2:a0:s_29\
	\CharClock:MODULE_5:g2:a0:s_28\
	\CharClock:MODULE_5:g2:a0:s_27\
	\CharClock:MODULE_5:g2:a0:s_26\
	\CharClock:MODULE_5:g2:a0:s_25\
	\CharClock:MODULE_5:g2:a0:s_24\
	\CharClock:MODULE_5:g2:a0:s_23\
	\CharClock:MODULE_5:g2:a0:s_22\
	\CharClock:MODULE_5:g2:a0:s_21\
	\CharClock:MODULE_5:g2:a0:s_20\
	\CharClock:MODULE_5:g2:a0:s_19\
	\CharClock:MODULE_5:g2:a0:s_18\
	\CharClock:MODULE_5:g2:a0:s_17\
	\CharClock:MODULE_5:g2:a0:s_16\
	\CharClock:MODULE_5:g2:a0:s_15\
	\CharClock:MODULE_5:g2:a0:s_14\
	\CharClock:MODULE_5:g2:a0:s_13\
	\CharClock:MODULE_5:g2:a0:s_12\
	\CharClock:MODULE_5:g2:a0:s_11\
	\CharClock:MODULE_5:g2:a0:s_10\
	\CharClock:MODULE_5:g2:a0:s_9\
	\CharClock:MODULE_5:g2:a0:s_8\
	\CharClock:MODULE_5:g2:a0:s_7\
	\CharClock:MODULE_5:g2:a0:s_6\
	\CharClock:MODULE_5:g2:a0:s_5\
	\CharClock:MODULE_5:g2:a0:s_4\
	\CharClock:MODULE_5:g2:a0:s_3\
	\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	\BitCounter:MODULE_6:b_31\
	\BitCounter:MODULE_6:b_30\
	\BitCounter:MODULE_6:b_29\
	\BitCounter:MODULE_6:b_28\
	\BitCounter:MODULE_6:b_27\
	\BitCounter:MODULE_6:b_26\
	\BitCounter:MODULE_6:b_25\
	\BitCounter:MODULE_6:b_24\
	\BitCounter:MODULE_6:b_23\
	\BitCounter:MODULE_6:b_22\
	\BitCounter:MODULE_6:b_21\
	\BitCounter:MODULE_6:b_20\
	\BitCounter:MODULE_6:b_19\
	\BitCounter:MODULE_6:b_18\
	\BitCounter:MODULE_6:b_17\
	\BitCounter:MODULE_6:b_16\
	\BitCounter:MODULE_6:b_15\
	\BitCounter:MODULE_6:b_14\
	\BitCounter:MODULE_6:b_13\
	\BitCounter:MODULE_6:b_12\
	\BitCounter:MODULE_6:b_11\
	\BitCounter:MODULE_6:b_10\
	\BitCounter:MODULE_6:b_9\
	\BitCounter:MODULE_6:b_8\
	\BitCounter:MODULE_6:b_7\
	\BitCounter:MODULE_6:b_6\
	\BitCounter:MODULE_6:b_5\
	\BitCounter:MODULE_6:b_4\
	\BitCounter:MODULE_6:b_3\
	\BitCounter:MODULE_6:b_2\
	\BitCounter:MODULE_6:b_1\
	\BitCounter:MODULE_6:b_0\
	\BitCounter:MODULE_6:g2:a0:a_31\
	\BitCounter:MODULE_6:g2:a0:a_30\
	\BitCounter:MODULE_6:g2:a0:a_29\
	\BitCounter:MODULE_6:g2:a0:a_28\
	\BitCounter:MODULE_6:g2:a0:a_27\
	\BitCounter:MODULE_6:g2:a0:a_26\
	\BitCounter:MODULE_6:g2:a0:a_25\
	\BitCounter:MODULE_6:g2:a0:a_24\
	\BitCounter:MODULE_6:g2:a0:b_31\
	\BitCounter:MODULE_6:g2:a0:b_30\
	\BitCounter:MODULE_6:g2:a0:b_29\
	\BitCounter:MODULE_6:g2:a0:b_28\
	\BitCounter:MODULE_6:g2:a0:b_27\
	\BitCounter:MODULE_6:g2:a0:b_26\
	\BitCounter:MODULE_6:g2:a0:b_25\
	\BitCounter:MODULE_6:g2:a0:b_24\
	\BitCounter:MODULE_6:g2:a0:b_23\
	\BitCounter:MODULE_6:g2:a0:b_22\
	\BitCounter:MODULE_6:g2:a0:b_21\
	\BitCounter:MODULE_6:g2:a0:b_20\
	\BitCounter:MODULE_6:g2:a0:b_19\
	\BitCounter:MODULE_6:g2:a0:b_18\
	\BitCounter:MODULE_6:g2:a0:b_17\
	\BitCounter:MODULE_6:g2:a0:b_16\
	\BitCounter:MODULE_6:g2:a0:b_15\
	\BitCounter:MODULE_6:g2:a0:b_14\
	\BitCounter:MODULE_6:g2:a0:b_13\
	\BitCounter:MODULE_6:g2:a0:b_12\
	\BitCounter:MODULE_6:g2:a0:b_11\
	\BitCounter:MODULE_6:g2:a0:b_10\
	\BitCounter:MODULE_6:g2:a0:b_9\
	\BitCounter:MODULE_6:g2:a0:b_8\
	\BitCounter:MODULE_6:g2:a0:b_7\
	\BitCounter:MODULE_6:g2:a0:b_6\
	\BitCounter:MODULE_6:g2:a0:b_5\
	\BitCounter:MODULE_6:g2:a0:b_4\
	\BitCounter:MODULE_6:g2:a0:b_3\
	\BitCounter:MODULE_6:g2:a0:b_2\
	\BitCounter:MODULE_6:g2:a0:b_1\
	\BitCounter:MODULE_6:g2:a0:b_0\
	\BitCounter:MODULE_6:g2:a0:s_31\
	\BitCounter:MODULE_6:g2:a0:s_30\
	\BitCounter:MODULE_6:g2:a0:s_29\
	\BitCounter:MODULE_6:g2:a0:s_28\
	\BitCounter:MODULE_6:g2:a0:s_27\
	\BitCounter:MODULE_6:g2:a0:s_26\
	\BitCounter:MODULE_6:g2:a0:s_25\
	\BitCounter:MODULE_6:g2:a0:s_24\
	\BitCounter:MODULE_6:g2:a0:s_23\
	\BitCounter:MODULE_6:g2:a0:s_22\
	\BitCounter:MODULE_6:g2:a0:s_21\
	\BitCounter:MODULE_6:g2:a0:s_20\
	\BitCounter:MODULE_6:g2:a0:s_19\
	\BitCounter:MODULE_6:g2:a0:s_18\
	\BitCounter:MODULE_6:g2:a0:s_17\
	\BitCounter:MODULE_6:g2:a0:s_16\
	\BitCounter:MODULE_6:g2:a0:s_15\
	\BitCounter:MODULE_6:g2:a0:s_14\
	\BitCounter:MODULE_6:g2:a0:s_13\
	\BitCounter:MODULE_6:g2:a0:s_12\
	\BitCounter:MODULE_6:g2:a0:s_11\
	\BitCounter:MODULE_6:g2:a0:s_10\
	\BitCounter:MODULE_6:g2:a0:s_9\
	\BitCounter:MODULE_6:g2:a0:s_8\
	\BitCounter:MODULE_6:g2:a0:s_7\
	\BitCounter:MODULE_6:g2:a0:s_6\
	\BitCounter:MODULE_6:g2:a0:s_5\
	\BitCounter:MODULE_6:g2:a0:s_4\
	\BitCounter:MODULE_6:g2:a0:s_3\
	\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\CharClock:add_vi_vv_MODGEN_5_31\
	\CharClock:add_vi_vv_MODGEN_5_30\
	\CharClock:add_vi_vv_MODGEN_5_29\
	\CharClock:add_vi_vv_MODGEN_5_28\
	\CharClock:add_vi_vv_MODGEN_5_27\
	\CharClock:add_vi_vv_MODGEN_5_26\
	\CharClock:add_vi_vv_MODGEN_5_25\
	\CharClock:add_vi_vv_MODGEN_5_24\
	\CharClock:add_vi_vv_MODGEN_5_23\
	\CharClock:add_vi_vv_MODGEN_5_22\
	\CharClock:add_vi_vv_MODGEN_5_21\
	\CharClock:add_vi_vv_MODGEN_5_20\
	\CharClock:add_vi_vv_MODGEN_5_19\
	\CharClock:add_vi_vv_MODGEN_5_18\
	\CharClock:add_vi_vv_MODGEN_5_17\
	\CharClock:add_vi_vv_MODGEN_5_16\
	\CharClock:add_vi_vv_MODGEN_5_15\
	\CharClock:add_vi_vv_MODGEN_5_14\
	\CharClock:add_vi_vv_MODGEN_5_13\
	\CharClock:add_vi_vv_MODGEN_5_12\
	\CharClock:add_vi_vv_MODGEN_5_11\
	\CharClock:add_vi_vv_MODGEN_5_10\
	\CharClock:add_vi_vv_MODGEN_5_9\
	\CharClock:add_vi_vv_MODGEN_5_8\
	\CharClock:add_vi_vv_MODGEN_5_7\
	\CharClock:add_vi_vv_MODGEN_5_6\
	\CharClock:add_vi_vv_MODGEN_5_5\
	\CharClock:add_vi_vv_MODGEN_5_4\
	\CharClock:add_vi_vv_MODGEN_5_3\
	\BitCounter:add_vi_vv_MODGEN_6_31\
	\BitCounter:add_vi_vv_MODGEN_6_30\
	\BitCounter:add_vi_vv_MODGEN_6_29\
	\BitCounter:add_vi_vv_MODGEN_6_28\
	\BitCounter:add_vi_vv_MODGEN_6_27\
	\BitCounter:add_vi_vv_MODGEN_6_26\
	\BitCounter:add_vi_vv_MODGEN_6_25\
	\BitCounter:add_vi_vv_MODGEN_6_24\
	\BitCounter:add_vi_vv_MODGEN_6_23\
	\BitCounter:add_vi_vv_MODGEN_6_22\
	\BitCounter:add_vi_vv_MODGEN_6_21\
	\BitCounter:add_vi_vv_MODGEN_6_20\
	\BitCounter:add_vi_vv_MODGEN_6_19\
	\BitCounter:add_vi_vv_MODGEN_6_18\
	\BitCounter:add_vi_vv_MODGEN_6_17\
	\BitCounter:add_vi_vv_MODGEN_6_16\
	\BitCounter:add_vi_vv_MODGEN_6_15\
	\BitCounter:add_vi_vv_MODGEN_6_14\
	\BitCounter:add_vi_vv_MODGEN_6_13\
	\BitCounter:add_vi_vv_MODGEN_6_12\
	\BitCounter:add_vi_vv_MODGEN_6_11\
	\BitCounter:add_vi_vv_MODGEN_6_10\
	\BitCounter:add_vi_vv_MODGEN_6_9\
	\BitCounter:add_vi_vv_MODGEN_6_8\
	\BitCounter:add_vi_vv_MODGEN_6_7\
	\BitCounter:add_vi_vv_MODGEN_6_6\
	\BitCounter:add_vi_vv_MODGEN_6_5\
	\BitCounter:add_vi_vv_MODGEN_6_4\
	\BitCounter:add_vi_vv_MODGEN_6_3\

Deleted 248 User equations/components.
Deleted 58 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__Dbg_DmaLine_net_0 to Net_285
Aliasing one to Net_285
Aliasing \VGA_D_out:clk\ to zero
Aliasing \VGA_D_out:rst\ to zero
Aliasing \LineCount_Hi:status_7\ to zero
Aliasing \LineCount_Hi:status_6\ to zero
Aliasing \LineCount_Hi:status_5\ to zero
Aliasing \LineCount_Hi:status_4\ to zero
Aliasing \LineCount_Hi:status_3\ to zero
Aliasing \LineCount_Hi:status_2\ to zero
Aliasing tmpOE__VGA_R_out_net_2 to Net_285
Aliasing tmpOE__VGA_R_out_net_1 to Net_285
Aliasing tmpOE__VGA_R_out_net_0 to Net_285
Aliasing tmpOE__VGA_G_out_net_2 to Net_285
Aliasing tmpOE__VGA_G_out_net_1 to Net_285
Aliasing tmpOE__VGA_G_out_net_0 to Net_285
Aliasing tmpOE__VGA_B_out_net_2 to Net_285
Aliasing tmpOE__VGA_B_out_net_1 to Net_285
Aliasing tmpOE__VGA_B_out_net_0 to Net_285
Aliasing Net_214_3 to zero
Aliasing Net_214_2 to zero
Aliasing Net_214_1 to zero
Aliasing Net_214_0 to zero
Aliasing Net_335 to zero
Aliasing \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_285
Aliasing \VideoController:MODIN2_9\ to VGA_LineCnt_9
Aliasing \VideoController:MODIN2_8\ to VGA_LineCnt_8
Aliasing \VideoController:MODIN2_7\ to VGA_LineCnt_7
Aliasing \VideoController:MODIN2_6\ to VGA_LineCnt_6
Aliasing \VideoController:MODIN2_5\ to VGA_LineCnt_5
Aliasing \VideoController:MODIN2_4\ to VGA_LineCnt_4
Aliasing \VideoController:MODIN2_3\ to VGA_LineCnt_3
Aliasing \VideoController:MODIN2_2\ to VGA_LineCnt_2
Aliasing \VideoController:MODIN2_1\ to VGA_LineCnt_1
Aliasing \VideoController:MODIN2_0\ to VGA_LineCnt_0
Aliasing \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_285
Aliasing \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_285
Aliasing \VideoController:MODULE_4:g2:a0:a_31\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_30\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_29\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_28\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_27\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_26\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_25\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_24\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_23\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_22\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_21\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_20\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_19\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_18\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_17\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_16\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_15\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_14\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_13\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_12\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:a_11\ to zero
Aliasing \VideoController:MODIN4_10\ to \VideoController:MODIN1_10\
Aliasing \VideoController:MODIN4_9\ to \VideoController:MODIN1_9\
Aliasing \VideoController:MODIN4_8\ to \VideoController:MODIN1_8\
Aliasing \VideoController:MODIN4_7\ to \VideoController:MODIN1_7\
Aliasing \VideoController:MODIN4_6\ to \VideoController:MODIN1_6\
Aliasing \VideoController:MODIN4_5\ to \VideoController:MODIN1_5\
Aliasing \VideoController:MODIN4_4\ to \VideoController:MODIN1_4\
Aliasing \VideoController:MODIN4_3\ to \VideoController:MODIN1_3\
Aliasing \VideoController:MODIN4_2\ to \VideoController:MODIN1_2\
Aliasing \VideoController:MODIN4_1\ to \VideoController:MODIN1_1\
Aliasing \VideoController:MODIN4_0\ to \VideoController:MODIN1_0\
Aliasing \VideoController:MODULE_4:g2:a0:b_31\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_30\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_29\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_28\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_27\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_26\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_25\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_24\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_23\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_22\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_21\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_20\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_19\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_18\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_17\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_16\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_15\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_14\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_13\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_12\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_11\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_10\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_9\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_8\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_7\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_6\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_5\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_4\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_3\ to Net_285
Aliasing \VideoController:MODULE_4:g2:a0:b_2\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_1\ to zero
Aliasing \VideoController:MODULE_4:g2:a0:b_0\ to zero
Aliasing tmpOE__SyncV_net_0 to Net_285
Aliasing tmpOE__SyncH_net_0 to Net_285
Aliasing \CharClock:MODULE_5:g2:a0:a_23\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_22\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_21\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_20\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_19\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_18\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_17\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_16\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_15\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_14\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_13\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_12\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_11\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_10\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_9\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_8\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_7\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_6\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_5\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_4\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:a_3\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_285
Aliasing Net_289 to Net_285
Aliasing \BitCounter:MODULE_6:g2:a0:a_23\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_22\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_21\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_20\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_19\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_18\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_17\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_16\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_15\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_14\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_13\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_12\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_11\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_10\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_9\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_8\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_7\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_6\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_5\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_4\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:a_3\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_285
Aliasing Net_315_3 to zero
Aliasing Net_316_3 to Net_285
Aliasing Net_315_2 to zero
Aliasing Net_316_2 to Net_285
Aliasing Net_315_1 to Net_285
Aliasing Net_316_1 to Net_285
Aliasing Net_315_0 to zero
Aliasing Net_316_0 to Net_285
Aliasing tmpOE__Dbg_VgaDataClk_net_0 to Net_285
Removing Rhs of wire Net_283_7[3] = \VGA_D_out:control_out_7\[37]
Removing Rhs of wire Net_283_7[3] = \VGA_D_out:control_7\[46]
Removing Rhs of wire Net_283_6[5] = \VGA_D_out:control_out_6\[38]
Removing Rhs of wire Net_283_6[5] = \VGA_D_out:control_6\[47]
Removing Rhs of wire Net_283_5[7] = \VGA_D_out:control_out_5\[39]
Removing Rhs of wire Net_283_5[7] = \VGA_D_out:control_5\[48]
Removing Rhs of wire Net_283_4[9] = \VGA_D_out:control_out_4\[40]
Removing Rhs of wire Net_283_4[9] = \VGA_D_out:control_4\[49]
Removing Rhs of wire Net_283_3[11] = \VGA_D_out:control_out_3\[41]
Removing Rhs of wire Net_283_3[11] = \VGA_D_out:control_3\[50]
Removing Rhs of wire Net_283_2[13] = \VGA_D_out:control_out_2\[42]
Removing Rhs of wire Net_283_2[13] = \VGA_D_out:control_2\[51]
Removing Rhs of wire Net_283_1[15] = \VGA_D_out:control_out_1\[43]
Removing Rhs of wire Net_283_1[15] = \VGA_D_out:control_1\[52]
Removing Rhs of wire Net_283_0[17] = \VGA_D_out:control_out_0\[44]
Removing Rhs of wire Net_283_0[17] = \VGA_D_out:control_0\[53]
Removing Lhs of wire VGA_LineData_7[18] = VGA_D_reg_7[2]
Removing Lhs of wire VGA_LineData_6[19] = VGA_D_reg_6[4]
Removing Lhs of wire VGA_LineData_5[20] = VGA_D_reg_5[6]
Removing Lhs of wire VGA_LineData_4[21] = VGA_D_reg_4[8]
Removing Lhs of wire VGA_LineData_3[22] = VGA_D_reg_3[10]
Removing Lhs of wire VGA_LineData_2[23] = VGA_D_reg_2[12]
Removing Lhs of wire VGA_LineData_1[24] = VGA_D_reg_1[14]
Removing Lhs of wire VGA_LineData_0[25] = VGA_D_reg_0[16]
Removing Lhs of wire tmpOE__Dbg_DmaLine_net_0[27] = Net_285[0]
Removing Lhs of wire one[33] = Net_285[0]
Removing Lhs of wire \VGA_D_out:clk\[35] = zero[32]
Removing Lhs of wire \VGA_D_out:rst\[36] = zero[32]
Removing Lhs of wire \LineCount_Hi:status_7\[54] = zero[32]
Removing Lhs of wire \LineCount_Hi:status_6\[55] = zero[32]
Removing Lhs of wire \LineCount_Hi:status_5\[56] = zero[32]
Removing Lhs of wire \LineCount_Hi:status_4\[57] = zero[32]
Removing Lhs of wire \LineCount_Hi:status_3\[58] = zero[32]
Removing Lhs of wire \LineCount_Hi:status_2\[59] = zero[32]
Removing Lhs of wire \LineCount_Hi:status_1\[60] = VGA_LineCnt_9[61]
Removing Rhs of wire VGA_LineCnt_9[61] = \VideoController:line_cnt_r_9\[167]
Removing Lhs of wire \LineCount_Hi:status_0\[62] = VGA_LineCnt_8[63]
Removing Rhs of wire VGA_LineCnt_8[63] = \VideoController:line_cnt_r_8\[169]
Removing Lhs of wire tmpOE__VGA_R_out_net_2[67] = Net_285[0]
Removing Lhs of wire tmpOE__VGA_R_out_net_1[68] = Net_285[0]
Removing Lhs of wire tmpOE__VGA_R_out_net_0[69] = Net_285[0]
Removing Rhs of wire RGBI_0[70] = \VGA_Blank_mux:tmp__VGA_Blank_mux_reg_0\[116]
Removing Rhs of wire RGBI_3[71] = \VGA_Blank_mux:tmp__VGA_Blank_mux_reg_3\[106]
Removing Lhs of wire tmpOE__VGA_G_out_net_2[81] = Net_285[0]
Removing Lhs of wire tmpOE__VGA_G_out_net_1[82] = Net_285[0]
Removing Lhs of wire tmpOE__VGA_G_out_net_0[83] = Net_285[0]
Removing Rhs of wire RGBI_1[84] = \VGA_Blank_mux:tmp__VGA_Blank_mux_reg_1\[113]
Removing Lhs of wire tmpOE__VGA_B_out_net_2[94] = Net_285[0]
Removing Lhs of wire tmpOE__VGA_B_out_net_1[95] = Net_285[0]
Removing Lhs of wire tmpOE__VGA_B_out_net_0[96] = Net_285[0]
Removing Rhs of wire RGBI_2[97] = \VGA_Blank_mux:tmp__VGA_Blank_mux_reg_2\[110]
Removing Lhs of wire Net_214_3[108] = zero[32]
Removing Rhs of wire Net_241_3[109] = \VGA_Color_mux:tmp__VGA_Color_mux_reg_3\[971]
Removing Lhs of wire Net_214_2[111] = zero[32]
Removing Rhs of wire Net_241_2[112] = \VGA_Color_mux:tmp__VGA_Color_mux_reg_2\[974]
Removing Lhs of wire Net_214_1[114] = zero[32]
Removing Rhs of wire Net_241_1[115] = \VGA_Color_mux:tmp__VGA_Color_mux_reg_1\[977]
Removing Lhs of wire Net_241_1[115] = Net_285[0]
Removing Lhs of wire Net_214_0[117] = zero[32]
Removing Rhs of wire Net_241_0[118] = \VGA_Color_mux:tmp__VGA_Color_mux_reg_0\[980]
Removing Lhs of wire Net_335[120] = zero[32]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_10\[133] = \VideoController:MODULE_1:g2:a0:s_10\[262]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_9\[134] = \VideoController:MODULE_1:g2:a0:s_9\[263]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_8\[135] = \VideoController:MODULE_1:g2:a0:s_8\[264]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_7\[136] = \VideoController:MODULE_1:g2:a0:s_7\[265]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_6\[137] = \VideoController:MODULE_1:g2:a0:s_6\[266]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_5\[138] = \VideoController:MODULE_1:g2:a0:s_5\[267]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_4\[139] = \VideoController:MODULE_1:g2:a0:s_4\[268]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_3\[140] = \VideoController:MODULE_1:g2:a0:s_3\[269]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_2\[141] = \VideoController:MODULE_1:g2:a0:s_2\[270]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_1\[142] = \VideoController:MODULE_1:g2:a0:s_1\[271]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_0\[143] = \VideoController:MODULE_1:g2:a0:s_0\[272]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_9\[157] = \VideoController:MODULE_3:g2:a0:s_9\[370]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_8\[158] = \VideoController:MODULE_3:g2:a0:s_8\[371]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_7\[159] = \VideoController:MODULE_3:g2:a0:s_7\[372]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_6\[160] = \VideoController:MODULE_3:g2:a0:s_6\[373]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_5\[161] = \VideoController:MODULE_3:g2:a0:s_5\[374]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_4\[162] = \VideoController:MODULE_3:g2:a0:s_4\[375]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_3\[163] = \VideoController:MODULE_3:g2:a0:s_3\[376]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_2\[164] = \VideoController:MODULE_3:g2:a0:s_2\[377]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_1\[165] = \VideoController:MODULE_3:g2:a0:s_1\[378]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_0\[166] = \VideoController:MODULE_3:g2:a0:s_0\[379]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_9\[168] = \VideoController:MODULE_2:g2:a0:s_9\[317]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_8\[170] = \VideoController:MODULE_2:g2:a0:s_8\[318]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_7\[172] = \VideoController:MODULE_2:g2:a0:s_7\[319]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_6\[174] = \VideoController:MODULE_2:g2:a0:s_6\[320]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_5\[176] = \VideoController:MODULE_2:g2:a0:s_5\[321]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_4\[178] = \VideoController:MODULE_2:g2:a0:s_4\[322]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_3\[180] = \VideoController:MODULE_2:g2:a0:s_3\[323]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_2\[182] = \VideoController:MODULE_2:g2:a0:s_2\[324]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_1\[184] = \VideoController:MODULE_2:g2:a0:s_1\[325]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_0\[186] = \VideoController:MODULE_2:g2:a0:s_0\[326]
Removing Rhs of wire VGA_LineCnt_7[189] = \VideoController:line_cnt_r_7\[171]
Removing Rhs of wire VGA_LineCnt_6[190] = \VideoController:line_cnt_r_6\[173]
Removing Rhs of wire VGA_LineCnt_5[191] = \VideoController:line_cnt_r_5\[175]
Removing Rhs of wire VGA_LineCnt_4[192] = \VideoController:line_cnt_r_4\[177]
Removing Rhs of wire VGA_LineCnt_3[193] = \VideoController:line_cnt_r_3\[179]
Removing Rhs of wire VGA_LineCnt_2[194] = \VideoController:line_cnt_r_2\[181]
Removing Rhs of wire VGA_LineCnt_1[195] = \VideoController:line_cnt_r_1\[183]
Removing Rhs of wire VGA_LineCnt_0[196] = \VideoController:line_cnt_r_0\[185]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_31\[197] = \VideoController:MODULE_4:g2:a0:s_31\[468]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_30\[198] = \VideoController:MODULE_4:g2:a0:s_30\[469]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_29\[199] = \VideoController:MODULE_4:g2:a0:s_29\[470]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_28\[200] = \VideoController:MODULE_4:g2:a0:s_28\[471]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_27\[201] = \VideoController:MODULE_4:g2:a0:s_27\[472]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_26\[202] = \VideoController:MODULE_4:g2:a0:s_26\[473]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_25\[203] = \VideoController:MODULE_4:g2:a0:s_25\[474]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_24\[204] = \VideoController:MODULE_4:g2:a0:s_24\[475]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_23\[205] = \VideoController:MODULE_4:g2:a0:s_23\[476]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_22\[206] = \VideoController:MODULE_4:g2:a0:s_22\[477]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_21\[207] = \VideoController:MODULE_4:g2:a0:s_21\[478]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_20\[208] = \VideoController:MODULE_4:g2:a0:s_20\[479]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_19\[209] = \VideoController:MODULE_4:g2:a0:s_19\[480]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_18\[210] = \VideoController:MODULE_4:g2:a0:s_18\[481]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_17\[211] = \VideoController:MODULE_4:g2:a0:s_17\[482]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_16\[212] = \VideoController:MODULE_4:g2:a0:s_16\[483]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_15\[213] = \VideoController:MODULE_4:g2:a0:s_15\[484]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_14\[214] = \VideoController:MODULE_4:g2:a0:s_14\[485]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_13\[215] = \VideoController:MODULE_4:g2:a0:s_13\[486]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_12\[216] = \VideoController:MODULE_4:g2:a0:s_12\[487]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_11\[217] = \VideoController:MODULE_4:g2:a0:s_11\[488]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_10\[218] = \VideoController:MODULE_4:g2:a0:s_10\[489]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_9\[219] = \VideoController:MODULE_4:g2:a0:s_9\[490]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_8\[220] = \VideoController:MODULE_4:g2:a0:s_8\[491]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_7\[221] = \VideoController:MODULE_4:g2:a0:s_7\[492]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_6\[222] = \VideoController:MODULE_4:g2:a0:s_6\[493]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_5\[223] = \VideoController:MODULE_4:g2:a0:s_5\[494]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_4\[224] = \VideoController:MODULE_4:g2:a0:s_4\[495]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_3\[225] = \VideoController:MODULE_4:g2:a0:s_3\[496]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_2\[226] = \VideoController:MODULE_4:g2:a0:s_2\[497]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_1\[227] = \VideoController:MODULE_4:g2:a0:s_1\[498]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_0\[228] = \VideoController:MODULE_4:g2:a0:s_0\[499]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_10\[229] = \VideoController:MODIN1_10\[230]
Removing Lhs of wire \VideoController:MODIN1_10\[230] = \VideoController:h_count_r_10\[122]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_9\[231] = \VideoController:MODIN1_9\[232]
Removing Lhs of wire \VideoController:MODIN1_9\[232] = \VideoController:h_count_r_9\[123]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_8\[233] = \VideoController:MODIN1_8\[234]
Removing Lhs of wire \VideoController:MODIN1_8\[234] = \VideoController:h_count_r_8\[124]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_7\[235] = \VideoController:MODIN1_7\[236]
Removing Lhs of wire \VideoController:MODIN1_7\[236] = \VideoController:h_count_r_7\[125]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_6\[237] = \VideoController:MODIN1_6\[238]
Removing Lhs of wire \VideoController:MODIN1_6\[238] = \VideoController:h_count_r_6\[126]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_5\[239] = \VideoController:MODIN1_5\[240]
Removing Lhs of wire \VideoController:MODIN1_5\[240] = \VideoController:h_count_r_5\[127]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_4\[241] = \VideoController:MODIN1_4\[242]
Removing Lhs of wire \VideoController:MODIN1_4\[242] = \VideoController:h_count_r_4\[128]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_3\[243] = \VideoController:MODIN1_3\[244]
Removing Lhs of wire \VideoController:MODIN1_3\[244] = \VideoController:h_count_r_3\[129]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_2\[245] = \VideoController:MODIN1_2\[246]
Removing Lhs of wire \VideoController:MODIN1_2\[246] = \VideoController:h_count_r_2\[130]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_1\[247] = \VideoController:MODIN1_1\[248]
Removing Lhs of wire \VideoController:MODIN1_1\[248] = \VideoController:h_count_r_1\[131]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_0\[249] = \VideoController:MODIN1_0\[250]
Removing Lhs of wire \VideoController:MODIN1_0\[250] = \VideoController:h_count_r_0\[132]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[285] = Net_285[0]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[286] = Net_285[0]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_9\[287] = VGA_LineCnt_9[61]
Removing Lhs of wire \VideoController:MODIN2_9\[288] = VGA_LineCnt_9[61]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_8\[289] = VGA_LineCnt_8[63]
Removing Lhs of wire \VideoController:MODIN2_8\[290] = VGA_LineCnt_8[63]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_7\[291] = VGA_LineCnt_7[189]
Removing Lhs of wire \VideoController:MODIN2_7\[292] = VGA_LineCnt_7[189]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_6\[293] = VGA_LineCnt_6[190]
Removing Lhs of wire \VideoController:MODIN2_6\[294] = VGA_LineCnt_6[190]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_5\[295] = VGA_LineCnt_5[191]
Removing Lhs of wire \VideoController:MODIN2_5\[296] = VGA_LineCnt_5[191]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_4\[297] = VGA_LineCnt_4[192]
Removing Lhs of wire \VideoController:MODIN2_4\[298] = VGA_LineCnt_4[192]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_3\[299] = VGA_LineCnt_3[193]
Removing Lhs of wire \VideoController:MODIN2_3\[300] = VGA_LineCnt_3[193]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_2\[301] = VGA_LineCnt_2[194]
Removing Lhs of wire \VideoController:MODIN2_2\[302] = VGA_LineCnt_2[194]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_1\[303] = VGA_LineCnt_1[195]
Removing Lhs of wire \VideoController:MODIN2_1\[304] = VGA_LineCnt_1[195]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_0\[305] = VGA_LineCnt_0[196]
Removing Lhs of wire \VideoController:MODIN2_0\[306] = VGA_LineCnt_0[196]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[338] = Net_285[0]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[339] = Net_285[0]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_9\[340] = \VideoController:MODIN3_9\[341]
Removing Lhs of wire \VideoController:MODIN3_9\[341] = \VideoController:v_count_r_9\[147]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_8\[342] = \VideoController:MODIN3_8\[343]
Removing Lhs of wire \VideoController:MODIN3_8\[343] = \VideoController:v_count_r_8\[148]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_7\[344] = \VideoController:MODIN3_7\[345]
Removing Lhs of wire \VideoController:MODIN3_7\[345] = \VideoController:v_count_r_7\[149]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_6\[346] = \VideoController:MODIN3_6\[347]
Removing Lhs of wire \VideoController:MODIN3_6\[347] = \VideoController:v_count_r_6\[150]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_5\[348] = \VideoController:MODIN3_5\[349]
Removing Lhs of wire \VideoController:MODIN3_5\[349] = \VideoController:v_count_r_5\[151]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_4\[350] = \VideoController:MODIN3_4\[351]
Removing Lhs of wire \VideoController:MODIN3_4\[351] = \VideoController:v_count_r_4\[152]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_3\[352] = \VideoController:MODIN3_3\[353]
Removing Lhs of wire \VideoController:MODIN3_3\[353] = \VideoController:v_count_r_3\[153]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_2\[354] = \VideoController:MODIN3_2\[355]
Removing Lhs of wire \VideoController:MODIN3_2\[355] = \VideoController:v_count_r_2\[154]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_1\[356] = \VideoController:MODIN3_1\[357]
Removing Lhs of wire \VideoController:MODIN3_1\[357] = \VideoController:v_count_r_1\[155]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_0\[358] = \VideoController:MODIN3_0\[359]
Removing Lhs of wire \VideoController:MODIN3_0\[359] = \VideoController:v_count_r_0\[156]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[391] = Net_285[0]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[392] = Net_285[0]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_31\[393] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_30\[394] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_29\[395] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_28\[396] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_27\[397] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_26\[398] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_25\[399] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_24\[400] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_23\[401] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_22\[402] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_21\[403] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_20\[404] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_19\[405] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_18\[406] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_17\[407] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_16\[408] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_15\[409] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_14\[410] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_13\[411] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_12\[412] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_11\[413] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_10\[414] = \VideoController:h_count_r_10\[122]
Removing Lhs of wire \VideoController:MODIN4_10\[415] = \VideoController:h_count_r_10\[122]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_9\[416] = \VideoController:h_count_r_9\[123]
Removing Lhs of wire \VideoController:MODIN4_9\[417] = \VideoController:h_count_r_9\[123]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_8\[418] = \VideoController:h_count_r_8\[124]
Removing Lhs of wire \VideoController:MODIN4_8\[419] = \VideoController:h_count_r_8\[124]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_7\[420] = \VideoController:h_count_r_7\[125]
Removing Lhs of wire \VideoController:MODIN4_7\[421] = \VideoController:h_count_r_7\[125]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_6\[422] = \VideoController:h_count_r_6\[126]
Removing Lhs of wire \VideoController:MODIN4_6\[423] = \VideoController:h_count_r_6\[126]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_5\[424] = \VideoController:h_count_r_5\[127]
Removing Lhs of wire \VideoController:MODIN4_5\[425] = \VideoController:h_count_r_5\[127]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_4\[426] = \VideoController:h_count_r_4\[128]
Removing Lhs of wire \VideoController:MODIN4_4\[427] = \VideoController:h_count_r_4\[128]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_3\[428] = \VideoController:h_count_r_3\[129]
Removing Lhs of wire \VideoController:MODIN4_3\[429] = \VideoController:h_count_r_3\[129]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_2\[430] = \VideoController:h_count_r_2\[130]
Removing Lhs of wire \VideoController:MODIN4_2\[431] = \VideoController:h_count_r_2\[130]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_1\[432] = \VideoController:h_count_r_1\[131]
Removing Lhs of wire \VideoController:MODIN4_1\[433] = \VideoController:h_count_r_1\[131]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_0\[434] = \VideoController:h_count_r_0\[132]
Removing Lhs of wire \VideoController:MODIN4_0\[435] = \VideoController:h_count_r_0\[132]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_31\[436] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_30\[437] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_29\[438] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_28\[439] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_27\[440] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_26\[441] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_25\[442] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_24\[443] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_23\[444] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_22\[445] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_21\[446] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_20\[447] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_19\[448] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_18\[449] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_17\[450] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_16\[451] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_15\[452] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_14\[453] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_13\[454] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_12\[455] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_11\[456] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_10\[457] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_9\[458] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_8\[459] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_7\[460] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_6\[461] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_5\[462] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_4\[463] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_3\[464] = Net_285[0]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_2\[465] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_1\[466] = zero[32]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:b_0\[467] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_31\[468] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_30\[530]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_31\[468] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_30\[469] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_29\[529]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_30\[469] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_29\[470] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_28\[528]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_29\[470] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_28\[471] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_27\[527]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_28\[471] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_27\[472] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_26\[526]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_27\[472] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_26\[473] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_25\[525]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_26\[473] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_25\[474] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_24\[524]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_25\[474] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_24\[475] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_23\[523]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_24\[475] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_23\[476] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_22\[522]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_23\[476] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_22\[477] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_21\[521]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_22\[477] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_21\[478] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_20\[520]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_21\[478] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_20\[479] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_19\[519]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_20\[479] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_19\[480] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_18\[518]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_19\[480] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_18\[481] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_17\[517]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_18\[481] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_17\[482] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_16\[516]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_17\[482] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_16\[483] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_15\[515]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_16\[483] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_15\[484] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_14\[514]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_15\[484] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_14\[485] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_13\[513]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_14\[485] = zero[32]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_13\[486] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_12\[512]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_12\[487] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_11\[511]
Removing Rhs of wire \VideoController:MODULE_4:g2:a0:s_11\[488] = \VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_10\[510]
Removing Lhs of wire tmpOE__SyncV_net_0[534] = Net_285[0]
Removing Lhs of wire tmpOE__SyncH_net_0[540] = Net_285[0]
Removing Lhs of wire \LineCount_Lo:status_7\[545] = VGA_LineCnt_7[189]
Removing Lhs of wire \LineCount_Lo:status_6\[546] = VGA_LineCnt_6[190]
Removing Lhs of wire \LineCount_Lo:status_5\[547] = VGA_LineCnt_5[191]
Removing Lhs of wire \LineCount_Lo:status_4\[548] = VGA_LineCnt_4[192]
Removing Lhs of wire \LineCount_Lo:status_3\[549] = VGA_LineCnt_3[193]
Removing Lhs of wire \LineCount_Lo:status_2\[550] = VGA_LineCnt_2[194]
Removing Lhs of wire \LineCount_Lo:status_1\[551] = VGA_LineCnt_1[195]
Removing Lhs of wire \LineCount_Lo:status_0\[552] = VGA_LineCnt_0[196]
Removing Lhs of wire \CharClock:add_vi_vv_MODGEN_5_2\[561] = \CharClock:MODULE_5:g2:a0:s_2\[721]
Removing Lhs of wire \CharClock:add_vi_vv_MODGEN_5_1\[562] = \CharClock:MODULE_5:g2:a0:s_1\[722]
Removing Lhs of wire \CharClock:add_vi_vv_MODGEN_5_0\[563] = \CharClock:MODULE_5:g2:a0:s_0\[723]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_23\[604] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_22\[605] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_21\[606] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_20\[607] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_19\[608] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_18\[609] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_17\[610] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_16\[611] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_15\[612] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_14\[613] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_13\[614] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_12\[615] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_11\[616] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_10\[617] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_9\[618] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_8\[619] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_7\[620] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_6\[621] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_5\[622] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_4\[623] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_3\[624] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_2\[625] = \CharClock:MODIN5_2\[626]
Removing Lhs of wire \CharClock:MODIN5_2\[626] = \CharClock:count_2\[558]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_1\[627] = \CharClock:MODIN5_1\[628]
Removing Lhs of wire \CharClock:MODIN5_1\[628] = \CharClock:count_1\[559]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_0\[629] = \CharClock:MODIN5_0\[630]
Removing Lhs of wire \CharClock:MODIN5_0\[630] = \CharClock:count_0\[560]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[761] = Net_285[0]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[762] = Net_285[0]
Removing Lhs of wire Net_289[764] = Net_285[0]
Removing Lhs of wire \BitCounter:add_vi_vv_MODGEN_6_2\[765] = \BitCounter:MODULE_6:g2:a0:s_2\[927]
Removing Lhs of wire \BitCounter:add_vi_vv_MODGEN_6_1\[767] = \BitCounter:MODULE_6:g2:a0:s_1\[928]
Removing Lhs of wire \BitCounter:add_vi_vv_MODGEN_6_0\[769] = \BitCounter:MODULE_6:g2:a0:s_0\[929]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_23\[810] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_22\[811] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_21\[812] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_20\[813] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_19\[814] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_18\[815] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_17\[816] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_16\[817] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_15\[818] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_14\[819] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_13\[820] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_12\[821] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_11\[822] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_10\[823] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_9\[824] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_8\[825] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_7\[826] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_6\[827] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_5\[828] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_4\[829] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_3\[830] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_2\[831] = \BitCounter:MODIN6_2\[832]
Removing Lhs of wire \BitCounter:MODIN6_2\[832] = Net_304_2[763]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_1\[833] = \BitCounter:MODIN6_1\[834]
Removing Lhs of wire \BitCounter:MODIN6_1\[834] = Net_304_1[766]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_0\[835] = \BitCounter:MODIN6_0\[836]
Removing Lhs of wire \BitCounter:MODIN6_0\[836] = Net_304_0[768]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[967] = Net_285[0]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[968] = Net_285[0]
Removing Rhs of wire Net_311[970] = \mux_1:tmp__mux_1_reg\[969]
Removing Lhs of wire Net_315_3[972] = zero[32]
Removing Lhs of wire Net_316_3[973] = Net_285[0]
Removing Lhs of wire Net_315_2[975] = zero[32]
Removing Lhs of wire Net_316_2[976] = Net_285[0]
Removing Lhs of wire Net_315_1[978] = Net_285[0]
Removing Lhs of wire Net_316_1[979] = Net_285[0]
Removing Lhs of wire Net_315_0[981] = zero[32]
Removing Lhs of wire Net_316_0[982] = Net_285[0]
Removing Lhs of wire tmpOE__Dbg_VgaDataClk_net_0[994] = Net_285[0]
Removing Lhs of wire VGA_D_reg_7D[1000] = Net_283_7[3]
Removing Lhs of wire VGA_D_reg_6D[1001] = Net_283_6[5]
Removing Lhs of wire VGA_D_reg_5D[1002] = Net_283_5[7]
Removing Lhs of wire VGA_D_reg_4D[1003] = Net_283_4[9]
Removing Lhs of wire VGA_D_reg_3D[1004] = Net_283_3[11]
Removing Lhs of wire VGA_D_reg_2D[1005] = Net_283_2[13]
Removing Lhs of wire VGA_D_reg_1D[1006] = Net_283_1[15]
Removing Lhs of wire VGA_D_reg_0D[1007] = Net_283_0[17]

------------------------------------------------------
Aliased 0 equations, 407 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_285' (cost = 0):
Net_285 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:s_0\' (cost = 0):
\VideoController:MODULE_4:g2:a0:s_0\ <= (\VideoController:h_count_r_0\);

Note:  Expanding virtual equation for 'Net_159' (cost = 4):
Net_159 <= ((\VideoController:h_state_r_1\ and \VideoController:h_state_r_0\ and \VideoController:v_state_r_1\ and \VideoController:v_state_r_0\));

Note:  Expanding virtual equation for 'Net_311' (cost = 72):
Net_311 <= ((not Net_304_2 and not Net_304_1 and not Net_304_0 and VGA_D_reg_7)
	OR (not Net_304_1 and not Net_304_0 and VGA_D_reg_3 and Net_304_2)
	OR (not Net_304_2 and not Net_304_0 and VGA_D_reg_5 and Net_304_1)
	OR (not Net_304_0 and VGA_D_reg_1 and Net_304_2 and Net_304_1)
	OR (not Net_304_2 and not Net_304_1 and VGA_D_reg_6 and Net_304_0)
	OR (not Net_304_1 and VGA_D_reg_2 and Net_304_2 and Net_304_0)
	OR (not Net_304_2 and VGA_D_reg_4 and Net_304_1 and Net_304_0)
	OR (VGA_D_reg_0 and Net_304_2 and Net_304_1 and Net_304_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\VideoController:h_count_r_8\ and \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_8\' (cost = 30):
\VideoController:MODULE_1:g2:a0:s_8\ <= ((not \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \VideoController:h_count_r_8\)
	OR (not \VideoController:h_count_r_8\ and \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\VideoController:h_count_r_0\);

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_0\' (cost = 0):
\VideoController:MODULE_1:g2:a0:s_0\ <= (not \VideoController:h_count_r_0\);

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 3):
\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((VGA_LineCnt_8 and \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_8\' (cost = 2):
\VideoController:MODULE_2:g2:a0:s_8\ <= ((not \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and VGA_LineCnt_8)
	OR (not VGA_LineCnt_8 and \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (VGA_LineCnt_0);

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_0\' (cost = 0):
\VideoController:MODULE_2:g2:a0:s_0\ <= (not VGA_LineCnt_0);

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 3):
\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\VideoController:v_count_r_8\ and \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:s_8\' (cost = 28):
\VideoController:MODULE_3:g2:a0:s_8\ <= ((not \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \VideoController:v_count_r_8\)
	OR (not \VideoController:v_count_r_8\ and \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\VideoController:v_count_r_0\);

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:s_0\' (cost = 0):
\VideoController:MODULE_3:g2:a0:s_0\ <= (not \VideoController:v_count_r_0\);

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_0\' (cost = 0):
\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\CharClock:count_0\);

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:s_0\' (cost = 0):
\CharClock:MODULE_5:g2:a0:s_0\ <= (not \CharClock:count_0\);

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_304_0);

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:s_0\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:s_0\ <= (not Net_304_0);

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:s_1\' (cost = 0):
\VideoController:MODULE_4:g2:a0:s_1\ <= (\VideoController:h_count_r_1\);

Note:  Expanding virtual equation for 'Net_241_0' (cost = 8):
Net_241_0 <= ((not Net_304_2 and not Net_304_1 and not Net_304_0 and VGA_D_reg_7)
	OR (not Net_304_1 and not Net_304_0 and VGA_D_reg_3 and Net_304_2)
	OR (not Net_304_2 and not Net_304_0 and VGA_D_reg_5 and Net_304_1)
	OR (not Net_304_0 and VGA_D_reg_1 and Net_304_2 and Net_304_1)
	OR (not Net_304_2 and not Net_304_1 and VGA_D_reg_6 and Net_304_0)
	OR (not Net_304_1 and VGA_D_reg_2 and Net_304_2 and Net_304_0)
	OR (not Net_304_2 and VGA_D_reg_4 and Net_304_1 and Net_304_0)
	OR (VGA_D_reg_0 and Net_304_2 and Net_304_1 and Net_304_0));

Note:  Expanding virtual equation for 'Net_241_3' (cost = 8):
Net_241_3 <= ((not Net_304_2 and not Net_304_1 and not Net_304_0 and VGA_D_reg_7)
	OR (not Net_304_1 and not Net_304_0 and VGA_D_reg_3 and Net_304_2)
	OR (not Net_304_2 and not Net_304_0 and VGA_D_reg_5 and Net_304_1)
	OR (not Net_304_0 and VGA_D_reg_1 and Net_304_2 and Net_304_1)
	OR (not Net_304_2 and not Net_304_1 and VGA_D_reg_6 and Net_304_0)
	OR (not Net_304_1 and VGA_D_reg_2 and Net_304_2 and Net_304_0)
	OR (not Net_304_2 and VGA_D_reg_4 and Net_304_1 and Net_304_0)
	OR (VGA_D_reg_0 and Net_304_2 and Net_304_1 and Net_304_0));

Note:  Expanding virtual equation for 'Net_241_2' (cost = 8):
Net_241_2 <= ((not Net_304_2 and not Net_304_1 and not Net_304_0 and VGA_D_reg_7)
	OR (not Net_304_1 and not Net_304_0 and VGA_D_reg_3 and Net_304_2)
	OR (not Net_304_2 and not Net_304_0 and VGA_D_reg_5 and Net_304_1)
	OR (not Net_304_0 and VGA_D_reg_1 and Net_304_2 and Net_304_1)
	OR (not Net_304_2 and not Net_304_1 and VGA_D_reg_6 and Net_304_0)
	OR (not Net_304_1 and VGA_D_reg_2 and Net_304_2 and Net_304_0)
	OR (not Net_304_2 and VGA_D_reg_4 and Net_304_1 and Net_304_0)
	OR (VGA_D_reg_0 and Net_304_2 and Net_304_1 and Net_304_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 4):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((\VideoController:h_count_r_9\ and \VideoController:h_count_r_8\ and \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_9\' (cost = 45):
\VideoController:MODULE_1:g2:a0:s_9\ <= ((not \VideoController:h_count_r_8\ and \VideoController:h_count_r_9\)
	OR (not \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \VideoController:h_count_r_9\)
	OR (not \VideoController:h_count_r_9\ and \VideoController:h_count_r_8\ and \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_1\' (cost = 30):
\VideoController:MODULE_1:g2:a0:s_1\ <= ((not \VideoController:h_count_r_0\ and \VideoController:h_count_r_1\)
	OR (not \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_9\' (cost = 3):
\VideoController:MODULE_2:g2:a0:s_9\ <= ((not VGA_LineCnt_8 and VGA_LineCnt_9)
	OR (not \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and VGA_LineCnt_9)
	OR (not VGA_LineCnt_9 and VGA_LineCnt_8 and \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_1\' (cost = 2):
\VideoController:MODULE_2:g2:a0:s_1\ <= ((not VGA_LineCnt_0 and VGA_LineCnt_1)
	OR (not VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:s_9\' (cost = 42):
\VideoController:MODULE_3:g2:a0:s_9\ <= ((not \VideoController:v_count_r_8\ and \VideoController:v_count_r_9\)
	OR (not \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \VideoController:v_count_r_9\)
	OR (not \VideoController:v_count_r_9\ and \VideoController:v_count_r_8\ and \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:s_1\' (cost = 28):
\VideoController:MODULE_3:g2:a0:s_1\ <= ((not \VideoController:v_count_r_0\ and \VideoController:v_count_r_1\)
	OR (not \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_3\' (cost = 0):
\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_3\ <= (\VideoController:h_count_r_3\);

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_2\' (cost = 0):
\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_1\' (cost = 0):
\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\CharClock:count_1\ and \CharClock:count_0\));

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:s_1\' (cost = 6):
\CharClock:MODULE_5:g2:a0:s_1\ <= ((not \CharClock:count_0\ and \CharClock:count_1\)
	OR (not \CharClock:count_1\ and \CharClock:count_0\));

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\CharClock:count_2\ and \CharClock:count_1\ and \CharClock:count_0\));

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_304_1 and Net_304_0));

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:s_1\' (cost = 2):
\BitCounter:MODULE_6:g2:a0:s_1\ <= ((not Net_304_0 and Net_304_1)
	OR (not Net_304_1 and Net_304_0));

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_304_2 and Net_304_1 and Net_304_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:s_4\' (cost = 2):
\VideoController:MODULE_4:g2:a0:s_4\ <= ((not \VideoController:h_count_r_3\ and \VideoController:h_count_r_4\)
	OR (not \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\));

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:s_3\' (cost = 0):
\VideoController:MODULE_4:g2:a0:s_3\ <= (not \VideoController:h_count_r_3\);

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:s_2\' (cost = 0):
\VideoController:MODULE_4:g2:a0:s_2\ <= (\VideoController:h_count_r_2\);

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_10\' (cost = 60):
\VideoController:MODULE_1:g2:a0:s_10\ <= ((not \VideoController:h_count_r_9\ and \VideoController:h_count_r_10\)
	OR (not \VideoController:h_count_r_8\ and \VideoController:h_count_r_10\)
	OR (not \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \VideoController:h_count_r_10\)
	OR (not \VideoController:h_count_r_10\ and \VideoController:h_count_r_9\ and \VideoController:h_count_r_8\ and \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_2\' (cost = 45):
\VideoController:MODULE_1:g2:a0:s_2\ <= ((not \VideoController:h_count_r_1\ and \VideoController:h_count_r_2\)
	OR (not \VideoController:h_count_r_0\ and \VideoController:h_count_r_2\)
	OR (not \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_2\' (cost = 3):
\VideoController:MODULE_2:g2:a0:s_2\ <= ((not VGA_LineCnt_1 and VGA_LineCnt_2)
	OR (not VGA_LineCnt_0 and VGA_LineCnt_2)
	OR (not VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:s_2\' (cost = 42):
\VideoController:MODULE_3:g2:a0:s_2\ <= ((not \VideoController:v_count_r_1\ and \VideoController:v_count_r_2\)
	OR (not \VideoController:v_count_r_0\ and \VideoController:v_count_r_2\)
	OR (not \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_6\' (cost = 8):
\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_6\ <= ((\VideoController:h_count_r_6\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\));

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_5\' (cost = 4):
\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_5\ <= ((\VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\));

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_4\' (cost = 3):
\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_4\ <= ((\VideoController:h_count_r_4\ and \VideoController:h_count_r_3\));

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:s_2\' (cost = 9):
\CharClock:MODULE_5:g2:a0:s_2\ <= ((not \CharClock:count_1\ and \CharClock:count_2\)
	OR (not \CharClock:count_0\ and \CharClock:count_2\)
	OR (not \CharClock:count_2\ and \CharClock:count_1\ and \CharClock:count_0\));

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:s_2\' (cost = 3):
\BitCounter:MODULE_6:g2:a0:s_2\ <= ((not Net_304_1 and Net_304_2)
	OR (not Net_304_0 and Net_304_2)
	OR (not Net_304_2 and Net_304_1 and Net_304_0));

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:s_7\' (cost = 5):
\VideoController:MODULE_4:g2:a0:s_7\ <= ((not \VideoController:h_count_r_6\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_5\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_4\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_3\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_7\ and \VideoController:h_count_r_6\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\));

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:s_6\' (cost = 8):
\VideoController:MODULE_4:g2:a0:s_6\ <= ((not \VideoController:h_count_r_5\ and \VideoController:h_count_r_6\)
	OR (not \VideoController:h_count_r_4\ and \VideoController:h_count_r_6\)
	OR (not \VideoController:h_count_r_3\ and \VideoController:h_count_r_6\)
	OR (not \VideoController:h_count_r_6\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\));

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:s_5\' (cost = 3):
\VideoController:MODULE_4:g2:a0:s_5\ <= ((not \VideoController:h_count_r_4\ and \VideoController:h_count_r_5\)
	OR (not \VideoController:h_count_r_3\ and \VideoController:h_count_r_5\)
	OR (not \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_3\' (cost = 60):
\VideoController:MODULE_1:g2:a0:s_3\ <= ((not \VideoController:h_count_r_2\ and \VideoController:h_count_r_3\)
	OR (not \VideoController:h_count_r_1\ and \VideoController:h_count_r_3\)
	OR (not \VideoController:h_count_r_0\ and \VideoController:h_count_r_3\)
	OR (not \VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_3\' (cost = 4):
\VideoController:MODULE_2:g2:a0:s_3\ <= ((not VGA_LineCnt_2 and VGA_LineCnt_3)
	OR (not VGA_LineCnt_1 and VGA_LineCnt_3)
	OR (not VGA_LineCnt_0 and VGA_LineCnt_3)
	OR (not VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:s_3\' (cost = 56):
\VideoController:MODULE_3:g2:a0:s_3\ <= ((not \VideoController:v_count_r_2\ and \VideoController:v_count_r_3\)
	OR (not \VideoController:v_count_r_1\ and \VideoController:v_count_r_3\)
	OR (not \VideoController:v_count_r_0\ and \VideoController:v_count_r_3\)
	OR (not \VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_9\' (cost = 9):
\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_9\ <= ((\VideoController:h_count_r_9\ and \VideoController:h_count_r_8\ and \VideoController:h_count_r_7\ and \VideoController:h_count_r_6\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\));

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_8\' (cost = 7):
\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_8\ <= ((\VideoController:h_count_r_8\ and \VideoController:h_count_r_7\ and \VideoController:h_count_r_6\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\));

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_7\' (cost = 6):
\VideoController:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_7\ <= ((\VideoController:h_count_r_7\ and \VideoController:h_count_r_6\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\));

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:s_13\' (cost = 0):
\VideoController:MODULE_4:g2:a0:s_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:s_12\' (cost = 0):
\VideoController:MODULE_4:g2:a0:s_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:s_11\' (cost = 8):
\VideoController:MODULE_4:g2:a0:s_11\ <= ((\VideoController:h_count_r_10\ and \VideoController:h_count_r_9\ and \VideoController:h_count_r_8\ and \VideoController:h_count_r_7\ and \VideoController:h_count_r_6\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\));

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:s_10\' (cost = 24):
\VideoController:MODULE_4:g2:a0:s_10\ <= ((not \VideoController:h_count_r_9\ and \VideoController:h_count_r_10\)
	OR (not \VideoController:h_count_r_8\ and \VideoController:h_count_r_10\)
	OR (not \VideoController:h_count_r_7\ and \VideoController:h_count_r_10\)
	OR (not \VideoController:h_count_r_6\ and \VideoController:h_count_r_10\)
	OR (not \VideoController:h_count_r_5\ and \VideoController:h_count_r_10\)
	OR (not \VideoController:h_count_r_4\ and \VideoController:h_count_r_10\)
	OR (not \VideoController:h_count_r_3\ and \VideoController:h_count_r_10\)
	OR (not \VideoController:h_count_r_10\ and \VideoController:h_count_r_9\ and \VideoController:h_count_r_8\ and \VideoController:h_count_r_7\ and \VideoController:h_count_r_6\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\));

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:s_9\' (cost = 14):
\VideoController:MODULE_4:g2:a0:s_9\ <= ((not \VideoController:h_count_r_8\ and \VideoController:h_count_r_9\)
	OR (not \VideoController:h_count_r_7\ and \VideoController:h_count_r_9\)
	OR (not \VideoController:h_count_r_6\ and \VideoController:h_count_r_9\)
	OR (not \VideoController:h_count_r_5\ and \VideoController:h_count_r_9\)
	OR (not \VideoController:h_count_r_4\ and \VideoController:h_count_r_9\)
	OR (not \VideoController:h_count_r_3\ and \VideoController:h_count_r_9\)
	OR (not \VideoController:h_count_r_9\ and \VideoController:h_count_r_8\ and \VideoController:h_count_r_7\ and \VideoController:h_count_r_6\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\));

Note:  Expanding virtual equation for '\VideoController:MODULE_4:g2:a0:s_8\' (cost = 6):
\VideoController:MODULE_4:g2:a0:s_8\ <= ((not \VideoController:h_count_r_7\ and \VideoController:h_count_r_8\)
	OR (not \VideoController:h_count_r_6\ and \VideoController:h_count_r_8\)
	OR (not \VideoController:h_count_r_5\ and \VideoController:h_count_r_8\)
	OR (not \VideoController:h_count_r_4\ and \VideoController:h_count_r_8\)
	OR (not \VideoController:h_count_r_3\ and \VideoController:h_count_r_8\)
	OR (not \VideoController:h_count_r_8\ and \VideoController:h_count_r_7\ and \VideoController:h_count_r_6\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\VideoController:h_count_r_4\ and \VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_4\' (cost = 75):
\VideoController:MODULE_1:g2:a0:s_4\ <= ((not \VideoController:h_count_r_3\ and \VideoController:h_count_r_4\)
	OR (not \VideoController:h_count_r_2\ and \VideoController:h_count_r_4\)
	OR (not \VideoController:h_count_r_1\ and \VideoController:h_count_r_4\)
	OR (not \VideoController:h_count_r_0\ and \VideoController:h_count_r_4\)
	OR (not \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((VGA_LineCnt_4 and VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_4\' (cost = 5):
\VideoController:MODULE_2:g2:a0:s_4\ <= ((not VGA_LineCnt_3 and VGA_LineCnt_4)
	OR (not VGA_LineCnt_2 and VGA_LineCnt_4)
	OR (not VGA_LineCnt_1 and VGA_LineCnt_4)
	OR (not VGA_LineCnt_0 and VGA_LineCnt_4)
	OR (not VGA_LineCnt_4 and VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\VideoController:v_count_r_4\ and \VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:s_4\' (cost = 70):
\VideoController:MODULE_3:g2:a0:s_4\ <= ((not \VideoController:v_count_r_3\ and \VideoController:v_count_r_4\)
	OR (not \VideoController:v_count_r_2\ and \VideoController:v_count_r_4\)
	OR (not \VideoController:v_count_r_1\ and \VideoController:v_count_r_4\)
	OR (not \VideoController:v_count_r_0\ and \VideoController:v_count_r_4\)
	OR (not \VideoController:v_count_r_4\ and \VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Virtual signal line_dma with ( cost: 120 or cost_inv: 15)  > 90 or with size: 1 > 102 has been made a (soft) node.
line_dma <= ((not \VideoController:h_state_r_0\ and not \VideoController:h_count_r_10\ and not \VideoController:h_count_r_9\ and not \VideoController:h_count_r_8\ and not \VideoController:h_count_r_7\ and not \VideoController:h_count_r_6\ and not \VideoController:h_count_r_4\ and not \VideoController:h_count_r_2\ and not \VideoController:h_count_r_1\ and not \VideoController:h_count_r_0\ and \VideoController:h_state_r_1\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_3\ and \VideoController:v_state_r_1\ and \VideoController:v_state_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_5\' (cost = 90):
\VideoController:MODULE_1:g2:a0:s_5\ <= ((not \VideoController:h_count_r_4\ and \VideoController:h_count_r_5\)
	OR (not \VideoController:h_count_r_3\ and \VideoController:h_count_r_5\)
	OR (not \VideoController:h_count_r_2\ and \VideoController:h_count_r_5\)
	OR (not \VideoController:h_count_r_1\ and \VideoController:h_count_r_5\)
	OR (not \VideoController:h_count_r_0\ and \VideoController:h_count_r_5\)
	OR (not \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((VGA_LineCnt_5 and VGA_LineCnt_4 and VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_5\' (cost = 6):
\VideoController:MODULE_2:g2:a0:s_5\ <= ((not VGA_LineCnt_4 and VGA_LineCnt_5)
	OR (not VGA_LineCnt_3 and VGA_LineCnt_5)
	OR (not VGA_LineCnt_2 and VGA_LineCnt_5)
	OR (not VGA_LineCnt_1 and VGA_LineCnt_5)
	OR (not VGA_LineCnt_0 and VGA_LineCnt_5)
	OR (not VGA_LineCnt_5 and VGA_LineCnt_4 and VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\VideoController:v_count_r_5\ and \VideoController:v_count_r_4\ and \VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:s_5\' (cost = 84):
\VideoController:MODULE_3:g2:a0:s_5\ <= ((not \VideoController:v_count_r_4\ and \VideoController:v_count_r_5\)
	OR (not \VideoController:v_count_r_3\ and \VideoController:v_count_r_5\)
	OR (not \VideoController:v_count_r_2\ and \VideoController:v_count_r_5\)
	OR (not \VideoController:v_count_r_1\ and \VideoController:v_count_r_5\)
	OR (not \VideoController:v_count_r_0\ and \VideoController:v_count_r_5\)
	OR (not \VideoController:v_count_r_5\ and \VideoController:v_count_r_4\ and \VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\VideoController:h_count_r_6\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Virtual signal \VideoController:MODULE_1:g2:a0:s_6\ with ( cost: 105 or cost_inv: -1)  > 90 or with size: 7 > 102 has been made a (soft) node.
\VideoController:MODULE_1:g2:a0:s_6\ <= ((not \VideoController:h_count_r_5\ and \VideoController:h_count_r_6\)
	OR (not \VideoController:h_count_r_4\ and \VideoController:h_count_r_6\)
	OR (not \VideoController:h_count_r_3\ and \VideoController:h_count_r_6\)
	OR (not \VideoController:h_count_r_2\ and \VideoController:h_count_r_6\)
	OR (not \VideoController:h_count_r_1\ and \VideoController:h_count_r_6\)
	OR (not \VideoController:h_count_r_0\ and \VideoController:h_count_r_6\)
	OR (not \VideoController:h_count_r_6\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((VGA_LineCnt_6 and VGA_LineCnt_5 and VGA_LineCnt_4 and VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_6\' (cost = 7):
\VideoController:MODULE_2:g2:a0:s_6\ <= ((not VGA_LineCnt_5 and VGA_LineCnt_6)
	OR (not VGA_LineCnt_4 and VGA_LineCnt_6)
	OR (not VGA_LineCnt_3 and VGA_LineCnt_6)
	OR (not VGA_LineCnt_2 and VGA_LineCnt_6)
	OR (not VGA_LineCnt_1 and VGA_LineCnt_6)
	OR (not VGA_LineCnt_0 and VGA_LineCnt_6)
	OR (not VGA_LineCnt_6 and VGA_LineCnt_5 and VGA_LineCnt_4 and VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\VideoController:v_count_r_6\ and \VideoController:v_count_r_5\ and \VideoController:v_count_r_4\ and \VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Virtual signal \VideoController:MODULE_3:g2:a0:s_6\ with ( cost: 98 or cost_inv: -1)  > 90 or with size: 7 > 102 has been made a (soft) node.
\VideoController:MODULE_3:g2:a0:s_6\ <= ((not \VideoController:v_count_r_5\ and \VideoController:v_count_r_6\)
	OR (not \VideoController:v_count_r_4\ and \VideoController:v_count_r_6\)
	OR (not \VideoController:v_count_r_3\ and \VideoController:v_count_r_6\)
	OR (not \VideoController:v_count_r_2\ and \VideoController:v_count_r_6\)
	OR (not \VideoController:v_count_r_1\ and \VideoController:v_count_r_6\)
	OR (not \VideoController:v_count_r_0\ and \VideoController:v_count_r_6\)
	OR (not \VideoController:v_count_r_6\ and \VideoController:v_count_r_5\ and \VideoController:v_count_r_4\ and \VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Virtual signal \VideoController:MODULE_1:g2:a0:s_7\ with ( cost: 120 or cost_inv: -1)  > 90 or with size: 8 > 102 has been made a (soft) node.
\VideoController:MODULE_1:g2:a0:s_7\ <= ((not \VideoController:h_count_r_6\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_5\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_4\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_3\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_2\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_1\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_0\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_7\ and \VideoController:h_count_r_6\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_7\' (cost = 8):
\VideoController:MODULE_2:g2:a0:s_7\ <= ((not VGA_LineCnt_6 and VGA_LineCnt_7)
	OR (not VGA_LineCnt_5 and VGA_LineCnt_7)
	OR (not VGA_LineCnt_4 and VGA_LineCnt_7)
	OR (not VGA_LineCnt_3 and VGA_LineCnt_7)
	OR (not VGA_LineCnt_2 and VGA_LineCnt_7)
	OR (not VGA_LineCnt_1 and VGA_LineCnt_7)
	OR (not VGA_LineCnt_0 and VGA_LineCnt_7)
	OR (not VGA_LineCnt_7 and VGA_LineCnt_6 and VGA_LineCnt_5 and VGA_LineCnt_4 and VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Virtual signal \VideoController:MODULE_3:g2:a0:s_7\ with ( cost: 112 or cost_inv: -1)  > 90 or with size: 8 > 102 has been made a (soft) node.
\VideoController:MODULE_3:g2:a0:s_7\ <= ((not \VideoController:v_count_r_6\ and \VideoController:v_count_r_7\)
	OR (not \VideoController:v_count_r_5\ and \VideoController:v_count_r_7\)
	OR (not \VideoController:v_count_r_4\ and \VideoController:v_count_r_7\)
	OR (not \VideoController:v_count_r_3\ and \VideoController:v_count_r_7\)
	OR (not \VideoController:v_count_r_2\ and \VideoController:v_count_r_7\)
	OR (not \VideoController:v_count_r_1\ and \VideoController:v_count_r_7\)
	OR (not \VideoController:v_count_r_0\ and \VideoController:v_count_r_7\)
	OR (not \VideoController:v_count_r_7\ and \VideoController:v_count_r_6\ and \VideoController:v_count_r_5\ and \VideoController:v_count_r_4\ and \VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 131 signals.
	Turned 5 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing RGBI_3 to RGBI_0
Aliasing RGBI_2 to RGBI_0
Aliasing \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire RGBI_3[71] = RGBI_0[70]
Removing Lhs of wire RGBI_2[97] = RGBI_0[70]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[732] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[742] = zero[32]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[752] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[938] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[948] = zero[32]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[958] = zero[32]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\CharacterVga.cyprj -dcpsoc3 CharacterVga.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.671ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Sunday, 05 May 2019 15:08:50
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\CharacterVga.cyprj -d CY8C5888LTI-LP097 CharacterVga.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PixelClock'. Fanout=44, Signal=Net_49
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_282:macrocell.q
        Effective Clock: PixelClock
        Enable Signal: Net_282:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \CharClock:not_last_reset_split\, Duplicate of line_dma_split 
    MacroCell: Name=\CharClock:not_last_reset_split\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\ * 
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\
        );
        Output = \CharClock:not_last_reset_split\ (fanout=1)

    Removing \VideoController:v_count_r_6_split_2\, Duplicate of \VideoController:v_count_r_8_split_2\ 
    MacroCell: Name=\VideoController:v_count_r_6_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              !\VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + !\VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              !\VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              !\VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_6_split_2\ (fanout=1)

    Removing \VideoController:v_count_r_7_split_2\, Duplicate of \VideoController:v_count_r_8_split_2\ 
    MacroCell: Name=\VideoController:v_count_r_7_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              !\VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + !\VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              !\VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              !\VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_7_split_2\ (fanout=1)

    Removing \VideoController:v_count_r_6_split\, Duplicate of \VideoController:v_state_r_1_split_1\ 
    MacroCell: Name=\VideoController:v_count_r_6_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_state_r_1\
        );
        Output = \VideoController:v_count_r_6_split\ (fanout=1)

    Removing \VideoController:v_count_r_7_split\, Duplicate of \VideoController:v_state_r_1_split_1\ 
    MacroCell: Name=\VideoController:v_count_r_7_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_state_r_1\
        );
        Output = \VideoController:v_count_r_7_split\ (fanout=1)

    Removing \VideoController:v_count_r_8_split\, Duplicate of \VideoController:v_state_r_1_split_1\ 
    MacroCell: Name=\VideoController:v_count_r_8_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_state_r_1\
        );
        Output = \VideoController:v_count_r_8_split\ (fanout=1)

    Removing \VideoController:v_state_r_0_split_3\, Duplicate of \VideoController:v_state_r_1_split_1\ 
    MacroCell: Name=\VideoController:v_state_r_0_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_state_r_1\
        );
        Output = \VideoController:v_state_r_0_split_3\ (fanout=1)

    Removing \VideoController:v_state_r_0_split_2\, Duplicate of \VideoController:v_state_r_1_split_1\ 
    MacroCell: Name=\VideoController:v_state_r_0_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_state_r_1\
        );
        Output = \VideoController:v_state_r_0_split_2\ (fanout=1)

    Removing \VideoController:v_state_r_0_split_1\, Duplicate of \VideoController:v_state_r_1_split\ 
    MacroCell: Name=\VideoController:v_state_r_0_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\
        );
        Output = \VideoController:v_state_r_0_split_1\ (fanout=1)

    Removing \VideoController:v_state_r_0_split\, Duplicate of \VideoController:v_state_r_1_split\ 
    MacroCell: Name=\VideoController:v_state_r_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\
        );
        Output = \VideoController:v_state_r_0_split\ (fanout=1)

    Removing \VideoController:newline_r_split\, Duplicate of \VideoController:h_count_r_6_split_3\ 
    MacroCell: Name=\VideoController:newline_r_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:newline_r_split\ (fanout=1)

    Removing \VideoController:h_state_r_1_split_1\, Duplicate of \VideoController:h_count_r_6_split_3\ 
    MacroCell: Name=\VideoController:h_state_r_1_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_state_r_1_split_1\ (fanout=1)

    Removing \VideoController:h_state_r_0_split_3\, Duplicate of \VideoController:h_count_r_6_split_3\ 
    MacroCell: Name=\VideoController:h_state_r_0_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_state_r_0_split_3\ (fanout=1)

    Removing \VideoController:h_count_r_9_split\, Duplicate of \VideoController:h_count_r_6_split_3\ 
    MacroCell: Name=\VideoController:h_count_r_9_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_9_split\ (fanout=1)

    Removing \VideoController:h_count_r_8_split_3\, Duplicate of \VideoController:h_count_r_6_split_3\ 
    MacroCell: Name=\VideoController:h_count_r_8_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_8_split_3\ (fanout=1)

    Removing \VideoController:h_count_r_7_split_3\, Duplicate of \VideoController:h_count_r_6_split_3\ 
    MacroCell: Name=\VideoController:h_count_r_7_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_7_split_3\ (fanout=1)

    Removing \VideoController:h_state_r_0_split\, Duplicate of \VideoController:h_count_r_4_split\ 
    MacroCell: Name=\VideoController:h_state_r_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_state_r_0_split\ (fanout=1)

    Removing \VideoController:h_count_r_8_split\, Duplicate of \VideoController:h_count_r_4_split\ 
    MacroCell: Name=\VideoController:h_count_r_8_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_8_split\ (fanout=1)

    Removing \VideoController:h_count_r_7_split\, Duplicate of \VideoController:h_count_r_4_split\ 
    MacroCell: Name=\VideoController:h_count_r_7_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_7_split\ (fanout=1)

    Removing \VideoController:h_count_r_6_split\, Duplicate of \VideoController:h_count_r_4_split\ 
    MacroCell: Name=\VideoController:h_count_r_6_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_6_split\ (fanout=1)

    Removing \VideoController:h_state_r_1_split\, Duplicate of \VideoController:h_count_r_5_split\ 
    MacroCell: Name=\VideoController:h_state_r_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_state_r_1_split\ (fanout=1)

    Removing \VideoController:h_state_r_0_split_1\, Duplicate of \VideoController:h_count_r_5_split\ 
    MacroCell: Name=\VideoController:h_state_r_0_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_state_r_0_split_1\ (fanout=1)

    Removing \VideoController:h_count_r_8_split_1\, Duplicate of \VideoController:h_count_r_5_split\ 
    MacroCell: Name=\VideoController:h_count_r_8_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_8_split_1\ (fanout=1)

    Removing \VideoController:h_count_r_7_split_1\, Duplicate of \VideoController:h_count_r_5_split\ 
    MacroCell: Name=\VideoController:h_count_r_7_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_7_split_1\ (fanout=1)

    Removing \VideoController:h_count_r_6_split_1\, Duplicate of \VideoController:h_count_r_5_split\ 
    MacroCell: Name=\VideoController:h_count_r_6_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_6_split_1\ (fanout=1)

    Removing \VideoController:h_state_r_0_split_2\, Duplicate of \VideoController:h_count_r_4_split_1\ 
    MacroCell: Name=\VideoController:h_state_r_0_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_state_r_0_split_2\ (fanout=1)

    Removing \VideoController:h_count_r_8_split_2\, Duplicate of \VideoController:h_count_r_4_split_1\ 
    MacroCell: Name=\VideoController:h_count_r_8_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_8_split_2\ (fanout=1)

    Removing \VideoController:h_count_r_7_split_2\, Duplicate of \VideoController:h_count_r_4_split_1\ 
    MacroCell: Name=\VideoController:h_count_r_7_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_7_split_2\ (fanout=1)

    Removing \VideoController:h_count_r_6_split_2\, Duplicate of \VideoController:h_count_r_4_split_1\ 
    MacroCell: Name=\VideoController:h_count_r_6_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_6_split_2\ (fanout=1)

    Removing \VideoController:h_count_r_5_split_1\, Duplicate of \VideoController:h_count_r_4_split_1\ 
    MacroCell: Name=\VideoController:h_count_r_5_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_5_split_1\ (fanout=1)

    Removing \VideoController:v_state_r_0_split_5\, Duplicate of \VideoController:v_state_r_1_split_3\ 
    MacroCell: Name=\VideoController:v_state_r_0_split_5\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split\
        );
        Output = \VideoController:v_state_r_0_split_5\ (fanout=1)

    Removing \VideoController:v_count_r_6_split_1\, Duplicate of \VideoController:v_state_r_1_split_2\ 
    MacroCell: Name=\VideoController:v_count_r_6_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              \VideoController:v_count_r_8\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split_1\
        );
        Output = \VideoController:v_count_r_6_split_1\ (fanout=1)

    Removing \VideoController:v_count_r_7_split_1\, Duplicate of \VideoController:v_state_r_1_split_2\ 
    MacroCell: Name=\VideoController:v_count_r_7_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              \VideoController:v_count_r_8\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split_1\
        );
        Output = \VideoController:v_count_r_7_split_1\ (fanout=1)

    Removing \VideoController:v_count_r_8_split_1\, Duplicate of \VideoController:v_state_r_1_split_2\ 
    MacroCell: Name=\VideoController:v_count_r_8_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              \VideoController:v_count_r_8\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split_1\
        );
        Output = \VideoController:v_count_r_8_split_1\ (fanout=1)

    Removing \VideoController:v_state_r_0_split_4\, Duplicate of \VideoController:v_state_r_1_split_2\ 
    MacroCell: Name=\VideoController:v_state_r_0_split_4\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              \VideoController:v_count_r_8\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split_1\
        );
        Output = \VideoController:v_state_r_0_split_4\ (fanout=1)

    Removing \VideoController:h_state_r_1_split_2\, Duplicate of \VideoController:h_count_r_6_split_4\ 
    MacroCell: Name=\VideoController:h_state_r_1_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:h_state_r_1_split_2\ (fanout=1)

    Removing \VideoController:h_state_r_0_split_4\, Duplicate of \VideoController:h_count_r_6_split_4\ 
    MacroCell: Name=\VideoController:h_state_r_0_split_4\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:h_state_r_0_split_4\ (fanout=1)

    Removing \VideoController:h_count_r_9_split_1\, Duplicate of \VideoController:h_count_r_6_split_4\ 
    MacroCell: Name=\VideoController:h_count_r_9_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:h_count_r_9_split_1\ (fanout=1)

    Removing \VideoController:h_count_r_8_split_4\, Duplicate of \VideoController:h_count_r_6_split_4\ 
    MacroCell: Name=\VideoController:h_count_r_8_split_4\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:h_count_r_8_split_4\ (fanout=1)

    Removing \VideoController:h_count_r_7_split_4\, Duplicate of \VideoController:h_count_r_6_split_4\ 
    MacroCell: Name=\VideoController:h_count_r_7_split_4\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:h_count_r_7_split_4\ (fanout=1)

    Removing \VideoController:h_state_r_1_split_3\, Duplicate of \VideoController:h_count_r_6_split_5\ 
    MacroCell: Name=\VideoController:h_state_r_1_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * !\VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split\
        );
        Output = \VideoController:h_state_r_1_split_3\ (fanout=1)

    Removing \VideoController:h_state_r_0_split_5\, Duplicate of \VideoController:h_count_r_6_split_5\ 
    MacroCell: Name=\VideoController:h_state_r_0_split_5\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * !\VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split\
        );
        Output = \VideoController:h_state_r_0_split_5\ (fanout=1)

    Removing \VideoController:h_count_r_8_split_5\, Duplicate of \VideoController:h_count_r_6_split_5\ 
    MacroCell: Name=\VideoController:h_count_r_8_split_5\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * !\VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split\
        );
        Output = \VideoController:h_count_r_8_split_5\ (fanout=1)

    Removing \VideoController:h_count_r_7_split_5\, Duplicate of \VideoController:h_count_r_6_split_5\ 
    MacroCell: Name=\VideoController:h_count_r_7_split_5\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * !\VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split\
        );
        Output = \VideoController:h_count_r_7_split_5\ (fanout=1)

    Removing \VideoController:h_count_r_4_split_3\, Duplicate of \VideoController:h_count_r_6_split_7\ 
    MacroCell: Name=\VideoController:h_count_r_4_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              !\VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split\
        );
        Output = \VideoController:h_count_r_4_split_3\ (fanout=1)

    Removing \VideoController:h_state_r_0_split_7\, Duplicate of \VideoController:h_count_r_6_split_7\ 
    MacroCell: Name=\VideoController:h_state_r_0_split_7\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              !\VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split\
        );
        Output = \VideoController:h_state_r_0_split_7\ (fanout=1)

    Removing \VideoController:h_count_r_8_split_7\, Duplicate of \VideoController:h_count_r_6_split_7\ 
    MacroCell: Name=\VideoController:h_count_r_8_split_7\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              !\VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split\
        );
        Output = \VideoController:h_count_r_8_split_7\ (fanout=1)

    Removing \VideoController:h_count_r_7_split_7\, Duplicate of \VideoController:h_count_r_6_split_7\ 
    MacroCell: Name=\VideoController:h_count_r_7_split_7\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              !\VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split\
        );
        Output = \VideoController:h_count_r_7_split_7\ (fanout=1)

    Removing \VideoController:h_state_r_0_split_6\, Duplicate of \VideoController:h_count_r_5_split_3\ 
    MacroCell: Name=\VideoController:h_state_r_0_split_6\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split_1\
        );
        Output = \VideoController:h_state_r_0_split_6\ (fanout=1)

    Removing \VideoController:h_count_r_8_split_6\, Duplicate of \VideoController:h_count_r_5_split_3\ 
    MacroCell: Name=\VideoController:h_count_r_8_split_6\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split_1\
        );
        Output = \VideoController:h_count_r_8_split_6\ (fanout=1)

    Removing \VideoController:h_count_r_7_split_6\, Duplicate of \VideoController:h_count_r_5_split_3\ 
    MacroCell: Name=\VideoController:h_count_r_7_split_6\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split_1\
        );
        Output = \VideoController:h_count_r_7_split_6\ (fanout=1)

    Removing \VideoController:h_count_r_6_split_6\, Duplicate of \VideoController:h_count_r_5_split_3\ 
    MacroCell: Name=\VideoController:h_count_r_6_split_6\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split_1\
        );
        Output = \VideoController:h_count_r_6_split_6\ (fanout=1)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Dbg_DmaLine(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dbg_DmaLine(0)__PA ,
            pin_input => line_dma ,
            pad => Dbg_DmaLine(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_R_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_R_out(0)__PA ,
            pin_input => RGBI_0 ,
            pad => VGA_R_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_R_out(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_R_out(1)__PA ,
            pin_input => RGBI_0 ,
            pad => VGA_R_out(1)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_R_out(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_R_out(2)__PA ,
            pin_input => RGBI_0 ,
            pad => VGA_R_out(2)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_G_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_G_out(0)__PA ,
            pin_input => RGBI_1 ,
            pad => VGA_G_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_G_out(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_G_out(1)__PA ,
            pin_input => RGBI_0 ,
            pad => VGA_G_out(1)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_G_out(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_G_out(2)__PA ,
            pin_input => RGBI_1 ,
            pad => VGA_G_out(2)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_B_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_B_out(0)__PA ,
            pin_input => RGBI_0 ,
            pad => VGA_B_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_B_out(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_B_out(1)__PA ,
            pin_input => RGBI_0 ,
            pad => VGA_B_out(1)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_B_out(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_B_out(2)__PA ,
            pin_input => RGBI_0 ,
            pad => VGA_B_out(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SyncV(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SyncV(0)__PA ,
            pin_input => Net_54 ,
            pad => SyncV(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SyncH(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SyncH(0)__PA ,
            pin_input => Net_191 ,
            pad => SyncH(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dbg_VgaDataClk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dbg_VgaDataClk(0)__PA ,
            pin_input => Net_282 ,
            pad => Dbg_VgaDataClk(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=RGBI_0_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              VGA_D_reg_4 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !Net_304_2 * Net_304_1 * 
              Net_304_0
            + VGA_D_reg_3 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * Net_304_2 * !Net_304_1 * 
              !Net_304_0
            + VGA_D_reg_2 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * Net_304_2 * !Net_304_1 * 
              Net_304_0
            + VGA_D_reg_1 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * Net_304_2 * Net_304_1 * 
              !Net_304_0
            + VGA_D_reg_0 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * Net_304_2 * Net_304_1 * 
              Net_304_0
        );
        Output = RGBI_0_split (fanout=1)

    MacroCell: Name=RGBI_1, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\ * 
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\
        );
        Output = RGBI_1 (fanout=2)

    MacroCell: Name=RGBI_0, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              VGA_D_reg_7 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !Net_304_2 * !Net_304_1 * 
              !Net_304_0
            + VGA_D_reg_6 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !Net_304_2 * !Net_304_1 * 
              Net_304_0
            + VGA_D_reg_5 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !Net_304_2 * Net_304_1 * 
              !Net_304_0
            + RGBI_0_split
        );
        Output = RGBI_0 (fanout=7)

    MacroCell: Name=\VideoController:h_count_r_4_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_4_split_1\ (fanout=2)

    MacroCell: Name=\VideoController:h_count_r_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_4_split\ (fanout=1)

    MacroCell: Name=\VideoController:h_count_r_5_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split_1\
        );
        Output = \VideoController:h_count_r_5_split_3\ (fanout=5)

    MacroCell: Name=\VideoController:h_count_r_5_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * !\VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split\
            + \VideoController:h_count_r_4\ * \VideoController:h_count_r_3\ * 
              \VideoController:h_count_r_2\ * \VideoController:h_count_r_1\ * 
              \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_5_split_2\ (fanout=1)

    MacroCell: Name=\VideoController:h_count_r_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_5_split\ (fanout=2)

    MacroCell: Name=\VideoController:h_count_r_6_split_7\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              !\VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split\
        );
        Output = \VideoController:h_count_r_6_split_7\ (fanout=5)

    MacroCell: Name=\VideoController:h_count_r_6_split_5\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * !\VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split\
        );
        Output = \VideoController:h_count_r_6_split_5\ (fanout=5)

    MacroCell: Name=\VideoController:h_count_r_6_split_4\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:h_count_r_6_split_4\ (fanout=6)

    MacroCell: Name=\VideoController:h_count_r_6_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_6_split_3\ (fanout=2)

    MacroCell: Name=Net_191, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = Net_191 (fanout=1)

    MacroCell: Name=Net_54, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:v_state_r_1\ * \VideoController:v_state_r_0\
        );
        Output = Net_54 (fanout=1)

    MacroCell: Name=line_dma, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_8\ * !\VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * \VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * \VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * line_dma_split
        );
        Output = line_dma (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              \VideoController:h_count_r_3\ * \VideoController:h_count_r_2\ * 
              \VideoController:h_count_r_1\ * \VideoController:h_count_r_0\
        );
        Output = \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)

    MacroCell: Name=\VideoController:MODULE_1:g2:a0:s_7\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              \VideoController:h_count_r_3\ * \VideoController:h_count_r_2\ * 
              \VideoController:h_count_r_1\ * \VideoController:h_count_r_0\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_5\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_4\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_3\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_2\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_1\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_0\
        );
        Output = \VideoController:MODULE_1:g2:a0:s_7\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\VideoController:MODULE_1:g2:a0:s_6\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\VideoController:h_count_r_6\ * \VideoController:h_count_r_5\ * 
              \VideoController:h_count_r_4\ * \VideoController:h_count_r_3\ * 
              \VideoController:h_count_r_2\ * \VideoController:h_count_r_1\ * 
              \VideoController:h_count_r_0\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_4\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_3\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_2\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_1\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_0\
        );
        Output = \VideoController:MODULE_1:g2:a0:s_6\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              VGA_LineCnt_7 * VGA_LineCnt_6 * VGA_LineCnt_5 * VGA_LineCnt_4 * 
              VGA_LineCnt_3 * VGA_LineCnt_2 * VGA_LineCnt_1 * VGA_LineCnt_0
        );
        Output = \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_count_r_7\ * \VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * \VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * \VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=\VideoController:MODULE_3:g2:a0:s_7\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\VideoController:v_count_r_7\ * \VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * \VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * \VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_5\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_4\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_3\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_2\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_1\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_0\
        );
        Output = \VideoController:MODULE_3:g2:a0:s_7\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\VideoController:MODULE_3:g2:a0:s_6\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              \VideoController:v_count_r_4\ * \VideoController:v_count_r_3\ * 
              \VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_4\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_3\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_2\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_1\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_0\
        );
        Output = \VideoController:MODULE_3:g2:a0:s_6\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=line_dma_split, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\ * 
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\
        );
        Output = line_dma_split (fanout=2)

    MacroCell: Name=\VideoController:h_count_r_4_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split_1\
            + \VideoController:h_count_r_3\ * \VideoController:h_count_r_2\ * 
              \VideoController:h_count_r_1\ * \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_4_split_2\ (fanout=1)

    MacroCell: Name=Net_282, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_282 * !line_dma * !\CharClock:count_1\
            + Net_282 * !line_dma * !\CharClock:count_0\
            + !line_dma * !\CharClock:not_last_reset\
            + !line_dma * \CharClock:count_2\ * \CharClock:count_1\ * 
              \CharClock:count_0\
        );
        Output = Net_282 (fanout=10)

    MacroCell: Name=VGA_D_reg_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_7
        );
        Output = VGA_D_reg_7 (fanout=1)

    MacroCell: Name=VGA_D_reg_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_6
        );
        Output = VGA_D_reg_6 (fanout=1)

    MacroCell: Name=VGA_D_reg_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_5
        );
        Output = VGA_D_reg_5 (fanout=1)

    MacroCell: Name=VGA_D_reg_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_4
        );
        Output = VGA_D_reg_4 (fanout=1)

    MacroCell: Name=VGA_D_reg_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_3
        );
        Output = VGA_D_reg_3 (fanout=1)

    MacroCell: Name=VGA_D_reg_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_2
        );
        Output = VGA_D_reg_2 (fanout=1)

    MacroCell: Name=VGA_D_reg_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_1
        );
        Output = VGA_D_reg_1 (fanout=1)

    MacroCell: Name=VGA_D_reg_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_0
        );
        Output = VGA_D_reg_0 (fanout=1)

    MacroCell: Name=\VideoController:h_state_r_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\
        );
        Output = \VideoController:h_state_r_1\ (fanout=9)

    MacroCell: Name=\VideoController:h_state_r_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\ * 
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_state_r_0\ (fanout=9)

    MacroCell: Name=\VideoController:h_count_r_10\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_9\ * \VideoController:h_count_r_8\ * 
              \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \VideoController:h_count_r_10\ (fanout=8)

    MacroCell: Name=\VideoController:h_count_r_9\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoController:h_count_r_8\ * 
              \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \VideoController:h_count_r_6_split_4\
        );
        Output = \VideoController:h_count_r_9\ (fanout=9)

    MacroCell: Name=\VideoController:h_count_r_8\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\ * 
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_count_r_8\ (fanout=11)

    MacroCell: Name=\VideoController:h_count_r_7\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:MODULE_1:g2:a0:s_7\ * 
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\ * 
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_count_r_7\ (fanout=11)

    MacroCell: Name=\VideoController:h_count_r_6\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:MODULE_1:g2:a0:s_6\ * 
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\ * 
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_count_r_6\ (fanout=12)

    MacroCell: Name=\VideoController:h_count_r_5\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_5_split_2\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_count_r_5\ (fanout=12)

    MacroCell: Name=\VideoController:h_count_r_4\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_4_split_2\
        );
        Output = \VideoController:h_count_r_4\ (fanout=12)

    MacroCell: Name=\VideoController:h_count_r_3\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_2\ * \VideoController:h_count_r_1\ * 
              \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_3\ (fanout=12)

    MacroCell: Name=\VideoController:h_count_r_2\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_1\ * \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_2\ (fanout=13)

    MacroCell: Name=\VideoController:h_count_r_1\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_1\ (fanout=14)

    MacroCell: Name=\VideoController:h_count_r_0\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \VideoController:h_count_r_0\ (fanout=15)

    MacroCell: Name=\VideoController:newline_r\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:newline_r\ (fanout=24)

    MacroCell: Name=\VideoController:v_state_r_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_state_r_1_split_3\
        );
        Output = \VideoController:v_state_r_1\ (fanout=25)

    MacroCell: Name=\VideoController:v_state_r_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_state_r_1_split_3\ * 
              !\VideoController:v_state_r_0_split_6\ * 
              !\VideoController:v_state_r_0_split_7\
        );
        Output = \VideoController:v_state_r_0\ (fanout=27)

    MacroCell: Name=\VideoController:v_count_r_9\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_9_split\
        );
        Output = \VideoController:v_count_r_9\ (fanout=11)

    MacroCell: Name=\VideoController:v_count_r_8\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoController:newline_r\ * \VideoController:v_count_r_8\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
            + \VideoController:newline_r\ * !\VideoController:v_count_r_8\ * 
              \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
            + \VideoController:v_count_r_8\ * 
              !\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
        );
        Output = \VideoController:v_count_r_8\ (fanout=12)

    MacroCell: Name=\VideoController:v_count_r_7\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:newline_r\ * \VideoController:v_count_r_7\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
            + \VideoController:newline_r\ * 
              \VideoController:MODULE_3:g2:a0:s_7\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
        );
        Output = \VideoController:v_count_r_7\ (fanout=14)

    MacroCell: Name=\VideoController:v_count_r_6\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:newline_r\ * \VideoController:v_count_r_6\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
            + \VideoController:newline_r\ * 
              \VideoController:MODULE_3:g2:a0:s_6\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
        );
        Output = \VideoController:v_count_r_6\ (fanout=15)

    MacroCell: Name=\VideoController:v_count_r_5\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:v_count_r_5_split_2\ * 
              !\VideoController:v_count_r_5_split_3\
        );
        Output = \VideoController:v_count_r_5\ (fanout=14)

    MacroCell: Name=\VideoController:v_count_r_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_count_r_3\ * 
              \VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_4\ (fanout=14)

    MacroCell: Name=\VideoController:v_count_r_3\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * \VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_count_r_3_split\
            + \VideoController:newline_r\ * \VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_3\ (fanout=15)

    MacroCell: Name=\VideoController:v_count_r_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_2\ (fanout=15)

    MacroCell: Name=\VideoController:v_count_r_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \VideoController:newline_r\ * \VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\
            + !\VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + \VideoController:v_count_r_1_split\
        );
        Output = \VideoController:v_count_r_1\ (fanout=17)

    MacroCell: Name=\VideoController:v_count_r_0\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * 
              !\VideoController:v_count_r_0_split\
        );
        Output = \VideoController:v_count_r_0\ (fanout=16)

    MacroCell: Name=VGA_LineCnt_9, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              VGA_LineCnt_9 * \VideoController:newline_r\ * 
              !\VideoController:v_state_r_1\
            + VGA_LineCnt_9 * \VideoController:newline_r\ * 
              !\VideoController:v_state_r_0\
            + VGA_LineCnt_8 * \VideoController:newline_r\ * 
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = VGA_LineCnt_9 (fanout=2)

    MacroCell: Name=VGA_LineCnt_8, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !VGA_LineCnt_8 * \VideoController:newline_r\ * 
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + VGA_LineCnt_8 * !\VideoController:newline_r\
            + VGA_LineCnt_8 * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * 
              !\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = VGA_LineCnt_8 (fanout=3)

    MacroCell: Name=VGA_LineCnt_7, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_7
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_6 * VGA_LineCnt_5 * 
              VGA_LineCnt_4 * VGA_LineCnt_3 * VGA_LineCnt_2 * VGA_LineCnt_1 * 
              VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_7
        );
        Output = VGA_LineCnt_7 (fanout=3)

    MacroCell: Name=VGA_LineCnt_6, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_6
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_5 * VGA_LineCnt_4 * 
              VGA_LineCnt_3 * VGA_LineCnt_2 * VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_6
        );
        Output = VGA_LineCnt_6 (fanout=4)

    MacroCell: Name=VGA_LineCnt_5, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_5
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_4 * VGA_LineCnt_3 * 
              VGA_LineCnt_2 * VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_5
        );
        Output = VGA_LineCnt_5 (fanout=5)

    MacroCell: Name=VGA_LineCnt_4, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_4
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_3 * VGA_LineCnt_2 * 
              VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_4
        );
        Output = VGA_LineCnt_4 (fanout=6)

    MacroCell: Name=VGA_LineCnt_3, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_3
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_2 * VGA_LineCnt_1 * 
              VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_3
        );
        Output = VGA_LineCnt_3 (fanout=7)

    MacroCell: Name=VGA_LineCnt_2, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_2
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_2
        );
        Output = VGA_LineCnt_2 (fanout=8)

    MacroCell: Name=VGA_LineCnt_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoController:newline_r\ * VGA_LineCnt_1
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              VGA_LineCnt_1 * !VGA_LineCnt_0
        );
        Output = VGA_LineCnt_1 (fanout=9)

    MacroCell: Name=VGA_LineCnt_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:newline_r\ * VGA_LineCnt_0
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !VGA_LineCnt_0
        );
        Output = VGA_LineCnt_0 (fanout=10)

    MacroCell: Name=\CharClock:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_8\ * !\VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * \VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * \VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * line_dma_split
        );
        Output = \CharClock:not_last_reset\ (fanout=4)

    MacroCell: Name=\CharClock:count_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * \CharClock:not_last_reset\ * \CharClock:count_1\ * 
              \CharClock:count_0\
            + line_dma * \CharClock:count_2\
        );
        Output = \CharClock:count_2\ (fanout=2)

    MacroCell: Name=\CharClock:count_1\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * \CharClock:not_last_reset\ * \CharClock:count_0\
            + line_dma * \CharClock:count_1\
        );
        Output = \CharClock:count_1\ (fanout=3)

    MacroCell: Name=\CharClock:count_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * !\CharClock:not_last_reset\ * \CharClock:count_0\
            + !line_dma * \CharClock:not_last_reset\ * !\CharClock:count_0\
        );
        Output = \CharClock:count_0\ (fanout=4)

    MacroCell: Name=Net_304_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * Net_304_1 * Net_304_0
            + line_dma * Net_304_2
        );
        Output = Net_304_2 (fanout=3)

    MacroCell: Name=Net_304_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * !Net_304_1 * Net_304_0
            + !line_dma * Net_304_1 * !Net_304_0
        );
        Output = Net_304_1 (fanout=4)

    MacroCell: Name=Net_304_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !line_dma * !Net_304_0
        );
        Output = Net_304_0 (fanout=5)

    MacroCell: Name=\VideoController:v_state_r_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\
        );
        Output = \VideoController:v_state_r_1_split\ (fanout=2)

    MacroCell: Name=\VideoController:v_state_r_1_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_state_r_1\
        );
        Output = \VideoController:v_state_r_1_split_1\ (fanout=2)

    MacroCell: Name=\VideoController:v_state_r_1_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              \VideoController:v_count_r_8\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split_1\
        );
        Output = \VideoController:v_state_r_1_split_2\ (fanout=5)

    MacroCell: Name=\VideoController:v_state_r_1_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split\
        );
        Output = \VideoController:v_state_r_1_split_3\ (fanout=2)

    MacroCell: Name=\VideoController:v_state_r_0_split_6\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split_1\
        );
        Output = \VideoController:v_state_r_0_split_6\ (fanout=1)

    MacroCell: Name=\VideoController:v_state_r_0_split_7\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * \VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split\
        );
        Output = \VideoController:v_state_r_0_split_7\ (fanout=1)

    MacroCell: Name=\VideoController:v_count_r_9_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\
            + !\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \VideoController:v_count_r_9_split\ (fanout=1)

    MacroCell: Name=\VideoController:v_count_r_8_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              !\VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + !\VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              !\VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              !\VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_8_split_2\ (fanout=3)

    MacroCell: Name=\VideoController:v_count_r_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\
        );
        Output = \VideoController:v_count_r_5_split\ (fanout=1)

    MacroCell: Name=\VideoController:v_count_r_5_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\
        );
        Output = \VideoController:v_count_r_5_split_1\ (fanout=1)

    MacroCell: Name=\VideoController:v_count_r_5_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_count_r_9\ * 
              \VideoController:v_count_r_8\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_count_r_5_split_1\
            + \VideoController:newline_r\ * \VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * \VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_5_split_2\ (fanout=1)

    MacroCell: Name=\VideoController:v_count_r_5_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\ * 
              \VideoController:v_count_r_5_split\
        );
        Output = \VideoController:v_count_r_5_split_3\ (fanout=1)

    MacroCell: Name=\VideoController:v_count_r_3_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\
        );
        Output = \VideoController:v_count_r_3_split\ (fanout=1)

    MacroCell: Name=\VideoController:v_count_r_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\VideoController:newline_r\ * !\VideoController:v_count_r_1\
            + \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              !\VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * \VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\
            + \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\
            + \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              !\VideoController:v_count_r_1\
        );
        Output = \VideoController:v_count_r_1_split\ (fanout=1)

    MacroCell: Name=\VideoController:v_count_r_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              !\VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_0_split\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\LineCount_Hi:sts:sts_reg\
        PORT MAP (
            status_1 => VGA_LineCnt_9 ,
            status_0 => VGA_LineCnt_8 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\LineCount_Lo:sts:sts_reg\
        PORT MAP (
            status_7 => VGA_LineCnt_7 ,
            status_6 => VGA_LineCnt_6 ,
            status_5 => VGA_LineCnt_5 ,
            status_4 => VGA_LineCnt_4 ,
            status_3 => VGA_LineCnt_3 ,
            status_2 => VGA_LineCnt_2 ,
            status_1 => VGA_LineCnt_1 ,
            status_0 => VGA_LineCnt_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\VGA_D_out:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_283_7 ,
            control_6 => Net_283_6 ,
            control_5 => Net_283_5 ,
            control_4 => Net_283_4 ,
            control_3 => Net_283_3 ,
            control_2 => Net_283_2 ,
            control_1 => Net_283_1 ,
            control_0 => Net_283_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_Line
        PORT MAP (
            dmareq => line_dma ,
            termin => zero ,
            termout => Net_186 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =DMA_Frame
        PORT MAP (
            dmareq => zero ,
            termin => zero ,
            termout => Net_338 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =DMA_Line_Int
        PORT MAP (
            interrupt => Net_186 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DMA_Frame_Int
        PORT MAP (
            interrupt => Net_338 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   18 :   30 :   48 : 37.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   91 :  101 :  192 : 47.40 %
  Unique P-terms              :  160 :  224 :  384 : 41.67 %
  Total P-terms               :  167 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    Status Registers          :    2 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Control Registers         :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.203ms
Tech Mapping phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(0)][IoId=(6)] : Dbg_DmaLine(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Dbg_VgaDataClk(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : SyncH(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : SyncV(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : VGA_B_out(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : VGA_B_out(1) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : VGA_B_out(2) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : VGA_G_out(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : VGA_G_out(1) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : VGA_G_out(2) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : VGA_R_out(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : VGA_R_out(1) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : VGA_R_out(2) (fixed)
Analog Placement phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   32 :   16 :   48 :  66.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.56
                   Pterms :            5.03
               Macrocells :            2.84
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :      15.13 :       5.69
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=12, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\VideoController:v_count_r_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * \VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_count_r_3_split\
            + \VideoController:newline_r\ * \VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_3\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=VGA_LineCnt_0, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:newline_r\ * VGA_LineCnt_0
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !VGA_LineCnt_0
        );
        Output = VGA_LineCnt_0 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=VGA_LineCnt_1, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoController:newline_r\ * VGA_LineCnt_1
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              VGA_LineCnt_1 * !VGA_LineCnt_0
        );
        Output = VGA_LineCnt_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_count_r_5_split_3\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\ * 
              \VideoController:v_count_r_5_split\
        );
        Output = \VideoController:v_count_r_5_split_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_count_r_7\ * \VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * \VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * \VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:v_count_r_4\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_count_r_3\ * 
              \VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_4\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_count_r_9_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\
            + !\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \VideoController:v_count_r_9_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:v_count_r_3_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\
        );
        Output = \VideoController:v_count_r_3_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_54, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:v_state_r_1\ * \VideoController:v_state_r_0\
        );
        Output = Net_54 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:v_count_r_5_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\
        );
        Output = \VideoController:v_count_r_5_split\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=VGA_LineCnt_7, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_7
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_6 * VGA_LineCnt_5 * 
              VGA_LineCnt_4 * VGA_LineCnt_3 * VGA_LineCnt_2 * VGA_LineCnt_1 * 
              VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_7
        );
        Output = VGA_LineCnt_7 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              VGA_LineCnt_7 * VGA_LineCnt_6 * VGA_LineCnt_5 * VGA_LineCnt_4 * 
              VGA_LineCnt_3 * VGA_LineCnt_2 * VGA_LineCnt_1 * VGA_LineCnt_0
        );
        Output = \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=VGA_LineCnt_6, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_6
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_5 * VGA_LineCnt_4 * 
              VGA_LineCnt_3 * VGA_LineCnt_2 * VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_6
        );
        Output = VGA_LineCnt_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=VGA_LineCnt_5, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_5
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_4 * VGA_LineCnt_3 * 
              VGA_LineCnt_2 * VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_5
        );
        Output = VGA_LineCnt_5 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=VGA_LineCnt_4, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_4
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_3 * VGA_LineCnt_2 * 
              VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_4
        );
        Output = VGA_LineCnt_4 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\LineCount_Lo:sts:sts_reg\
    PORT MAP (
        status_7 => VGA_LineCnt_7 ,
        status_6 => VGA_LineCnt_6 ,
        status_5 => VGA_LineCnt_5 ,
        status_4 => VGA_LineCnt_4 ,
        status_3 => VGA_LineCnt_3 ,
        status_2 => VGA_LineCnt_2 ,
        status_1 => VGA_LineCnt_1 ,
        status_0 => VGA_LineCnt_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:MODULE_3:g2:a0:s_7\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\VideoController:v_count_r_7\ * \VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * \VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * \VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_5\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_4\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_3\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_2\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_1\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_0\
        );
        Output = \VideoController:MODULE_3:g2:a0:s_7\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=VGA_LineCnt_3, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_3
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_2 * VGA_LineCnt_1 * 
              VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_3
        );
        Output = VGA_LineCnt_3 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=VGA_LineCnt_2, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_2
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_2
        );
        Output = VGA_LineCnt_2 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:v_count_r_9\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_9_split\
        );
        Output = \VideoController:v_count_r_9\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_state_r_0_split_6\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split_1\
        );
        Output = \VideoController:v_state_r_0_split_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:v_state_r_1_split_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              \VideoController:v_count_r_8\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split_1\
        );
        Output = \VideoController:v_state_r_1_split_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_count_r_1_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\VideoController:newline_r\ * !\VideoController:v_count_r_1\
            + \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              !\VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * \VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\
            + \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\
            + \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              !\VideoController:v_count_r_1\
        );
        Output = \VideoController:v_count_r_1_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:v_state_r_1_split_1\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_state_r_1\
        );
        Output = \VideoController:v_state_r_1_split_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\VideoController:v_state_r_1_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\
        );
        Output = \VideoController:v_state_r_1_split\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_count_r_0_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              !\VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:v_count_r_8_split_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              !\VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + !\VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              !\VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              !\VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_8_split_2\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:v_count_r_5_split_1\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\
        );
        Output = \VideoController:v_count_r_5_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:h_count_r_5_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_5_split\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:h_count_r_4_split_1\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_4_split_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:v_count_r_8\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoController:newline_r\ * \VideoController:v_count_r_8\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
            + \VideoController:newline_r\ * !\VideoController:v_count_r_8\ * 
              \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
            + \VideoController:v_count_r_8\ * 
              !\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
        );
        Output = \VideoController:v_count_r_8\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_count_r_6\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:newline_r\ * \VideoController:v_count_r_6\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
            + \VideoController:newline_r\ * 
              \VideoController:MODULE_3:g2:a0:s_6\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
        );
        Output = \VideoController:v_count_r_6\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:v_state_r_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_state_r_1_split_3\
        );
        Output = \VideoController:v_state_r_1\ (fanout=25)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:v_count_r_7\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:newline_r\ * \VideoController:v_count_r_7\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
            + \VideoController:newline_r\ * 
              \VideoController:MODULE_3:g2:a0:s_7\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
        );
        Output = \VideoController:v_count_r_7\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:v_state_r_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_state_r_1_split_3\ * 
              !\VideoController:v_state_r_0_split_6\ * 
              !\VideoController:v_state_r_0_split_7\
        );
        Output = \VideoController:v_state_r_0\ (fanout=27)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_count_r_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:v_count_r_5\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:v_count_r_5_split_2\ * 
              !\VideoController:v_count_r_5_split_3\
        );
        Output = \VideoController:v_count_r_5\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:v_count_r_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \VideoController:newline_r\ * \VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\
            + !\VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + \VideoController:v_count_r_1_split\
        );
        Output = \VideoController:v_count_r_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:v_count_r_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * 
              !\VideoController:v_count_r_0_split\
        );
        Output = \VideoController:v_count_r_0\ (fanout=16)
        Properties               : 
        {
        }
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_count_r_5_split_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_count_r_9\ * 
              \VideoController:v_count_r_8\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_count_r_5_split_1\
            + \VideoController:newline_r\ * \VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * \VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_5_split_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_state_r_0_split_7\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * \VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split\
        );
        Output = \VideoController:v_state_r_0_split_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:v_state_r_1_split_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split\
        );
        Output = \VideoController:v_state_r_1_split_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\LineCount_Hi:sts:sts_reg\
    PORT MAP (
        status_1 => VGA_LineCnt_9 ,
        status_0 => VGA_LineCnt_8 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=RGBI_0_split, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              VGA_D_reg_4 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !Net_304_2 * Net_304_1 * 
              Net_304_0
            + VGA_D_reg_3 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * Net_304_2 * !Net_304_1 * 
              !Net_304_0
            + VGA_D_reg_2 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * Net_304_2 * !Net_304_1 * 
              Net_304_0
            + VGA_D_reg_1 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * Net_304_2 * Net_304_1 * 
              !Net_304_0
            + VGA_D_reg_0 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * Net_304_2 * Net_304_1 * 
              Net_304_0
        );
        Output = RGBI_0_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=RGBI_1, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\ * 
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\
        );
        Output = RGBI_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_191, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = Net_191 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:h_count_r_4_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_4_split\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=VGA_LineCnt_9, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              VGA_LineCnt_9 * \VideoController:newline_r\ * 
              !\VideoController:v_state_r_1\
            + VGA_LineCnt_9 * \VideoController:newline_r\ * 
              !\VideoController:v_state_r_0\
            + VGA_LineCnt_8 * \VideoController:newline_r\ * 
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = VGA_LineCnt_9 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=VGA_LineCnt_8, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !VGA_LineCnt_8 * \VideoController:newline_r\ * 
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + VGA_LineCnt_8 * !\VideoController:newline_r\
            + VGA_LineCnt_8 * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * 
              !\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = VGA_LineCnt_8 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CharClock:count_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * !\CharClock:not_last_reset\ * \CharClock:count_0\
            + !line_dma * \CharClock:not_last_reset\ * !\CharClock:count_0\
        );
        Output = \CharClock:count_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=VGA_D_reg_4, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_4
        );
        Output = VGA_D_reg_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=VGA_D_reg_3, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_3
        );
        Output = VGA_D_reg_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=VGA_D_reg_1, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_1
        );
        Output = VGA_D_reg_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=VGA_D_reg_2, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_2
        );
        Output = VGA_D_reg_2 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=VGA_D_reg_0, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_0
        );
        Output = VGA_D_reg_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=VGA_D_reg_5, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_5
        );
        Output = VGA_D_reg_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=VGA_D_reg_6, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_6
        );
        Output = VGA_D_reg_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=VGA_D_reg_7, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_7
        );
        Output = VGA_D_reg_7 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\VGA_D_out:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_283_7 ,
        control_6 => Net_283_6 ,
        control_5 => Net_283_5 ,
        control_4 => Net_283_4 ,
        control_3 => Net_283_3 ,
        control_2 => Net_283_2 ,
        control_1 => Net_283_1 ,
        control_0 => Net_283_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=12, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:h_count_r_6_split_7\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              !\VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split\
        );
        Output = \VideoController:h_count_r_6_split_7\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:h_count_r_6_split_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * !\VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split\
        );
        Output = \VideoController:h_count_r_6_split_5\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:h_count_r_5_split_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * !\VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split\
            + \VideoController:h_count_r_4\ * \VideoController:h_count_r_3\ * 
              \VideoController:h_count_r_2\ * \VideoController:h_count_r_1\ * 
              \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_5_split_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:h_count_r_7\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:MODULE_1:g2:a0:s_7\ * 
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\ * 
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_count_r_7\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\VideoController:h_count_r_4\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_4_split_2\
        );
        Output = \VideoController:h_count_r_4\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:h_count_r_5\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_5_split_2\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_count_r_5\ (fanout=12)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:h_count_r_4_split_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split_1\
            + \VideoController:h_count_r_3\ * \VideoController:h_count_r_2\ * 
              \VideoController:h_count_r_1\ * \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_4_split_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:h_count_r_5_split_3\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split_1\
        );
        Output = \VideoController:h_count_r_5_split_3\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              \VideoController:h_count_r_3\ * \VideoController:h_count_r_2\ * 
              \VideoController:h_count_r_1\ * \VideoController:h_count_r_0\
        );
        Output = \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:h_count_r_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_2\ * \VideoController:h_count_r_1\ * 
              \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_3\ (fanout=12)
        Properties               : 
        {
        }
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\CharClock:not_last_reset\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_8\ * !\VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * \VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * \VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * line_dma_split
        );
        Output = \CharClock:not_last_reset\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=line_dma, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_8\ * !\VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * \VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * \VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * line_dma_split
        );
        Output = line_dma (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:h_count_r_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_1\ * \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_2\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:h_count_r_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_1\ (fanout=14)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=line_dma_split, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\ * 
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\
        );
        Output = line_dma_split (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:h_count_r_10\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_9\ * \VideoController:h_count_r_8\ * 
              \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \VideoController:h_count_r_10\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:h_count_r_9\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoController:h_count_r_8\ * 
              \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \VideoController:h_count_r_6_split_4\
        );
        Output = \VideoController:h_count_r_9\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:h_count_r_6_split_3\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_6_split_3\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:h_count_r_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \VideoController:h_count_r_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:MODULE_3:g2:a0:s_6\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              \VideoController:v_count_r_4\ * \VideoController:v_count_r_3\ * 
              \VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_4\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_3\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_2\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_1\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_0\
        );
        Output = \VideoController:MODULE_3:g2:a0:s_6\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_304_0, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !line_dma * !Net_304_0
        );
        Output = Net_304_0 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:h_count_r_6\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:MODULE_1:g2:a0:s_6\ * 
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\ * 
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_count_r_6\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:h_state_r_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\ * 
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_state_r_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:h_state_r_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\
        );
        Output = \VideoController:h_state_r_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:h_count_r_8\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\ * 
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_count_r_8\ (fanout=11)
        Properties               : 
        {
        }
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:newline_r\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:newline_r\ (fanout=24)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:h_count_r_6_split_4\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:h_count_r_6_split_4\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:MODULE_1:g2:a0:s_6\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\VideoController:h_count_r_6\ * \VideoController:h_count_r_5\ * 
              \VideoController:h_count_r_4\ * \VideoController:h_count_r_3\ * 
              \VideoController:h_count_r_2\ * \VideoController:h_count_r_1\ * 
              \VideoController:h_count_r_0\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_4\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_3\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_2\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_1\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_0\
        );
        Output = \VideoController:MODULE_1:g2:a0:s_6\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:MODULE_1:g2:a0:s_7\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              \VideoController:h_count_r_3\ * \VideoController:h_count_r_2\ * 
              \VideoController:h_count_r_1\ * \VideoController:h_count_r_0\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_5\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_4\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_3\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_2\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_1\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_0\
        );
        Output = \VideoController:MODULE_1:g2:a0:s_7\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=RGBI_0, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              VGA_D_reg_7 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !Net_304_2 * !Net_304_1 * 
              !Net_304_0
            + VGA_D_reg_6 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !Net_304_2 * !Net_304_1 * 
              Net_304_0
            + VGA_D_reg_5 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !Net_304_2 * Net_304_1 * 
              !Net_304_0
            + RGBI_0_split
        );
        Output = RGBI_0 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_304_2, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * Net_304_1 * Net_304_0
            + line_dma * Net_304_2
        );
        Output = Net_304_2 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_304_1, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * !Net_304_1 * Net_304_0
            + !line_dma * Net_304_1 * !Net_304_0
        );
        Output = Net_304_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_282, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_282 * !line_dma * !\CharClock:count_1\
            + Net_282 * !line_dma * !\CharClock:count_0\
            + !line_dma * !\CharClock:not_last_reset\
            + !line_dma * \CharClock:count_2\ * \CharClock:count_1\ * 
              \CharClock:count_0\
        );
        Output = Net_282 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CharClock:count_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * \CharClock:not_last_reset\ * \CharClock:count_1\ * 
              \CharClock:count_0\
            + line_dma * \CharClock:count_2\
        );
        Output = \CharClock:count_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CharClock:count_1\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * \CharClock:not_last_reset\ * \CharClock:count_0\
            + line_dma * \CharClock:count_1\
        );
        Output = \CharClock:count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =DMA_Frame_Int
        PORT MAP (
            interrupt => Net_338 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =DMA_Line_Int
        PORT MAP (
            interrupt => Net_186 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA_Frame
        PORT MAP (
            dmareq => zero ,
            termin => zero ,
            termout => Net_338 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =DMA_Line
        PORT MAP (
            dmareq => line_dma ,
            termin => zero ,
            termout => Net_186 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=6]: 
Pin : Name = Dbg_DmaLine(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dbg_DmaLine(0)__PA ,
        pin_input => line_dma ,
        pad => Dbg_DmaLine(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Dbg_VgaDataClk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dbg_VgaDataClk(0)__PA ,
        pin_input => Net_282 ,
        pad => Dbg_VgaDataClk(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = VGA_R_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_R_out(0)__PA ,
        pin_input => RGBI_0 ,
        pad => VGA_R_out(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = VGA_R_out(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_R_out(1)__PA ,
        pin_input => RGBI_0 ,
        pad => VGA_R_out(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = VGA_R_out(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_R_out(2)__PA ,
        pin_input => RGBI_0 ,
        pad => VGA_R_out(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = VGA_G_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_G_out(0)__PA ,
        pin_input => RGBI_1 ,
        pad => VGA_G_out(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = VGA_G_out(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_G_out(1)__PA ,
        pin_input => RGBI_0 ,
        pad => VGA_G_out(1)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = VGA_G_out(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_G_out(2)__PA ,
        pin_input => RGBI_1 ,
        pad => VGA_G_out(2)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = VGA_B_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_B_out(0)__PA ,
        pin_input => RGBI_0 ,
        pad => VGA_B_out(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = VGA_B_out(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_B_out(1)__PA ,
        pin_input => RGBI_0 ,
        pad => VGA_B_out(1)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
[IoId=2]: 
Pin : Name = VGA_B_out(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_B_out(2)__PA ,
        pin_input => RGBI_0 ,
        pad => VGA_B_out(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SyncH(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SyncH(0)__PA ,
        pin_input => Net_191 ,
        pad => SyncH(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SyncV(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SyncV(0)__PA ,
        pin_input => Net_54 ,
        pad => SyncV(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_49 ,
            dclk_0 => Net_49_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+-------------
   0 |   6 |     * |      NONE |         CMOS_OUT |    Dbg_DmaLine(0) | In(line_dma)
     |   7 |     * |      NONE |         CMOS_OUT | Dbg_VgaDataClk(0) | In(Net_282)
-----+-----+-------+-----------+------------------+-------------------+-------------
   3 |   0 |     * |      NONE |         CMOS_OUT |      VGA_R_out(0) | In(RGBI_0)
     |   1 |     * |      NONE |         CMOS_OUT |      VGA_R_out(1) | In(RGBI_0)
     |   2 |     * |      NONE |         CMOS_OUT |      VGA_R_out(2) | In(RGBI_0)
     |   3 |     * |      NONE |         CMOS_OUT |      VGA_G_out(0) | In(RGBI_1)
     |   4 |     * |      NONE |         CMOS_OUT |      VGA_G_out(1) | In(RGBI_0)
     |   5 |     * |      NONE |         CMOS_OUT |      VGA_G_out(2) | In(RGBI_1)
     |   6 |     * |      NONE |         CMOS_OUT |      VGA_B_out(0) | In(RGBI_0)
     |   7 |     * |      NONE |         CMOS_OUT |      VGA_B_out(1) | In(RGBI_0)
-----+-----+-------+-----------+------------------+-------------------+-------------
  15 |   2 |     * |      NONE |         CMOS_OUT |      VGA_B_out(2) | In(RGBI_0)
     |   3 |     * |      NONE |         CMOS_OUT |          SyncH(0) | In(Net_191)
     |   4 |     * |      NONE |         CMOS_OUT |          SyncV(0) | In(Net_54)
------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.062ms
Digital Placement phase: Elapsed time ==> 2s.422ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "CharacterVga_r.vh2" --pcf-path "CharacterVga.pco" --des-name "CharacterVga" --dsf-path "CharacterVga.dsf" --sdc-path "CharacterVga.sdc" --lib-path "CharacterVga_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.327ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CharacterVga_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.374ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.859ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.875ms
API generation phase: Elapsed time ==> 0s.999ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
