# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../24_parin_serout.srcs/sources_1/new/parin_serout.vhd" \
"../../../../24_parin_serout.srcs/sim_1/new/parin_serout_sim.vhd" \

# Do not sort compile order
nosort
