Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu Dec 12 02:39:40 2024
| Host              : Precision-Tower-5810 running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file ../../Logs/Syn_Report/RocketChip_timing_synth.rpt
| Design            : DigitalTop
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1960)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4854)
5. checking no_input_delay (126)
6. checking no_output_delay (187)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1960)
---------------------------
 There are 1086 register/latch pins with no clock driven by root clock pin: debug_clock (HIGH)

tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[0]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[1]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[2]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[3]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[4]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[5]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[6]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[7]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[0]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[10]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[11]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[12]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[13]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[14]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[15]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[1]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[2]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[3]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[4]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[5]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[6]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[7]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[8]/C
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[9]/C
tlDM/dmInner/dmInner/ABSTRACTCSReg_cmderr_reg[0]/C
tlDM/dmInner/dmInner/ABSTRACTCSReg_cmderr_reg[1]/C
tlDM/dmInner/dmInner/ABSTRACTCSReg_cmderr_reg[2]/C
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[0]/C
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[1]/C
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[2]/C
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[3]/C
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[4]/C
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[5]/C
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[6]/C
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[7]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[0]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[10]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[11]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[12]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[13]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[14]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[15]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[16]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[17]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[18]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[19]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[1]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[20]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[21]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[22]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[23]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[2]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[3]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[4]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[5]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[6]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[7]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[8]/C
tlDM/dmInner/dmInner/COMMANDReg_control_reg[9]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[0]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[10]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[11]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[12]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[13]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[14]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[15]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[16]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[17]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[18]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[19]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[1]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[20]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[21]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[22]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[23]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[24]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[25]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[26]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[27]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[28]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[29]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[2]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[30]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[31]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[3]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[4]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[5]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[6]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[7]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[8]/C
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[9]/C
tlDM/dmInner/dmInner/SBCSFieldsReg_sbaccess_reg[0]/C
tlDM/dmInner/dmInner/SBCSFieldsReg_sbaccess_reg[1]/C
tlDM/dmInner/dmInner/SBCSFieldsReg_sbaccess_reg[2]/C
tlDM/dmInner/dmInner/SBCSFieldsReg_sbautoincrement_reg/C
tlDM/dmInner/dmInner/SBCSFieldsReg_sbbusy_reg/C
tlDM/dmInner/dmInner/SBCSFieldsReg_sbbusyerror_reg/C
tlDM/dmInner/dmInner/SBCSFieldsReg_sbreadonaddr_reg/C
tlDM/dmInner/dmInner/SBCSFieldsReg_sbreadondata_reg/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[0]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[1]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[2]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[3]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[4]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[5]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[6]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[7]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[0]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[1]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[2]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[3]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[4]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[5]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[6]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[7]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[0]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[1]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[2]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[3]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[4]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[5]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[6]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[7]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[0]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[1]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[2]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[3]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[4]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[5]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[6]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[7]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[0]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[1]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[2]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[3]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[4]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[5]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[6]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[7]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[0]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[1]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[2]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[3]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[4]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[5]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[6]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[7]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[0]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[1]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[2]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[3]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[4]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[5]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[6]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[7]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[0]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[1]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[2]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[3]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[4]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[5]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[6]/C
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_0_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_0_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_0_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_0_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_0_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_0_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_0_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_0_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_10_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_10_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_10_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_10_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_10_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_10_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_10_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_10_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_11_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_11_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_11_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_11_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_11_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_11_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_11_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_11_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_12_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_12_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_12_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_12_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_13_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_13_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_13_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_13_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_13_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_13_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_13_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_13_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_14_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_14_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_14_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_14_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_14_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_14_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_14_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_14_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_15_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_15_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_15_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_15_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_15_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_15_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_15_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_15_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_16_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_16_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_16_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_16_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_16_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_16_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_16_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_16_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_17_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_17_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_17_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_17_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_17_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_17_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_17_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_17_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_18_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_18_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_18_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_18_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_18_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_18_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_18_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_18_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_19_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_19_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_19_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_19_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_19_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_19_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_19_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_19_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_1_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_1_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_1_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_1_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_1_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_1_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_1_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_1_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_20_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_20_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_20_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_20_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_20_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_20_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_20_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_20_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_21_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_21_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_21_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_21_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_21_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_21_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_21_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_21_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_22_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_22_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_22_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_22_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_22_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_22_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_22_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_22_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_23_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_23_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_23_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_23_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_23_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_23_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_23_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_23_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_24_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_24_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_24_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_24_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_24_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_24_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_24_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_24_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_25_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_25_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_25_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_25_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_25_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_25_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_25_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_25_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_26_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_26_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_26_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_26_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_26_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_26_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_26_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_26_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_27_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_27_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_27_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_27_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_27_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_27_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_27_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_27_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_28_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_28_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_28_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_29_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_29_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_29_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_29_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_29_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_29_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_29_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_29_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_2_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_2_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_2_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_2_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_2_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_2_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_2_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_2_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_30_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_30_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_30_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_30_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_30_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_30_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_30_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_30_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_31_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_31_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_31_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_31_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_31_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_31_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_31_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_31_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_3_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_3_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_3_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_3_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_3_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_3_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_3_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_3_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_4_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_4_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_4_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_4_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_4_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_4_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_5_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_5_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_5_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_5_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_5_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_5_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_5_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_5_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_6_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_6_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_6_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_6_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_6_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_6_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_6_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_6_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_7_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_7_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_7_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_7_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_7_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_7_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_7_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_7_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_8_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_8_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_8_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_8_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_8_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_8_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_8_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_8_reg[7]/C
tlDM/dmInner/dmInner/abstractDataMem_9_reg[0]/C
tlDM/dmInner/dmInner/abstractDataMem_9_reg[1]/C
tlDM/dmInner/dmInner/abstractDataMem_9_reg[2]/C
tlDM/dmInner/dmInner/abstractDataMem_9_reg[3]/C
tlDM/dmInner/dmInner/abstractDataMem_9_reg[4]/C
tlDM/dmInner/dmInner/abstractDataMem_9_reg[5]/C
tlDM/dmInner/dmInner/abstractDataMem_9_reg[6]/C
tlDM/dmInner/dmInner/abstractDataMem_9_reg[7]/C
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[10]/C
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[11]/C
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[12]/C
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[13]/C
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[14]/C
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[20]/C
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[21]/C
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[22]/C
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[23]/C
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[24]/C
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[27]/C
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[4]/C
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[5]/C
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[7]/C
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[8]/C
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[9]/C
tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[20]/C
tlDM/dmInner/dmInner/ctrlStateReg_reg[0]/C
tlDM/dmInner/dmInner/ctrlStateReg_reg[1]/C
tlDM/dmInner/dmInner/goReg_reg/C
tlDM/dmInner/dmInner/haltedBitRegs_reg[0]/C
tlDM/dmInner/dmInner/haltedBitRegs_reg[1]/C
tlDM/dmInner/dmInner/hamaskReg_0_reg/C
tlDM/dmInner/dmInner/hamaskReg_1_reg/C
tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/C
tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg/C
tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/C
tlDM/dmInner/dmInner/hartIsInResetSync_1_debug_hartReset_1/output_chain/sync_0_reg/C
tlDM/dmInner/dmInner/hartIsInResetSync_1_debug_hartReset_1/output_chain/sync_1_reg/C
tlDM/dmInner/dmInner/hartIsInResetSync_1_debug_hartReset_1/output_chain/sync_2_reg/C
tlDM/dmInner/dmInner/haveResetBitRegs_reg[0]/C
tlDM/dmInner/dmInner/haveResetBitRegs_reg[1]/C
tlDM/dmInner/dmInner/hgFired_1_reg/C
tlDM/dmInner/dmInner/hgParticipateHart_0_reg/C
tlDM/dmInner/dmInner/hgParticipateHart_1_reg/C
tlDM/dmInner/dmInner/hrDebugIntReg_0_reg/C
tlDM/dmInner/dmInner/hrDebugIntReg_1_reg/C
tlDM/dmInner/dmInner/hrmaskReg_0_reg/C
tlDM/dmInner/dmInner/hrmaskReg_1_reg/C
tlDM/dmInner/dmInner/programBufferMem_0_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_0_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_0_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_0_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_0_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_0_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_0_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_0_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_10_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_10_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_10_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_10_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_10_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_10_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_10_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_10_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_11_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_11_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_11_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_11_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_11_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_11_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_11_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_11_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_12_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_12_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_12_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_12_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_12_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_12_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_12_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_12_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_13_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_13_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_13_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_13_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_13_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_13_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_13_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_13_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_14_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_14_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_14_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_14_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_14_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_14_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_14_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_14_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_15_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_15_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_15_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_15_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_15_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_15_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_15_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_15_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_16_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_16_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_16_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_16_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_16_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_16_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_16_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_16_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_17_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_17_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_17_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_17_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_17_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_17_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_17_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_17_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_18_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_18_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_18_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_18_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_18_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_18_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_18_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_18_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_19_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_19_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_19_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_19_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_19_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_19_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_19_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_19_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_1_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_1_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_1_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_1_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_1_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_1_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_1_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_1_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_20_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_20_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_20_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_20_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_20_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_20_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_20_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_20_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_21_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_21_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_21_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_21_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_21_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_21_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_21_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_21_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_22_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_22_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_22_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_22_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_22_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_22_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_22_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_22_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_23_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_23_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_23_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_23_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_23_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_23_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_23_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_23_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_24_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_24_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_24_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_24_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_24_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_24_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_24_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_24_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_25_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_25_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_25_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_25_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_25_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_25_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_25_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_25_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_26_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_26_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_26_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_26_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_26_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_26_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_26_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_26_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_27_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_27_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_27_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_27_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_27_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_27_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_27_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_27_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_28_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_28_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_28_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_28_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_28_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_28_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_28_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_28_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_29_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_29_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_29_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_29_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_29_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_29_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_29_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_29_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_2_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_2_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_2_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_2_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_2_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_2_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_2_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_2_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_30_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_30_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_30_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_30_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_30_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_30_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_30_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_30_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_31_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_31_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_31_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_31_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_31_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_31_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_31_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_31_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_32_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_32_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_32_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_32_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_32_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_32_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_32_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_32_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_33_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_33_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_33_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_33_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_33_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_33_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_33_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_33_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_34_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_34_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_34_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_34_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_34_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_34_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_34_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_34_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_35_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_35_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_35_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_35_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_35_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_35_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_35_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_35_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_36_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_36_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_36_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_36_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_36_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_36_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_36_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_36_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_37_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_37_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_37_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_37_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_37_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_37_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_37_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_37_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_38_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_38_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_38_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_38_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_38_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_38_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_38_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_38_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_39_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_39_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_39_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_39_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_39_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_39_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_39_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_39_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_3_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_3_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_3_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_3_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_3_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_3_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_3_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_3_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_40_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_40_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_40_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_40_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_40_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_40_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_40_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_40_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_41_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_41_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_41_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_41_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_41_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_41_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_41_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_41_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_42_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_42_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_42_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_42_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_42_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_42_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_42_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_42_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_43_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_43_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_43_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_43_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_43_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_43_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_43_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_43_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_44_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_44_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_44_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_44_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_44_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_44_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_44_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_44_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_45_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_45_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_45_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_45_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_45_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_45_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_45_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_45_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_46_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_46_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_46_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_46_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_46_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_46_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_46_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_46_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_47_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_47_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_47_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_47_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_47_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_47_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_47_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_47_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_48_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_48_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_48_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_48_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_48_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_48_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_48_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_48_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_49_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_49_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_49_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_49_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_49_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_49_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_49_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_49_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_4_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_4_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_4_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_4_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_4_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_4_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_4_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_4_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_50_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_50_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_50_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_50_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_50_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_50_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_50_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_50_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_51_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_51_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_51_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_51_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_51_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_51_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_51_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_51_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_52_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_52_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_52_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_52_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_52_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_52_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_52_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_52_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_53_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_53_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_53_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_53_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_53_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_53_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_53_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_53_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_54_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_54_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_54_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_54_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_54_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_54_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_54_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_54_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_55_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_55_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_55_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_55_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_55_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_55_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_55_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_55_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_56_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_56_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_56_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_56_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_56_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_56_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_56_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_56_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_57_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_57_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_57_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_57_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_57_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_57_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_57_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_57_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_58_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_58_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_58_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_58_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_58_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_58_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_58_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_58_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_59_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_59_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_59_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_59_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_59_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_59_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_59_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_59_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_5_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_5_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_5_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_5_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_5_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_5_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_5_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_5_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_60_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_60_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_60_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_60_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_60_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_60_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_60_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_60_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_61_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_61_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_61_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_61_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_61_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_61_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_61_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_61_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_62_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_62_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_62_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_62_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_62_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_62_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_62_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_62_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_63_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_63_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_63_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_63_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_63_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_63_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_63_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_63_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_6_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_6_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_6_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_6_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_6_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_6_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_6_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_6_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_7_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_7_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_7_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_7_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_7_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_7_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_7_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_7_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_8_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_8_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_8_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_8_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_8_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_8_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_8_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_8_reg[7]/C
tlDM/dmInner/dmInner/programBufferMem_9_reg[0]/C
tlDM/dmInner/dmInner/programBufferMem_9_reg[1]/C
tlDM/dmInner/dmInner/programBufferMem_9_reg[2]/C
tlDM/dmInner/dmInner/programBufferMem_9_reg[3]/C
tlDM/dmInner/dmInner/programBufferMem_9_reg[4]/C
tlDM/dmInner/dmInner/programBufferMem_9_reg[5]/C
tlDM/dmInner/dmInner/programBufferMem_9_reg[6]/C
tlDM/dmInner/dmInner/programBufferMem_9_reg[7]/C
tlDM/dmInner/dmInner/resumeReqRegs_reg[0]/C
tlDM/dmInner/dmInner/resumeReqRegs_reg[1]/C
tlDM/dmInner/dmInner/sbErrorReg_0_reg/C
tlDM/dmInner/dmInner/sbErrorReg_1_reg/C
tlDM/dmInner/dmInner/sbErrorReg_2_reg/C
tlDM/dmInner/dmInner/selectedHartReg_reg/C
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/C
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/C
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/C
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/C
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/C
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/C
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/C
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/C
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg/C
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg/C
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain/sync_0_reg/C
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain/sync_1_reg/C
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain/sync_2_reg/C
tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg/C
tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_1_reg/C
tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_2_reg/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[0]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[10]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[11]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[12]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[13]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[14]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[15]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[16]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[17]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[18]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[19]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[1]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[20]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[21]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[22]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[23]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[24]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[25]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[26]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[27]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[28]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[29]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[2]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[30]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[31]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[3]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[4]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[5]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[6]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[7]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[8]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[9]/C
tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg/C
tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg/C
tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg/C
tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg/C
tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C
tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C
tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C
tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/C
tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C
tlDM/dmInner/dmiXing/nodeIn_d_source/widx_widx_bin_reg/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[32]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[39]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[42]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[43]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[44]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[45]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/ridx_ridx_bin_reg/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_1_reg/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_2_reg/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/valid_reg_reg/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/widx_widx_gray/output_chain/sync_0_reg/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/widx_widx_gray/output_chain/sync_1_reg/C
tlDM/dmInner/dmiXing/nodeOut_a_sink/widx_widx_gray/output_chain/sync_2_reg/C

 There are 297 register/latch pins with no clock driven by root clock pin: debug_systemjtag_jtag_TCK (HIGH)

dtm/busyReg_reg/C
dtm/dmiAccessChain/regs_0_reg/C
dtm/dmiAccessChain/regs_10_reg/C
dtm/dmiAccessChain/regs_11_reg/C
dtm/dmiAccessChain/regs_12_reg/C
dtm/dmiAccessChain/regs_13_reg/C
dtm/dmiAccessChain/regs_14_reg/C
dtm/dmiAccessChain/regs_15_reg/C
dtm/dmiAccessChain/regs_16_reg/C
dtm/dmiAccessChain/regs_17_reg/C
dtm/dmiAccessChain/regs_18_reg/C
dtm/dmiAccessChain/regs_19_reg/C
dtm/dmiAccessChain/regs_1_reg/C
dtm/dmiAccessChain/regs_20_reg/C
dtm/dmiAccessChain/regs_21_reg/C
dtm/dmiAccessChain/regs_22_reg/C
dtm/dmiAccessChain/regs_23_reg/C
dtm/dmiAccessChain/regs_24_reg/C
dtm/dmiAccessChain/regs_25_reg/C
dtm/dmiAccessChain/regs_26_reg/C
dtm/dmiAccessChain/regs_27_reg/C
dtm/dmiAccessChain/regs_28_reg/C
dtm/dmiAccessChain/regs_29_reg/C
dtm/dmiAccessChain/regs_2_reg/C
dtm/dmiAccessChain/regs_30_reg/C
dtm/dmiAccessChain/regs_31_reg/C
dtm/dmiAccessChain/regs_32_reg/C
dtm/dmiAccessChain/regs_33_reg/C
dtm/dmiAccessChain/regs_34_reg/C
dtm/dmiAccessChain/regs_35_reg/C
dtm/dmiAccessChain/regs_36_reg/C
dtm/dmiAccessChain/regs_37_reg/C
dtm/dmiAccessChain/regs_38_reg/C
dtm/dmiAccessChain/regs_39_reg/C
dtm/dmiAccessChain/regs_3_reg/C
dtm/dmiAccessChain/regs_40_reg/C
dtm/dmiAccessChain/regs_4_reg/C
dtm/dmiAccessChain/regs_5_reg/C
dtm/dmiAccessChain/regs_6_reg/C
dtm/dmiAccessChain/regs_7_reg/C
dtm/dmiAccessChain/regs_8_reg/C
dtm/dmiAccessChain/regs_9_reg/C
dtm/dmiReqReg_addr_reg[0]/C
dtm/dmiReqReg_addr_reg[1]/C
dtm/dmiReqReg_addr_reg[2]/C
dtm/dmiReqReg_addr_reg[3]/C
dtm/dmiReqReg_addr_reg[4]/C
dtm/dmiReqReg_addr_reg[5]/C
dtm/dmiReqReg_addr_reg[6]/C
dtm/dmiReqReg_data_reg[0]/C
dtm/dmiReqReg_data_reg[10]/C
dtm/dmiReqReg_data_reg[11]/C
dtm/dmiReqReg_data_reg[12]/C
dtm/dmiReqReg_data_reg[13]/C
dtm/dmiReqReg_data_reg[14]/C
dtm/dmiReqReg_data_reg[15]/C
dtm/dmiReqReg_data_reg[16]/C
dtm/dmiReqReg_data_reg[17]/C
dtm/dmiReqReg_data_reg[18]/C
dtm/dmiReqReg_data_reg[19]/C
dtm/dmiReqReg_data_reg[1]/C
dtm/dmiReqReg_data_reg[20]/C
dtm/dmiReqReg_data_reg[21]/C
dtm/dmiReqReg_data_reg[22]/C
dtm/dmiReqReg_data_reg[23]/C
dtm/dmiReqReg_data_reg[24]/C
dtm/dmiReqReg_data_reg[25]/C
dtm/dmiReqReg_data_reg[26]/C
dtm/dmiReqReg_data_reg[27]/C
dtm/dmiReqReg_data_reg[28]/C
dtm/dmiReqReg_data_reg[29]/C
dtm/dmiReqReg_data_reg[2]/C
dtm/dmiReqReg_data_reg[30]/C
dtm/dmiReqReg_data_reg[31]/C
dtm/dmiReqReg_data_reg[3]/C
dtm/dmiReqReg_data_reg[4]/C
dtm/dmiReqReg_data_reg[5]/C
dtm/dmiReqReg_data_reg[6]/C
dtm/dmiReqReg_data_reg[7]/C
dtm/dmiReqReg_data_reg[8]/C
dtm/dmiReqReg_data_reg[9]/C
dtm/dmiReqReg_op_reg[0]/C
dtm/dmiReqReg_op_reg[1]/C
dtm/dmiReqValidReg_reg/C
dtm/downgradeOpReg_reg/C
dtm/dtmInfoChain/regs_0_reg/C
dtm/dtmInfoChain/regs_10_reg/C
dtm/dtmInfoChain/regs_11_reg/C
dtm/dtmInfoChain/regs_12_reg/C
dtm/dtmInfoChain/regs_13_reg/C
dtm/dtmInfoChain/regs_14_reg/C
dtm/dtmInfoChain/regs_15_reg/C
dtm/dtmInfoChain/regs_16_reg/C
dtm/dtmInfoChain/regs_17_reg/C
dtm/dtmInfoChain/regs_18_reg/C
dtm/dtmInfoChain/regs_19_reg/C
dtm/dtmInfoChain/regs_1_reg/C
dtm/dtmInfoChain/regs_20_reg/C
dtm/dtmInfoChain/regs_21_reg/C
dtm/dtmInfoChain/regs_22_reg/C
dtm/dtmInfoChain/regs_23_reg/C
dtm/dtmInfoChain/regs_24_reg/C
dtm/dtmInfoChain/regs_25_reg/C
dtm/dtmInfoChain/regs_26_reg/C
dtm/dtmInfoChain/regs_27_reg/C
dtm/dtmInfoChain/regs_28_reg/C
dtm/dtmInfoChain/regs_29_reg/C
dtm/dtmInfoChain/regs_2_reg/C
dtm/dtmInfoChain/regs_30_reg/C
dtm/dtmInfoChain/regs_31_reg/C
dtm/dtmInfoChain/regs_3_reg/C
dtm/dtmInfoChain/regs_4_reg/C
dtm/dtmInfoChain/regs_5_reg/C
dtm/dtmInfoChain/regs_6_reg/C
dtm/dtmInfoChain/regs_7_reg/C
dtm/dtmInfoChain/regs_8_reg/C
dtm/dtmInfoChain/regs_9_reg/C
dtm/stickyBusyReg_reg/C
dtm/stickyNonzeroRespReg_reg/C
dtm/tapIO_bypassChain/reg_0_reg/C
dtm/tapIO_controllerInternal/activeInstruction_reg[0]/C
dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C
dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C
dtm/tapIO_controllerInternal/activeInstruction_reg[4]/C
dtm/tapIO_controllerInternal/irChain/regs_0_reg/C
dtm/tapIO_controllerInternal/irChain/regs_1_reg/C
dtm/tapIO_controllerInternal/irChain/regs_2_reg/C
dtm/tapIO_controllerInternal/irChain/regs_3_reg/C
dtm/tapIO_controllerInternal/irChain/regs_4_reg/C
dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/C
dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/C
dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/C
dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/C
dtm/tapIO_controllerInternal/tdoReg_reg/C
dtm/tapIO_idcodeChain/regs_0_reg/C
dtm/tapIO_idcodeChain/regs_10_reg/C
dtm/tapIO_idcodeChain/regs_11_reg/C
dtm/tapIO_idcodeChain/regs_12_reg/C
dtm/tapIO_idcodeChain/regs_13_reg/C
dtm/tapIO_idcodeChain/regs_14_reg/C
dtm/tapIO_idcodeChain/regs_15_reg/C
dtm/tapIO_idcodeChain/regs_16_reg/C
dtm/tapIO_idcodeChain/regs_17_reg/C
dtm/tapIO_idcodeChain/regs_18_reg/C
dtm/tapIO_idcodeChain/regs_19_reg/C
dtm/tapIO_idcodeChain/regs_1_reg/C
dtm/tapIO_idcodeChain/regs_20_reg/C
dtm/tapIO_idcodeChain/regs_21_reg/C
dtm/tapIO_idcodeChain/regs_22_reg/C
dtm/tapIO_idcodeChain/regs_23_reg/C
dtm/tapIO_idcodeChain/regs_24_reg/C
dtm/tapIO_idcodeChain/regs_25_reg/C
dtm/tapIO_idcodeChain/regs_26_reg/C
dtm/tapIO_idcodeChain/regs_27_reg/C
dtm/tapIO_idcodeChain/regs_28_reg/C
dtm/tapIO_idcodeChain/regs_29_reg/C
dtm/tapIO_idcodeChain/regs_2_reg/C
dtm/tapIO_idcodeChain/regs_30_reg/C
dtm/tapIO_idcodeChain/regs_31_reg/C
dtm/tapIO_idcodeChain/regs_3_reg/C
dtm/tapIO_idcodeChain/regs_4_reg/C
dtm/tapIO_idcodeChain/regs_5_reg/C
dtm/tapIO_idcodeChain/regs_6_reg/C
dtm/tapIO_idcodeChain/regs_7_reg/C
dtm/tapIO_idcodeChain/regs_8_reg/C
dtm/tapIO_idcodeChain/regs_9_reg/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[32]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/C
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/C
tlDM/dmOuter/asource/nodeIn_d_sink/ridx_ridx_bin_reg/C
tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/C
tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/C
tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/C
tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/C
tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_1_reg/C
tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_2_reg/C
tlDM/dmOuter/asource/nodeIn_d_sink/valid_reg_reg/C
tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_0_reg/C
tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_1_reg/C
tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_2_reg/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[2]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[3]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[4]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[5]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[6]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[7]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[8]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[0]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[10]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[11]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[12]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[13]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[14]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[15]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[16]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[17]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[18]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[19]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[1]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[20]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[21]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[22]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[23]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[24]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[25]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[26]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[27]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[28]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[29]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[2]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[30]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[31]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[3]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[4]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[5]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[6]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[7]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[8]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[9]/C
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_opcode_reg[2]/C
tlDM/dmOuter/asource/nodeOut_a_source/ready_reg_reg/C
tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_0_reg/C
tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_1_reg/C
tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_2_reg/C
tlDM/dmOuter/asource/nodeOut_a_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C
tlDM/dmOuter/asource/nodeOut_a_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C
tlDM/dmOuter/asource/nodeOut_a_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C
tlDM/dmOuter/asource/nodeOut_a_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
tlDM/dmOuter/asource/nodeOut_a_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/C
tlDM/dmOuter/asource/nodeOut_a_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C
tlDM/dmOuter/asource/nodeOut_a_source/widx_widx_bin_reg/C
tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg/C
tlDM/dmOuter/dmOuter/DMCONTROLReg_haltreq_reg/C
tlDM/dmOuter/dmOuter/DMCONTROLReg_hartsello_reg[0]/C
tlDM/dmOuter/dmOuter/DMCONTROLReg_hasel_reg/C
tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/C
tlDM/dmOuter/dmOuter/HAMASKReg_maskdata_reg[0]/C
tlDM/dmOuter/dmOuter/HAMASKReg_maskdata_reg[1]/C
tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/C
tlDM/dmOuter/dmOuter/debugIntRegs_1_reg/C
tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/C
tlDM/dmOuter/dmOuter/hrmaskReg_1_reg/C
tlDM/dmOuter/dmOuter/innerCtrlAckHaveResetReg_reg/C
tlDM/dmOuter/dmOuter/innerCtrlResumeReqReg_reg/C
tlDM/dmOuter/dmOuter/innerCtrlValidReg_reg/C
tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_0_reg/C
tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_1_reg/C
tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_2_reg/C
tlDM/dmOuter/dmiBypass/bar/bypass_reg_reg/C
tlDM/dmOuter/dmiBypass/bar/flight_reg[0]/C
tlDM/dmOuter/dmiBypass/bar/flight_reg[1]/C
tlDM/dmOuter/dmiBypass/bar/in_reset_reg/C
tlDM/dmOuter/dmiXbar/readys_mask_reg[0]/C
tlDM/dmOuter/dmiXbar/readys_mask_reg[1]/C
tlDM/dmOuter/io_innerCtrl_source/mem_0_ackhavereset_reg/C
tlDM/dmOuter/io_innerCtrl_source/mem_0_hamask_0_reg/C
tlDM/dmOuter/io_innerCtrl_source/mem_0_hamask_1_reg/C
tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[0]/C
tlDM/dmOuter/io_innerCtrl_source/mem_0_hasel_reg/C
tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/C
tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_1_reg/C
tlDM/dmOuter/io_innerCtrl_source/mem_0_resumereq_reg/C
tlDM/dmOuter/io_innerCtrl_source/ready_reg_reg/C
tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_0_reg/C
tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_1_reg/C
tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_2_reg/C
tlDM/dmOuter/io_innerCtrl_source/widx_widx_bin_reg/C

 There are 577 register/latch pins with no clock driven by root clock pin: serial_tl_0_clock_in (HIGH)

serial_tl_domain/outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
serial_tl_domain/outer_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/C
serial_tl_domain/outer_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/C
serial_tl_domain/phy/in_demux/beat_reg/C
serial_tl_domain/phy/in_demux/channel_vec_0_reg[0]/C
serial_tl_domain/phy/in_demux/channel_vec_0_reg[1]/C
serial_tl_domain/phy/in_demux/channel_vec_0_reg[2]/C
serial_tl_domain/phy/in_phits_in_async/source/mem_0_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async/source/mem_0_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async/source/mem_1_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async/source/mem_1_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async/source/mem_2_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async/source/mem_2_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async/source/mem_3_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async/source/mem_3_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async/source/mem_4_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async/source/mem_4_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async/source/mem_5_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async/source/mem_5_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async/source/mem_6_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async/source/mem_6_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async/source/mem_7_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async/source/mem_7_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async/source/ready_reg_reg/C
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[0]/C
serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[1]/C
serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[2]/C
serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[0]/C
serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[1]/C
serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[2]/C
serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[3]/C
serial_tl_domain/phy/in_phits_in_async_1/source/mem_0_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_1/source/mem_0_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_1/source/mem_1_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_1/source/mem_1_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_1/source/mem_2_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_1/source/mem_2_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_1/source/mem_3_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_1/source/mem_3_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_1/source/mem_4_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_1/source/mem_4_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_1/source/mem_5_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_1/source/mem_5_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_1/source/mem_6_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_1/source/mem_6_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_1/source/mem_7_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_1/source/mem_7_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_1/source/ready_reg_reg/C
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[2]/C
serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[2]/C
serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[3]/C
serial_tl_domain/phy/in_phits_in_async_2/source/mem_0_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_2/source/mem_0_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_2/source/mem_1_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_2/source/mem_1_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_2/source/mem_2_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_2/source/mem_2_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_2/source/mem_3_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_2/source/mem_3_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_2/source/mem_4_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_2/source/mem_4_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_2/source/mem_5_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_2/source/mem_5_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_2/source/mem_6_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_2/source/mem_6_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_2/source/mem_7_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_2/source/mem_7_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_2/source/ready_reg_reg/C
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[2]/C
serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[2]/C
serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[3]/C
serial_tl_domain/phy/in_phits_in_async_3/source/mem_0_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_3/source/mem_0_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_3/source/mem_1_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_3/source/mem_1_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_3/source/mem_2_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_3/source/mem_2_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_3/source/mem_3_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_3/source/mem_3_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_3/source/mem_4_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_3/source/mem_4_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_3/source/mem_5_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_3/source/mem_5_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_3/source/mem_6_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_3/source/mem_6_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_3/source/mem_7_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_3/source/mem_7_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_3/source/ready_reg_reg/C
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[2]/C
serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[2]/C
serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[3]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[10]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[11]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[12]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[13]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[14]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[15]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[16]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[17]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[18]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[19]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[20]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[21]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[22]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[23]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[24]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[25]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[26]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[27]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[28]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[29]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[2]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[30]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[31]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[3]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[4]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[5]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[6]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[7]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[8]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[9]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[10]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[11]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[12]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[13]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[14]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[15]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[16]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[17]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[18]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[19]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[20]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[21]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[22]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[23]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[24]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[25]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[26]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[27]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[28]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[29]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[2]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[30]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[31]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[3]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[4]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[5]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[6]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[7]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[8]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[9]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[10]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[11]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[12]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[13]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[14]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[15]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[16]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[17]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[18]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[19]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[20]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[21]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[22]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[23]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[24]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[25]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[26]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[27]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[28]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[29]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[2]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[30]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[31]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[3]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[4]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[5]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[6]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[7]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[8]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[9]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[10]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[11]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[12]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[13]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[14]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[15]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[16]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[17]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[18]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[19]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[20]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[21]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[22]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[23]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[24]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[25]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[26]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[27]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[28]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[29]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[2]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[30]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[31]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[3]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[4]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[5]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[6]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[7]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[8]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[9]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[10]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[11]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[12]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[13]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[14]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[15]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[16]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[17]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[18]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[19]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[20]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[21]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[22]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[23]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[24]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[25]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[26]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[27]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[28]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[29]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[2]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[30]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[31]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[3]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[4]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[5]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[6]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[7]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[8]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[9]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[10]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[11]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[12]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[13]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[14]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[15]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[16]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[17]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[18]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[19]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[20]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[21]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[22]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[23]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[24]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[25]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[26]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[27]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[28]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[29]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[2]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[30]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[31]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[3]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[4]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[5]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[6]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[7]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[8]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[9]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[10]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[11]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[12]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[13]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[14]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[15]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[16]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[17]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[18]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[19]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[20]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[21]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[22]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[23]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[24]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[25]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[26]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[27]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[28]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[29]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[2]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[30]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[31]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[3]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[4]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[5]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[6]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[7]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[8]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[9]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[10]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[11]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[12]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[13]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[14]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[15]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[16]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[17]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[18]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[19]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[20]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[21]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[22]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[23]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[24]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[25]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[26]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[27]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[28]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[29]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[2]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[30]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[31]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[3]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[4]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[5]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[6]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[7]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[8]/C
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[9]/C
serial_tl_domain/phy/in_phits_in_async_4/source/ready_reg_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C
serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[2]/C
serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[0]/C
serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[1]/C
serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[2]/C
serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[3]/C
serial_tl_domain/phy/out_arb/beat_reg/C
serial_tl_domain/phy/out_arb/chosen_reg_reg[0]/C
serial_tl_domain/phy/out_arb/chosen_reg_reg[1]/C
serial_tl_domain/phy/out_arb/chosen_reg_reg[2]/C
serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[0]/C
serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[1]/C
serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[2]/C
serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[0]/C
serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[1]/C
serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[2]/C
serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[3]/C
serial_tl_domain/phy/out_phits_out_async/sink/valid_reg_reg/C
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[0]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[1]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[2]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[0]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[1]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[2]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[3]/C
serial_tl_domain/phy/out_phits_out_async_1/sink/valid_reg_reg/C
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[0]/C
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[1]/C
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[2]/C
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[0]/C
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[1]/C
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[2]/C
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[3]/C
serial_tl_domain/phy/out_phits_out_async_2/sink/valid_reg_reg/C
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async_3/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/C
serial_tl_domain/phy/out_phits_out_async_3/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/C
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[0]/C
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[1]/C
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[2]/C
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[0]/C
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[1]/C
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[2]/C
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[3]/C
serial_tl_domain/phy/out_phits_out_async_3/sink/valid_reg_reg/C
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[0]/C
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[1]/C
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[2]/C
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[0]/C
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[1]/C
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[2]/C
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[3]/C
serial_tl_domain/phy/out_phits_out_async_4/sink/valid_reg_reg/C
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_2_reg/C
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_0_reg/C
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_1_reg/C
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_2_reg/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4854)
---------------------------------------------------
 There are 4854 pins that are not constrained for maximum delay. (HIGH)

dtm/busyReg_reg/CLR
dtm/busyReg_reg/D
dtm/dmiAccessChain/regs_0_reg/CE
dtm/dmiAccessChain/regs_0_reg/D
dtm/dmiAccessChain/regs_10_reg/CE
dtm/dmiAccessChain/regs_10_reg/D
dtm/dmiAccessChain/regs_11_reg/CE
dtm/dmiAccessChain/regs_11_reg/D
dtm/dmiAccessChain/regs_12_reg/CE
dtm/dmiAccessChain/regs_12_reg/D
dtm/dmiAccessChain/regs_13_reg/CE
dtm/dmiAccessChain/regs_13_reg/D
dtm/dmiAccessChain/regs_14_reg/CE
dtm/dmiAccessChain/regs_14_reg/D
dtm/dmiAccessChain/regs_15_reg/CE
dtm/dmiAccessChain/regs_15_reg/D
dtm/dmiAccessChain/regs_16_reg/CE
dtm/dmiAccessChain/regs_16_reg/D
dtm/dmiAccessChain/regs_17_reg/CE
dtm/dmiAccessChain/regs_17_reg/D
dtm/dmiAccessChain/regs_18_reg/CE
dtm/dmiAccessChain/regs_18_reg/D
dtm/dmiAccessChain/regs_19_reg/CE
dtm/dmiAccessChain/regs_19_reg/D
dtm/dmiAccessChain/regs_1_reg/CE
dtm/dmiAccessChain/regs_1_reg/D
dtm/dmiAccessChain/regs_20_reg/CE
dtm/dmiAccessChain/regs_20_reg/D
dtm/dmiAccessChain/regs_21_reg/CE
dtm/dmiAccessChain/regs_21_reg/D
dtm/dmiAccessChain/regs_22_reg/CE
dtm/dmiAccessChain/regs_22_reg/D
dtm/dmiAccessChain/regs_23_reg/CE
dtm/dmiAccessChain/regs_23_reg/D
dtm/dmiAccessChain/regs_24_reg/CE
dtm/dmiAccessChain/regs_24_reg/D
dtm/dmiAccessChain/regs_25_reg/CE
dtm/dmiAccessChain/regs_25_reg/D
dtm/dmiAccessChain/regs_26_reg/CE
dtm/dmiAccessChain/regs_26_reg/D
dtm/dmiAccessChain/regs_27_reg/CE
dtm/dmiAccessChain/regs_27_reg/D
dtm/dmiAccessChain/regs_28_reg/CE
dtm/dmiAccessChain/regs_28_reg/D
dtm/dmiAccessChain/regs_29_reg/CE
dtm/dmiAccessChain/regs_29_reg/D
dtm/dmiAccessChain/regs_2_reg/CE
dtm/dmiAccessChain/regs_2_reg/D
dtm/dmiAccessChain/regs_30_reg/CE
dtm/dmiAccessChain/regs_30_reg/D
dtm/dmiAccessChain/regs_31_reg/CE
dtm/dmiAccessChain/regs_31_reg/D
dtm/dmiAccessChain/regs_32_reg/CE
dtm/dmiAccessChain/regs_32_reg/D
dtm/dmiAccessChain/regs_33_reg/CE
dtm/dmiAccessChain/regs_33_reg/D
dtm/dmiAccessChain/regs_34_reg/CE
dtm/dmiAccessChain/regs_34_reg/D
dtm/dmiAccessChain/regs_35_reg/CE
dtm/dmiAccessChain/regs_35_reg/D
dtm/dmiAccessChain/regs_36_reg/CE
dtm/dmiAccessChain/regs_36_reg/D
dtm/dmiAccessChain/regs_37_reg/CE
dtm/dmiAccessChain/regs_37_reg/D
dtm/dmiAccessChain/regs_38_reg/CE
dtm/dmiAccessChain/regs_38_reg/D
dtm/dmiAccessChain/regs_39_reg/CE
dtm/dmiAccessChain/regs_39_reg/D
dtm/dmiAccessChain/regs_3_reg/CE
dtm/dmiAccessChain/regs_3_reg/D
dtm/dmiAccessChain/regs_40_reg/CE
dtm/dmiAccessChain/regs_40_reg/D
dtm/dmiAccessChain/regs_4_reg/CE
dtm/dmiAccessChain/regs_4_reg/D
dtm/dmiAccessChain/regs_5_reg/CE
dtm/dmiAccessChain/regs_5_reg/D
dtm/dmiAccessChain/regs_6_reg/CE
dtm/dmiAccessChain/regs_6_reg/D
dtm/dmiAccessChain/regs_7_reg/CE
dtm/dmiAccessChain/regs_7_reg/D
dtm/dmiAccessChain/regs_8_reg/CE
dtm/dmiAccessChain/regs_8_reg/D
dtm/dmiAccessChain/regs_9_reg/CE
dtm/dmiAccessChain/regs_9_reg/D
dtm/dmiReqReg_addr_reg[0]/CE
dtm/dmiReqReg_addr_reg[0]/D
dtm/dmiReqReg_addr_reg[0]/R
dtm/dmiReqReg_addr_reg[1]/CE
dtm/dmiReqReg_addr_reg[1]/D
dtm/dmiReqReg_addr_reg[1]/R
dtm/dmiReqReg_addr_reg[2]/CE
dtm/dmiReqReg_addr_reg[2]/D
dtm/dmiReqReg_addr_reg[2]/R
dtm/dmiReqReg_addr_reg[3]/CE
dtm/dmiReqReg_addr_reg[3]/D
dtm/dmiReqReg_addr_reg[3]/R
dtm/dmiReqReg_addr_reg[4]/CE
dtm/dmiReqReg_addr_reg[4]/D
dtm/dmiReqReg_addr_reg[4]/R
dtm/dmiReqReg_addr_reg[5]/CE
dtm/dmiReqReg_addr_reg[5]/D
dtm/dmiReqReg_addr_reg[5]/R
dtm/dmiReqReg_addr_reg[6]/CE
dtm/dmiReqReg_addr_reg[6]/D
dtm/dmiReqReg_addr_reg[6]/R
dtm/dmiReqReg_data_reg[0]/CE
dtm/dmiReqReg_data_reg[0]/D
dtm/dmiReqReg_data_reg[0]/R
dtm/dmiReqReg_data_reg[10]/CE
dtm/dmiReqReg_data_reg[10]/D
dtm/dmiReqReg_data_reg[10]/R
dtm/dmiReqReg_data_reg[11]/CE
dtm/dmiReqReg_data_reg[11]/D
dtm/dmiReqReg_data_reg[11]/R
dtm/dmiReqReg_data_reg[12]/CE
dtm/dmiReqReg_data_reg[12]/D
dtm/dmiReqReg_data_reg[12]/R
dtm/dmiReqReg_data_reg[13]/CE
dtm/dmiReqReg_data_reg[13]/D
dtm/dmiReqReg_data_reg[13]/R
dtm/dmiReqReg_data_reg[14]/CE
dtm/dmiReqReg_data_reg[14]/D
dtm/dmiReqReg_data_reg[14]/R
dtm/dmiReqReg_data_reg[15]/CE
dtm/dmiReqReg_data_reg[15]/D
dtm/dmiReqReg_data_reg[15]/R
dtm/dmiReqReg_data_reg[16]/CE
dtm/dmiReqReg_data_reg[16]/D
dtm/dmiReqReg_data_reg[16]/R
dtm/dmiReqReg_data_reg[17]/CE
dtm/dmiReqReg_data_reg[17]/D
dtm/dmiReqReg_data_reg[17]/R
dtm/dmiReqReg_data_reg[18]/CE
dtm/dmiReqReg_data_reg[18]/D
dtm/dmiReqReg_data_reg[18]/R
dtm/dmiReqReg_data_reg[19]/CE
dtm/dmiReqReg_data_reg[19]/D
dtm/dmiReqReg_data_reg[19]/R
dtm/dmiReqReg_data_reg[1]/CE
dtm/dmiReqReg_data_reg[1]/D
dtm/dmiReqReg_data_reg[1]/R
dtm/dmiReqReg_data_reg[20]/CE
dtm/dmiReqReg_data_reg[20]/D
dtm/dmiReqReg_data_reg[20]/R
dtm/dmiReqReg_data_reg[21]/CE
dtm/dmiReqReg_data_reg[21]/D
dtm/dmiReqReg_data_reg[21]/R
dtm/dmiReqReg_data_reg[22]/CE
dtm/dmiReqReg_data_reg[22]/D
dtm/dmiReqReg_data_reg[22]/R
dtm/dmiReqReg_data_reg[23]/CE
dtm/dmiReqReg_data_reg[23]/D
dtm/dmiReqReg_data_reg[23]/R
dtm/dmiReqReg_data_reg[24]/CE
dtm/dmiReqReg_data_reg[24]/D
dtm/dmiReqReg_data_reg[24]/R
dtm/dmiReqReg_data_reg[25]/CE
dtm/dmiReqReg_data_reg[25]/D
dtm/dmiReqReg_data_reg[25]/R
dtm/dmiReqReg_data_reg[26]/CE
dtm/dmiReqReg_data_reg[26]/D
dtm/dmiReqReg_data_reg[26]/R
dtm/dmiReqReg_data_reg[27]/CE
dtm/dmiReqReg_data_reg[27]/D
dtm/dmiReqReg_data_reg[27]/R
dtm/dmiReqReg_data_reg[28]/CE
dtm/dmiReqReg_data_reg[28]/D
dtm/dmiReqReg_data_reg[28]/R
dtm/dmiReqReg_data_reg[29]/CE
dtm/dmiReqReg_data_reg[29]/D
dtm/dmiReqReg_data_reg[29]/R
dtm/dmiReqReg_data_reg[2]/CE
dtm/dmiReqReg_data_reg[2]/D
dtm/dmiReqReg_data_reg[2]/R
dtm/dmiReqReg_data_reg[30]/CE
dtm/dmiReqReg_data_reg[30]/D
dtm/dmiReqReg_data_reg[30]/R
dtm/dmiReqReg_data_reg[31]/CE
dtm/dmiReqReg_data_reg[31]/D
dtm/dmiReqReg_data_reg[31]/R
dtm/dmiReqReg_data_reg[3]/CE
dtm/dmiReqReg_data_reg[3]/D
dtm/dmiReqReg_data_reg[3]/R
dtm/dmiReqReg_data_reg[4]/CE
dtm/dmiReqReg_data_reg[4]/D
dtm/dmiReqReg_data_reg[4]/R
dtm/dmiReqReg_data_reg[5]/CE
dtm/dmiReqReg_data_reg[5]/D
dtm/dmiReqReg_data_reg[5]/R
dtm/dmiReqReg_data_reg[6]/CE
dtm/dmiReqReg_data_reg[6]/D
dtm/dmiReqReg_data_reg[6]/R
dtm/dmiReqReg_data_reg[7]/CE
dtm/dmiReqReg_data_reg[7]/D
dtm/dmiReqReg_data_reg[7]/R
dtm/dmiReqReg_data_reg[8]/CE
dtm/dmiReqReg_data_reg[8]/D
dtm/dmiReqReg_data_reg[8]/R
dtm/dmiReqReg_data_reg[9]/CE
dtm/dmiReqReg_data_reg[9]/D
dtm/dmiReqReg_data_reg[9]/R
dtm/dmiReqReg_op_reg[0]/CE
dtm/dmiReqReg_op_reg[0]/D
dtm/dmiReqReg_op_reg[0]/R
dtm/dmiReqReg_op_reg[1]/CE
dtm/dmiReqReg_op_reg[1]/D
dtm/dmiReqReg_op_reg[1]/R
dtm/dmiReqValidReg_reg/CLR
dtm/dmiReqValidReg_reg/D
dtm/downgradeOpReg_reg/CLR
dtm/downgradeOpReg_reg/D
dtm/dtmInfoChain/regs_0_reg/D
dtm/dtmInfoChain/regs_10_reg/CE
dtm/dtmInfoChain/regs_10_reg/D
dtm/dtmInfoChain/regs_11_reg/CE
dtm/dtmInfoChain/regs_11_reg/D
dtm/dtmInfoChain/regs_12_reg/D
dtm/dtmInfoChain/regs_13_reg/D
dtm/dtmInfoChain/regs_14_reg/D
dtm/dtmInfoChain/regs_15_reg/D
dtm/dtmInfoChain/regs_16_reg/D
dtm/dtmInfoChain/regs_17_reg/D
dtm/dtmInfoChain/regs_18_reg/D
dtm/dtmInfoChain/regs_19_reg/D
dtm/dtmInfoChain/regs_1_reg/D
dtm/dtmInfoChain/regs_20_reg/D
dtm/dtmInfoChain/regs_21_reg/D
dtm/dtmInfoChain/regs_22_reg/D
dtm/dtmInfoChain/regs_23_reg/D
dtm/dtmInfoChain/regs_24_reg/D
dtm/dtmInfoChain/regs_25_reg/D
dtm/dtmInfoChain/regs_26_reg/D
dtm/dtmInfoChain/regs_27_reg/D
dtm/dtmInfoChain/regs_28_reg/D
dtm/dtmInfoChain/regs_29_reg/D
dtm/dtmInfoChain/regs_2_reg/D
dtm/dtmInfoChain/regs_30_reg/D
dtm/dtmInfoChain/regs_31_reg/D
dtm/dtmInfoChain/regs_3_reg/D
dtm/dtmInfoChain/regs_4_reg/D
dtm/dtmInfoChain/regs_5_reg/D
dtm/dtmInfoChain/regs_6_reg/D
dtm/dtmInfoChain/regs_7_reg/D
dtm/dtmInfoChain/regs_8_reg/D
dtm/dtmInfoChain/regs_9_reg/D
dtm/stickyBusyReg_reg/CLR
dtm/stickyBusyReg_reg/D
dtm/stickyNonzeroRespReg_reg/CLR
dtm/stickyNonzeroRespReg_reg/D
dtm/tapIO_bypassChain/reg_0_reg/D
dtm/tapIO_controllerInternal/activeInstruction_reg[0]/CE
dtm/tapIO_controllerInternal/activeInstruction_reg[0]/D
dtm/tapIO_controllerInternal/activeInstruction_reg[0]/PRE
dtm/tapIO_controllerInternal/activeInstruction_reg[1]/CE
dtm/tapIO_controllerInternal/activeInstruction_reg[1]/CLR
dtm/tapIO_controllerInternal/activeInstruction_reg[1]/D
dtm/tapIO_controllerInternal/activeInstruction_reg[2]/CE
dtm/tapIO_controllerInternal/activeInstruction_reg[2]/CLR
dtm/tapIO_controllerInternal/activeInstruction_reg[2]/D
dtm/tapIO_controllerInternal/activeInstruction_reg[3]/CE
dtm/tapIO_controllerInternal/activeInstruction_reg[3]/CLR
dtm/tapIO_controllerInternal/activeInstruction_reg[3]/D
dtm/tapIO_controllerInternal/activeInstruction_reg[4]/CE
dtm/tapIO_controllerInternal/activeInstruction_reg[4]/CLR
dtm/tapIO_controllerInternal/activeInstruction_reg[4]/D
dtm/tapIO_controllerInternal/irChain/regs_0_reg/CE
dtm/tapIO_controllerInternal/irChain/regs_0_reg/D
dtm/tapIO_controllerInternal/irChain/regs_0_reg/S
dtm/tapIO_controllerInternal/irChain/regs_1_reg/CE
dtm/tapIO_controllerInternal/irChain/regs_1_reg/D
dtm/tapIO_controllerInternal/irChain/regs_1_reg/R
dtm/tapIO_controllerInternal/irChain/regs_2_reg/CE
dtm/tapIO_controllerInternal/irChain/regs_2_reg/D
dtm/tapIO_controllerInternal/irChain/regs_2_reg/R
dtm/tapIO_controllerInternal/irChain/regs_3_reg/CE
dtm/tapIO_controllerInternal/irChain/regs_3_reg/D
dtm/tapIO_controllerInternal/irChain/regs_3_reg/R
dtm/tapIO_controllerInternal/irChain/regs_4_reg/CE
dtm/tapIO_controllerInternal/irChain/regs_4_reg/D
dtm/tapIO_controllerInternal/irChain/regs_4_reg/R
dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/D
dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/PRE
dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/D
dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/PRE
dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/D
dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/PRE
dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/D
dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/PRE
dtm/tapIO_controllerInternal/tdoReg_reg/CLR
dtm/tapIO_controllerInternal/tdoReg_reg/D
dtm/tapIO_idcodeChain/regs_0_reg/CE
dtm/tapIO_idcodeChain/regs_0_reg/D
dtm/tapIO_idcodeChain/regs_0_reg/S
dtm/tapIO_idcodeChain/regs_10_reg/CE
dtm/tapIO_idcodeChain/regs_10_reg/D
dtm/tapIO_idcodeChain/regs_10_reg/R
dtm/tapIO_idcodeChain/regs_11_reg/CE
dtm/tapIO_idcodeChain/regs_11_reg/D
dtm/tapIO_idcodeChain/regs_11_reg/R
dtm/tapIO_idcodeChain/regs_12_reg/CE
dtm/tapIO_idcodeChain/regs_12_reg/D
dtm/tapIO_idcodeChain/regs_12_reg/R
dtm/tapIO_idcodeChain/regs_13_reg/CE
dtm/tapIO_idcodeChain/regs_13_reg/D
dtm/tapIO_idcodeChain/regs_13_reg/R
dtm/tapIO_idcodeChain/regs_14_reg/CE
dtm/tapIO_idcodeChain/regs_14_reg/D
dtm/tapIO_idcodeChain/regs_14_reg/R
dtm/tapIO_idcodeChain/regs_15_reg/CE
dtm/tapIO_idcodeChain/regs_15_reg/D
dtm/tapIO_idcodeChain/regs_15_reg/R
dtm/tapIO_idcodeChain/regs_16_reg/CE
dtm/tapIO_idcodeChain/regs_16_reg/D
dtm/tapIO_idcodeChain/regs_16_reg/R
dtm/tapIO_idcodeChain/regs_17_reg/CE
dtm/tapIO_idcodeChain/regs_17_reg/D
dtm/tapIO_idcodeChain/regs_17_reg/R
dtm/tapIO_idcodeChain/regs_18_reg/CE
dtm/tapIO_idcodeChain/regs_18_reg/D
dtm/tapIO_idcodeChain/regs_18_reg/R
dtm/tapIO_idcodeChain/regs_19_reg/CE
dtm/tapIO_idcodeChain/regs_19_reg/D
dtm/tapIO_idcodeChain/regs_19_reg/R
dtm/tapIO_idcodeChain/regs_1_reg/CE
dtm/tapIO_idcodeChain/regs_1_reg/D
dtm/tapIO_idcodeChain/regs_1_reg/R
dtm/tapIO_idcodeChain/regs_20_reg/CE
dtm/tapIO_idcodeChain/regs_20_reg/D
dtm/tapIO_idcodeChain/regs_20_reg/R
dtm/tapIO_idcodeChain/regs_21_reg/CE
dtm/tapIO_idcodeChain/regs_21_reg/D
dtm/tapIO_idcodeChain/regs_21_reg/R
dtm/tapIO_idcodeChain/regs_22_reg/CE
dtm/tapIO_idcodeChain/regs_22_reg/D
dtm/tapIO_idcodeChain/regs_22_reg/R
dtm/tapIO_idcodeChain/regs_23_reg/CE
dtm/tapIO_idcodeChain/regs_23_reg/D
dtm/tapIO_idcodeChain/regs_23_reg/R
dtm/tapIO_idcodeChain/regs_24_reg/CE
dtm/tapIO_idcodeChain/regs_24_reg/D
dtm/tapIO_idcodeChain/regs_24_reg/R
dtm/tapIO_idcodeChain/regs_25_reg/CE
dtm/tapIO_idcodeChain/regs_25_reg/D
dtm/tapIO_idcodeChain/regs_25_reg/R
dtm/tapIO_idcodeChain/regs_26_reg/CE
dtm/tapIO_idcodeChain/regs_26_reg/D
dtm/tapIO_idcodeChain/regs_26_reg/R
dtm/tapIO_idcodeChain/regs_27_reg/CE
dtm/tapIO_idcodeChain/regs_27_reg/D
dtm/tapIO_idcodeChain/regs_27_reg/R
dtm/tapIO_idcodeChain/regs_28_reg/CE
dtm/tapIO_idcodeChain/regs_28_reg/D
dtm/tapIO_idcodeChain/regs_28_reg/R
dtm/tapIO_idcodeChain/regs_29_reg/CE
dtm/tapIO_idcodeChain/regs_29_reg/D
dtm/tapIO_idcodeChain/regs_29_reg/R
dtm/tapIO_idcodeChain/regs_2_reg/CE
dtm/tapIO_idcodeChain/regs_2_reg/D
dtm/tapIO_idcodeChain/regs_2_reg/R
dtm/tapIO_idcodeChain/regs_30_reg/CE
dtm/tapIO_idcodeChain/regs_30_reg/D
dtm/tapIO_idcodeChain/regs_30_reg/R
dtm/tapIO_idcodeChain/regs_31_reg/CE
dtm/tapIO_idcodeChain/regs_31_reg/D
dtm/tapIO_idcodeChain/regs_31_reg/R
dtm/tapIO_idcodeChain/regs_3_reg/CE
dtm/tapIO_idcodeChain/regs_3_reg/D
dtm/tapIO_idcodeChain/regs_3_reg/R
dtm/tapIO_idcodeChain/regs_4_reg/CE
dtm/tapIO_idcodeChain/regs_4_reg/D
dtm/tapIO_idcodeChain/regs_4_reg/R
dtm/tapIO_idcodeChain/regs_5_reg/CE
dtm/tapIO_idcodeChain/regs_5_reg/D
dtm/tapIO_idcodeChain/regs_5_reg/R
dtm/tapIO_idcodeChain/regs_6_reg/CE
dtm/tapIO_idcodeChain/regs_6_reg/D
dtm/tapIO_idcodeChain/regs_6_reg/R
dtm/tapIO_idcodeChain/regs_7_reg/CE
dtm/tapIO_idcodeChain/regs_7_reg/D
dtm/tapIO_idcodeChain/regs_7_reg/R
dtm/tapIO_idcodeChain/regs_8_reg/CE
dtm/tapIO_idcodeChain/regs_8_reg/D
dtm/tapIO_idcodeChain/regs_8_reg/R
dtm/tapIO_idcodeChain/regs_9_reg/CE
dtm/tapIO_idcodeChain/regs_9_reg/D
dtm/tapIO_idcodeChain/regs_9_reg/R
serial_tl_domain/outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
serial_tl_domain/outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/D
serial_tl_domain/outer_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
serial_tl_domain/outer_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/D
serial_tl_domain/outer_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
serial_tl_domain/phy/in_demux/beat_reg/D
serial_tl_domain/phy/in_demux/beat_reg/R
serial_tl_domain/phy/in_demux/channel_vec_0_reg[0]/CE
serial_tl_domain/phy/in_demux/channel_vec_0_reg[0]/D
serial_tl_domain/phy/in_demux/channel_vec_0_reg[1]/CE
serial_tl_domain/phy/in_demux/channel_vec_0_reg[1]/D
serial_tl_domain/phy/in_demux/channel_vec_0_reg[2]/CE
serial_tl_domain/phy/in_demux/channel_vec_0_reg[2]/D
serial_tl_domain/phy/in_phits_in_async/source/mem_0_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async/source/mem_0_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async/source/mem_0_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async/source/mem_0_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async/source/mem_1_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async/source/mem_1_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async/source/mem_1_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async/source/mem_1_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async/source/mem_2_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async/source/mem_2_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async/source/mem_2_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async/source/mem_2_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async/source/mem_3_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async/source/mem_3_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async/source/mem_3_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async/source/mem_3_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async/source/mem_4_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async/source/mem_4_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async/source/mem_4_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async/source/mem_4_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async/source/mem_5_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async/source/mem_5_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async/source/mem_5_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async/source/mem_5_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async/source/mem_6_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async/source/mem_6_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async/source/mem_6_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async/source/mem_6_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async/source/mem_7_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async/source/mem_7_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async/source/mem_7_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async/source/mem_7_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async/source/ready_reg_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/ready_reg_reg/D
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[0]/CLR
serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[0]/D
serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[1]/CLR
serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[1]/D
serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[2]/CLR
serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[2]/D
serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[0]/CLR
serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[0]/D
serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[1]/CLR
serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[1]/D
serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[2]/CLR
serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[2]/D
serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[3]/CLR
serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[3]/D
serial_tl_domain/phy/in_phits_in_async_1/source/mem_0_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_1/source/mem_0_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_1/source/mem_0_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_1/source/mem_0_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_1/source/mem_1_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_1/source/mem_1_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_1/source/mem_1_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_1/source/mem_1_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_1/source/mem_2_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_1/source/mem_2_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_1/source/mem_2_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_1/source/mem_2_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_1/source/mem_3_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_1/source/mem_3_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_1/source/mem_3_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_1/source/mem_3_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_1/source/mem_4_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_1/source/mem_4_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_1/source/mem_4_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_1/source/mem_4_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_1/source/mem_5_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_1/source/mem_5_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_1/source/mem_5_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_1/source/mem_5_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_1/source/mem_6_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_1/source/mem_6_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_1/source/mem_6_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_1/source/mem_6_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_1/source/mem_7_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_1/source/mem_7_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_1/source/mem_7_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_1/source/mem_7_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_1/source/ready_reg_reg/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/ready_reg_reg/D
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[0]/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[1]/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[2]/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[2]/D
serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[0]/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[1]/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[2]/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[2]/D
serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[3]/CLR
serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[3]/D
serial_tl_domain/phy/in_phits_in_async_2/source/mem_0_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_2/source/mem_0_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_2/source/mem_0_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_2/source/mem_0_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_2/source/mem_1_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_2/source/mem_1_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_2/source/mem_1_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_2/source/mem_1_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_2/source/mem_2_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_2/source/mem_2_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_2/source/mem_2_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_2/source/mem_2_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_2/source/mem_3_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_2/source/mem_3_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_2/source/mem_3_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_2/source/mem_3_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_2/source/mem_4_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_2/source/mem_4_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_2/source/mem_4_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_2/source/mem_4_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_2/source/mem_5_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_2/source/mem_5_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_2/source/mem_5_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_2/source/mem_5_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_2/source/mem_6_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_2/source/mem_6_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_2/source/mem_6_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_2/source/mem_6_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_2/source/mem_7_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_2/source/mem_7_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_2/source/mem_7_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_2/source/mem_7_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_2/source/ready_reg_reg/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/ready_reg_reg/D
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[0]/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[1]/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[2]/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[2]/D
serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[0]/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[1]/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[2]/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[2]/D
serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[3]/CLR
serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[3]/D
serial_tl_domain/phy/in_phits_in_async_3/source/mem_0_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_3/source/mem_0_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_3/source/mem_0_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_3/source/mem_0_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_3/source/mem_1_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_3/source/mem_1_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_3/source/mem_1_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_3/source/mem_1_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_3/source/mem_2_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_3/source/mem_2_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_3/source/mem_2_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_3/source/mem_2_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_3/source/mem_3_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_3/source/mem_3_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_3/source/mem_3_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_3/source/mem_3_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_3/source/mem_4_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_3/source/mem_4_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_3/source/mem_4_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_3/source/mem_4_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_3/source/mem_5_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_3/source/mem_5_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_3/source/mem_5_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_3/source/mem_5_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_3/source/mem_6_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_3/source/mem_6_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_3/source/mem_6_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_3/source/mem_6_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_3/source/mem_7_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_3/source/mem_7_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_3/source/mem_7_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_3/source/mem_7_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_3/source/ready_reg_reg/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/ready_reg_reg/D
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[0]/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[1]/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[2]/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[2]/D
serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[0]/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[1]/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[2]/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[2]/D
serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[3]/CLR
serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[3]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[10]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[10]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[11]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[11]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[12]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[12]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[13]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[13]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[14]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[14]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[15]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[15]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[16]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[16]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[17]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[17]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[18]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[18]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[19]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[19]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[20]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[20]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[21]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[21]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[22]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[22]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[23]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[23]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[24]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[24]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[25]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[25]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[26]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[26]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[27]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[27]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[28]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[28]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[29]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[29]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[2]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[2]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[30]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[30]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[31]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[31]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[3]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[3]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[4]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[4]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[5]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[5]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[6]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[6]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[7]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[7]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[8]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[8]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[9]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[9]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[10]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[10]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[11]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[11]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[12]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[12]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[13]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[13]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[14]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[14]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[15]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[15]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[16]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[16]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[17]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[17]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[18]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[18]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[19]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[19]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[20]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[20]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[21]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[21]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[22]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[22]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[23]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[23]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[24]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[24]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[25]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[25]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[26]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[26]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[27]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[27]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[28]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[28]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[29]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[29]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[2]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[2]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[30]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[30]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[31]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[31]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[3]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[3]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[4]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[4]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[5]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[5]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[6]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[6]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[7]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[7]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[8]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[8]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[9]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[9]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[10]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[10]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[11]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[11]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[12]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[12]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[13]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[13]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[14]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[14]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[15]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[15]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[16]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[16]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[17]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[17]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[18]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[18]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[19]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[19]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[20]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[20]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[21]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[21]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[22]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[22]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[23]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[23]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[24]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[24]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[25]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[25]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[26]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[26]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[27]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[27]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[28]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[28]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[29]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[29]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[2]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[2]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[30]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[30]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[31]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[31]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[3]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[3]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[4]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[4]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[5]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[5]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[6]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[6]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[7]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[7]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[8]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[8]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[9]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[9]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[10]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[10]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[11]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[11]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[12]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[12]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[13]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[13]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[14]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[14]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[15]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[15]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[16]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[16]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[17]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[17]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[18]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[18]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[19]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[19]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[20]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[20]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[21]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[21]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[22]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[22]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[23]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[23]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[24]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[24]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[25]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[25]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[26]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[26]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[27]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[27]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[28]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[28]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[29]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[29]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[2]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[2]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[30]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[30]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[31]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[31]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[3]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[3]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[4]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[4]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[5]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[5]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[6]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[6]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[7]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[7]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[8]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[8]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[9]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[9]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[10]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[10]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[11]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[11]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[12]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[12]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[13]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[13]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[14]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[14]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[15]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[15]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[16]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[16]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[17]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[17]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[18]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[18]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[19]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[19]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[20]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[20]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[21]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[21]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[22]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[22]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[23]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[23]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[24]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[24]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[25]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[25]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[26]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[26]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[27]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[27]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[28]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[28]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[29]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[29]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[2]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[2]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[30]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[30]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[31]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[31]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[3]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[3]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[4]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[4]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[5]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[5]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[6]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[6]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[7]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[7]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[8]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[8]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[9]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[9]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[10]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[10]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[11]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[11]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[12]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[12]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[13]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[13]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[14]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[14]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[15]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[15]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[16]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[16]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[17]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[17]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[18]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[18]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[19]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[19]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[20]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[20]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[21]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[21]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[22]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[22]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[23]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[23]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[24]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[24]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[25]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[25]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[26]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[26]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[27]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[27]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[28]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[28]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[29]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[29]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[2]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[2]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[30]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[30]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[31]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[31]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[3]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[3]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[4]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[4]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[5]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[5]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[6]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[6]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[7]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[7]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[8]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[8]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[9]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[9]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[10]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[10]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[11]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[11]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[12]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[12]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[13]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[13]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[14]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[14]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[15]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[15]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[16]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[16]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[17]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[17]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[18]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[18]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[19]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[19]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[20]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[20]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[21]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[21]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[22]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[22]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[23]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[23]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[24]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[24]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[25]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[25]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[26]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[26]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[27]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[27]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[28]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[28]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[29]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[29]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[2]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[2]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[30]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[30]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[31]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[31]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[3]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[3]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[4]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[4]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[5]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[5]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[6]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[6]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[7]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[7]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[8]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[8]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[9]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[9]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[0]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[10]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[10]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[11]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[11]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[12]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[12]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[13]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[13]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[14]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[14]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[15]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[15]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[16]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[16]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[17]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[17]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[18]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[18]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[19]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[19]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[1]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[20]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[20]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[21]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[21]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[22]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[22]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[23]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[23]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[24]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[24]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[25]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[25]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[26]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[26]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[27]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[27]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[28]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[28]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[29]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[29]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[2]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[2]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[30]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[30]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[31]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[31]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[3]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[3]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[4]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[4]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[5]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[5]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[6]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[6]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[7]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[7]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[8]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[8]/D
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[9]/CE
serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[9]/D
serial_tl_domain/phy/in_phits_in_async_4/source/ready_reg_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/ready_reg_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/D
serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[0]/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[1]/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[2]/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[2]/D
serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[0]/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[0]/D
serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[1]/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[1]/D
serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[2]/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[2]/D
serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[3]/CLR
serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[3]/D
serial_tl_domain/phy/out_arb/beat_reg/D
serial_tl_domain/phy/out_arb/beat_reg/R
serial_tl_domain/phy/out_arb/chosen_reg_reg[0]/CE
serial_tl_domain/phy/out_arb/chosen_reg_reg[0]/D
serial_tl_domain/phy/out_arb/chosen_reg_reg[1]/CE
serial_tl_domain/phy/out_arb/chosen_reg_reg[1]/D
serial_tl_domain/phy/out_arb/chosen_reg_reg[2]/CE
serial_tl_domain/phy/out_arb/chosen_reg_reg[2]/D
serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[0]/CLR
serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[0]/D
serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[1]/CLR
serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[1]/D
serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[2]/CLR
serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[2]/D
serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[0]/CLR
serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[0]/D
serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[1]/CLR
serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[1]/D
serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[2]/CLR
serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[2]/D
serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[3]/CLR
serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[3]/D
serial_tl_domain/phy/out_phits_out_async/sink/valid_reg_reg/CLR
serial_tl_domain/phy/out_phits_out_async/sink/valid_reg_reg/D
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/CE
serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[0]/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[0]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[1]/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[1]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[2]/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[2]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[0]/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[0]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[1]/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[1]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[2]/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[2]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[3]/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[3]/D
serial_tl_domain/phy/out_phits_out_async_1/sink/valid_reg_reg/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/valid_reg_reg/D
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[0]/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[0]/D
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[1]/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[1]/D
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[2]/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[2]/D
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[0]/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[0]/D
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[1]/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[1]/D
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[2]/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[2]/D
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[3]/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[3]/D
serial_tl_domain/phy/out_phits_out_async_2/sink/valid_reg_reg/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/valid_reg_reg/D
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async_3/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/CE
serial_tl_domain/phy/out_phits_out_async_3/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/D
serial_tl_domain/phy/out_phits_out_async_3/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/CE
serial_tl_domain/phy/out_phits_out_async_3/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/D
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[0]/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[0]/D
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[1]/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[1]/D
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[2]/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[2]/D
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[0]/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[0]/D
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[1]/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[1]/D
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[2]/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[2]/D
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[3]/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[3]/D
serial_tl_domain/phy/out_phits_out_async_3/sink/valid_reg_reg/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/valid_reg_reg/D
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[0]/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[0]/D
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[1]/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[1]/D
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[2]/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[2]/D
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[0]/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[0]/D
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[1]/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[1]/D
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[2]/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[2]/D
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[3]/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[3]/D
serial_tl_domain/phy/out_phits_out_async_4/sink/valid_reg_reg/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/valid_reg_reg/D
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_2_reg/D
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_0_reg/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_0_reg/D
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_1_reg/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_1_reg/D
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_2_reg/CLR
serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_2_reg/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[0]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[0]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[1]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[1]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[2]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[2]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[3]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[3]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[4]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[4]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[5]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[5]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[6]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[6]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[7]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata_reg[7]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[0]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[0]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[10]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[10]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[11]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[11]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[12]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[12]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[13]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[13]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[14]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[14]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[15]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[15]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[1]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[1]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[2]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[2]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[3]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[3]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[4]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[4]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[5]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[5]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[6]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[6]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[7]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[7]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[8]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[8]/D
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[9]/CE
tlDM/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_reg[9]/D
tlDM/dmInner/dmInner/ABSTRACTCSReg_cmderr_reg[0]/D
tlDM/dmInner/dmInner/ABSTRACTCSReg_cmderr_reg[1]/D
tlDM/dmInner/dmInner/ABSTRACTCSReg_cmderr_reg[2]/D
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[0]/CE
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[0]/D
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[0]/R
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[1]/CE
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[1]/D
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[1]/R
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[2]/CE
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[2]/D
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[2]/R
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[3]/CE
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[3]/D
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[3]/R
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[4]/CE
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[4]/D
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[4]/R
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[5]/CE
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[5]/D
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[5]/R
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[6]/CE
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[6]/D
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[6]/R
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[7]/CE
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[7]/D
tlDM/dmInner/dmInner/COMMANDReg_cmdtype_reg[7]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[0]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[0]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[0]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[10]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[10]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[10]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[11]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[11]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[11]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[12]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[12]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[12]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[13]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[13]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[13]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[14]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[14]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[14]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[15]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[15]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[15]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[16]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[16]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[16]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[17]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[17]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[17]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[18]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[18]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[18]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[19]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[19]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[19]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[1]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[1]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[1]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[20]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[20]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[20]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[21]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[21]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[21]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[22]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[22]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[22]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[23]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[23]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[23]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[2]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[2]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[2]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[3]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[3]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[3]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[4]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[4]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[4]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[5]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[5]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[5]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[6]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[6]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[6]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[7]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[7]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[7]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[8]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[8]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[8]/R
tlDM/dmInner/dmInner/COMMANDReg_control_reg[9]/CE
tlDM/dmInner/dmInner/COMMANDReg_control_reg[9]/D
tlDM/dmInner/dmInner/COMMANDReg_control_reg[9]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[0]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[0]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[0]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[10]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[10]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[10]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[11]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[11]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[11]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[12]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[12]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[12]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[13]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[13]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[13]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[14]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[14]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[14]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[15]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[15]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[15]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[16]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[16]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[16]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[17]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[17]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[17]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[18]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[18]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[18]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[19]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[19]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[19]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[1]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[1]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[1]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[20]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[20]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[20]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[21]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[21]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[21]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[22]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[22]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[22]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[23]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[23]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[23]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[24]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[24]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[24]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[25]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[25]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[25]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[26]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[26]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[26]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[27]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[27]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[27]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[28]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[28]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[28]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[29]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[29]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[29]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[2]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[2]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[2]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[30]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[30]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[30]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[31]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[31]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[31]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[3]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[3]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[3]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[4]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[4]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[4]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[5]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[5]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[5]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[6]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[6]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[6]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[7]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[7]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[7]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[8]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[8]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[8]/R
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[9]/CE
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[9]/D
tlDM/dmInner/dmInner/SBADDRESSFieldsReg_0_reg[9]/R
tlDM/dmInner/dmInner/SBCSFieldsReg_sbaccess_reg[0]/CE
tlDM/dmInner/dmInner/SBCSFieldsReg_sbaccess_reg[0]/D
tlDM/dmInner/dmInner/SBCSFieldsReg_sbaccess_reg[1]/CE
tlDM/dmInner/dmInner/SBCSFieldsReg_sbaccess_reg[1]/D
tlDM/dmInner/dmInner/SBCSFieldsReg_sbaccess_reg[2]/CE
tlDM/dmInner/dmInner/SBCSFieldsReg_sbaccess_reg[2]/D
tlDM/dmInner/dmInner/SBCSFieldsReg_sbautoincrement_reg/D
tlDM/dmInner/dmInner/SBCSFieldsReg_sbautoincrement_reg/R
tlDM/dmInner/dmInner/SBCSFieldsReg_sbbusy_reg/D
tlDM/dmInner/dmInner/SBCSFieldsReg_sbbusyerror_reg/D
tlDM/dmInner/dmInner/SBCSFieldsReg_sbreadonaddr_reg/D
tlDM/dmInner/dmInner/SBCSFieldsReg_sbreadonaddr_reg/R
tlDM/dmInner/dmInner/SBCSFieldsReg_sbreadondata_reg/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[0]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[0]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[1]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[1]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[2]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[2]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[3]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[3]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[4]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[4]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[5]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[5]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[6]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[6]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[7]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[7]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[0]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[0]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[1]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[1]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[2]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[2]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[3]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[3]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[4]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[4]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[5]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[5]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[6]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[6]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[7]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[7]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[0]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[0]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[1]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[1]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[2]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[2]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[3]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[3]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[4]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[4]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[5]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[5]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[6]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[6]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[7]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[7]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[0]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[0]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[1]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[1]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[2]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[2]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[3]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[3]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[4]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[4]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[5]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[5]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[6]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[6]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[7]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[7]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[0]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[0]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[1]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[1]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[2]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[2]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[3]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[3]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[4]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[4]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[5]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[5]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[6]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[6]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[7]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_0_reg[7]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[0]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[0]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[1]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[1]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[2]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[2]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[3]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[3]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[4]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[4]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[5]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[5]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[6]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[6]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[7]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_1_reg[7]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[0]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[0]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[1]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[1]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[2]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[2]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[3]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[3]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[4]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[4]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[5]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[5]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[6]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[6]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[7]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_2_reg[7]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[0]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[0]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[1]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[1]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[2]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[2]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[3]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[3]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[4]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[4]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[5]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[5]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[6]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[6]/D
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[7]/CE
tlDM/dmInner/dmInner/SBDATAFieldsReg_1_3_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_0_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_0_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_0_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_0_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_0_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_0_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_0_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_0_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_0_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_0_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_0_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_0_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_0_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_0_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_0_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_0_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_0_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_0_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_0_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_0_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_0_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_0_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_0_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_0_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_10_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_10_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_10_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_10_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_10_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_10_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_10_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_10_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_10_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_10_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_10_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_10_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_10_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_10_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_10_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_10_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_10_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_10_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_10_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_10_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_10_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_10_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_10_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_10_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_11_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_11_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_11_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_11_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_11_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_11_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_11_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_11_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_11_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_11_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_11_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_11_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_11_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_11_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_11_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_11_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_11_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_11_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_11_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_11_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_11_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_11_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_11_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_11_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_12_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_12_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_12_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_12_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_12_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_12_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_12_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_12_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_12_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_12_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_12_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_12_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_13_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_13_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_13_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_13_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_13_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_13_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_13_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_13_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_13_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_13_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_13_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_13_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_13_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_13_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_13_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_13_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_13_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_13_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_13_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_13_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_13_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_13_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_13_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_13_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_14_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_14_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_14_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_14_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_14_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_14_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_14_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_14_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_14_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_14_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_14_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_14_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_14_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_14_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_14_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_14_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_14_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_14_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_14_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_14_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_14_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_14_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_14_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_14_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_15_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_15_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_15_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_15_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_15_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_15_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_15_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_15_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_15_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_15_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_15_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_15_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_15_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_15_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_15_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_15_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_15_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_15_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_15_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_15_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_15_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_15_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_15_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_15_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_16_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_16_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_16_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_16_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_16_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_16_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_16_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_16_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_16_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_16_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_16_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_16_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_16_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_16_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_16_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_16_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_16_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_16_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_16_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_16_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_16_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_16_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_16_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_16_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_17_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_17_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_17_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_17_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_17_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_17_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_17_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_17_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_17_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_17_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_17_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_17_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_17_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_17_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_17_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_17_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_17_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_17_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_17_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_17_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_17_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_17_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_17_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_17_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_18_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_18_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_18_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_18_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_18_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_18_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_18_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_18_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_18_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_18_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_18_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_18_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_18_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_18_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_18_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_18_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_18_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_18_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_18_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_18_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_18_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_18_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_18_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_18_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_19_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_19_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_19_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_19_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_19_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_19_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_19_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_19_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_19_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_19_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_19_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_19_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_19_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_19_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_19_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_19_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_19_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_19_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_19_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_19_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_19_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_19_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_19_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_19_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_1_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_1_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_1_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_1_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_1_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_1_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_1_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_1_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_1_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_1_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_1_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_1_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_1_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_1_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_1_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_1_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_1_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_1_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_1_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_1_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_1_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_1_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_1_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_1_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_20_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_20_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_20_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_20_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_20_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_20_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_20_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_20_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_20_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_20_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_20_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_20_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_20_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_20_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_20_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_20_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_20_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_20_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_20_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_20_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_20_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_20_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_20_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_20_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_21_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_21_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_21_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_21_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_21_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_21_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_21_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_21_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_21_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_21_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_21_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_21_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_21_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_21_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_21_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_21_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_21_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_21_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_21_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_21_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_21_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_21_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_21_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_21_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_22_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_22_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_22_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_22_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_22_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_22_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_22_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_22_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_22_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_22_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_22_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_22_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_22_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_22_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_22_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_22_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_22_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_22_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_22_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_22_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_22_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_22_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_22_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_22_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_23_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_23_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_23_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_23_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_23_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_23_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_23_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_23_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_23_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_23_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_23_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_23_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_23_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_23_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_23_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_23_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_23_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_23_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_23_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_23_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_23_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_23_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_23_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_23_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_24_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_24_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_24_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_24_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_24_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_24_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_24_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_24_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_24_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_24_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_24_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_24_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_24_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_24_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_24_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_24_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_24_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_24_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_24_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_24_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_24_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_24_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_24_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_24_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_25_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_25_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_25_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_25_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_25_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_25_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_25_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_25_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_25_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_25_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_25_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_25_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_25_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_25_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_25_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_25_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_25_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_25_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_25_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_25_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_25_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_25_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_25_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_25_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_26_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_26_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_26_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_26_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_26_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_26_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_26_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_26_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_26_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_26_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_26_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_26_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_26_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_26_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_26_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_26_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_26_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_26_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_26_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_26_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_26_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_26_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_26_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_26_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_27_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_27_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_27_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_27_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_27_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_27_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_27_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_27_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_27_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_27_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_27_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_27_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_27_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_27_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_27_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_27_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_27_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_27_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_27_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_27_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_27_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_27_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_27_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_27_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_28_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_28_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_28_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_28_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_28_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_28_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_28_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_28_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_28_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_29_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_29_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_29_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_29_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_29_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_29_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_29_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_29_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_29_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_29_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_29_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_29_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_29_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_29_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_29_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_29_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_29_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_29_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_29_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_29_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_29_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_29_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_29_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_29_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_2_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_2_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_2_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_2_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_2_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_2_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_2_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_2_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_2_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_2_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_2_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_2_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_2_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_2_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_2_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_2_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_2_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_2_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_2_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_2_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_2_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_2_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_2_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_2_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_30_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_30_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_30_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_30_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_30_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_30_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_30_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_30_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_30_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_30_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_30_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_30_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_30_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_30_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_30_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_30_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_30_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_30_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_30_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_30_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_30_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_30_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_30_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_30_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_31_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_31_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_31_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_31_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_31_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_31_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_31_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_31_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_31_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_31_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_31_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_31_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_31_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_31_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_31_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_31_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_31_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_31_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_31_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_31_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_31_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_31_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_31_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_31_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_3_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_3_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_3_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_3_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_3_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_3_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_3_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_3_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_3_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_3_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_3_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_3_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_3_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_3_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_3_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_3_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_3_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_3_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_3_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_3_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_3_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_3_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_3_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_3_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_4_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_4_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_4_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_4_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_4_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_4_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_4_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_4_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_4_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_4_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_4_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_4_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_4_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_4_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_4_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_4_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_4_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_4_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_5_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_5_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_5_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_5_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_5_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_5_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_5_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_5_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_5_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_5_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_5_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_5_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_5_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_5_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_5_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_5_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_5_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_5_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_5_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_5_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_5_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_5_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_5_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_5_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_6_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_6_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_6_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_6_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_6_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_6_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_6_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_6_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_6_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_6_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_6_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_6_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_6_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_6_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_6_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_6_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_6_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_6_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_6_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_6_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_6_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_6_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_6_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_6_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_7_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_7_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_7_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_7_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_7_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_7_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_7_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_7_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_7_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_7_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_7_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_7_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_7_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_7_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_7_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_7_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_7_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_7_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_7_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_7_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_7_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_7_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_7_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_7_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_8_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_8_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_8_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_8_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_8_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_8_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_8_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_8_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_8_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_8_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_8_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_8_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_8_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_8_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_8_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_8_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_8_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_8_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_8_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_8_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_8_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_8_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_8_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_8_reg[7]/R
tlDM/dmInner/dmInner/abstractDataMem_9_reg[0]/CE
tlDM/dmInner/dmInner/abstractDataMem_9_reg[0]/D
tlDM/dmInner/dmInner/abstractDataMem_9_reg[0]/R
tlDM/dmInner/dmInner/abstractDataMem_9_reg[1]/CE
tlDM/dmInner/dmInner/abstractDataMem_9_reg[1]/D
tlDM/dmInner/dmInner/abstractDataMem_9_reg[1]/R
tlDM/dmInner/dmInner/abstractDataMem_9_reg[2]/CE
tlDM/dmInner/dmInner/abstractDataMem_9_reg[2]/D
tlDM/dmInner/dmInner/abstractDataMem_9_reg[2]/R
tlDM/dmInner/dmInner/abstractDataMem_9_reg[3]/CE
tlDM/dmInner/dmInner/abstractDataMem_9_reg[3]/D
tlDM/dmInner/dmInner/abstractDataMem_9_reg[3]/R
tlDM/dmInner/dmInner/abstractDataMem_9_reg[4]/CE
tlDM/dmInner/dmInner/abstractDataMem_9_reg[4]/D
tlDM/dmInner/dmInner/abstractDataMem_9_reg[4]/R
tlDM/dmInner/dmInner/abstractDataMem_9_reg[5]/CE
tlDM/dmInner/dmInner/abstractDataMem_9_reg[5]/D
tlDM/dmInner/dmInner/abstractDataMem_9_reg[5]/R
tlDM/dmInner/dmInner/abstractDataMem_9_reg[6]/CE
tlDM/dmInner/dmInner/abstractDataMem_9_reg[6]/D
tlDM/dmInner/dmInner/abstractDataMem_9_reg[6]/R
tlDM/dmInner/dmInner/abstractDataMem_9_reg[7]/CE
tlDM/dmInner/dmInner/abstractDataMem_9_reg[7]/D
tlDM/dmInner/dmInner/abstractDataMem_9_reg[7]/R
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[10]/CE
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[10]/D
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[10]/R
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[11]/CE
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[11]/D
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[11]/R
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[12]/CE
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[12]/D
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[13]/CE
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[13]/D
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[14]/CE
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[14]/D
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[20]/CE
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[20]/D
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[20]/R
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[21]/CE
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[21]/D
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[21]/R
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[22]/CE
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[22]/D
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[22]/R
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[23]/CE
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[23]/D
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[23]/R
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[24]/CE
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[24]/D
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[24]/R
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[27]/CE
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[27]/D
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[4]/CE
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[4]/D
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[5]/CE
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[5]/D
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[7]/CE
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[7]/D
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[7]/R
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[8]/CE
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[8]/D
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[8]/R
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[9]/CE
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[9]/D
tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[9]/R
tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[20]/D
tlDM/dmInner/dmInner/ctrlStateReg_reg[0]/D
tlDM/dmInner/dmInner/ctrlStateReg_reg[1]/D
tlDM/dmInner/dmInner/goReg_reg/D
tlDM/dmInner/dmInner/haltedBitRegs_reg[0]/D
tlDM/dmInner/dmInner/haltedBitRegs_reg[0]/R
tlDM/dmInner/dmInner/haltedBitRegs_reg[1]/D
tlDM/dmInner/dmInner/haltedBitRegs_reg[1]/R
tlDM/dmInner/dmInner/hamaskReg_0_reg/D
tlDM/dmInner/dmInner/hamaskReg_0_reg/R
tlDM/dmInner/dmInner/hamaskReg_1_reg/D
tlDM/dmInner/dmInner/hamaskReg_1_reg/R
tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/CLR
tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/D
tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg/CLR
tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg/D
tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/CLR
tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/D
tlDM/dmInner/dmInner/hartIsInResetSync_1_debug_hartReset_1/output_chain/sync_0_reg/CLR
tlDM/dmInner/dmInner/hartIsInResetSync_1_debug_hartReset_1/output_chain/sync_0_reg/D
tlDM/dmInner/dmInner/hartIsInResetSync_1_debug_hartReset_1/output_chain/sync_1_reg/CLR
tlDM/dmInner/dmInner/hartIsInResetSync_1_debug_hartReset_1/output_chain/sync_1_reg/D
tlDM/dmInner/dmInner/hartIsInResetSync_1_debug_hartReset_1/output_chain/sync_2_reg/CLR
tlDM/dmInner/dmInner/hartIsInResetSync_1_debug_hartReset_1/output_chain/sync_2_reg/D
tlDM/dmInner/dmInner/haveResetBitRegs_reg[0]/D
tlDM/dmInner/dmInner/haveResetBitRegs_reg[0]/R
tlDM/dmInner/dmInner/haveResetBitRegs_reg[1]/D
tlDM/dmInner/dmInner/haveResetBitRegs_reg[1]/R
tlDM/dmInner/dmInner/hgFired_1_reg/CLR
tlDM/dmInner/dmInner/hgFired_1_reg/D
tlDM/dmInner/dmInner/hgParticipateHart_0_reg/CLR
tlDM/dmInner/dmInner/hgParticipateHart_0_reg/D
tlDM/dmInner/dmInner/hgParticipateHart_1_reg/CLR
tlDM/dmInner/dmInner/hgParticipateHart_1_reg/D
tlDM/dmInner/dmInner/hrDebugIntReg_0_reg/CLR
tlDM/dmInner/dmInner/hrDebugIntReg_0_reg/D
tlDM/dmInner/dmInner/hrDebugIntReg_1_reg/CLR
tlDM/dmInner/dmInner/hrDebugIntReg_1_reg/D
tlDM/dmInner/dmInner/hrmaskReg_0_reg/D
tlDM/dmInner/dmInner/hrmaskReg_0_reg/R
tlDM/dmInner/dmInner/hrmaskReg_1_reg/D
tlDM/dmInner/dmInner/hrmaskReg_1_reg/R
tlDM/dmInner/dmInner/programBufferMem_0_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_0_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_0_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_0_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_0_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_0_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_0_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_0_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_0_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_0_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_0_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_0_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_0_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_0_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_0_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_0_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_0_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_0_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_0_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_0_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_0_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_0_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_0_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_0_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_10_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_10_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_10_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_10_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_10_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_10_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_10_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_10_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_10_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_10_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_10_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_10_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_10_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_10_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_10_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_10_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_10_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_10_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_10_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_10_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_10_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_10_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_10_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_10_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_11_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_11_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_11_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_11_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_11_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_11_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_11_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_11_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_11_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_11_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_11_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_11_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_11_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_11_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_11_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_11_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_11_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_11_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_11_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_11_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_11_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_11_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_11_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_11_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_12_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_12_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_12_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_12_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_12_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_12_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_12_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_12_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_12_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_12_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_12_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_12_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_12_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_12_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_12_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_12_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_12_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_12_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_12_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_12_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_12_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_12_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_12_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_12_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_13_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_13_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_13_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_13_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_13_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_13_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_13_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_13_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_13_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_13_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_13_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_13_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_13_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_13_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_13_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_13_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_13_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_13_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_13_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_13_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_13_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_13_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_13_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_13_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_14_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_14_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_14_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_14_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_14_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_14_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_14_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_14_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_14_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_14_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_14_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_14_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_14_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_14_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_14_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_14_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_14_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_14_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_14_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_14_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_14_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_14_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_14_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_14_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_15_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_15_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_15_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_15_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_15_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_15_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_15_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_15_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_15_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_15_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_15_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_15_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_15_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_15_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_15_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_15_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_15_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_15_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_15_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_15_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_15_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_15_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_15_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_15_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_16_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_16_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_16_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_16_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_16_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_16_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_16_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_16_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_16_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_16_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_16_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_16_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_16_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_16_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_16_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_16_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_16_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_16_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_16_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_16_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_16_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_16_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_16_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_16_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_17_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_17_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_17_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_17_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_17_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_17_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_17_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_17_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_17_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_17_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_17_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_17_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_17_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_17_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_17_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_17_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_17_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_17_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_17_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_17_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_17_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_17_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_17_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_17_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_18_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_18_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_18_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_18_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_18_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_18_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_18_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_18_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_18_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_18_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_18_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_18_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_18_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_18_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_18_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_18_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_18_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_18_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_18_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_18_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_18_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_18_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_18_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_18_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_19_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_19_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_19_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_19_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_19_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_19_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_19_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_19_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_19_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_19_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_19_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_19_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_19_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_19_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_19_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_19_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_19_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_19_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_19_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_19_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_19_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_19_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_19_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_19_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_1_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_1_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_1_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_1_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_1_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_1_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_1_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_1_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_1_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_1_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_1_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_1_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_1_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_1_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_1_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_1_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_1_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_1_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_1_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_1_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_1_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_1_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_1_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_1_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_20_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_20_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_20_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_20_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_20_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_20_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_20_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_20_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_20_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_20_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_20_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_20_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_20_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_20_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_20_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_20_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_20_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_20_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_20_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_20_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_20_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_20_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_20_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_20_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_21_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_21_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_21_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_21_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_21_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_21_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_21_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_21_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_21_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_21_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_21_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_21_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_21_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_21_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_21_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_21_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_21_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_21_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_21_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_21_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_21_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_21_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_21_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_21_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_22_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_22_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_22_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_22_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_22_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_22_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_22_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_22_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_22_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_22_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_22_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_22_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_22_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_22_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_22_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_22_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_22_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_22_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_22_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_22_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_22_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_22_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_22_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_22_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_23_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_23_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_23_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_23_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_23_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_23_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_23_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_23_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_23_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_23_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_23_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_23_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_23_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_23_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_23_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_23_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_23_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_23_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_23_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_23_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_23_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_23_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_23_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_23_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_24_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_24_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_24_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_24_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_24_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_24_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_24_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_24_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_24_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_24_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_24_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_24_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_24_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_24_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_24_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_24_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_24_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_24_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_24_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_24_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_24_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_24_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_24_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_24_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_25_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_25_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_25_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_25_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_25_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_25_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_25_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_25_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_25_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_25_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_25_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_25_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_25_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_25_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_25_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_25_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_25_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_25_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_25_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_25_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_25_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_25_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_25_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_25_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_26_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_26_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_26_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_26_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_26_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_26_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_26_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_26_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_26_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_26_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_26_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_26_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_26_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_26_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_26_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_26_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_26_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_26_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_26_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_26_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_26_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_26_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_26_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_26_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_27_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_27_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_27_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_27_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_27_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_27_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_27_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_27_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_27_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_27_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_27_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_27_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_27_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_27_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_27_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_27_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_27_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_27_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_27_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_27_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_27_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_27_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_27_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_27_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_28_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_28_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_28_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_28_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_28_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_28_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_28_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_28_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_28_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_28_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_28_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_28_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_28_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_28_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_28_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_28_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_28_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_28_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_28_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_28_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_28_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_28_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_28_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_28_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_29_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_29_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_29_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_29_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_29_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_29_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_29_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_29_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_29_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_29_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_29_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_29_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_29_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_29_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_29_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_29_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_29_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_29_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_29_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_29_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_29_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_29_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_29_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_29_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_2_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_2_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_2_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_2_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_2_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_2_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_2_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_2_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_2_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_2_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_2_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_2_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_2_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_2_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_2_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_2_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_2_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_2_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_2_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_2_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_2_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_2_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_2_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_2_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_30_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_30_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_30_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_30_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_30_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_30_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_30_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_30_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_30_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_30_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_30_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_30_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_30_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_30_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_30_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_30_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_30_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_30_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_30_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_30_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_30_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_30_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_30_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_30_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_31_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_31_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_31_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_31_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_31_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_31_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_31_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_31_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_31_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_31_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_31_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_31_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_31_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_31_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_31_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_31_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_31_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_31_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_31_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_31_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_31_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_31_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_31_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_31_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_32_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_32_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_32_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_32_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_32_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_32_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_32_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_32_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_32_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_32_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_32_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_32_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_32_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_32_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_32_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_32_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_32_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_32_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_32_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_32_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_32_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_32_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_32_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_32_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_33_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_33_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_33_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_33_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_33_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_33_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_33_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_33_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_33_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_33_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_33_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_33_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_33_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_33_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_33_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_33_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_33_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_33_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_33_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_33_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_33_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_33_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_33_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_33_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_34_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_34_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_34_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_34_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_34_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_34_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_34_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_34_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_34_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_34_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_34_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_34_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_34_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_34_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_34_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_34_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_34_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_34_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_34_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_34_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_34_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_34_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_34_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_34_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_35_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_35_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_35_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_35_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_35_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_35_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_35_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_35_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_35_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_35_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_35_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_35_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_35_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_35_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_35_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_35_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_35_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_35_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_35_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_35_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_35_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_35_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_35_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_35_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_36_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_36_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_36_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_36_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_36_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_36_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_36_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_36_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_36_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_36_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_36_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_36_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_36_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_36_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_36_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_36_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_36_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_36_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_36_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_36_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_36_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_36_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_36_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_36_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_37_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_37_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_37_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_37_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_37_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_37_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_37_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_37_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_37_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_37_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_37_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_37_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_37_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_37_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_37_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_37_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_37_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_37_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_37_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_37_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_37_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_37_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_37_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_37_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_38_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_38_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_38_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_38_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_38_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_38_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_38_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_38_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_38_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_38_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_38_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_38_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_38_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_38_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_38_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_38_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_38_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_38_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_38_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_38_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_38_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_38_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_38_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_38_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_39_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_39_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_39_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_39_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_39_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_39_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_39_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_39_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_39_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_39_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_39_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_39_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_39_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_39_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_39_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_39_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_39_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_39_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_39_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_39_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_39_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_39_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_39_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_39_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_3_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_3_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_3_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_3_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_3_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_3_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_3_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_3_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_3_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_3_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_3_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_3_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_3_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_3_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_3_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_3_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_3_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_3_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_3_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_3_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_3_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_3_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_3_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_3_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_40_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_40_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_40_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_40_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_40_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_40_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_40_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_40_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_40_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_40_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_40_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_40_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_40_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_40_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_40_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_40_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_40_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_40_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_40_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_40_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_40_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_40_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_40_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_40_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_41_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_41_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_41_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_41_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_41_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_41_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_41_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_41_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_41_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_41_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_41_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_41_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_41_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_41_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_41_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_41_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_41_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_41_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_41_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_41_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_41_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_41_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_41_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_41_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_42_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_42_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_42_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_42_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_42_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_42_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_42_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_42_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_42_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_42_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_42_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_42_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_42_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_42_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_42_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_42_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_42_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_42_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_42_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_42_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_42_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_42_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_42_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_42_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_43_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_43_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_43_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_43_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_43_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_43_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_43_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_43_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_43_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_43_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_43_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_43_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_43_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_43_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_43_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_43_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_43_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_43_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_43_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_43_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_43_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_43_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_43_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_43_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_44_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_44_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_44_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_44_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_44_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_44_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_44_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_44_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_44_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_44_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_44_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_44_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_44_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_44_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_44_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_44_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_44_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_44_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_44_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_44_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_44_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_44_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_44_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_44_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_45_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_45_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_45_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_45_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_45_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_45_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_45_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_45_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_45_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_45_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_45_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_45_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_45_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_45_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_45_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_45_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_45_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_45_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_45_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_45_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_45_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_45_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_45_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_45_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_46_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_46_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_46_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_46_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_46_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_46_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_46_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_46_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_46_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_46_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_46_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_46_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_46_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_46_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_46_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_46_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_46_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_46_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_46_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_46_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_46_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_46_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_46_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_46_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_47_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_47_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_47_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_47_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_47_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_47_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_47_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_47_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_47_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_47_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_47_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_47_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_47_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_47_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_47_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_47_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_47_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_47_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_47_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_47_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_47_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_47_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_47_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_47_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_48_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_48_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_48_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_48_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_48_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_48_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_48_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_48_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_48_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_48_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_48_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_48_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_48_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_48_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_48_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_48_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_48_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_48_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_48_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_48_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_48_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_48_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_48_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_48_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_49_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_49_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_49_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_49_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_49_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_49_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_49_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_49_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_49_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_49_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_49_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_49_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_49_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_49_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_49_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_49_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_49_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_49_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_49_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_49_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_49_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_49_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_49_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_49_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_4_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_4_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_4_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_4_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_4_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_4_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_4_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_4_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_4_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_4_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_4_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_4_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_4_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_4_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_4_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_4_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_4_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_4_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_4_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_4_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_4_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_4_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_4_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_4_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_50_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_50_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_50_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_50_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_50_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_50_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_50_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_50_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_50_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_50_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_50_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_50_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_50_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_50_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_50_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_50_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_50_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_50_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_50_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_50_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_50_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_50_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_50_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_50_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_51_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_51_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_51_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_51_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_51_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_51_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_51_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_51_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_51_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_51_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_51_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_51_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_51_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_51_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_51_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_51_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_51_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_51_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_51_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_51_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_51_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_51_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_51_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_51_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_52_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_52_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_52_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_52_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_52_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_52_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_52_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_52_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_52_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_52_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_52_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_52_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_52_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_52_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_52_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_52_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_52_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_52_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_52_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_52_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_52_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_52_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_52_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_52_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_53_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_53_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_53_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_53_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_53_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_53_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_53_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_53_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_53_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_53_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_53_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_53_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_53_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_53_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_53_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_53_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_53_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_53_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_53_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_53_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_53_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_53_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_53_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_53_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_54_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_54_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_54_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_54_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_54_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_54_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_54_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_54_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_54_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_54_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_54_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_54_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_54_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_54_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_54_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_54_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_54_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_54_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_54_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_54_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_54_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_54_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_54_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_54_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_55_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_55_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_55_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_55_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_55_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_55_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_55_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_55_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_55_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_55_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_55_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_55_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_55_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_55_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_55_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_55_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_55_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_55_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_55_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_55_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_55_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_55_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_55_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_55_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_56_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_56_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_56_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_56_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_56_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_56_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_56_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_56_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_56_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_56_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_56_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_56_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_56_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_56_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_56_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_56_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_56_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_56_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_56_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_56_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_56_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_56_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_56_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_56_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_57_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_57_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_57_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_57_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_57_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_57_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_57_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_57_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_57_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_57_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_57_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_57_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_57_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_57_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_57_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_57_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_57_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_57_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_57_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_57_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_57_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_57_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_57_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_57_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_58_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_58_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_58_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_58_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_58_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_58_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_58_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_58_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_58_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_58_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_58_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_58_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_58_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_58_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_58_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_58_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_58_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_58_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_58_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_58_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_58_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_58_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_58_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_58_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_59_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_59_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_59_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_59_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_59_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_59_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_59_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_59_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_59_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_59_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_59_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_59_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_59_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_59_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_59_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_59_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_59_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_59_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_59_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_59_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_59_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_59_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_59_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_59_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_5_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_5_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_5_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_5_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_5_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_5_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_5_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_5_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_5_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_5_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_5_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_5_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_5_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_5_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_5_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_5_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_5_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_5_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_5_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_5_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_5_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_5_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_5_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_5_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_60_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_60_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_60_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_60_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_60_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_60_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_60_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_60_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_60_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_60_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_60_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_60_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_60_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_60_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_60_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_60_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_60_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_60_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_60_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_60_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_60_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_60_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_60_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_60_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_61_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_61_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_61_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_61_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_61_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_61_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_61_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_61_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_61_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_61_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_61_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_61_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_61_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_61_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_61_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_61_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_61_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_61_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_61_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_61_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_61_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_61_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_61_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_61_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_62_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_62_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_62_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_62_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_62_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_62_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_62_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_62_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_62_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_62_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_62_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_62_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_62_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_62_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_62_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_62_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_62_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_62_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_62_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_62_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_62_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_62_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_62_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_62_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_63_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_63_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_63_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_63_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_63_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_63_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_63_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_63_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_63_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_63_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_63_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_63_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_63_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_63_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_63_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_63_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_63_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_63_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_63_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_63_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_63_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_63_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_63_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_63_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_6_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_6_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_6_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_6_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_6_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_6_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_6_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_6_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_6_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_6_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_6_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_6_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_6_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_6_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_6_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_6_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_6_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_6_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_6_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_6_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_6_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_6_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_6_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_6_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_7_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_7_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_7_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_7_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_7_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_7_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_7_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_7_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_7_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_7_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_7_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_7_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_7_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_7_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_7_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_7_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_7_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_7_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_7_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_7_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_7_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_7_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_7_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_7_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_8_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_8_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_8_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_8_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_8_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_8_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_8_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_8_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_8_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_8_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_8_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_8_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_8_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_8_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_8_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_8_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_8_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_8_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_8_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_8_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_8_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_8_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_8_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_8_reg[7]/R
tlDM/dmInner/dmInner/programBufferMem_9_reg[0]/CE
tlDM/dmInner/dmInner/programBufferMem_9_reg[0]/D
tlDM/dmInner/dmInner/programBufferMem_9_reg[0]/R
tlDM/dmInner/dmInner/programBufferMem_9_reg[1]/CE
tlDM/dmInner/dmInner/programBufferMem_9_reg[1]/D
tlDM/dmInner/dmInner/programBufferMem_9_reg[1]/R
tlDM/dmInner/dmInner/programBufferMem_9_reg[2]/CE
tlDM/dmInner/dmInner/programBufferMem_9_reg[2]/D
tlDM/dmInner/dmInner/programBufferMem_9_reg[2]/R
tlDM/dmInner/dmInner/programBufferMem_9_reg[3]/CE
tlDM/dmInner/dmInner/programBufferMem_9_reg[3]/D
tlDM/dmInner/dmInner/programBufferMem_9_reg[3]/R
tlDM/dmInner/dmInner/programBufferMem_9_reg[4]/CE
tlDM/dmInner/dmInner/programBufferMem_9_reg[4]/D
tlDM/dmInner/dmInner/programBufferMem_9_reg[4]/R
tlDM/dmInner/dmInner/programBufferMem_9_reg[5]/CE
tlDM/dmInner/dmInner/programBufferMem_9_reg[5]/D
tlDM/dmInner/dmInner/programBufferMem_9_reg[5]/R
tlDM/dmInner/dmInner/programBufferMem_9_reg[6]/CE
tlDM/dmInner/dmInner/programBufferMem_9_reg[6]/D
tlDM/dmInner/dmInner/programBufferMem_9_reg[6]/R
tlDM/dmInner/dmInner/programBufferMem_9_reg[7]/CE
tlDM/dmInner/dmInner/programBufferMem_9_reg[7]/D
tlDM/dmInner/dmInner/programBufferMem_9_reg[7]/R
tlDM/dmInner/dmInner/resumeReqRegs_reg[0]/D
tlDM/dmInner/dmInner/resumeReqRegs_reg[0]/R
tlDM/dmInner/dmInner/resumeReqRegs_reg[1]/D
tlDM/dmInner/dmInner/resumeReqRegs_reg[1]/R
tlDM/dmInner/dmInner/sbErrorReg_0_reg/D
tlDM/dmInner/dmInner/sbErrorReg_1_reg/D
tlDM/dmInner/dmInner/sbErrorReg_2_reg/D
tlDM/dmInner/dmInner/selectedHartReg_reg/D
tlDM/dmInner/dmInner/selectedHartReg_reg/R
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/CE
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/D
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/CE
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/D
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/CE
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/D
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/CE
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/D
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/CE
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/D
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/CE
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/D
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/CE
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/D
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/CE
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/D
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg/CLR
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg/D
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg/CLR
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg/D
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain/sync_0_reg/CLR
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain/sync_0_reg/D
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain/sync_1_reg/CLR
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain/sync_1_reg/D
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain/sync_2_reg/CLR
tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain/sync_2_reg/D
tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg/CLR
tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg/D
tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_1_reg/CLR
tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_1_reg/D
tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_2_reg/CLR
tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_2_reg/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[0]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[0]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[0]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[10]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[10]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[10]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[11]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[11]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[11]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[12]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[12]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[12]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[13]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[13]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[13]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[14]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[14]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[14]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[15]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[15]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[15]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[16]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[16]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[16]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[17]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[17]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[17]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[18]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[18]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[18]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[19]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[19]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[19]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[1]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[1]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[1]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[20]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[20]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[20]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[21]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[21]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[21]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[22]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[22]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[22]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[23]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[23]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[23]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[24]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[24]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[24]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[25]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[25]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[25]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[26]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[26]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[26]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[27]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[27]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[27]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[28]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[28]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[28]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[29]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[29]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[29]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[2]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[2]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[2]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[30]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[30]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[30]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[31]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[31]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[31]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[3]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[3]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[3]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[4]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[4]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[4]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[5]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[5]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[5]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[6]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[6]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[6]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[7]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[7]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[7]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[8]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[8]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[8]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[9]/CE
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[9]/D
tlDM/dmInner/dmiXing/nodeIn_d_source/mem_0_data_reg[9]/R
tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg/CLR
tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg/D
tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg/D
tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg/D
tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg/D
tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/D
tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/D
tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/D
tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/D
tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/D
tlDM/dmInner/dmiXing/nodeIn_d_source/widx_widx_bin_reg/CLR
tlDM/dmInner/dmiXing/nodeIn_d_source/widx_widx_bin_reg/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[32]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[32]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[39]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[39]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[42]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[42]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[43]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[43]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[44]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[44]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[45]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[45]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/CE
tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/ridx_ridx_bin_reg/CLR
tlDM/dmInner/dmiXing/nodeOut_a_sink/ridx_ridx_bin_reg/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/CLR
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_1_reg/CLR
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_1_reg/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_2_reg/CLR
tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_2_reg/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/valid_reg_reg/CLR
tlDM/dmInner/dmiXing/nodeOut_a_sink/valid_reg_reg/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/widx_widx_gray/output_chain/sync_0_reg/CLR
tlDM/dmInner/dmiXing/nodeOut_a_sink/widx_widx_gray/output_chain/sync_0_reg/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/widx_widx_gray/output_chain/sync_1_reg/CLR
tlDM/dmInner/dmiXing/nodeOut_a_sink/widx_widx_gray/output_chain/sync_1_reg/D
tlDM/dmInner/dmiXing/nodeOut_a_sink/widx_widx_gray/output_chain/sync_2_reg/CLR
tlDM/dmInner/dmiXing/nodeOut_a_sink/widx_widx_gray/output_chain/sync_2_reg/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[32]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[32]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/D
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/CE
tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/D
tlDM/dmOuter/asource/nodeIn_d_sink/ridx_ridx_bin_reg/CLR
tlDM/dmOuter/asource/nodeIn_d_sink/ridx_ridx_bin_reg/D
tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/D
tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR
tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/D
tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR
tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/D
tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/CLR
tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/D
tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_1_reg/CLR
tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_1_reg/D
tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_2_reg/CLR
tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_2_reg/D
tlDM/dmOuter/asource/nodeIn_d_sink/valid_reg_reg/CLR
tlDM/dmOuter/asource/nodeIn_d_sink/valid_reg_reg/D
tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_0_reg/CLR
tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_0_reg/D
tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_1_reg/CLR
tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_1_reg/D
tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_2_reg/CLR
tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_2_reg/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[2]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[2]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[3]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[3]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[4]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[4]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[5]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[5]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[6]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[6]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[7]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[7]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[8]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[8]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[0]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[0]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[10]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[10]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[10]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[11]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[11]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[11]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[12]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[12]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[12]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[13]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[13]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[13]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[14]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[14]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[14]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[15]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[15]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[15]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[16]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[16]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[17]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[17]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[17]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[18]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[18]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[18]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[19]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[19]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[19]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[1]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[1]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[20]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[20]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[20]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[21]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[21]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[21]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[22]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[22]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[22]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[23]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[23]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[23]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[24]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[24]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[24]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[25]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[25]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[25]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[26]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[26]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[27]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[27]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[27]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[28]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[28]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[29]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[29]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[29]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[2]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[2]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[30]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[30]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[31]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[31]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[3]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[3]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[4]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[4]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[4]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[5]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[5]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[5]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[6]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[6]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[6]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[7]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[7]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[7]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[8]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[8]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[8]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[9]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[9]/D
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[9]/R
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_opcode_reg[2]/CE
tlDM/dmOuter/asource/nodeOut_a_source/mem_0_opcode_reg[2]/D
tlDM/dmOuter/asource/nodeOut_a_source/ready_reg_reg/CLR
tlDM/dmOuter/asource/nodeOut_a_source/ready_reg_reg/D
tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_0_reg/D
tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_1_reg/D
tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_2_reg/D
tlDM/dmOuter/asource/nodeOut_a_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
tlDM/dmOuter/asource/nodeOut_a_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/D
tlDM/dmOuter/asource/nodeOut_a_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
tlDM/dmOuter/asource/nodeOut_a_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/D
tlDM/dmOuter/asource/nodeOut_a_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
tlDM/dmOuter/asource/nodeOut_a_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
tlDM/dmOuter/asource/nodeOut_a_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/D
tlDM/dmOuter/asource/nodeOut_a_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
tlDM/dmOuter/asource/nodeOut_a_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/D
tlDM/dmOuter/asource/nodeOut_a_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
tlDM/dmOuter/asource/nodeOut_a_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/D
tlDM/dmOuter/asource/nodeOut_a_source/widx_widx_bin_reg/CLR
tlDM/dmOuter/asource/nodeOut_a_source/widx_widx_bin_reg/D
tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg/CLR
tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg/D
tlDM/dmOuter/dmOuter/DMCONTROLReg_haltreq_reg/CLR
tlDM/dmOuter/dmOuter/DMCONTROLReg_haltreq_reg/D
tlDM/dmOuter/dmOuter/DMCONTROLReg_hartsello_reg[0]/CLR
tlDM/dmOuter/dmOuter/DMCONTROLReg_hartsello_reg[0]/D
tlDM/dmOuter/dmOuter/DMCONTROLReg_hasel_reg/CLR
tlDM/dmOuter/dmOuter/DMCONTROLReg_hasel_reg/D
tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/CLR
tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/D
tlDM/dmOuter/dmOuter/HAMASKReg_maskdata_reg[0]/CE
tlDM/dmOuter/dmOuter/HAMASKReg_maskdata_reg[0]/CLR
tlDM/dmOuter/dmOuter/HAMASKReg_maskdata_reg[0]/D
tlDM/dmOuter/dmOuter/HAMASKReg_maskdata_reg[1]/CE
tlDM/dmOuter/dmOuter/HAMASKReg_maskdata_reg[1]/CLR
tlDM/dmOuter/dmOuter/HAMASKReg_maskdata_reg[1]/D
tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/CLR
tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/D
tlDM/dmOuter/dmOuter/debugIntRegs_1_reg/CLR
tlDM/dmOuter/dmOuter/debugIntRegs_1_reg/D
tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/CLR
tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/D
tlDM/dmOuter/dmOuter/hrmaskReg_1_reg/CLR
tlDM/dmOuter/dmOuter/hrmaskReg_1_reg/D
tlDM/dmOuter/dmOuter/innerCtrlAckHaveResetReg_reg/CLR
tlDM/dmOuter/dmOuter/innerCtrlAckHaveResetReg_reg/D
tlDM/dmOuter/dmOuter/innerCtrlResumeReqReg_reg/CLR
tlDM/dmOuter/dmOuter/innerCtrlResumeReqReg_reg/D
tlDM/dmOuter/dmOuter/innerCtrlValidReg_reg/CLR
tlDM/dmOuter/dmOuter/innerCtrlValidReg_reg/D
tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_0_reg/CLR
tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_0_reg/D
tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_1_reg/CLR
tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_1_reg/D
tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_2_reg/CLR
tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_2_reg/D
tlDM/dmOuter/dmiBypass/bar/bypass_reg_reg/D
tlDM/dmOuter/dmiBypass/bar/flight_reg[0]/D
tlDM/dmOuter/dmiBypass/bar/flight_reg[0]/R
tlDM/dmOuter/dmiBypass/bar/flight_reg[1]/D
tlDM/dmOuter/dmiBypass/bar/flight_reg[1]/R
tlDM/dmOuter/dmiBypass/bar/in_reset_reg/D
tlDM/dmOuter/dmiXbar/readys_mask_reg[0]/CE
tlDM/dmOuter/dmiXbar/readys_mask_reg[0]/D
tlDM/dmOuter/dmiXbar/readys_mask_reg[0]/S
tlDM/dmOuter/dmiXbar/readys_mask_reg[1]/CE
tlDM/dmOuter/dmiXbar/readys_mask_reg[1]/D
tlDM/dmOuter/dmiXbar/readys_mask_reg[1]/S
tlDM/dmOuter/io_innerCtrl_source/mem_0_ackhavereset_reg/CE
tlDM/dmOuter/io_innerCtrl_source/mem_0_ackhavereset_reg/D
tlDM/dmOuter/io_innerCtrl_source/mem_0_hamask_0_reg/CE
tlDM/dmOuter/io_innerCtrl_source/mem_0_hamask_0_reg/D
tlDM/dmOuter/io_innerCtrl_source/mem_0_hamask_1_reg/CE
tlDM/dmOuter/io_innerCtrl_source/mem_0_hamask_1_reg/D
tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[0]/CE
tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[0]/D
tlDM/dmOuter/io_innerCtrl_source/mem_0_hasel_reg/CE
tlDM/dmOuter/io_innerCtrl_source/mem_0_hasel_reg/D
tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/CE
tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/D
tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_1_reg/CE
tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_1_reg/D
tlDM/dmOuter/io_innerCtrl_source/mem_0_resumereq_reg/CE
tlDM/dmOuter/io_innerCtrl_source/mem_0_resumereq_reg/D
tlDM/dmOuter/io_innerCtrl_source/ready_reg_reg/CLR
tlDM/dmOuter/io_innerCtrl_source/ready_reg_reg/D
tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_0_reg/D
tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_1_reg/D
tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_2_reg/D
tlDM/dmOuter/io_innerCtrl_source/widx_widx_bin_reg/CLR
tlDM/dmOuter/io_innerCtrl_source/widx_widx_bin_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (126)
--------------------------------
 There are 126 input ports with no input delay specified. (HIGH)

auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_reset
custom_boot
debug_dmactiveAck
debug_reset
debug_systemjtag_jtag_TDI
debug_systemjtag_jtag_TMS
debug_systemjtag_reset
mem_axi4_0_ar_ready
mem_axi4_0_aw_ready
mem_axi4_0_b_bits_id[0]
mem_axi4_0_b_bits_id[1]
mem_axi4_0_b_bits_id[2]
mem_axi4_0_b_bits_id[3]
mem_axi4_0_b_bits_resp[0]
mem_axi4_0_b_bits_resp[1]
mem_axi4_0_b_valid
mem_axi4_0_r_bits_data[0]
mem_axi4_0_r_bits_data[10]
mem_axi4_0_r_bits_data[11]
mem_axi4_0_r_bits_data[12]
mem_axi4_0_r_bits_data[13]
mem_axi4_0_r_bits_data[14]
mem_axi4_0_r_bits_data[15]
mem_axi4_0_r_bits_data[16]
mem_axi4_0_r_bits_data[17]
mem_axi4_0_r_bits_data[18]
mem_axi4_0_r_bits_data[19]
mem_axi4_0_r_bits_data[1]
mem_axi4_0_r_bits_data[20]
mem_axi4_0_r_bits_data[21]
mem_axi4_0_r_bits_data[22]
mem_axi4_0_r_bits_data[23]
mem_axi4_0_r_bits_data[24]
mem_axi4_0_r_bits_data[25]
mem_axi4_0_r_bits_data[26]
mem_axi4_0_r_bits_data[27]
mem_axi4_0_r_bits_data[28]
mem_axi4_0_r_bits_data[29]
mem_axi4_0_r_bits_data[2]
mem_axi4_0_r_bits_data[30]
mem_axi4_0_r_bits_data[31]
mem_axi4_0_r_bits_data[32]
mem_axi4_0_r_bits_data[33]
mem_axi4_0_r_bits_data[34]
mem_axi4_0_r_bits_data[35]
mem_axi4_0_r_bits_data[36]
mem_axi4_0_r_bits_data[37]
mem_axi4_0_r_bits_data[38]
mem_axi4_0_r_bits_data[39]
mem_axi4_0_r_bits_data[3]
mem_axi4_0_r_bits_data[40]
mem_axi4_0_r_bits_data[41]
mem_axi4_0_r_bits_data[42]
mem_axi4_0_r_bits_data[43]
mem_axi4_0_r_bits_data[44]
mem_axi4_0_r_bits_data[45]
mem_axi4_0_r_bits_data[46]
mem_axi4_0_r_bits_data[47]
mem_axi4_0_r_bits_data[48]
mem_axi4_0_r_bits_data[49]
mem_axi4_0_r_bits_data[4]
mem_axi4_0_r_bits_data[50]
mem_axi4_0_r_bits_data[51]
mem_axi4_0_r_bits_data[52]
mem_axi4_0_r_bits_data[53]
mem_axi4_0_r_bits_data[54]
mem_axi4_0_r_bits_data[55]
mem_axi4_0_r_bits_data[56]
mem_axi4_0_r_bits_data[57]
mem_axi4_0_r_bits_data[58]
mem_axi4_0_r_bits_data[59]
mem_axi4_0_r_bits_data[5]
mem_axi4_0_r_bits_data[60]
mem_axi4_0_r_bits_data[61]
mem_axi4_0_r_bits_data[62]
mem_axi4_0_r_bits_data[63]
mem_axi4_0_r_bits_data[6]
mem_axi4_0_r_bits_data[7]
mem_axi4_0_r_bits_data[8]
mem_axi4_0_r_bits_data[9]
mem_axi4_0_r_bits_id[0]
mem_axi4_0_r_bits_id[1]
mem_axi4_0_r_bits_id[2]
mem_axi4_0_r_bits_id[3]
mem_axi4_0_r_bits_last
mem_axi4_0_r_bits_resp[0]
mem_axi4_0_r_bits_resp[1]
mem_axi4_0_r_valid
mem_axi4_0_w_ready
resetctrl_hartIsInReset_0
resetctrl_hartIsInReset_1
serial_tl_0_in_bits_phit[0]
serial_tl_0_in_bits_phit[10]
serial_tl_0_in_bits_phit[11]
serial_tl_0_in_bits_phit[12]
serial_tl_0_in_bits_phit[13]
serial_tl_0_in_bits_phit[14]
serial_tl_0_in_bits_phit[15]
serial_tl_0_in_bits_phit[16]
serial_tl_0_in_bits_phit[17]
serial_tl_0_in_bits_phit[18]
serial_tl_0_in_bits_phit[19]
serial_tl_0_in_bits_phit[1]
serial_tl_0_in_bits_phit[20]
serial_tl_0_in_bits_phit[21]
serial_tl_0_in_bits_phit[22]
serial_tl_0_in_bits_phit[23]
serial_tl_0_in_bits_phit[24]
serial_tl_0_in_bits_phit[25]
serial_tl_0_in_bits_phit[26]
serial_tl_0_in_bits_phit[27]
serial_tl_0_in_bits_phit[28]
serial_tl_0_in_bits_phit[29]
serial_tl_0_in_bits_phit[2]
serial_tl_0_in_bits_phit[30]
serial_tl_0_in_bits_phit[31]
serial_tl_0_in_bits_phit[3]
serial_tl_0_in_bits_phit[4]
serial_tl_0_in_bits_phit[5]
serial_tl_0_in_bits_phit[6]
serial_tl_0_in_bits_phit[7]
serial_tl_0_in_bits_phit[8]
serial_tl_0_in_bits_phit[9]
serial_tl_0_in_valid
serial_tl_0_out_ready
uart_0_rxd

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (187)
---------------------------------
 There are 184 ports with no output delay specified. (HIGH)

auto_cbus_fixedClockNode_anon_out_reset
debug_dmactive
debug_systemjtag_jtag_TDO_data
mem_axi4_0_ar_bits_addr[10]
mem_axi4_0_ar_bits_addr[11]
mem_axi4_0_ar_bits_addr[12]
mem_axi4_0_ar_bits_addr[13]
mem_axi4_0_ar_bits_addr[14]
mem_axi4_0_ar_bits_addr[15]
mem_axi4_0_ar_bits_addr[16]
mem_axi4_0_ar_bits_addr[17]
mem_axi4_0_ar_bits_addr[18]
mem_axi4_0_ar_bits_addr[19]
mem_axi4_0_ar_bits_addr[20]
mem_axi4_0_ar_bits_addr[21]
mem_axi4_0_ar_bits_addr[22]
mem_axi4_0_ar_bits_addr[23]
mem_axi4_0_ar_bits_addr[24]
mem_axi4_0_ar_bits_addr[25]
mem_axi4_0_ar_bits_addr[26]
mem_axi4_0_ar_bits_addr[27]
mem_axi4_0_ar_bits_addr[30]
mem_axi4_0_ar_bits_addr[31]
mem_axi4_0_ar_bits_addr[6]
mem_axi4_0_ar_bits_addr[7]
mem_axi4_0_ar_bits_addr[8]
mem_axi4_0_ar_bits_addr[9]
mem_axi4_0_ar_bits_id[0]
mem_axi4_0_ar_bits_id[1]
mem_axi4_0_ar_bits_id[2]
mem_axi4_0_ar_bits_id[3]
mem_axi4_0_ar_bits_len[0]
mem_axi4_0_ar_bits_len[1]
mem_axi4_0_ar_bits_len[2]
mem_axi4_0_ar_bits_len[3]
mem_axi4_0_ar_bits_size[0]
mem_axi4_0_ar_bits_size[1]
mem_axi4_0_ar_valid
mem_axi4_0_aw_bits_addr[10]
mem_axi4_0_aw_bits_addr[11]
mem_axi4_0_aw_bits_addr[12]
mem_axi4_0_aw_bits_addr[13]
mem_axi4_0_aw_bits_addr[14]
mem_axi4_0_aw_bits_addr[15]
mem_axi4_0_aw_bits_addr[16]
mem_axi4_0_aw_bits_addr[17]
mem_axi4_0_aw_bits_addr[18]
mem_axi4_0_aw_bits_addr[19]
mem_axi4_0_aw_bits_addr[20]
mem_axi4_0_aw_bits_addr[21]
mem_axi4_0_aw_bits_addr[22]
mem_axi4_0_aw_bits_addr[23]
mem_axi4_0_aw_bits_addr[24]
mem_axi4_0_aw_bits_addr[25]
mem_axi4_0_aw_bits_addr[26]
mem_axi4_0_aw_bits_addr[27]
mem_axi4_0_aw_bits_addr[30]
mem_axi4_0_aw_bits_addr[31]
mem_axi4_0_aw_bits_addr[6]
mem_axi4_0_aw_bits_addr[7]
mem_axi4_0_aw_bits_addr[8]
mem_axi4_0_aw_bits_addr[9]
mem_axi4_0_aw_bits_id[0]
mem_axi4_0_aw_bits_id[1]
mem_axi4_0_aw_bits_id[2]
mem_axi4_0_aw_bits_id[3]
mem_axi4_0_aw_bits_len[0]
mem_axi4_0_aw_bits_len[1]
mem_axi4_0_aw_bits_len[2]
mem_axi4_0_aw_bits_len[3]
mem_axi4_0_aw_bits_size[0]
mem_axi4_0_aw_bits_size[1]
mem_axi4_0_aw_valid
mem_axi4_0_b_ready
mem_axi4_0_r_ready
mem_axi4_0_w_bits_data[0]
mem_axi4_0_w_bits_data[10]
mem_axi4_0_w_bits_data[11]
mem_axi4_0_w_bits_data[12]
mem_axi4_0_w_bits_data[13]
mem_axi4_0_w_bits_data[14]
mem_axi4_0_w_bits_data[15]
mem_axi4_0_w_bits_data[16]
mem_axi4_0_w_bits_data[17]
mem_axi4_0_w_bits_data[18]
mem_axi4_0_w_bits_data[19]
mem_axi4_0_w_bits_data[1]
mem_axi4_0_w_bits_data[20]
mem_axi4_0_w_bits_data[21]
mem_axi4_0_w_bits_data[22]
mem_axi4_0_w_bits_data[23]
mem_axi4_0_w_bits_data[24]
mem_axi4_0_w_bits_data[25]
mem_axi4_0_w_bits_data[26]
mem_axi4_0_w_bits_data[27]
mem_axi4_0_w_bits_data[28]
mem_axi4_0_w_bits_data[29]
mem_axi4_0_w_bits_data[2]
mem_axi4_0_w_bits_data[30]
mem_axi4_0_w_bits_data[31]
mem_axi4_0_w_bits_data[32]
mem_axi4_0_w_bits_data[33]
mem_axi4_0_w_bits_data[34]
mem_axi4_0_w_bits_data[35]
mem_axi4_0_w_bits_data[36]
mem_axi4_0_w_bits_data[37]
mem_axi4_0_w_bits_data[38]
mem_axi4_0_w_bits_data[39]
mem_axi4_0_w_bits_data[3]
mem_axi4_0_w_bits_data[40]
mem_axi4_0_w_bits_data[41]
mem_axi4_0_w_bits_data[42]
mem_axi4_0_w_bits_data[43]
mem_axi4_0_w_bits_data[44]
mem_axi4_0_w_bits_data[45]
mem_axi4_0_w_bits_data[46]
mem_axi4_0_w_bits_data[47]
mem_axi4_0_w_bits_data[48]
mem_axi4_0_w_bits_data[49]
mem_axi4_0_w_bits_data[4]
mem_axi4_0_w_bits_data[50]
mem_axi4_0_w_bits_data[51]
mem_axi4_0_w_bits_data[52]
mem_axi4_0_w_bits_data[53]
mem_axi4_0_w_bits_data[54]
mem_axi4_0_w_bits_data[55]
mem_axi4_0_w_bits_data[56]
mem_axi4_0_w_bits_data[57]
mem_axi4_0_w_bits_data[58]
mem_axi4_0_w_bits_data[59]
mem_axi4_0_w_bits_data[5]
mem_axi4_0_w_bits_data[60]
mem_axi4_0_w_bits_data[61]
mem_axi4_0_w_bits_data[62]
mem_axi4_0_w_bits_data[63]
mem_axi4_0_w_bits_data[6]
mem_axi4_0_w_bits_data[7]
mem_axi4_0_w_bits_data[8]
mem_axi4_0_w_bits_data[9]
mem_axi4_0_w_bits_last
mem_axi4_0_w_bits_strb[0]
mem_axi4_0_w_bits_strb[1]
mem_axi4_0_w_bits_strb[2]
mem_axi4_0_w_bits_strb[3]
mem_axi4_0_w_bits_strb[4]
mem_axi4_0_w_bits_strb[5]
mem_axi4_0_w_bits_strb[6]
mem_axi4_0_w_bits_strb[7]
mem_axi4_0_w_valid
serial_tl_0_in_ready
serial_tl_0_out_bits_phit[0]
serial_tl_0_out_bits_phit[10]
serial_tl_0_out_bits_phit[11]
serial_tl_0_out_bits_phit[12]
serial_tl_0_out_bits_phit[13]
serial_tl_0_out_bits_phit[14]
serial_tl_0_out_bits_phit[15]
serial_tl_0_out_bits_phit[16]
serial_tl_0_out_bits_phit[17]
serial_tl_0_out_bits_phit[18]
serial_tl_0_out_bits_phit[19]
serial_tl_0_out_bits_phit[1]
serial_tl_0_out_bits_phit[20]
serial_tl_0_out_bits_phit[21]
serial_tl_0_out_bits_phit[22]
serial_tl_0_out_bits_phit[23]
serial_tl_0_out_bits_phit[24]
serial_tl_0_out_bits_phit[25]
serial_tl_0_out_bits_phit[26]
serial_tl_0_out_bits_phit[27]
serial_tl_0_out_bits_phit[28]
serial_tl_0_out_bits_phit[29]
serial_tl_0_out_bits_phit[2]
serial_tl_0_out_bits_phit[30]
serial_tl_0_out_bits_phit[31]
serial_tl_0_out_bits_phit[3]
serial_tl_0_out_bits_phit[4]
serial_tl_0_out_bits_phit[5]
serial_tl_0_out_bits_phit[6]
serial_tl_0_out_bits_phit[7]
serial_tl_0_out_bits_phit[8]
serial_tl_0_out_bits_phit[9]
serial_tl_0_out_valid
uart_0_txd

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)

auto_cbus_fixedClockNode_anon_out_clock
auto_mbus_fixedClockNode_anon_out_clock
clock_tap


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.696        0.000                      0               116496       -0.106     -816.127                  21973               116496        9.458        0.000                       0                 35227  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              13.696        0.000                      0               116275       -0.106     -816.127                  21973               116275        9.458        0.000                       0                 35227  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                   19.083        0.000                      0                  221        0.122        0.000                      0                  221  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       13.696ns,  Total Violation        0.000ns
Hold  :        21973  Failing Endpoints,  Worst Slack       -0.106ns,  Total Violation     -816.127ns
PW    :            0  Failing Endpoints,  Worst Slack        9.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.696ns  (required time - arrival time)
  Source:                 coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_writeback_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 1.765ns (28.704%)  route 4.384ns (71.296%))
  Logic Levels:           23  (LUT2=3 LUT4=2 LUT5=4 LUT6=13 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/Q
                         net (fo=10, unplaced)        0.187     3.606    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[9]_0[3]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.755 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/O
                         net (fo=1, unplaced)         0.140     3.895    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     3.985 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/O
                         net (fo=2, unplaced)         0.186     4.171    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_mshr_request_T_229
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.206 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/O
                         net (fo=3, unplaced)         0.192     4.398    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.433 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/O
                         net (fo=7, unplaced)         0.165     4.598    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/full_reg_1
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     4.688 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/O
                         net (fo=3, unplaced)         0.192     4.880    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_110_in
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I2
                         LUT5 (Prop_LUT5_I2_O)        0.035     4.915 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=166, unplaced)       0.283     5.198    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.233 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/O
                         net (fo=1, unplaced)         0.186     5.419    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.454 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/O
                         net (fo=2, unplaced)         0.186     5.640    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.675 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/O
                         net (fo=63, unplaced)        0.261     5.936    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg[20][2]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.971 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.112    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.210 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.396    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.431 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.615    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.763 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.915    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/io_data_tag[6]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.064 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/O
                         net (fo=1, unplaced)         0.141     7.205    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5_n_0
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.303 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.493    coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.543 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/O
                         net (fo=8, unplaced)         0.214     7.757    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_220
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.069     7.826 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/O
                         net (fo=31, unplaced)        0.196     8.022    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_16
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.050     8.072 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/O
                         net (fo=34, unplaced)        0.247     8.319    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/_GEN_17
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.354 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/O
                         net (fo=1, unplaced)         0.141     8.495    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_way_reg[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.593 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/O
                         net (fo=30, unplaced)        0.244     8.837    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[15]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     8.872 f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/O
                         net (fo=30, unplaced)        0.163     9.035    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/s_flush_reg_3
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/w_pprobeacklast_i_3__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     9.184 f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/w_pprobeacklast_i_3__0/O
                         net (fo=5, unplaced)         0.159     9.343    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/directoryFanout_reg[1]
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/s_writeback_i_1__0/I1
                         LUT6 (Prop_LUT6_I1_O)        0.098     9.441 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/s_writeback_i_1__0/O
                         net (fo=1, unplaced)         0.048     9.489    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_writeback_reg_1
                         FDSE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_writeback_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/clock_tap_OBUF_BUFG
                         FDSE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_writeback_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDSE (Setup_FDSE_C_D)        0.025    23.185    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_writeback_reg
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                 13.696    

Slack (MET) :             13.713ns  (required time - arrival time)
  Source:                 coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_grantlast_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 1.622ns (26.451%)  route 4.510ns (73.549%))
  Logic Levels:           23  (LUT2=3 LUT3=1 LUT4=2 LUT5=4 LUT6=12 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/Q
                         net (fo=10, unplaced)        0.187     3.606    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[9]_0[3]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.755 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/O
                         net (fo=1, unplaced)         0.140     3.895    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     3.985 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/O
                         net (fo=2, unplaced)         0.186     4.171    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_mshr_request_T_229
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.206 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/O
                         net (fo=3, unplaced)         0.192     4.398    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.433 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/O
                         net (fo=7, unplaced)         0.165     4.598    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/full_reg_1
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     4.688 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/O
                         net (fo=3, unplaced)         0.192     4.880    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_110_in
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I2
                         LUT5 (Prop_LUT5_I2_O)        0.035     4.915 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=166, unplaced)       0.283     5.198    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.233 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/O
                         net (fo=1, unplaced)         0.186     5.419    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.454 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/O
                         net (fo=2, unplaced)         0.186     5.640    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.675 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/O
                         net (fo=63, unplaced)        0.261     5.936    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg[20][2]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.971 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.112    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.210 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.396    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.431 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.615    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.763 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.915    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/io_data_tag[6]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.064 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/O
                         net (fo=1, unplaced)         0.141     7.205    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5_n_0
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.303 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.493    coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.543 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/O
                         net (fo=8, unplaced)         0.214     7.757    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_220
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.069     7.826 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/O
                         net (fo=31, unplaced)        0.196     8.022    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_16
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.050     8.072 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/O
                         net (fo=34, unplaced)        0.247     8.319    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/_GEN_17
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.354 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/O
                         net (fo=1, unplaced)         0.141     8.495    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_way_reg[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.593 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/O
                         net (fo=30, unplaced)        0.244     8.837    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[15]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     8.872 f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/O
                         net (fo=30, unplaced)        0.244     9.116    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_dirty_reg_0
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_grantlast_i_3__0/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     9.151 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_grantlast_i_3__0/O
                         net (fo=5, unplaced)         0.204     9.355    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_grantlast_reg
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_grantlast_i_2__0/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     9.424 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_grantlast_i_2__0/O
                         net (fo=1, unplaced)         0.048     9.472    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_grantlast_reg_0
                         FDSE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_grantlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/clock_tap_OBUF_BUFG
                         FDSE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_grantlast_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDSE (Setup_FDSE_C_D)        0.025    23.185    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_grantlast_reg
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                 13.713    

Slack (MET) :             13.714ns  (required time - arrival time)
  Source:                 coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_pprobe_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 1.702ns (27.761%)  route 4.429ns (72.239%))
  Logic Levels:           23  (LUT2=3 LUT4=3 LUT5=4 LUT6=12 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/Q
                         net (fo=10, unplaced)        0.187     3.606    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[9]_0[3]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.755 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/O
                         net (fo=1, unplaced)         0.140     3.895    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     3.985 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/O
                         net (fo=2, unplaced)         0.186     4.171    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_mshr_request_T_229
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.206 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/O
                         net (fo=3, unplaced)         0.192     4.398    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.433 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/O
                         net (fo=7, unplaced)         0.165     4.598    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/full_reg_1
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     4.688 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/O
                         net (fo=3, unplaced)         0.192     4.880    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_110_in
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I2
                         LUT5 (Prop_LUT5_I2_O)        0.035     4.915 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=166, unplaced)       0.283     5.198    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.233 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/O
                         net (fo=1, unplaced)         0.186     5.419    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.454 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/O
                         net (fo=2, unplaced)         0.186     5.640    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.675 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/O
                         net (fo=63, unplaced)        0.261     5.936    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg[20][2]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.971 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.112    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.210 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.396    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.431 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.615    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.763 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.915    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/io_data_tag[6]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.064 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/O
                         net (fo=1, unplaced)         0.141     7.205    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5_n_0
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.303 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.493    coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.543 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/O
                         net (fo=8, unplaced)         0.214     7.757    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_220
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.069     7.826 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/O
                         net (fo=31, unplaced)        0.196     8.022    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_16
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.050     8.072 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/O
                         net (fo=34, unplaced)        0.247     8.319    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/_GEN_17
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.354 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/O
                         net (fo=1, unplaced)         0.141     8.495    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_way_reg[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.593 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/O
                         net (fo=30, unplaced)        0.244     8.837    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[15]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     8.872 f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/O
                         net (fo=30, unplaced)        0.163     9.035    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/s_flush_reg_3
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/w_pprobeacklast_i_3__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     9.184 f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/w_pprobeacklast_i_3__0/O
                         net (fo=5, unplaced)         0.204     9.388    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_pprobe_reg_3
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_pprobe_i_1__2/I2
                         LUT4 (Prop_LUT4_I2_O)        0.035     9.423 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_pprobe_i_1__2/O
                         net (fo=1, unplaced)         0.048     9.471    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_pprobe_reg_0
                         FDSE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_pprobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/clock_tap_OBUF_BUFG
                         FDSE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_pprobe_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDSE (Setup_FDSE_C_D)        0.025    23.185    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_pprobe_reg
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                 13.714    

Slack (MET) :             13.714ns  (required time - arrival time)
  Source:                 coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeack_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 1.702ns (27.761%)  route 4.429ns (72.239%))
  Logic Levels:           23  (LUT2=3 LUT4=2 LUT5=4 LUT6=13 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/Q
                         net (fo=10, unplaced)        0.187     3.606    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[9]_0[3]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.755 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/O
                         net (fo=1, unplaced)         0.140     3.895    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     3.985 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/O
                         net (fo=2, unplaced)         0.186     4.171    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_mshr_request_T_229
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.206 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/O
                         net (fo=3, unplaced)         0.192     4.398    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.433 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/O
                         net (fo=7, unplaced)         0.165     4.598    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/full_reg_1
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     4.688 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/O
                         net (fo=3, unplaced)         0.192     4.880    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_110_in
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I2
                         LUT5 (Prop_LUT5_I2_O)        0.035     4.915 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=166, unplaced)       0.283     5.198    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.233 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/O
                         net (fo=1, unplaced)         0.186     5.419    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.454 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/O
                         net (fo=2, unplaced)         0.186     5.640    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.675 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/O
                         net (fo=63, unplaced)        0.261     5.936    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg[20][2]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.971 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.112    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.210 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.396    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.431 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.615    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.763 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.915    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/io_data_tag[6]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.064 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/O
                         net (fo=1, unplaced)         0.141     7.205    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5_n_0
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.303 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.493    coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.543 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/O
                         net (fo=8, unplaced)         0.214     7.757    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_220
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.069     7.826 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/O
                         net (fo=31, unplaced)        0.196     8.022    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_16
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.050     8.072 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/O
                         net (fo=34, unplaced)        0.247     8.319    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/_GEN_17
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.354 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/O
                         net (fo=1, unplaced)         0.141     8.495    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_way_reg[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.593 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/O
                         net (fo=30, unplaced)        0.244     8.837    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[15]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     8.872 f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/O
                         net (fo=30, unplaced)        0.163     9.035    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/s_flush_reg_3
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/w_pprobeacklast_i_3__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     9.184 f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/w_pprobeacklast_i_3__0/O
                         net (fo=5, unplaced)         0.204     9.388    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeack_reg_0
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeack_i_1__0/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     9.423 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeack_i_1__0/O
                         net (fo=1, unplaced)         0.048     9.471    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeack_i_1__0_n_0
                         FDSE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/clock_tap_OBUF_BUFG
                         FDSE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeack_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDSE (Setup_FDSE_C_D)        0.025    23.185    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeack_reg
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                 13.714    

Slack (MET) :             13.714ns  (required time - arrival time)
  Source:                 coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeackfirst_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 1.702ns (27.761%)  route 4.429ns (72.239%))
  Logic Levels:           23  (LUT2=3 LUT4=3 LUT5=4 LUT6=12 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/Q
                         net (fo=10, unplaced)        0.187     3.606    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[9]_0[3]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.755 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/O
                         net (fo=1, unplaced)         0.140     3.895    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     3.985 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/O
                         net (fo=2, unplaced)         0.186     4.171    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_mshr_request_T_229
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.206 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/O
                         net (fo=3, unplaced)         0.192     4.398    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.433 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/O
                         net (fo=7, unplaced)         0.165     4.598    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/full_reg_1
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     4.688 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/O
                         net (fo=3, unplaced)         0.192     4.880    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_110_in
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I2
                         LUT5 (Prop_LUT5_I2_O)        0.035     4.915 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=166, unplaced)       0.283     5.198    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.233 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/O
                         net (fo=1, unplaced)         0.186     5.419    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.454 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/O
                         net (fo=2, unplaced)         0.186     5.640    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.675 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/O
                         net (fo=63, unplaced)        0.261     5.936    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg[20][2]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.971 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.112    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.210 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.396    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.431 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.615    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.763 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.915    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/io_data_tag[6]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.064 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/O
                         net (fo=1, unplaced)         0.141     7.205    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5_n_0
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.303 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.493    coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.543 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/O
                         net (fo=8, unplaced)         0.214     7.757    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_220
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.069     7.826 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/O
                         net (fo=31, unplaced)        0.196     8.022    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_16
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.050     8.072 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/O
                         net (fo=34, unplaced)        0.247     8.319    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/_GEN_17
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.354 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/O
                         net (fo=1, unplaced)         0.141     8.495    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_way_reg[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.593 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/O
                         net (fo=30, unplaced)        0.244     8.837    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[15]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     8.872 f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/O
                         net (fo=30, unplaced)        0.163     9.035    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/s_flush_reg_3
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/w_pprobeacklast_i_3__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     9.184 f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/w_pprobeacklast_i_3__0/O
                         net (fo=5, unplaced)         0.204     9.388    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeack_reg_0
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeackfirst_i_1__2/I2
                         LUT4 (Prop_LUT4_I2_O)        0.035     9.423 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeackfirst_i_1__2/O
                         net (fo=1, unplaced)         0.048     9.471    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeackfirst_i_1__2_n_0
                         FDSE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeackfirst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/clock_tap_OBUF_BUFG
                         FDSE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeackfirst_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDSE (Setup_FDSE_C_D)        0.025    23.185    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeackfirst_reg
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                 13.714    

Slack (MET) :             13.714ns  (required time - arrival time)
  Source:                 coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeacklast_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 1.702ns (27.761%)  route 4.429ns (72.239%))
  Logic Levels:           23  (LUT2=3 LUT4=2 LUT5=5 LUT6=12 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/Q
                         net (fo=10, unplaced)        0.187     3.606    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[9]_0[3]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.755 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/O
                         net (fo=1, unplaced)         0.140     3.895    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     3.985 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/O
                         net (fo=2, unplaced)         0.186     4.171    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_mshr_request_T_229
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.206 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/O
                         net (fo=3, unplaced)         0.192     4.398    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.433 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/O
                         net (fo=7, unplaced)         0.165     4.598    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/full_reg_1
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     4.688 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/O
                         net (fo=3, unplaced)         0.192     4.880    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_110_in
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I2
                         LUT5 (Prop_LUT5_I2_O)        0.035     4.915 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=166, unplaced)       0.283     5.198    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.233 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/O
                         net (fo=1, unplaced)         0.186     5.419    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.454 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/O
                         net (fo=2, unplaced)         0.186     5.640    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.675 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/O
                         net (fo=63, unplaced)        0.261     5.936    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg[20][2]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.971 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.112    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.210 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.396    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.431 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.615    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.763 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.915    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/io_data_tag[6]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.064 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/O
                         net (fo=1, unplaced)         0.141     7.205    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5_n_0
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.303 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.493    coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.543 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/O
                         net (fo=8, unplaced)         0.214     7.757    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_220
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.069     7.826 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/O
                         net (fo=31, unplaced)        0.196     8.022    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_16
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.050     8.072 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/O
                         net (fo=34, unplaced)        0.247     8.319    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/_GEN_17
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.354 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/O
                         net (fo=1, unplaced)         0.141     8.495    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_way_reg[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.593 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/O
                         net (fo=30, unplaced)        0.244     8.837    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[15]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     8.872 f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/O
                         net (fo=30, unplaced)        0.163     9.035    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/s_flush_reg_3
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/w_pprobeacklast_i_3__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     9.184 f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/w_pprobeacklast_i_3__0/O
                         net (fo=5, unplaced)         0.204     9.388    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeack_reg_0
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeacklast_i_1__2/I2
                         LUT5 (Prop_LUT5_I2_O)        0.035     9.423 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeacklast_i_1__2/O
                         net (fo=1, unplaced)         0.048     9.471    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeacklast_i_1__2_n_0
                         FDSE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeacklast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/clock_tap_OBUF_BUFG
                         FDSE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeacklast_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDSE (Setup_FDSE_C_D)        0.025    23.185    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_pprobeacklast_reg
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                 13.714    

Slack (MET) :             13.727ns  (required time - arrival time)
  Source:                 coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/probes_done_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.553ns (25.802%)  route 4.466ns (74.198%))
  Logic Levels:           22  (LUT1=1 LUT2=3 LUT4=2 LUT5=4 LUT6=11 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/Q
                         net (fo=10, unplaced)        0.187     3.606    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[9]_0[3]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.755 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/O
                         net (fo=1, unplaced)         0.140     3.895    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     3.985 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/O
                         net (fo=2, unplaced)         0.186     4.171    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_mshr_request_T_229
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.206 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/O
                         net (fo=3, unplaced)         0.192     4.398    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.433 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/O
                         net (fo=7, unplaced)         0.165     4.598    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/full_reg_1
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     4.688 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/O
                         net (fo=3, unplaced)         0.192     4.880    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_110_in
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I2
                         LUT5 (Prop_LUT5_I2_O)        0.035     4.915 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=166, unplaced)       0.283     5.198    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.233 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/O
                         net (fo=1, unplaced)         0.186     5.419    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.454 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/O
                         net (fo=2, unplaced)         0.186     5.640    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.675 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/O
                         net (fo=63, unplaced)        0.261     5.936    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg[20][2]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.971 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.112    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.210 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.396    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.431 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.615    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.763 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.915    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/io_data_tag[6]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.064 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/O
                         net (fo=1, unplaced)         0.141     7.205    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5_n_0
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.303 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.493    coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.543 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/O
                         net (fo=8, unplaced)         0.214     7.757    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_220
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.069     7.826 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/O
                         net (fo=31, unplaced)        0.196     8.022    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_16
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.050     8.072 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/O
                         net (fo=34, unplaced)        0.247     8.319    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/_GEN_17
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.354 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/O
                         net (fo=1, unplaced)         0.141     8.495    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_way_reg[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.593 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/O
                         net (fo=30, unplaced)        0.244     8.837    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[15]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     8.872 f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/O
                         net (fo=30, unplaced)        0.244     9.116    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/directoryFanout_reg[1]_1
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/probes_toN[1]_i_1__0/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     9.151 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/probes_toN[1]_i_1__0/O
                         net (fo=6, unplaced)         0.208     9.359    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/SR[0]
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/probes_done_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/probes_done_reg[0]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDRE (Setup_FDRE_C_R)       -0.074    23.086    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/probes_done_reg[0]
  -------------------------------------------------------------------
                         required time                         23.086    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                 13.727    

Slack (MET) :             13.727ns  (required time - arrival time)
  Source:                 coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/probes_done_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.553ns (25.802%)  route 4.466ns (74.198%))
  Logic Levels:           22  (LUT1=1 LUT2=3 LUT4=2 LUT5=4 LUT6=11 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/Q
                         net (fo=10, unplaced)        0.187     3.606    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[9]_0[3]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.755 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/O
                         net (fo=1, unplaced)         0.140     3.895    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     3.985 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/O
                         net (fo=2, unplaced)         0.186     4.171    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_mshr_request_T_229
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.206 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/O
                         net (fo=3, unplaced)         0.192     4.398    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.433 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/O
                         net (fo=7, unplaced)         0.165     4.598    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/full_reg_1
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     4.688 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/O
                         net (fo=3, unplaced)         0.192     4.880    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_110_in
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I2
                         LUT5 (Prop_LUT5_I2_O)        0.035     4.915 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=166, unplaced)       0.283     5.198    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.233 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/O
                         net (fo=1, unplaced)         0.186     5.419    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.454 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/O
                         net (fo=2, unplaced)         0.186     5.640    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.675 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/O
                         net (fo=63, unplaced)        0.261     5.936    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg[20][2]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.971 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.112    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.210 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.396    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.431 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.615    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.763 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.915    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/io_data_tag[6]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.064 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/O
                         net (fo=1, unplaced)         0.141     7.205    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5_n_0
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.303 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.493    coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.543 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/O
                         net (fo=8, unplaced)         0.214     7.757    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_220
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.069     7.826 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/O
                         net (fo=31, unplaced)        0.196     8.022    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_16
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.050     8.072 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/O
                         net (fo=34, unplaced)        0.247     8.319    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/_GEN_17
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.354 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/O
                         net (fo=1, unplaced)         0.141     8.495    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_way_reg[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.593 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/O
                         net (fo=30, unplaced)        0.244     8.837    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[15]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     8.872 f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/O
                         net (fo=30, unplaced)        0.244     9.116    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/directoryFanout_reg[1]_1
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/probes_toN[1]_i_1__0/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     9.151 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/probes_toN[1]_i_1__0/O
                         net (fo=6, unplaced)         0.208     9.359    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/SR[0]
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/probes_done_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/probes_done_reg[1]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDRE (Setup_FDRE_C_R)       -0.074    23.086    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/probes_done_reg[1]
  -------------------------------------------------------------------
                         required time                         23.086    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                 13.727    

Slack (MET) :             13.727ns  (required time - arrival time)
  Source:                 coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/probes_toN_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.553ns (25.802%)  route 4.466ns (74.198%))
  Logic Levels:           22  (LUT1=1 LUT2=3 LUT4=2 LUT5=4 LUT6=11 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/Q
                         net (fo=10, unplaced)        0.187     3.606    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[9]_0[3]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.755 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/O
                         net (fo=1, unplaced)         0.140     3.895    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     3.985 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/O
                         net (fo=2, unplaced)         0.186     4.171    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_mshr_request_T_229
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.206 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/O
                         net (fo=3, unplaced)         0.192     4.398    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.433 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/O
                         net (fo=7, unplaced)         0.165     4.598    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/full_reg_1
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     4.688 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/O
                         net (fo=3, unplaced)         0.192     4.880    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_110_in
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I2
                         LUT5 (Prop_LUT5_I2_O)        0.035     4.915 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=166, unplaced)       0.283     5.198    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.233 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/O
                         net (fo=1, unplaced)         0.186     5.419    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.454 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/O
                         net (fo=2, unplaced)         0.186     5.640    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.675 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/O
                         net (fo=63, unplaced)        0.261     5.936    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg[20][2]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.971 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.112    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.210 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.396    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.431 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.615    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.763 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.915    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/io_data_tag[6]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.064 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/O
                         net (fo=1, unplaced)         0.141     7.205    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5_n_0
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.303 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.493    coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.543 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/O
                         net (fo=8, unplaced)         0.214     7.757    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_220
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.069     7.826 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/O
                         net (fo=31, unplaced)        0.196     8.022    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_16
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.050     8.072 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/O
                         net (fo=34, unplaced)        0.247     8.319    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/_GEN_17
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.354 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/O
                         net (fo=1, unplaced)         0.141     8.495    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_way_reg[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.593 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/O
                         net (fo=30, unplaced)        0.244     8.837    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[15]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     8.872 f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/O
                         net (fo=30, unplaced)        0.244     9.116    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/directoryFanout_reg[1]_1
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/probes_toN[1]_i_1__0/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     9.151 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/probes_toN[1]_i_1__0/O
                         net (fo=6, unplaced)         0.208     9.359    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/SR[0]
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/probes_toN_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/probes_toN_reg[0]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDRE (Setup_FDRE_C_R)       -0.074    23.086    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/probes_toN_reg[0]
  -------------------------------------------------------------------
                         required time                         23.086    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                 13.727    

Slack (MET) :             13.727ns  (required time - arrival time)
  Source:                 coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/probes_toN_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.553ns (25.802%)  route 4.466ns (74.198%))
  Logic Levels:           22  (LUT1=1 LUT2=3 LUT4=2 LUT5=4 LUT6=11 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[3]/Q
                         net (fo=10, unplaced)        0.187     3.606    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_set_reg[9]_0[3]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.755 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69/O
                         net (fo=1, unplaced)         0.140     3.895    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_69_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     3.985 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_40/O
                         net (fo=2, unplaced)         0.186     4.171    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_mshr_request_T_229
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.206 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16/O
                         net (fo=3, unplaced)         0.192     4.398    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/robin_filter[6]_i_16_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.433 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s2_req_source[1]_i_5/O
                         net (fo=7, unplaced)         0.165     4.598    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/full_reg_1
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     4.688 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/param_r[1]_i_10/O
                         net (fo=3, unplaced)         0.192     4.880    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_110_in
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I2
                         LUT5 (Prop_LUT5_I2_O)        0.035     4.915 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=166, unplaced)       0.283     5.198    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.233 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41/O
                         net (fo=1, unplaced)         0.186     5.419    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_41_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.454 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_22/O
                         net (fo=2, unplaced)         0.186     5.640    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.675 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_8/O
                         net (fo=63, unplaced)        0.261     5.936    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg[20][2]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.971 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.112    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.210 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.396    coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.431 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.615    coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.763 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.915    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/io_data_tag[6]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.064 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5/O
                         net (fo=1, unplaced)         0.141     7.205    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_5_n_0
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.303 f  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.493    coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.543 r  coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_66__3/O
                         net (fo=8, unplaced)         0.214     7.757    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_220
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.069     7.826 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[12]_i_5__2/O
                         net (fo=31, unplaced)        0.196     8.022    coh_wrapper/l2/inclusive_cache_bank_sched/directory/_GEN_16
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.050     8.072 r  coh_wrapper/l2/inclusive_cache_bank_sched/directory/request_control_i_2__2/O
                         net (fo=34, unplaced)        0.247     8.319    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/_GEN_17
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.354 r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/meta_tag[12]_i_4__3/O
                         net (fo=1, unplaced)         0.141     8.495    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_way_reg[2]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.593 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/O
                         net (fo=30, unplaced)        0.244     8.837    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[15]_0
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     8.872 f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/O
                         net (fo=30, unplaced)        0.244     9.116    coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/directoryFanout_reg[1]_1
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/probes_toN[1]_i_1__0/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     9.151 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/probes_toN[1]_i_1__0/O
                         net (fo=6, unplaced)         0.208     9.359    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/SR[0]
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/probes_toN_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/probes_toN_reg[1]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDRE (Setup_FDRE_C_R)       -0.074    23.086    coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/probes_toN_reg[1]
  -------------------------------------------------------------------
                         required time                         23.086    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                 13.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.106ns  (arrival time - required time)
  Source:                 serial_tl_domain/phy/in_phits_io_inner_ser_0_in_q/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_io_inner_ser_0_in_q/clock_tap_OBUF_BUFG
                         FDRE                                         r  serial_tl_domain/phy/in_phits_io_inner_ser_0_in_q/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_io_inner_ser_0_in_q/enq_ptr_value_reg[2]/Q
                         net (fo=8, unplaced)         0.062     1.500    phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_0_0/A2
                         RAMD32                                       r  phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_0_0/WCLK
                         RAMD32                                       r  phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_0_0/DP/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.606    phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.106ns  (arrival time - required time)
  Source:                 serial_tl_domain/phy/in_phits_io_inner_ser_0_in_q/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_io_inner_ser_0_in_q/clock_tap_OBUF_BUFG
                         FDRE                                         r  serial_tl_domain/phy/in_phits_io_inner_ser_0_in_q/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_io_inner_ser_0_in_q/enq_ptr_value_reg[2]/Q
                         net (fo=8, unplaced)         0.062     1.500    phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_0_0/A2
                         RAMD32                                       r  phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_0_0/WCLK
                         RAMD32                                       r  phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.606    phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.106ns  (arrival time - required time)
  Source:                 serial_tl_domain/phy/in_phits_io_inner_ser_0_in_q/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_1_1/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_io_inner_ser_0_in_q/clock_tap_OBUF_BUFG
                         FDRE                                         r  serial_tl_domain/phy/in_phits_io_inner_ser_0_in_q/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_io_inner_ser_0_in_q/enq_ptr_value_reg[2]/Q
                         net (fo=8, unplaced)         0.062     1.500    phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_1_1/A2
                         RAMD32                                       r  phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_1_1/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_1_1/WCLK
                         RAMD32                                       r  phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_1_1/DP/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.606    phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.106ns  (arrival time - required time)
  Source:                 serial_tl_domain/phy/in_phits_io_inner_ser_0_in_q/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_1_1/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_io_inner_ser_0_in_q/clock_tap_OBUF_BUFG
                         FDRE                                         r  serial_tl_domain/phy/in_phits_io_inner_ser_0_in_q/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_io_inner_ser_0_in_q/enq_ptr_value_reg[2]/Q
                         net (fo=8, unplaced)         0.062     1.500    phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_1_1/A2
                         RAMD32                                       r  phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_1_1/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_1_1/WCLK
                         RAMD32                                       r  phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_1_1/SP/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.606    phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.106ns  (arrival time - required time)
  Source:                 serial_tl_domain/phy/in_phits_io_inner_ser_1_in_q/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_io_inner_ser_1_in_q/clock_tap_OBUF_BUFG
                         FDRE                                         r  serial_tl_domain/phy/in_phits_io_inner_ser_1_in_q/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_io_inner_ser_1_in_q/enq_ptr_value_reg[2]/Q
                         net (fo=8, unplaced)         0.062     1.500    phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_0_0/A2
                         RAMD32                                       r  phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_0_0/WCLK
                         RAMD32                                       r  phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_0_0/DP/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.606    phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.106ns  (arrival time - required time)
  Source:                 serial_tl_domain/phy/in_phits_io_inner_ser_1_in_q/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_io_inner_ser_1_in_q/clock_tap_OBUF_BUFG
                         FDRE                                         r  serial_tl_domain/phy/in_phits_io_inner_ser_1_in_q/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_io_inner_ser_1_in_q/enq_ptr_value_reg[2]/Q
                         net (fo=8, unplaced)         0.062     1.500    phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_0_0/A2
                         RAMD32                                       r  phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_0_0/WCLK
                         RAMD32                                       r  phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.606    phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.106ns  (arrival time - required time)
  Source:                 serial_tl_domain/phy/in_phits_io_inner_ser_1_in_q/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_1_1/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_io_inner_ser_1_in_q/clock_tap_OBUF_BUFG
                         FDRE                                         r  serial_tl_domain/phy/in_phits_io_inner_ser_1_in_q/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_io_inner_ser_1_in_q/enq_ptr_value_reg[2]/Q
                         net (fo=8, unplaced)         0.062     1.500    phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_1_1/A2
                         RAMD32                                       r  phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_1_1/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_1_1/WCLK
                         RAMD32                                       r  phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_1_1/DP/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.606    phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.106ns  (arrival time - required time)
  Source:                 serial_tl_domain/phy/in_phits_io_inner_ser_1_in_q/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_1_1/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_io_inner_ser_1_in_q/clock_tap_OBUF_BUFG
                         FDRE                                         r  serial_tl_domain/phy/in_phits_io_inner_ser_1_in_q/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_io_inner_ser_1_in_q/enq_ptr_value_reg[2]/Q
                         net (fo=8, unplaced)         0.062     1.500    phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_1_1/A2
                         RAMD32                                       r  phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_1_1/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_1_1/WCLK
                         RAMD32                                       r  phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_1_1/SP/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.606    phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.106ns  (arrival time - required time)
  Source:                 serial_tl_domain/phy/in_phits_io_inner_ser_2_in_q/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_io_inner_ser_2_in_q/clock_tap_OBUF_BUFG
                         FDRE                                         r  serial_tl_domain/phy/in_phits_io_inner_ser_2_in_q/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_io_inner_ser_2_in_q/enq_ptr_value_reg[2]/Q
                         net (fo=8, unplaced)         0.062     1.500    phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg_0_7_0_0/A2
                         RAMD32                                       r  phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg_0_7_0_0/WCLK
                         RAMD32                                       r  phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg_0_7_0_0/DP/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.606    phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.106ns  (arrival time - required time)
  Source:                 serial_tl_domain/phy/in_phits_io_inner_ser_2_in_q/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_io_inner_ser_2_in_q/clock_tap_OBUF_BUFG
                         FDRE                                         r  serial_tl_domain/phy/in_phits_io_inner_ser_2_in_q/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_io_inner_ser_2_in_q/enq_ptr_value_reg[2]/Q
                         net (fo=8, unplaced)         0.062     1.500    phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg_0_7_0_0/A2
                         RAMD32                                       r  phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg_0_7_0_0/WCLK
                         RAMD32                                       r  phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.204     1.544    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.606    phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                 -0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               bank/ram/mem/mem_ext/mem_0_2/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               bank/ram/mem/mem_ext/mem_0_2/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               bank/ram/mem/mem_ext/mem_0_3/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               bank/ram/mem/mem_ext/mem_0_3/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               bank/ram/mem/mem_ext/mem_0_4/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               bank/ram/mem/mem_ext/mem_0_4/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       19.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.083ns  (required time - arrival time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clint_domain/intsource/reg_0/reg_0_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.114ns (16.990%)  route 0.557ns (83.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.215     3.634    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.669 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/O
                         net (fo=2258, unplaced)      0.342     4.011    clint_domain/intsource/reg_0/auto_cbus_fixedClockNode_anon_out_reset_OBUF
                         FDCE                                         f  clint_domain/intsource/reg_0/reg_0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    clint_domain/intsource/reg_0/clock_tap_OBUF_BUFG
                         FDCE                                         r  clint_domain/intsource/reg_0/reg_0_reg[0]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    clint_domain/intsource/reg_0/reg_0_reg[0]
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                 19.083    

Slack (MET) :             19.083ns  (required time - arrival time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clint_domain/intsource/reg_0/reg_0_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.114ns (16.990%)  route 0.557ns (83.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.215     3.634    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.669 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/O
                         net (fo=2258, unplaced)      0.342     4.011    clint_domain/intsource/reg_0/auto_cbus_fixedClockNode_anon_out_reset_OBUF
                         FDCE                                         f  clint_domain/intsource/reg_0/reg_0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    clint_domain/intsource/reg_0/clock_tap_OBUF_BUFG
                         FDCE                                         r  clint_domain/intsource/reg_0/reg_0_reg[1]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    clint_domain/intsource/reg_0/reg_0_reg[1]
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                 19.083    

Slack (MET) :             19.083ns  (required time - arrival time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clint_domain/intsource_1/reg_0/reg_0_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.114ns (16.990%)  route 0.557ns (83.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.215     3.634    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.669 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/O
                         net (fo=2258, unplaced)      0.342     4.011    clint_domain/intsource_1/reg_0/auto_cbus_fixedClockNode_anon_out_reset_OBUF
                         FDCE                                         f  clint_domain/intsource_1/reg_0/reg_0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    clint_domain/intsource_1/reg_0/clock_tap_OBUF_BUFG
                         FDCE                                         r  clint_domain/intsource_1/reg_0/reg_0_reg[0]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    clint_domain/intsource_1/reg_0/reg_0_reg[0]
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                 19.083    

Slack (MET) :             19.083ns  (required time - arrival time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clint_domain/intsource_1/reg_0/reg_0_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.114ns (16.990%)  route 0.557ns (83.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.215     3.634    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.669 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/O
                         net (fo=2258, unplaced)      0.342     4.011    clint_domain/intsource_1/reg_0/auto_cbus_fixedClockNode_anon_out_reset_OBUF
                         FDCE                                         f  clint_domain/intsource_1/reg_0/reg_0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    clint_domain/intsource_1/reg_0/clock_tap_OBUF_BUFG
                         FDCE                                         r  clint_domain/intsource_1/reg_0/reg_0_reg[1]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    clint_domain/intsource_1/reg_0/reg_0_reg[1]
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                 19.083    

Slack (MET) :             19.083ns  (required time - arrival time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            plic_domain/intsource/reg_0/reg_0_reg/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.114ns (16.990%)  route 0.557ns (83.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.215     3.634    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.669 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/O
                         net (fo=2258, unplaced)      0.342     4.011    plic_domain/intsource/reg_0/auto_cbus_fixedClockNode_anon_out_reset_OBUF
                         FDCE                                         f  plic_domain/intsource/reg_0/reg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    plic_domain/intsource/reg_0/clock_tap_OBUF_BUFG
                         FDCE                                         r  plic_domain/intsource/reg_0/reg_0_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    plic_domain/intsource/reg_0/reg_0_reg
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                 19.083    

Slack (MET) :             19.083ns  (required time - arrival time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            plic_domain/intsource_1/reg_0/reg_0_reg/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.114ns (16.990%)  route 0.557ns (83.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.215     3.634    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.669 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/O
                         net (fo=2258, unplaced)      0.342     4.011    plic_domain/intsource_1/reg_0/auto_cbus_fixedClockNode_anon_out_reset_OBUF
                         FDCE                                         f  plic_domain/intsource_1/reg_0/reg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    plic_domain/intsource_1/reg_0/clock_tap_OBUF_BUFG
                         FDCE                                         r  plic_domain/intsource_1/reg_0/reg_0_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    plic_domain/intsource_1/reg_0/reg_0_reg
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                 19.083    

Slack (MET) :             19.083ns  (required time - arrival time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            plic_domain/intsource_2/reg_0/reg_0_reg/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.114ns (16.990%)  route 0.557ns (83.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.215     3.634    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.669 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/O
                         net (fo=2258, unplaced)      0.342     4.011    plic_domain/intsource_2/reg_0/auto_cbus_fixedClockNode_anon_out_reset_OBUF
                         FDCE                                         f  plic_domain/intsource_2/reg_0/reg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    plic_domain/intsource_2/reg_0/clock_tap_OBUF_BUFG
                         FDCE                                         r  plic_domain/intsource_2/reg_0/reg_0_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    plic_domain/intsource_2/reg_0/reg_0_reg
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                 19.083    

Slack (MET) :             19.083ns  (required time - arrival time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            plic_domain/intsource_3/reg_0/reg_0_reg/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.114ns (16.990%)  route 0.557ns (83.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.215     3.634    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.669 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/O
                         net (fo=2258, unplaced)      0.342     4.011    plic_domain/intsource_3/reg_0/auto_cbus_fixedClockNode_anon_out_reset_OBUF
                         FDCE                                         f  plic_domain/intsource_3/reg_0/reg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    plic_domain/intsource_3/reg_0/clock_tap_OBUF_BUFG
                         FDCE                                         r  plic_domain/intsource_3/reg_0/reg_0_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    plic_domain/intsource_3/reg_0/reg_0_reg
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                 19.083    

Slack (MET) :             19.083ns  (required time - arrival time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.114ns (16.990%)  route 0.557ns (83.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.215     3.634    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.669 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/O
                         net (fo=2258, unplaced)      0.342     4.011    serial_tl_domain/phy/in_phits_in_async/sink/auto_cbus_fixedClockNode_anon_out_reset_OBUF
                         FDCE                                         f  serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    serial_tl_domain/phy/in_phits_in_async/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[0]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                 19.083    

Slack (MET) :             19.083ns  (required time - arrival time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.114ns (16.990%)  route 0.557ns (83.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.215     3.634    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.669 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/O
                         net (fo=2258, unplaced)      0.342     4.011    serial_tl_domain/phy/in_phits_in_async/sink/auto_cbus_fixedClockNode_anon_out_reset_OBUF
                         FDCE                                         f  serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    20.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439    22.913    serial_tl_domain/phy/in_phits_in_async/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[1]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                 19.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.061ns (24.696%)  route 0.186ns (75.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.084     1.522    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.022     1.544 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/O
                         net (fo=18, unplaced)        0.102     1.646    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
                         FDCE                                         f  serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism             -0.204     1.544    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.524    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.061ns (24.696%)  route 0.186ns (75.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.084     1.522    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.022     1.544 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/O
                         net (fo=18, unplaced)        0.102     1.646    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
                         FDCE                                         f  serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism             -0.204     1.544    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.524    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.061ns (24.696%)  route 0.186ns (75.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.084     1.522    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.022     1.544 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/O
                         net (fo=18, unplaced)        0.102     1.646    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
                         FDCE                                         f  serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism             -0.204     1.544    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.524    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.061ns (24.696%)  route 0.186ns (75.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.084     1.522    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.022     1.544 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/O
                         net (fo=18, unplaced)        0.102     1.646    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
                         FDCE                                         f  serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism             -0.204     1.544    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.524    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.061ns (24.696%)  route 0.186ns (75.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.084     1.522    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.022     1.544 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/O
                         net (fo=18, unplaced)        0.102     1.646    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
                         FDCE                                         f  serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism             -0.204     1.544    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.524    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.061ns (24.696%)  route 0.186ns (75.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.084     1.522    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.022     1.544 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/O
                         net (fo=18, unplaced)        0.102     1.646    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
                         FDCE                                         f  serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism             -0.204     1.544    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.524    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.061ns (24.696%)  route 0.186ns (75.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.084     1.522    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.022     1.544 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/O
                         net (fo=18, unplaced)        0.102     1.646    serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg_1
                         FDCE                                         f  serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism             -0.204     1.544    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.524    serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.061ns (24.696%)  route 0.186ns (75.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.084     1.522    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.022     1.544 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/O
                         net (fo=18, unplaced)        0.102     1.646    serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg_1
                         FDCE                                         f  serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism             -0.204     1.544    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.524    serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.061ns (24.696%)  route 0.186ns (75.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.084     1.522    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.022     1.544 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1/O
                         net (fo=18, unplaced)        0.102     1.646    serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg_1
                         FDCE                                         f  serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism             -0.204     1.544    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.524    serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clint_domain/intsource/reg_0/reg_0_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.053ns (16.879%)  route 0.261ns (83.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=71, unplaced)        0.105     1.543    chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.014     1.557 f  chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/auto_cbus_fixedClockNode_anon_out_reset_OBUF_inst_i_1/O
                         net (fo=2258, unplaced)      0.156     1.713    clint_domain/intsource/reg_0/auto_cbus_fixedClockNode_anon_out_reset_OBUF
                         FDCE                                         f  clint_domain/intsource/reg_0/reg_0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    clint_domain/intsource/reg_0/clock_tap_OBUF_BUFG
                         FDCE                                         r  clint_domain/intsource/reg_0/reg_0_reg[0]/C
                         clock pessimism             -0.204     1.544    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.524    clint_domain/intsource/reg_0/reg_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.189    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4848 Endpoints
Min Delay          4848 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_axi4_0_b_valid
                            (input port)
  Destination:            mem_axi4_0_b_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.337ns  (logic 2.135ns (40.002%)  route 3.202ns (59.998%))
  Logic Levels:           15  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=2 LUT5=5 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mem_axi4_0_b_valid (IN)
                         net (fo=0)                   0.000     0.000    mem_axi4_0_b_valid_IBUF_inst/I
                                                                      r  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    mem_axi4_0_b_valid_IBUF_inst/OUT
                                                                      r  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, unplaced)         0.494     1.061    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_valid_IBUF
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     1.210 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/O
                         net (fo=7, unplaced)         0.165     1.375    mbus/mbus_xbar/state_0_reg_2
                                                                      r  mbus/mbus_xbar/state_1_0_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     1.465 f  mbus/mbus_xbar/state_1_0_i_2/O
                         net (fo=10, unplaced)        0.219     1.684    coh_wrapper/cork/state_1_0_reg_0
                                                                      f  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.719 r  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/O
                         net (fo=2, unplaced)         0.186     1.905    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2_0
                                                                      r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     1.940 f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/O
                         net (fo=1, unplaced)         0.186     2.126    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36_n_0
                                                                      f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     2.161 r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/O
                         net (fo=10, unplaced)        0.219     2.380    coh_wrapper/cork/q/ram_ext/sink_reg[0]_3
                                                                      r  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.415 f  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/O
                         net (fo=2, unplaced)         0.186     2.601    mbus/mbus_xbar/io_d_bits_opcode[0]
                                                                      f  mbus/mbus_xbar/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     2.636 r  mbus/mbus_xbar/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     2.822    coh_wrapper/cork/pool/beatsLeft_1[2]_i_6
                                                                      r  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.857 f  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/O
                         net (fo=2, unplaced)         0.186     3.043    coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_3
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/I0
                         LUT4 (Prop_LUT4_I0_O)        0.069     3.112 f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/O
                         net (fo=4, unplaced)         0.198     3.310    coh_wrapper/cork/maybe_full_reg_0
                                                                      f  coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.345 f  coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     3.553    mbus/mbus_xbar/beatsLeft_reg[2]_1
                                                                      f  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.588 f  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     3.786    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_1
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_ready_OBUF_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.821 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_ready_OBUF_inst_i_1/O
                         net (fo=5, unplaced)         0.571     4.392    mem_axi4_0_b_ready_OBUF
                                                                      r  mem_axi4_0_b_ready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     5.337 r  mem_axi4_0_b_ready_OBUF_inst/O
                         net (fo=0)                   0.000     5.337    mem_axi4_0_b_ready
                                                                      r  mem_axi4_0_b_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_axi4_0_b_valid
                            (input port)
  Destination:            mem_axi4_0_r_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.319ns  (logic 2.135ns (40.137%)  route 3.184ns (59.863%))
  Logic Levels:           15  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=2 LUT5=5 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mem_axi4_0_b_valid (IN)
                         net (fo=0)                   0.000     0.000    mem_axi4_0_b_valid_IBUF_inst/I
                                                                      r  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    mem_axi4_0_b_valid_IBUF_inst/OUT
                                                                      r  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, unplaced)         0.494     1.061    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_valid_IBUF
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     1.210 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/O
                         net (fo=7, unplaced)         0.165     1.375    mbus/mbus_xbar/state_0_reg_2
                                                                      r  mbus/mbus_xbar/state_1_0_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     1.465 f  mbus/mbus_xbar/state_1_0_i_2/O
                         net (fo=10, unplaced)        0.219     1.684    coh_wrapper/cork/state_1_0_reg_0
                                                                      f  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.719 r  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/O
                         net (fo=2, unplaced)         0.186     1.905    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2_0
                                                                      r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     1.940 f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/O
                         net (fo=1, unplaced)         0.186     2.126    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36_n_0
                                                                      f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     2.161 r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/O
                         net (fo=10, unplaced)        0.219     2.380    coh_wrapper/cork/q/ram_ext/sink_reg[0]_3
                                                                      r  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.415 f  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/O
                         net (fo=2, unplaced)         0.186     2.601    mbus/mbus_xbar/io_d_bits_opcode[0]
                                                                      f  mbus/mbus_xbar/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     2.636 r  mbus/mbus_xbar/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     2.822    coh_wrapper/cork/pool/beatsLeft_1[2]_i_6
                                                                      r  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.857 f  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/O
                         net (fo=2, unplaced)         0.186     3.043    coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_3
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/I0
                         LUT4 (Prop_LUT4_I0_O)        0.069     3.112 f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/O
                         net (fo=4, unplaced)         0.198     3.310    coh_wrapper/cork/maybe_full_reg_0
                                                                      f  coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.345 f  coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     3.553    mbus/mbus_xbar/beatsLeft_reg[2]_1
                                                                      f  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.588 f  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     3.786    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_1
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_r_ready_OBUF_inst_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     3.821 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_r_ready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.553     4.374    mem_axi4_0_r_ready_OBUF
                                                                      r  mem_axi4_0_r_ready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     5.319 r  mem_axi4_0_r_ready_OBUF_inst/O
                         net (fo=0)                   0.000     5.319    mem_axi4_0_r_ready
                                                                      r  mem_axi4_0_r_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tl_domain/phy/out_arb/beat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_tl_0_out_bits_phit[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.759ns  (logic 1.379ns (49.989%)  route 1.380ns (50.011%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  serial_tl_domain/phy/out_arb/beat_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  serial_tl_domain/phy/out_arb/beat_reg/Q
                         net (fo=17, unplaced)        0.199     0.278    serial_tl_domain/phy/out_arb/beat
                                                                      f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.427 r  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.186     0.613    serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2_n_0
                                                                      r  serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     0.682 f  serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/O
                         net (fo=4, unplaced)         0.198     0.880    serial_tl_domain/phy/out_arb/chosen_reg_reg[0]_1
                                                                      f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.949 f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/O
                         net (fo=30, unplaced)        0.244     1.193    serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit[3]
                                                                      f  serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[12]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.069     1.262 r  serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.815    serial_tl_0_out_bits_phit_OBUF[12]
                                                                      r  serial_tl_0_out_bits_phit_OBUF[12]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.759 r  serial_tl_0_out_bits_phit_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.759    serial_tl_0_out_bits_phit[12]
                                                                      r  serial_tl_0_out_bits_phit[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tl_domain/phy/out_arb/beat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_tl_0_out_bits_phit[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.759ns  (logic 1.379ns (49.989%)  route 1.380ns (50.011%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  serial_tl_domain/phy/out_arb/beat_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  serial_tl_domain/phy/out_arb/beat_reg/Q
                         net (fo=17, unplaced)        0.199     0.278    serial_tl_domain/phy/out_arb/beat
                                                                      f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.427 r  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.186     0.613    serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2_n_0
                                                                      r  serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     0.682 f  serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/O
                         net (fo=4, unplaced)         0.198     0.880    serial_tl_domain/phy/out_arb/chosen_reg_reg[0]_1
                                                                      f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.949 f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/O
                         net (fo=30, unplaced)        0.244     1.193    serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit[3]
                                                                      f  serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[14]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.069     1.262 r  serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.815    serial_tl_0_out_bits_phit_OBUF[14]
                                                                      r  serial_tl_0_out_bits_phit_OBUF[14]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.759 r  serial_tl_0_out_bits_phit_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.759    serial_tl_0_out_bits_phit[14]
                                                                      r  serial_tl_0_out_bits_phit[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tl_domain/phy/out_arb/beat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_tl_0_out_bits_phit[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.759ns  (logic 1.379ns (49.989%)  route 1.380ns (50.011%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  serial_tl_domain/phy/out_arb/beat_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  serial_tl_domain/phy/out_arb/beat_reg/Q
                         net (fo=17, unplaced)        0.199     0.278    serial_tl_domain/phy/out_arb/beat
                                                                      f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.427 r  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.186     0.613    serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2_n_0
                                                                      r  serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     0.682 f  serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/O
                         net (fo=4, unplaced)         0.198     0.880    serial_tl_domain/phy/out_arb/chosen_reg_reg[0]_1
                                                                      f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.949 f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/O
                         net (fo=30, unplaced)        0.244     1.193    serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit[3]
                                                                      f  serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[16]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.069     1.262 r  serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.815    serial_tl_0_out_bits_phit_OBUF[16]
                                                                      r  serial_tl_0_out_bits_phit_OBUF[16]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.759 r  serial_tl_0_out_bits_phit_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.759    serial_tl_0_out_bits_phit[16]
                                                                      r  serial_tl_0_out_bits_phit[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tl_domain/phy/out_arb/beat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_tl_0_out_bits_phit[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.759ns  (logic 1.379ns (49.989%)  route 1.380ns (50.011%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  serial_tl_domain/phy/out_arb/beat_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  serial_tl_domain/phy/out_arb/beat_reg/Q
                         net (fo=17, unplaced)        0.199     0.278    serial_tl_domain/phy/out_arb/beat
                                                                      f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.427 r  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.186     0.613    serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2_n_0
                                                                      r  serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     0.682 f  serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/O
                         net (fo=4, unplaced)         0.198     0.880    serial_tl_domain/phy/out_arb/chosen_reg_reg[0]_1
                                                                      f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.949 f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/O
                         net (fo=30, unplaced)        0.244     1.193    serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit[3]
                                                                      f  serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[18]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.069     1.262 r  serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.815    serial_tl_0_out_bits_phit_OBUF[18]
                                                                      r  serial_tl_0_out_bits_phit_OBUF[18]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.759 r  serial_tl_0_out_bits_phit_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.759    serial_tl_0_out_bits_phit[18]
                                                                      r  serial_tl_0_out_bits_phit[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tl_domain/phy/out_arb/beat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_tl_0_out_bits_phit[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.759ns  (logic 1.379ns (49.989%)  route 1.380ns (50.011%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  serial_tl_domain/phy/out_arb/beat_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  serial_tl_domain/phy/out_arb/beat_reg/Q
                         net (fo=17, unplaced)        0.199     0.278    serial_tl_domain/phy/out_arb/beat
                                                                      f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.427 r  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.186     0.613    serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2_n_0
                                                                      r  serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     0.682 f  serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/O
                         net (fo=4, unplaced)         0.198     0.880    serial_tl_domain/phy/out_arb/chosen_reg_reg[0]_1
                                                                      f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.949 f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/O
                         net (fo=30, unplaced)        0.244     1.193    serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit[3]
                                                                      f  serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[20]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.069     1.262 r  serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.815    serial_tl_0_out_bits_phit_OBUF[20]
                                                                      r  serial_tl_0_out_bits_phit_OBUF[20]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.759 r  serial_tl_0_out_bits_phit_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.759    serial_tl_0_out_bits_phit[20]
                                                                      r  serial_tl_0_out_bits_phit[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tl_domain/phy/out_arb/beat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_tl_0_out_bits_phit[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.759ns  (logic 1.379ns (49.989%)  route 1.380ns (50.011%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  serial_tl_domain/phy/out_arb/beat_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  serial_tl_domain/phy/out_arb/beat_reg/Q
                         net (fo=17, unplaced)        0.199     0.278    serial_tl_domain/phy/out_arb/beat
                                                                      f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.427 r  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.186     0.613    serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2_n_0
                                                                      r  serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     0.682 f  serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/O
                         net (fo=4, unplaced)         0.198     0.880    serial_tl_domain/phy/out_arb/chosen_reg_reg[0]_1
                                                                      f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.949 f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/O
                         net (fo=30, unplaced)        0.244     1.193    serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit[3]
                                                                      f  serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[22]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.069     1.262 r  serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.815    serial_tl_0_out_bits_phit_OBUF[22]
                                                                      r  serial_tl_0_out_bits_phit_OBUF[22]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.759 r  serial_tl_0_out_bits_phit_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.759    serial_tl_0_out_bits_phit[22]
                                                                      r  serial_tl_0_out_bits_phit[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tl_domain/phy/out_arb/beat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_tl_0_out_bits_phit[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.759ns  (logic 1.379ns (49.989%)  route 1.380ns (50.011%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  serial_tl_domain/phy/out_arb/beat_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  serial_tl_domain/phy/out_arb/beat_reg/Q
                         net (fo=17, unplaced)        0.199     0.278    serial_tl_domain/phy/out_arb/beat
                                                                      f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.427 r  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.186     0.613    serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2_n_0
                                                                      r  serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     0.682 f  serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/O
                         net (fo=4, unplaced)         0.198     0.880    serial_tl_domain/phy/out_arb/chosen_reg_reg[0]_1
                                                                      f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.949 f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/O
                         net (fo=30, unplaced)        0.244     1.193    serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit[3]
                                                                      f  serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[24]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.069     1.262 r  serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.815    serial_tl_0_out_bits_phit_OBUF[24]
                                                                      r  serial_tl_0_out_bits_phit_OBUF[24]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.759 r  serial_tl_0_out_bits_phit_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.759    serial_tl_0_out_bits_phit[24]
                                                                      r  serial_tl_0_out_bits_phit[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tl_domain/phy/out_arb/beat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_tl_0_out_bits_phit[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.759ns  (logic 1.379ns (49.989%)  route 1.380ns (50.011%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  serial_tl_domain/phy/out_arb/beat_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  serial_tl_domain/phy/out_arb/beat_reg/Q
                         net (fo=17, unplaced)        0.199     0.278    serial_tl_domain/phy/out_arb/beat
                                                                      f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.427 r  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.186     0.613    serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2_n_0
                                                                      r  serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     0.682 f  serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/O
                         net (fo=4, unplaced)         0.198     0.880    serial_tl_domain/phy/out_arb/chosen_reg_reg[0]_1
                                                                      f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.949 f  serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/O
                         net (fo=30, unplaced)        0.244     1.193    serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit[3]
                                                                      f  serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[26]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.069     1.262 r  serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.815    serial_tl_0_out_bits_phit_OBUF[26]
                                                                      r  serial_tl_0_out_bits_phit_OBUF[26]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.759 r  serial_tl_0_out_bits_phit_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.759    serial_tl_0_out_bits_phit[26]
                                                                      r  serial_tl_0_out_bits_phit[26] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dtm/dtmInfoChain/regs_12_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dtm/dtmInfoChain/regs_11_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  dtm/dtmInfoChain/regs_12_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  dtm/dtmInfoChain/regs_12_reg/Q
                         net (fo=2, unplaced)         0.046     0.085    dtm/tapIO_controllerInternal/stateMachine/regs_12
                                                                      r  dtm/tapIO_controllerInternal/stateMachine/regs_11_i_2/I2
                         LUT3 (Prop_LUT3_I2_O)        0.022     0.107 r  dtm/tapIO_controllerInternal/stateMachine/regs_11_i_2/O
                         net (fo=1, unplaced)         0.016     0.123    dtm/dtmInfoChain/regs_11_reg_1
                         FDRE                                         r  dtm/dtmInfoChain/regs_11_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtm/tapIO_controllerInternal/irChain/regs_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dtm/tapIO_controllerInternal/activeInstruction_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  dtm/tapIO_controllerInternal/irChain/regs_1_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  dtm/tapIO_controllerInternal/irChain/regs_1_reg/Q
                         net (fo=2, unplaced)         0.046     0.085    dtm/tapIO_controllerInternal/irChain/_irChain_io_update_bits[1]
                                                                      r  dtm/tapIO_controllerInternal/irChain/activeInstruction[1]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.022     0.107 r  dtm/tapIO_controllerInternal/irChain/activeInstruction[1]_i_1/O
                         net (fo=1, unplaced)         0.016     0.123    dtm/tapIO_controllerInternal/irChain_n_4
                         FDCE                                         r  dtm/tapIO_controllerInternal/activeInstruction_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtm/tapIO_controllerInternal/irChain/regs_3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dtm/tapIO_controllerInternal/activeInstruction_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  dtm/tapIO_controllerInternal/irChain/regs_3_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  dtm/tapIO_controllerInternal/irChain/regs_3_reg/Q
                         net (fo=2, unplaced)         0.046     0.085    dtm/tapIO_controllerInternal/irChain/_irChain_io_update_bits[3]
                                                                      r  dtm/tapIO_controllerInternal/irChain/activeInstruction[3]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.022     0.107 r  dtm/tapIO_controllerInternal/irChain/activeInstruction[3]_i_1/O
                         net (fo=1, unplaced)         0.016     0.123    dtm/tapIO_controllerInternal/irChain_n_2
                         FDCE                                         r  dtm/tapIO_controllerInternal/activeInstruction_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlDM/dmInner/dmInner/COMMANDReg_control_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  tlDM/dmInner/dmInner/COMMANDReg_control_reg[20]/C
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  tlDM/dmInner/dmInner/COMMANDReg_control_reg[20]/Q
                         net (fo=2, unplaced)         0.046     0.085    tlDM/dmInner/dmInner/p_0_in[0]
                                                                      r  tlDM/dmInner/dmInner/abstractGeneratedMem_0[12]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.022     0.107 r  tlDM/dmInner/dmInner/abstractGeneratedMem_0[12]_i_1/O
                         net (fo=1, unplaced)         0.016     0.123    tlDM/dmInner/dmInner/abstractGeneratedMem_0[12]_i_1_n_0
                         FDRE                                         r  tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlDM/dmInner/dmInner/COMMANDReg_control_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  tlDM/dmInner/dmInner/COMMANDReg_control_reg[18]/C
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 f  tlDM/dmInner/dmInner/COMMANDReg_control_reg[18]/Q
                         net (fo=2, unplaced)         0.046     0.085    tlDM/dmInner/dmInner/data22[18]
                                                                      f  tlDM/dmInner/dmInner/abstractGeneratedMem_1[20]_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.022     0.107 r  tlDM/dmInner/dmInner/abstractGeneratedMem_1[20]_i_1/O
                         net (fo=1, unplaced)         0.016     0.123    tlDM/dmInner/dmInner/abstractGeneratedMem_1[20]_i_1_n_0
                         FDRE                                         r  tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tlDM/dmInner/dmInner/hrmaskReg_0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.046     0.085    tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hrmask_0
                                                                      r  tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/hrmaskReg_0_i_1__0/I3
                         LUT5 (Prop_LUT5_I3_O)        0.022     0.107 r  tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/hrmaskReg_0_i_1__0/O
                         net (fo=1, unplaced)         0.016     0.123    tlDM/dmInner/dmInner/hrmaskReg_0_reg_0
                         FDRE                                         r  tlDM/dmInner/dmInner/hrmaskReg_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tlDM/dmInner/dmInner/hrmaskReg_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/C
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/Q
                         net (fo=1, unplaced)         0.046     0.085    tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hrmask_1
                                                                      r  tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/hrmaskReg_1_i_1__0/I3
                         LUT5 (Prop_LUT5_I3_O)        0.022     0.107 r  tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/hrmaskReg_1_i_1__0/O
                         net (fo=1, unplaced)         0.016     0.123    tlDM/dmInner/dmInner/hrmaskReg_1_reg_0
                         FDRE                                         r  tlDM/dmInner/dmInner/hrmaskReg_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tlDM/dmOuter/asource/nodeOut_a_source/ready_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_0_reg/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_0_reg/Q
                         net (fo=1, unplaced)         0.046     0.085    tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_0
                                                                      r  tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/ready_reg_i_1__10/I3
                         LUT4 (Prop_LUT4_I3_O)        0.022     0.107 r  tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/ready_reg_i_1__10/O
                         net (fo=1, unplaced)         0.016     0.123    tlDM/dmOuter/asource/nodeOut_a_source/ready_reg0
                         FDCE                                         r  tlDM/dmOuter/asource/nodeOut_a_source/ready_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/Q
                         net (fo=2, unplaced)         0.046     0.085    dtm/DMCONTROLReg_ndmreset
                                                                      r  dtm/DMCONTROLReg_ndmreset_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.022     0.107 r  dtm/DMCONTROLReg_ndmreset_i_1/O
                         net (fo=1, unplaced)         0.016     0.123    tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset0
                         FDCE                                         r  tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlDM/dmOuter/dmOuter/innerCtrlAckHaveResetReg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tlDM/dmOuter/io_innerCtrl_source/mem_0_ackhavereset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  tlDM/dmOuter/dmOuter/innerCtrlAckHaveResetReg_reg/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  tlDM/dmOuter/dmOuter/innerCtrlAckHaveResetReg_reg/Q
                         net (fo=2, unplaced)         0.046     0.085    dtm/innerCtrlAckHaveResetReg
                                                                      r  dtm/mem_0_ackhavereset_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.022     0.107 r  dtm/mem_0_ackhavereset_i_1/O
                         net (fo=1, unplaced)         0.016     0.123    tlDM/dmOuter/io_innerCtrl_source/_dmOuter_io_innerCtrl_bits_ackhavereset
                         FDRE                                         r  tlDM/dmOuter/io_innerCtrl_source/mem_0_ackhavereset_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay          2719 Endpoints
Min Delay          2719 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock
                            (clock source 'clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_cbus_fixedClockNode_anon_out_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.285ns  (logic 1.540ns (35.937%)  route 2.745ns (64.063%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
                                                      0.000    10.000 f  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    10.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      f  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567    10.567 f  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      f  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.567 f  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161    10.728    clock_tap_OBUF
                                                                      f  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    10.756 f  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584    13.340    clock_tap_OBUF_BUFG
                                                                      f  auto_cbus_fixedClockNode_anon_out_clock_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944    14.285 f  auto_cbus_fixedClockNode_anon_out_clock_OBUF_inst/O
                         net (fo=0)                   0.000    14.285    auto_cbus_fixedClockNode_anon_out_clock
                                                                      f  auto_cbus_fixedClockNode_anon_out_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock
                            (clock source 'clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_mbus_fixedClockNode_anon_out_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.285ns  (logic 1.540ns (35.937%)  route 2.745ns (64.063%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
                                                      0.000    10.000 f  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    10.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      f  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567    10.567 f  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      f  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.567 f  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161    10.728    clock_tap_OBUF
                                                                      f  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    10.756 f  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584    13.340    clock_tap_OBUF_BUFG
                                                                      f  auto_mbus_fixedClockNode_anon_out_clock_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944    14.285 f  auto_mbus_fixedClockNode_anon_out_clock_OBUF_inst/O
                         net (fo=0)                   0.000    14.285    auto_mbus_fixedClockNode_anon_out_clock
                                                                      f  auto_mbus_fixedClockNode_anon_out_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock
                            (clock source 'clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_tap
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.285ns  (logic 1.540ns (35.937%)  route 2.745ns (64.063%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
                                                      0.000    10.000 f  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000    10.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      f  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567    10.567 f  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      f  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.567 f  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161    10.728    clock_tap_OBUF
                                                                      f  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    10.756 f  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584    13.340    clock_tap_OBUF_BUFG
                                                                      f  clock_tap_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944    14.285 f  clock_tap_OBUF_inst/O
                         net (fo=0)                   0.000    14.285    clock_tap
                                                                      f  clock_tap (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbus/buffer_1/nodeIn_d_q/wrap_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_axi4_0_b_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.454ns  (logic 1.477ns (33.167%)  route 2.977ns (66.833%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    mbus/buffer_1/nodeIn_d_q/clock_tap_OBUF_BUFG
                         FDRE                                         r  mbus/buffer_1/nodeIn_d_q/wrap_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  mbus/buffer_1/nodeIn_d_q/wrap_reg/Q
                         net (fo=104, unplaced)       0.223     3.642    mbus/buffer_1/nodeIn_d_q/wrap_reg_n_0
                                                                      r  mbus/buffer_1/nodeIn_d_q/mem_axi4_0_b_ready_OBUF_inst_i_3/I2
                         LUT3 (Prop_LUT3_I2_O)        0.035     3.677 f  mbus/buffer_1/nodeIn_d_q/mem_axi4_0_b_ready_OBUF_inst_i_3/O
                         net (fo=7, unplaced)         0.211     3.888    mbus/mbus_xbar/wrap_1_reg_3
                                                                      f  mbus/mbus_xbar/state_1_0_i_2/I3
                         LUT5 (Prop_LUT5_I3_O)        0.035     3.923 f  mbus/mbus_xbar/state_1_0_i_2/O
                         net (fo=10, unplaced)        0.219     4.142    coh_wrapper/cork/state_1_0_reg_0
                                                                      f  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     4.177 r  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/O
                         net (fo=2, unplaced)         0.186     4.363    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2_0
                                                                      r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     4.398 f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/O
                         net (fo=1, unplaced)         0.186     4.584    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36_n_0
                                                                      f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     4.619 r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/O
                         net (fo=10, unplaced)        0.219     4.838    coh_wrapper/cork/q/ram_ext/sink_reg[0]_3
                                                                      r  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.873 f  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/O
                         net (fo=2, unplaced)         0.186     5.059    mbus/mbus_xbar/io_d_bits_opcode[0]
                                                                      f  mbus/mbus_xbar/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     5.094 r  mbus/mbus_xbar/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     5.280    coh_wrapper/cork/pool/beatsLeft_1[2]_i_6
                                                                      r  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     5.315 f  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/O
                         net (fo=2, unplaced)         0.186     5.501    coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_3
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/I0
                         LUT4 (Prop_LUT4_I0_O)        0.069     5.570 f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/O
                         net (fo=4, unplaced)         0.198     5.768    coh_wrapper/cork/maybe_full_reg_0
                                                                      f  coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     5.803 f  coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     6.011    mbus/mbus_xbar/beatsLeft_reg[2]_1
                                                                      f  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     6.046 f  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     6.244    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_1
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_ready_OBUF_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     6.279 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_ready_OBUF_inst_i_1/O
                         net (fo=5, unplaced)         0.571     6.850    mem_axi4_0_b_ready_OBUF
                                                                      r  mem_axi4_0_b_ready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     7.795 r  mem_axi4_0_b_ready_OBUF_inst/O
                         net (fo=0)                   0.000     7.795    mem_axi4_0_b_ready
                                                                      r  mem_axi4_0_b_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mbus/buffer_1/nodeIn_d_q/wrap_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_axi4_0_r_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.436ns  (logic 1.477ns (33.302%)  route 2.959ns (66.698%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    mbus/buffer_1/nodeIn_d_q/clock_tap_OBUF_BUFG
                         FDRE                                         r  mbus/buffer_1/nodeIn_d_q/wrap_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  mbus/buffer_1/nodeIn_d_q/wrap_reg/Q
                         net (fo=104, unplaced)       0.223     3.642    mbus/buffer_1/nodeIn_d_q/wrap_reg_n_0
                                                                      r  mbus/buffer_1/nodeIn_d_q/mem_axi4_0_b_ready_OBUF_inst_i_3/I2
                         LUT3 (Prop_LUT3_I2_O)        0.035     3.677 f  mbus/buffer_1/nodeIn_d_q/mem_axi4_0_b_ready_OBUF_inst_i_3/O
                         net (fo=7, unplaced)         0.211     3.888    mbus/mbus_xbar/wrap_1_reg_3
                                                                      f  mbus/mbus_xbar/state_1_0_i_2/I3
                         LUT5 (Prop_LUT5_I3_O)        0.035     3.923 f  mbus/mbus_xbar/state_1_0_i_2/O
                         net (fo=10, unplaced)        0.219     4.142    coh_wrapper/cork/state_1_0_reg_0
                                                                      f  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     4.177 r  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/O
                         net (fo=2, unplaced)         0.186     4.363    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2_0
                                                                      r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     4.398 f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/O
                         net (fo=1, unplaced)         0.186     4.584    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36_n_0
                                                                      f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     4.619 r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/O
                         net (fo=10, unplaced)        0.219     4.838    coh_wrapper/cork/q/ram_ext/sink_reg[0]_3
                                                                      r  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.873 f  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/O
                         net (fo=2, unplaced)         0.186     5.059    mbus/mbus_xbar/io_d_bits_opcode[0]
                                                                      f  mbus/mbus_xbar/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     5.094 r  mbus/mbus_xbar/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     5.280    coh_wrapper/cork/pool/beatsLeft_1[2]_i_6
                                                                      r  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     5.315 f  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/O
                         net (fo=2, unplaced)         0.186     5.501    coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_3
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/I0
                         LUT4 (Prop_LUT4_I0_O)        0.069     5.570 f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/O
                         net (fo=4, unplaced)         0.198     5.768    coh_wrapper/cork/maybe_full_reg_0
                                                                      f  coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     5.803 f  coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     6.011    mbus/mbus_xbar/beatsLeft_reg[2]_1
                                                                      f  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     6.046 f  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     6.244    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_1
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_r_ready_OBUF_inst_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     6.279 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_r_ready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.553     6.832    mem_axi4_0_r_ready_OBUF
                                                                      r  mem_axi4_0_r_ready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     7.777 r  mem_axi4_0_r_ready_OBUF_inst/O
                         net (fo=0)                   0.000     7.777    mem_axi4_0_r_ready
                                                                      r  mem_axi4_0_r_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_axi4_0_ar_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.263ns  (logic 1.659ns (38.922%)  route 2.604ns (61.078%))
  Logic Levels:           11  (LUT4=3 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/Q
                         net (fo=133, unplaced)       0.246     3.665    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/Q[0]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.814 f  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/O
                         net (fo=2, unplaced)         0.186     4.000    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext_n_185
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     4.035 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/O
                         net (fo=5, unplaced)         0.204     4.239    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/_l2_auto_out_c_valid
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__5/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     4.308 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__5/O
                         net (fo=10, unplaced)        0.219     4.527    coh_wrapper/cork/state_0_reg_0
                                                                      r  coh_wrapper/cork/state_0_i_1__6/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     4.562 r  coh_wrapper/cork/state_0_i_1__6/O
                         net (fo=100, unplaced)       0.271     4.833    coh_wrapper/cork/beatsLeft_reg[2]_0
                                                                      r  coh_wrapper/cork/ram[67]_i_1__0/I2
                         LUT4 (Prop_LUT4_I2_O)        0.069     4.902 r  coh_wrapper/cork/ram[67]_i_1__0/O
                         net (fo=14, unplaced)        0.181     5.083    coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/ram_reg[0]_18
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_w_valid_OBUF_inst_i_7/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     5.173 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_w_valid_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.186     5.359    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_w_valid_OBUF_inst_i_2
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_w_valid_OBUF_inst_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.394 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_w_valid_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.186     5.580    coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/full_reg_36
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_w_valid_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.615 f  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_w_valid_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     5.813    coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/state_0_reg
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_aw_valid_OBUF_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     5.882 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_aw_valid_OBUF_inst_i_2/O
                         net (fo=12, unplaced)        0.174     6.056    coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/full_reg_20
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_ar_valid_OBUF_inst_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.050     6.106 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_ar_valid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.553     6.659    mem_axi4_0_ar_valid_OBUF
                                                                      r  mem_axi4_0_ar_valid_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     7.604 r  mem_axi4_0_ar_valid_OBUF_inst/O
                         net (fo=0)                   0.000     7.604    mem_axi4_0_ar_valid
                                                                      r  mem_axi4_0_ar_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_axi4_0_aw_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.263ns  (logic 1.659ns (38.922%)  route 2.604ns (61.078%))
  Logic Levels:           11  (LUT4=3 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/Q
                         net (fo=133, unplaced)       0.246     3.665    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/Q[0]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.814 f  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/O
                         net (fo=2, unplaced)         0.186     4.000    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext_n_185
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     4.035 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/O
                         net (fo=5, unplaced)         0.204     4.239    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/_l2_auto_out_c_valid
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__5/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     4.308 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__5/O
                         net (fo=10, unplaced)        0.219     4.527    coh_wrapper/cork/state_0_reg_0
                                                                      r  coh_wrapper/cork/state_0_i_1__6/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     4.562 r  coh_wrapper/cork/state_0_i_1__6/O
                         net (fo=100, unplaced)       0.271     4.833    coh_wrapper/cork/beatsLeft_reg[2]_0
                                                                      r  coh_wrapper/cork/ram[67]_i_1__0/I2
                         LUT4 (Prop_LUT4_I2_O)        0.069     4.902 r  coh_wrapper/cork/ram[67]_i_1__0/O
                         net (fo=14, unplaced)        0.181     5.083    coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/ram_reg[0]_18
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_w_valid_OBUF_inst_i_7/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     5.173 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_w_valid_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.186     5.359    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_w_valid_OBUF_inst_i_2
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_w_valid_OBUF_inst_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.394 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_w_valid_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.186     5.580    coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/full_reg_36
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_w_valid_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.615 f  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_w_valid_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     5.813    coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/state_0_reg
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_aw_valid_OBUF_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     5.882 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_aw_valid_OBUF_inst_i_2/O
                         net (fo=12, unplaced)        0.174     6.056    coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/full_reg_20
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_aw_valid_OBUF_inst_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.050     6.106 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_aw_valid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.553     6.659    mem_axi4_0_aw_valid_OBUF
                                                                      r  mem_axi4_0_aw_valid_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     7.604 r  mem_axi4_0_aw_valid_OBUF_inst/O
                         net (fo=0)                   0.000     7.604    mem_axi4_0_aw_valid
                                                                      r  mem_axi4_0_aw_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_axi4_0_w_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.005ns  (logic 1.575ns (39.332%)  route 2.430ns (60.668%))
  Logic Levels:           10  (LUT4=3 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/Q
                         net (fo=133, unplaced)       0.246     3.665    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/Q[0]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.814 f  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/O
                         net (fo=2, unplaced)         0.186     4.000    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext_n_185
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     4.035 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/O
                         net (fo=5, unplaced)         0.204     4.239    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/_l2_auto_out_c_valid
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__5/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     4.308 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__5/O
                         net (fo=10, unplaced)        0.219     4.527    coh_wrapper/cork/state_0_reg_0
                                                                      r  coh_wrapper/cork/state_0_i_1__6/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     4.562 r  coh_wrapper/cork/state_0_i_1__6/O
                         net (fo=100, unplaced)       0.271     4.833    coh_wrapper/cork/beatsLeft_reg[2]_0
                                                                      r  coh_wrapper/cork/ram[67]_i_1__0/I2
                         LUT4 (Prop_LUT4_I2_O)        0.069     4.902 r  coh_wrapper/cork/ram[67]_i_1__0/O
                         net (fo=14, unplaced)        0.181     5.083    coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/ram_reg[0]_18
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_w_valid_OBUF_inst_i_7/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     5.173 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_w_valid_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.186     5.359    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_w_valid_OBUF_inst_i_2
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_w_valid_OBUF_inst_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.394 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_w_valid_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.186     5.580    coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/full_reg_36
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_w_valid_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.615 f  coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/mem_axi4_0_w_valid_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     5.813    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/nodeOut_w_deq_q/full_reg_1
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/nodeOut_w_deq_q/mem_axi4_0_w_valid_OBUF_inst_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     5.848 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/nodeOut_w_deq_q/mem_axi4_0_w_valid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.553     6.401    mem_axi4_0_w_valid_OBUF
                                                                      r  mem_axi4_0_w_valid_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     7.346 r  mem_axi4_0_w_valid_OBUF_inst/O
                         net (fo=0)                   0.000     7.346    mem_axi4_0_w_valid
                                                                      r  mem_axi4_0_w_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_axi4_0_ar_bits_id[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.580ns  (logic 1.515ns (42.325%)  route 2.065ns (57.675%))
  Logic Levels:           8  (LUT1=1 LUT4=3 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/Q
                         net (fo=133, unplaced)       0.246     3.665    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/Q[0]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.814 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/O
                         net (fo=2, unplaced)         0.186     4.000    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext_n_185
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     4.035 f  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/O
                         net (fo=5, unplaced)         0.204     4.239    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/_l2_auto_out_c_valid
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__5/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     4.308 f  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__5/O
                         net (fo=10, unplaced)        0.219     4.527    coh_wrapper/cork/state_0_reg_0
                                                                      f  coh_wrapper/cork/state_0_i_1__6/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     4.562 f  coh_wrapper/cork/state_0_i_1__6/O
                         net (fo=100, unplaced)       0.271     4.833    coh_wrapper/cork/beatsLeft_reg[2]_0
                                                                      f  coh_wrapper/cork/ram[67]_i_1__0/I2
                         LUT4 (Prop_LUT4_I2_O)        0.069     4.902 f  coh_wrapper/cork/ram[67]_i_1__0/O
                         net (fo=14, unplaced)        0.178     5.080    coh_wrapper/cork/beatsLeft_reg[0]_5
                                                                      f  coh_wrapper/cork/mem_axi4_0_aw_bits_id_OBUF[3]_inst_i_2/I3
                         LUT5 (Prop_LUT5_I3_O)        0.100     5.180 f  coh_wrapper/cork/mem_axi4_0_aw_bits_id_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.208     5.388    coh_wrapper/cork/ram_reg[3]
                                                                      f  coh_wrapper/cork/mem_axi4_0_aw_bits_id_OBUF[3]_inst_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     5.423 r  coh_wrapper/cork/mem_axi4_0_aw_bits_id_OBUF[3]_inst_i_1/O
                         net (fo=2, unplaced)         0.553     5.976    mem_axi4_0_ar_bits_id_OBUF[3]
                                                                      r  mem_axi4_0_ar_bits_id_OBUF[3]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     6.921 r  mem_axi4_0_ar_bits_id_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.921    mem_axi4_0_ar_bits_id[3]
                                                                      r  mem_axi4_0_ar_bits_id[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_axi4_0_aw_bits_id[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.580ns  (logic 1.515ns (42.325%)  route 2.065ns (57.675%))
  Logic Levels:           8  (LUT1=1 LUT4=3 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.584     3.340    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/clock_tap_OBUF_BUFG
                         FDRE                                         r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/Q
                         net (fo=133, unplaced)       0.246     3.665    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/Q[0]
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.814 r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/O
                         net (fo=2, unplaced)         0.186     4.000    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext_n_185
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     4.035 f  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/O
                         net (fo=5, unplaced)         0.204     4.239    coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/_l2_auto_out_c_valid
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__5/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     4.308 f  coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__5/O
                         net (fo=10, unplaced)        0.219     4.527    coh_wrapper/cork/state_0_reg_0
                                                                      f  coh_wrapper/cork/state_0_i_1__6/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     4.562 f  coh_wrapper/cork/state_0_i_1__6/O
                         net (fo=100, unplaced)       0.271     4.833    coh_wrapper/cork/beatsLeft_reg[2]_0
                                                                      f  coh_wrapper/cork/ram[67]_i_1__0/I2
                         LUT4 (Prop_LUT4_I2_O)        0.069     4.902 f  coh_wrapper/cork/ram[67]_i_1__0/O
                         net (fo=14, unplaced)        0.178     5.080    coh_wrapper/cork/beatsLeft_reg[0]_5
                                                                      f  coh_wrapper/cork/mem_axi4_0_aw_bits_id_OBUF[3]_inst_i_2/I3
                         LUT5 (Prop_LUT5_I3_O)        0.100     5.180 f  coh_wrapper/cork/mem_axi4_0_aw_bits_id_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.208     5.388    coh_wrapper/cork/ram_reg[3]
                                                                      f  coh_wrapper/cork/mem_axi4_0_aw_bits_id_OBUF[3]_inst_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     5.423 r  coh_wrapper/cork/mem_axi4_0_aw_bits_id_OBUF[3]_inst_i_1/O
                         net (fo=2, unplaced)         0.553     5.976    mem_axi4_0_ar_bits_id_OBUF[3]
                                                                      r  mem_axi4_0_aw_bits_id_OBUF[3]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     6.921 r  mem_axi4_0_aw_bits_id_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.921    mem_axi4_0_aw_bits_id[3]
                                                                      r  mem_axi4_0_aw_bits_id[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_in_async/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[0]/Q
                         net (fo=1, unplaced)         0.094     1.532    serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/ridx_gray[0]
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_in_async/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[1]/Q
                         net (fo=1, unplaced)         0.094     1.532    serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/ridx_gray[0]
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_in_async/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[2]/Q
                         net (fo=1, unplaced)         0.094     1.532    serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/ridx_gray[0]
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/Q
                         net (fo=1, unplaced)         0.094     1.532    serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg_0
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_in_async_1/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[0]/Q
                         net (fo=1, unplaced)         0.094     1.532    serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/ridx_gray[0]
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_in_async_1/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[1]/Q
                         net (fo=1, unplaced)         0.094     1.532    serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/ridx_gray[0]
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_in_async_1/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[2]/Q
                         net (fo=1, unplaced)         0.094     1.532    serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/ridx_gray[0]
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_in_async_2/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[0]/Q
                         net (fo=1, unplaced)         0.094     1.532    serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/ridx_gray[0]
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_in_async_2/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[1]/Q
                         net (fo=1, unplaced)         0.094     1.532    serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/ridx_gray[0]
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.114     1.399    serial_tl_domain/phy/in_phits_in_async_2/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[2]/Q
                         net (fo=1, unplaced)         0.094     1.532    serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/ridx_gray[0]
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay          1355 Endpoints
Min Delay          1355 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_axi4_0_b_valid
                            (input port)
  Destination:            mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_14/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.375ns  (logic 1.294ns (29.584%)  route 3.081ns (70.416%))
  Logic Levels:           16  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mem_axi4_0_b_valid (IN)
                         net (fo=0)                   0.000     0.000    mem_axi4_0_b_valid_IBUF_inst/I
                                                                      f  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    mem_axi4_0_b_valid_IBUF_inst/OUT
                                                                      f  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, unplaced)         0.494     1.061    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_valid_IBUF
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     1.210 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/O
                         net (fo=7, unplaced)         0.165     1.375    mbus/mbus_xbar/state_0_reg_2
                                                                      f  mbus/mbus_xbar/state_1_0_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     1.465 r  mbus/mbus_xbar/state_1_0_i_2/O
                         net (fo=10, unplaced)        0.219     1.684    coh_wrapper/cork/state_1_0_reg_0
                                                                      r  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.719 f  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/O
                         net (fo=2, unplaced)         0.186     1.905    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2_0
                                                                      f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     1.940 r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/O
                         net (fo=1, unplaced)         0.186     2.126    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36_n_0
                                                                      r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     2.161 f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/O
                         net (fo=10, unplaced)        0.219     2.380    coh_wrapper/cork/q/ram_ext/sink_reg[0]_3
                                                                      f  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.415 r  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/O
                         net (fo=2, unplaced)         0.186     2.601    mbus/mbus_xbar/io_d_bits_opcode[0]
                                                                      r  mbus/mbus_xbar/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     2.636 f  mbus/mbus_xbar/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     2.822    coh_wrapper/cork/pool/beatsLeft_1[2]_i_6
                                                                      f  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.857 r  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/O
                         net (fo=2, unplaced)         0.186     3.043    coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_3
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/I0
                         LUT4 (Prop_LUT4_I0_O)        0.069     3.112 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/O
                         net (fo=4, unplaced)         0.198     3.310    coh_wrapper/cork/maybe_full_reg_0
                                                                      r  coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.345 r  coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     3.553    mbus/mbus_xbar/beatsLeft_reg[2]_1
                                                                      r  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.588 r  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     3.786    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_1
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_ready_OBUF_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.821 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_ready_OBUF_inst_i_1/O
                         net (fo=5, unplaced)         0.204     4.025    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_0
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/full_i_2__3/I2
                         LUT4 (Prop_LUT4_I2_O)        0.069     4.094 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/full_i_2__3/O
                         net (fo=4, unplaced)         0.198     4.292    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_14/full_reg_1
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_14/full_i_1__12/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     4.327 r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_14/full_i_1__12/O
                         net (fo=1, unplaced)         0.048     4.375    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_14/full_i_1__12_n_0
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_14/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439     2.913    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_14/clock_tap_OBUF_BUFG
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_14/full_reg/C

Slack:                    inf
  Source:                 mem_axi4_0_b_valid
                            (input port)
  Destination:            mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_15/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.375ns  (logic 1.294ns (29.584%)  route 3.081ns (70.416%))
  Logic Levels:           16  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mem_axi4_0_b_valid (IN)
                         net (fo=0)                   0.000     0.000    mem_axi4_0_b_valid_IBUF_inst/I
                                                                      f  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    mem_axi4_0_b_valid_IBUF_inst/OUT
                                                                      f  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, unplaced)         0.494     1.061    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_valid_IBUF
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     1.210 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/O
                         net (fo=7, unplaced)         0.165     1.375    mbus/mbus_xbar/state_0_reg_2
                                                                      f  mbus/mbus_xbar/state_1_0_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     1.465 r  mbus/mbus_xbar/state_1_0_i_2/O
                         net (fo=10, unplaced)        0.219     1.684    coh_wrapper/cork/state_1_0_reg_0
                                                                      r  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.719 f  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/O
                         net (fo=2, unplaced)         0.186     1.905    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2_0
                                                                      f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     1.940 r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/O
                         net (fo=1, unplaced)         0.186     2.126    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36_n_0
                                                                      r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     2.161 f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/O
                         net (fo=10, unplaced)        0.219     2.380    coh_wrapper/cork/q/ram_ext/sink_reg[0]_3
                                                                      f  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.415 r  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/O
                         net (fo=2, unplaced)         0.186     2.601    mbus/mbus_xbar/io_d_bits_opcode[0]
                                                                      r  mbus/mbus_xbar/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     2.636 f  mbus/mbus_xbar/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     2.822    coh_wrapper/cork/pool/beatsLeft_1[2]_i_6
                                                                      f  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.857 r  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/O
                         net (fo=2, unplaced)         0.186     3.043    coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_3
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/I0
                         LUT4 (Prop_LUT4_I0_O)        0.069     3.112 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/O
                         net (fo=4, unplaced)         0.198     3.310    coh_wrapper/cork/maybe_full_reg_0
                                                                      r  coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.345 r  coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     3.553    mbus/mbus_xbar/beatsLeft_reg[2]_1
                                                                      r  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.588 r  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     3.786    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_1
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_ready_OBUF_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.821 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_ready_OBUF_inst_i_1/O
                         net (fo=5, unplaced)         0.204     4.025    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_0
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/full_i_2__3/I2
                         LUT4 (Prop_LUT4_I2_O)        0.069     4.094 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/full_i_2__3/O
                         net (fo=4, unplaced)         0.198     4.292    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_15/full_reg_1
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_15/full_i_1__13/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     4.327 r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_15/full_i_1__13/O
                         net (fo=1, unplaced)         0.048     4.375    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_15/full_i_1__13_n_0
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_15/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439     2.913    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_15/clock_tap_OBUF_BUFG
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_15/full_reg/C

Slack:                    inf
  Source:                 mem_axi4_0_b_valid
                            (input port)
  Destination:            mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_16/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.375ns  (logic 1.294ns (29.584%)  route 3.081ns (70.416%))
  Logic Levels:           16  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mem_axi4_0_b_valid (IN)
                         net (fo=0)                   0.000     0.000    mem_axi4_0_b_valid_IBUF_inst/I
                                                                      f  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    mem_axi4_0_b_valid_IBUF_inst/OUT
                                                                      f  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, unplaced)         0.494     1.061    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_valid_IBUF
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     1.210 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/O
                         net (fo=7, unplaced)         0.165     1.375    mbus/mbus_xbar/state_0_reg_2
                                                                      f  mbus/mbus_xbar/state_1_0_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     1.465 r  mbus/mbus_xbar/state_1_0_i_2/O
                         net (fo=10, unplaced)        0.219     1.684    coh_wrapper/cork/state_1_0_reg_0
                                                                      r  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.719 f  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/O
                         net (fo=2, unplaced)         0.186     1.905    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2_0
                                                                      f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     1.940 r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/O
                         net (fo=1, unplaced)         0.186     2.126    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36_n_0
                                                                      r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     2.161 f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/O
                         net (fo=10, unplaced)        0.219     2.380    coh_wrapper/cork/q/ram_ext/sink_reg[0]_3
                                                                      f  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.415 r  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/O
                         net (fo=2, unplaced)         0.186     2.601    mbus/mbus_xbar/io_d_bits_opcode[0]
                                                                      r  mbus/mbus_xbar/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     2.636 f  mbus/mbus_xbar/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     2.822    coh_wrapper/cork/pool/beatsLeft_1[2]_i_6
                                                                      f  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.857 r  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/O
                         net (fo=2, unplaced)         0.186     3.043    coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_3
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/I0
                         LUT4 (Prop_LUT4_I0_O)        0.069     3.112 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/O
                         net (fo=4, unplaced)         0.198     3.310    coh_wrapper/cork/maybe_full_reg_0
                                                                      r  coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.345 r  coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     3.553    mbus/mbus_xbar/beatsLeft_reg[2]_1
                                                                      r  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.588 r  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     3.786    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_1
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_ready_OBUF_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.821 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_ready_OBUF_inst_i_1/O
                         net (fo=5, unplaced)         0.204     4.025    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_0
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/full_i_2__3/I2
                         LUT4 (Prop_LUT4_I2_O)        0.069     4.094 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/full_i_2__3/O
                         net (fo=4, unplaced)         0.198     4.292    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_16/full_reg_1
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_16/full_i_1__15/I3
                         LUT5 (Prop_LUT5_I3_O)        0.035     4.327 r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_16/full_i_1__15/O
                         net (fo=1, unplaced)         0.048     4.375    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_16/full_i_1__15_n_0
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_16/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439     2.913    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_16/clock_tap_OBUF_BUFG
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_16/full_reg/C

Slack:                    inf
  Source:                 mem_axi4_0_b_valid
                            (input port)
  Destination:            mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_17/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.375ns  (logic 1.294ns (29.584%)  route 3.081ns (70.416%))
  Logic Levels:           16  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mem_axi4_0_b_valid (IN)
                         net (fo=0)                   0.000     0.000    mem_axi4_0_b_valid_IBUF_inst/I
                                                                      f  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    mem_axi4_0_b_valid_IBUF_inst/OUT
                                                                      f  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, unplaced)         0.494     1.061    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_valid_IBUF
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     1.210 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/O
                         net (fo=7, unplaced)         0.165     1.375    mbus/mbus_xbar/state_0_reg_2
                                                                      f  mbus/mbus_xbar/state_1_0_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     1.465 r  mbus/mbus_xbar/state_1_0_i_2/O
                         net (fo=10, unplaced)        0.219     1.684    coh_wrapper/cork/state_1_0_reg_0
                                                                      r  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.719 f  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/O
                         net (fo=2, unplaced)         0.186     1.905    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2_0
                                                                      f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     1.940 r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/O
                         net (fo=1, unplaced)         0.186     2.126    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36_n_0
                                                                      r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     2.161 f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/O
                         net (fo=10, unplaced)        0.219     2.380    coh_wrapper/cork/q/ram_ext/sink_reg[0]_3
                                                                      f  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.415 r  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/O
                         net (fo=2, unplaced)         0.186     2.601    mbus/mbus_xbar/io_d_bits_opcode[0]
                                                                      r  mbus/mbus_xbar/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     2.636 f  mbus/mbus_xbar/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     2.822    coh_wrapper/cork/pool/beatsLeft_1[2]_i_6
                                                                      f  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.857 r  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/O
                         net (fo=2, unplaced)         0.186     3.043    coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_3
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/I0
                         LUT4 (Prop_LUT4_I0_O)        0.069     3.112 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/O
                         net (fo=4, unplaced)         0.198     3.310    coh_wrapper/cork/maybe_full_reg_0
                                                                      r  coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.345 r  coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     3.553    mbus/mbus_xbar/beatsLeft_reg[2]_1
                                                                      r  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.588 r  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     3.786    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_1
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_ready_OBUF_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.821 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_ready_OBUF_inst_i_1/O
                         net (fo=5, unplaced)         0.204     4.025    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_0
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/full_i_2__3/I2
                         LUT4 (Prop_LUT4_I2_O)        0.069     4.094 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/full_i_2__3/O
                         net (fo=4, unplaced)         0.198     4.292    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_17/full_reg_1
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_17/full_i_1__14/I3
                         LUT5 (Prop_LUT5_I3_O)        0.035     4.327 r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_17/full_i_1__14/O
                         net (fo=1, unplaced)         0.048     4.375    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_17/full_i_1__14_n_0
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_17/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439     2.913    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_17/clock_tap_OBUF_BUFG
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_17/full_reg/C

Slack:                    inf
  Source:                 mem_axi4_0_b_valid
                            (input port)
  Destination:            mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.369ns  (logic 1.294ns (29.624%)  route 3.075ns (70.376%))
  Logic Levels:           16  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mem_axi4_0_b_valid (IN)
                         net (fo=0)                   0.000     0.000    mem_axi4_0_b_valid_IBUF_inst/I
                                                                      f  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    mem_axi4_0_b_valid_IBUF_inst/OUT
                                                                      f  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, unplaced)         0.494     1.061    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_valid_IBUF
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     1.210 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/O
                         net (fo=7, unplaced)         0.165     1.375    mbus/mbus_xbar/state_0_reg_2
                                                                      f  mbus/mbus_xbar/state_1_0_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     1.465 r  mbus/mbus_xbar/state_1_0_i_2/O
                         net (fo=10, unplaced)        0.219     1.684    coh_wrapper/cork/state_1_0_reg_0
                                                                      r  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.719 f  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/O
                         net (fo=2, unplaced)         0.186     1.905    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2_0
                                                                      f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     1.940 r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/O
                         net (fo=1, unplaced)         0.186     2.126    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36_n_0
                                                                      r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     2.161 f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/O
                         net (fo=10, unplaced)        0.219     2.380    coh_wrapper/cork/q/ram_ext/sink_reg[0]_3
                                                                      f  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.415 r  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/O
                         net (fo=2, unplaced)         0.186     2.601    mbus/mbus_xbar/io_d_bits_opcode[0]
                                                                      r  mbus/mbus_xbar/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     2.636 f  mbus/mbus_xbar/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     2.822    coh_wrapper/cork/pool/beatsLeft_1[2]_i_6
                                                                      f  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.857 r  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/O
                         net (fo=2, unplaced)         0.186     3.043    coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_3
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/I0
                         LUT4 (Prop_LUT4_I0_O)        0.069     3.112 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/O
                         net (fo=4, unplaced)         0.198     3.310    coh_wrapper/cork/maybe_full_reg_0
                                                                      r  coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.345 r  coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     3.553    mbus/mbus_xbar/beatsLeft_reg[2]_1
                                                                      r  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.588 r  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     3.786    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_1
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_holds_d_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     3.821 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_holds_d_i_3/O
                         net (fo=4, unplaced)         0.198     4.019    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_holds_d_i_3_n_0
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/full_i_2__5/I1
                         LUT3 (Prop_LUT3_I1_O)        0.069     4.088 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/full_i_2__5/O
                         net (fo=4, unplaced)         0.198     4.286    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap/full_reg_1
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap/full_i_1__7/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.321 r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap/full_i_1__7/O
                         net (fo=1, unplaced)         0.048     4.369    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap/full_i_1__7_n_0
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439     2.913    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap/clock_tap_OBUF_BUFG
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap/full_reg/C

Slack:                    inf
  Source:                 mem_axi4_0_b_valid
                            (input port)
  Destination:            mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_1/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.369ns  (logic 1.294ns (29.624%)  route 3.075ns (70.376%))
  Logic Levels:           16  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mem_axi4_0_b_valid (IN)
                         net (fo=0)                   0.000     0.000    mem_axi4_0_b_valid_IBUF_inst/I
                                                                      f  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    mem_axi4_0_b_valid_IBUF_inst/OUT
                                                                      f  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, unplaced)         0.494     1.061    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_valid_IBUF
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     1.210 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/O
                         net (fo=7, unplaced)         0.165     1.375    mbus/mbus_xbar/state_0_reg_2
                                                                      f  mbus/mbus_xbar/state_1_0_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     1.465 r  mbus/mbus_xbar/state_1_0_i_2/O
                         net (fo=10, unplaced)        0.219     1.684    coh_wrapper/cork/state_1_0_reg_0
                                                                      r  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.719 f  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/O
                         net (fo=2, unplaced)         0.186     1.905    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2_0
                                                                      f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     1.940 r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/O
                         net (fo=1, unplaced)         0.186     2.126    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36_n_0
                                                                      r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     2.161 f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/O
                         net (fo=10, unplaced)        0.219     2.380    coh_wrapper/cork/q/ram_ext/sink_reg[0]_3
                                                                      f  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.415 r  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/O
                         net (fo=2, unplaced)         0.186     2.601    mbus/mbus_xbar/io_d_bits_opcode[0]
                                                                      r  mbus/mbus_xbar/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     2.636 f  mbus/mbus_xbar/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     2.822    coh_wrapper/cork/pool/beatsLeft_1[2]_i_6
                                                                      f  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.857 r  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/O
                         net (fo=2, unplaced)         0.186     3.043    coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_3
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/I0
                         LUT4 (Prop_LUT4_I0_O)        0.069     3.112 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/O
                         net (fo=4, unplaced)         0.198     3.310    coh_wrapper/cork/maybe_full_reg_0
                                                                      r  coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.345 r  coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     3.553    mbus/mbus_xbar/beatsLeft_reg[2]_1
                                                                      r  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.588 r  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     3.786    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_1
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_holds_d_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     3.821 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_holds_d_i_3/O
                         net (fo=4, unplaced)         0.198     4.019    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_holds_d_i_3_n_0
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/full_i_2__5/I1
                         LUT3 (Prop_LUT3_I1_O)        0.069     4.088 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/full_i_2__5/O
                         net (fo=4, unplaced)         0.198     4.286    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_1/full_reg_1
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_1/full_i_1__6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.321 r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_1/full_i_1__6/O
                         net (fo=1, unplaced)         0.048     4.369    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_1/full_i_1__6_n_0
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_1/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439     2.913    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_1/clock_tap_OBUF_BUFG
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_1/full_reg/C

Slack:                    inf
  Source:                 mem_axi4_0_b_valid
                            (input port)
  Destination:            mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_2/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.369ns  (logic 1.294ns (29.624%)  route 3.075ns (70.376%))
  Logic Levels:           16  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mem_axi4_0_b_valid (IN)
                         net (fo=0)                   0.000     0.000    mem_axi4_0_b_valid_IBUF_inst/I
                                                                      f  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    mem_axi4_0_b_valid_IBUF_inst/OUT
                                                                      f  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, unplaced)         0.494     1.061    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_valid_IBUF
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     1.210 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/O
                         net (fo=7, unplaced)         0.165     1.375    mbus/mbus_xbar/state_0_reg_2
                                                                      f  mbus/mbus_xbar/state_1_0_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     1.465 r  mbus/mbus_xbar/state_1_0_i_2/O
                         net (fo=10, unplaced)        0.219     1.684    coh_wrapper/cork/state_1_0_reg_0
                                                                      r  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.719 f  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/O
                         net (fo=2, unplaced)         0.186     1.905    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2_0
                                                                      f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     1.940 r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/O
                         net (fo=1, unplaced)         0.186     2.126    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36_n_0
                                                                      r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     2.161 f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/O
                         net (fo=10, unplaced)        0.219     2.380    coh_wrapper/cork/q/ram_ext/sink_reg[0]_3
                                                                      f  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.415 r  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/O
                         net (fo=2, unplaced)         0.186     2.601    mbus/mbus_xbar/io_d_bits_opcode[0]
                                                                      r  mbus/mbus_xbar/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     2.636 f  mbus/mbus_xbar/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     2.822    coh_wrapper/cork/pool/beatsLeft_1[2]_i_6
                                                                      f  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.857 r  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/O
                         net (fo=2, unplaced)         0.186     3.043    coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_3
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/I0
                         LUT4 (Prop_LUT4_I0_O)        0.069     3.112 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/O
                         net (fo=4, unplaced)         0.198     3.310    coh_wrapper/cork/maybe_full_reg_0
                                                                      r  coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.345 r  coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     3.553    mbus/mbus_xbar/beatsLeft_reg[2]_1
                                                                      r  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.588 r  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     3.786    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_1
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_holds_d_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     3.821 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_holds_d_i_3/O
                         net (fo=4, unplaced)         0.198     4.019    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_holds_d_i_3_n_0
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/full_i_2__5/I1
                         LUT3 (Prop_LUT3_I1_O)        0.069     4.088 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/full_i_2__5/O
                         net (fo=4, unplaced)         0.198     4.286    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_2/full_reg_2
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_2/full_i_1__5/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     4.321 r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_2/full_i_1__5/O
                         net (fo=1, unplaced)         0.048     4.369    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_2/full_i_1__5_n_0
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_2/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439     2.913    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_2/clock_tap_OBUF_BUFG
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_2/full_reg/C

Slack:                    inf
  Source:                 mem_axi4_0_b_valid
                            (input port)
  Destination:            mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_3/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.369ns  (logic 1.294ns (29.624%)  route 3.075ns (70.376%))
  Logic Levels:           16  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mem_axi4_0_b_valid (IN)
                         net (fo=0)                   0.000     0.000    mem_axi4_0_b_valid_IBUF_inst/I
                                                                      f  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    mem_axi4_0_b_valid_IBUF_inst/OUT
                                                                      f  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, unplaced)         0.494     1.061    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_valid_IBUF
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     1.210 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/O
                         net (fo=7, unplaced)         0.165     1.375    mbus/mbus_xbar/state_0_reg_2
                                                                      f  mbus/mbus_xbar/state_1_0_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     1.465 r  mbus/mbus_xbar/state_1_0_i_2/O
                         net (fo=10, unplaced)        0.219     1.684    coh_wrapper/cork/state_1_0_reg_0
                                                                      r  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.719 f  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/O
                         net (fo=2, unplaced)         0.186     1.905    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2_0
                                                                      f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     1.940 r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/O
                         net (fo=1, unplaced)         0.186     2.126    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36_n_0
                                                                      r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     2.161 f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/O
                         net (fo=10, unplaced)        0.219     2.380    coh_wrapper/cork/q/ram_ext/sink_reg[0]_3
                                                                      f  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.415 r  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/O
                         net (fo=2, unplaced)         0.186     2.601    mbus/mbus_xbar/io_d_bits_opcode[0]
                                                                      r  mbus/mbus_xbar/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     2.636 f  mbus/mbus_xbar/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     2.822    coh_wrapper/cork/pool/beatsLeft_1[2]_i_6
                                                                      f  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.857 r  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/O
                         net (fo=2, unplaced)         0.186     3.043    coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_3
                                                                      r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/I0
                         LUT4 (Prop_LUT4_I0_O)        0.069     3.112 r  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/O
                         net (fo=4, unplaced)         0.198     3.310    coh_wrapper/cork/maybe_full_reg_0
                                                                      r  coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.345 r  coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     3.553    mbus/mbus_xbar/beatsLeft_reg[2]_1
                                                                      r  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.588 r  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     3.786    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_1
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_holds_d_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     3.821 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_holds_d_i_3/O
                         net (fo=4, unplaced)         0.198     4.019    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_holds_d_i_3_n_0
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/full_i_2__5/I1
                         LUT3 (Prop_LUT3_I1_O)        0.069     4.088 f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/full_i_2__5/O
                         net (fo=4, unplaced)         0.198     4.286    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_3/full_reg_1
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_3/full_i_1__4/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     4.321 r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_3/full_i_1__4/O
                         net (fo=1, unplaced)         0.048     4.369    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_3/full_i_1__4_n_0
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_3/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439     2.913    mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_3/clock_tap_OBUF_BUFG
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_3/full_reg/C

Slack:                    inf
  Source:                 mem_axi4_0_b_valid
                            (input port)
  Destination:            mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_4_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.363ns  (logic 1.294ns (29.665%)  route 3.069ns (70.335%))
  Logic Levels:           16  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=4 LUT5=6 LUT6=3)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mem_axi4_0_b_valid (IN)
                         net (fo=0)                   0.000     0.000    mem_axi4_0_b_valid_IBUF_inst/I
                                                                      r  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    mem_axi4_0_b_valid_IBUF_inst/OUT
                                                                      r  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, unplaced)         0.494     1.061    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_valid_IBUF
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     1.210 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/O
                         net (fo=7, unplaced)         0.165     1.375    mbus/mbus_xbar/state_0_reg_2
                                                                      r  mbus/mbus_xbar/state_1_0_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     1.465 f  mbus/mbus_xbar/state_1_0_i_2/O
                         net (fo=10, unplaced)        0.219     1.684    coh_wrapper/cork/state_1_0_reg_0
                                                                      f  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.719 r  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/O
                         net (fo=2, unplaced)         0.186     1.905    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2_0
                                                                      r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     1.940 f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/O
                         net (fo=1, unplaced)         0.186     2.126    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36_n_0
                                                                      f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     2.161 r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/O
                         net (fo=10, unplaced)        0.219     2.380    coh_wrapper/cork/q/ram_ext/sink_reg[0]_3
                                                                      r  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.415 f  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/O
                         net (fo=2, unplaced)         0.186     2.601    mbus/mbus_xbar/io_d_bits_opcode[0]
                                                                      f  mbus/mbus_xbar/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     2.636 r  mbus/mbus_xbar/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     2.822    coh_wrapper/cork/pool/beatsLeft_1[2]_i_6
                                                                      r  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.857 f  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/O
                         net (fo=2, unplaced)         0.186     3.043    coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_3
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/I0
                         LUT4 (Prop_LUT4_I0_O)        0.069     3.112 f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/O
                         net (fo=4, unplaced)         0.198     3.310    coh_wrapper/cork/maybe_full_reg_0
                                                                      f  coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.345 f  coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     3.553    mbus/mbus_xbar/beatsLeft_reg[2]_1
                                                                      f  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.588 f  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     3.786    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_1
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_i_5/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     3.821 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_i_5/O
                         net (fo=3, unplaced)         0.192     4.013    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_i_5_n_0
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_i_4/I0
                         LUT4 (Prop_LUT4_I0_O)        0.069     4.082 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_i_4/O
                         net (fo=4, unplaced)         0.198     4.280    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_i_4_n_0
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_4_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     4.315 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_4_i_1/O
                         net (fo=1, unplaced)         0.048     4.363    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_405_out
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439     2.913    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/clock_tap_OBUF_BUFG
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_4_reg/C

Slack:                    inf
  Source:                 mem_axi4_0_b_valid
                            (input port)
  Destination:            mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_6_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.363ns  (logic 1.294ns (29.665%)  route 3.069ns (70.335%))
  Logic Levels:           16  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=4 LUT5=5 LUT6=4)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mem_axi4_0_b_valid (IN)
                         net (fo=0)                   0.000     0.000    mem_axi4_0_b_valid_IBUF_inst/I
                                                                      r  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  mem_axi4_0_b_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    mem_axi4_0_b_valid_IBUF_inst/OUT
                                                                      r  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  mem_axi4_0_b_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, unplaced)         0.494     1.061    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/mem_axi4_0_b_valid_IBUF
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     1.210 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_3/O
                         net (fo=7, unplaced)         0.165     1.375    mbus/mbus_xbar/state_0_reg_2
                                                                      r  mbus/mbus_xbar/state_1_0_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     1.465 f  mbus/mbus_xbar/state_1_0_i_2/O
                         net (fo=10, unplaced)        0.219     1.684    coh_wrapper/cork/state_1_0_reg_0
                                                                      f  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.719 r  coh_wrapper/cork/Memory_reg_0_1_0_13_i_48/O
                         net (fo=2, unplaced)         0.186     1.905    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2_0
                                                                      r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     1.940 f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36/O
                         net (fo=1, unplaced)         0.186     2.126    coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_36_n_0
                                                                      f  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     2.161 r  coh_wrapper/cork/q_1/Memory_reg_0_1_0_13_i_22__2/O
                         net (fo=10, unplaced)        0.219     2.380    coh_wrapper/cork/q/ram_ext/sink_reg[0]_3
                                                                      r  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.415 f  coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_5__4/O
                         net (fo=2, unplaced)         0.186     2.601    mbus/mbus_xbar/io_d_bits_opcode[0]
                                                                      f  mbus/mbus_xbar/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     2.636 r  mbus/mbus_xbar/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     2.822    coh_wrapper/cork/pool/beatsLeft_1[2]_i_6
                                                                      r  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.857 f  coh_wrapper/cork/pool/Memory_reg_0_1_0_13_i_31/O
                         net (fo=2, unplaced)         0.186     3.043    coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_3
                                                                      f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/I0
                         LUT4 (Prop_LUT4_I0_O)        0.069     3.112 f  coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/beatsLeft_1[2]_i_6/O
                         net (fo=4, unplaced)         0.198     3.310    coh_wrapper/cork/maybe_full_reg_0
                                                                      f  coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.345 f  coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     3.553    mbus/mbus_xbar/beatsLeft_reg[2]_1
                                                                      f  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.588 f  mbus/mbus_xbar/mem_axi4_0_b_ready_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     3.786    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[0]_1
                                                                      f  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_i_5/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     3.821 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_i_5/O
                         net (fo=3, unplaced)         0.192     4.013    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_i_5_n_0
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_i_4/I0
                         LUT4 (Prop_LUT4_I0_O)        0.069     4.082 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_i_4/O
                         net (fo=4, unplaced)         0.198     4.280    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_i_4_n_0
                                                                      r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_6_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     4.315 r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_6_i_1/O
                         net (fo=1, unplaced)         0.048     4.363    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_603_out
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     2.439     2.913    mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/clock_tap_OBUF_BUFG
                         FDRE                                         r  mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/count_6_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/Q
                         net (fo=1, unplaced)         0.094     0.133    serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg_0
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/C

Slack:                    inf
  Source:                 serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[0]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[0]/Q
                         net (fo=1, unplaced)         0.094     0.133    serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain/sync_2_reg_0[0]
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain/sync_2_reg/C

Slack:                    inf
  Source:                 serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[1]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[1]/Q
                         net (fo=1, unplaced)         0.094     0.133    serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg_0[0]
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_1/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg/C

Slack:                    inf
  Source:                 serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[2]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[2]/Q
                         net (fo=1, unplaced)         0.094     0.133    serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg_0[0]
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_2/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/C

Slack:                    inf
  Source:                 serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[0]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[0]/Q
                         net (fo=1, unplaced)         0.094     0.133    serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg_0[0]
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg/C

Slack:                    inf
  Source:                 serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[1]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[1]/Q
                         net (fo=1, unplaced)         0.094     0.133    serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg_0[0]
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_1/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg/C

Slack:                    inf
  Source:                 serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[2]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[2]/Q
                         net (fo=1, unplaced)         0.094     0.133    serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg_0[0]
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_2/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg/C

Slack:                    inf
  Source:                 serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[0]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[0]/Q
                         net (fo=1, unplaced)         0.094     0.133    serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg_0[0]
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg/C

Slack:                    inf
  Source:                 serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[1]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[1]/Q
                         net (fo=1, unplaced)         0.094     0.133    serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg_0[0]
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_1/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg/C

Slack:                    inf
  Source:                 serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[2]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[2]/Q
                         net (fo=1, unplaced)         0.094     0.133    serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg_0[0]
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (IN)
                         net (fo=0)                   0.000     0.000    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/I
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/OUT
                                                                      r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=35469, unplaced)     1.259     1.748    serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_2/clock_tap_OBUF_BUFG
                         FDCE                                         r  serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg/C





