<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Joe\dev\brus16\gowin\impl\gwsynthesis\gowin.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Joe\dev\brus16\gowin\src\gowin.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Joe\dev\brus16\gowin\src\gowin.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Oct 31 23:39:46 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9217</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3248</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>vga_x5</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk </td>
<td>clk</td>
<td>vga_x5 </td>
</tr>
<tr>
<td>3</td>
<td>system_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>vga_x5 </td>
<td>vga_x5</td>
<td>system_clk </td>
</tr>
<tr>
<td>4</td>
<td>rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>gowin_ibuf_clk/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000
<td>0.000</td>
<td>7.936</td>
<td>gowin_ibuf_clk/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.809</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>gowin_ibuf_clk/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>system_clk</td>
<td>25.200(MHz)</td>
<td>32.220(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>system_clk</td>
<td>25.200(MHz)</td>
<td>32.220(MHz)</td>
<td>13</td>
<td>cpu cpu/alu cpu/rstack cpu/stack memory program_memory </td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of vga_x5!</h4>
<h4>No timing paths to get frequency of rPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vga_x5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vga_x5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>system_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>system_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.646</td>
<td>cpu/sp_0_s1/Q</td>
<td>cpu/stack/data_data_0_0_s0/DI[0]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>30.993</td>
</tr>
<tr>
<td>2</td>
<td>8.841</td>
<td>was_reset_s4/Q</td>
<td>program_memory/pROM/prom_inst_0/AD[13]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>30.798</td>
</tr>
<tr>
<td>3</td>
<td>8.969</td>
<td>cpu/sp_0_s1/Q</td>
<td>cpu/stack/data_data_1_3_s/DI[0]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>30.670</td>
</tr>
<tr>
<td>4</td>
<td>9.131</td>
<td>cpu/sp_0_s1/Q</td>
<td>cpu/stack/data_data_1_0_s0/DI[0]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>30.509</td>
</tr>
<tr>
<td>5</td>
<td>9.197</td>
<td>was_reset_s4/Q</td>
<td>program_memory/pROM/prom_inst_0/AD[10]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>30.442</td>
</tr>
<tr>
<td>6</td>
<td>9.274</td>
<td>was_reset_s4/Q</td>
<td>program_memory/pROM/prom_inst_0/AD[11]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>30.365</td>
</tr>
<tr>
<td>7</td>
<td>9.326</td>
<td>was_reset_s4/Q</td>
<td>program_memory/pROM/prom_inst_1/AD[13]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>30.314</td>
</tr>
<tr>
<td>8</td>
<td>9.405</td>
<td>cpu/sp_0_s1/Q</td>
<td>cpu/stack/data_data_1_2_s/DI[1]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>30.234</td>
</tr>
<tr>
<td>9</td>
<td>9.422</td>
<td>cpu/sp_0_s1/Q</td>
<td>cpu/stack/data_data_0_2_s/DI[1]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>30.218</td>
</tr>
<tr>
<td>10</td>
<td>9.592</td>
<td>cpu/sp_0_s1/Q</td>
<td>cpu/stack/data_data_1_2_s0/DI[1]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>30.047</td>
</tr>
<tr>
<td>11</td>
<td>9.620</td>
<td>cpu/sp_0_s1/Q</td>
<td>cpu/stack/data_data_1_0_s/DI[0]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>30.020</td>
</tr>
<tr>
<td>12</td>
<td>9.736</td>
<td>cpu/sp_0_s1/Q</td>
<td>cpu/stack/data_data_0_2_s0/DI[1]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>29.903</td>
</tr>
<tr>
<td>13</td>
<td>9.756</td>
<td>cpu/sp_0_s1/Q</td>
<td>program_memory/pROM/prom_inst_0/AD[3]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>29.883</td>
</tr>
<tr>
<td>14</td>
<td>9.759</td>
<td>was_reset_s4/Q</td>
<td>program_memory/pROM/prom_inst_1/AD[11]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>29.880</td>
</tr>
<tr>
<td>15</td>
<td>9.834</td>
<td>cpu/sp_0_s1/Q</td>
<td>cpu/stack/data_data_0_3_s/DI[2]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>29.805</td>
</tr>
<tr>
<td>16</td>
<td>9.840</td>
<td>cpu/sp_0_s1/Q</td>
<td>program_memory/pROM/prom_inst_0/AD[12]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>29.800</td>
</tr>
<tr>
<td>17</td>
<td>9.938</td>
<td>cpu/sp_0_s1/Q</td>
<td>cpu/stack/data_data_0_3_s0/DI[0]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>29.701</td>
</tr>
<tr>
<td>18</td>
<td>9.943</td>
<td>cpu/sp_0_s1/Q</td>
<td>cpu/stack/data_data_1_3_s0/DI[0]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>29.696</td>
</tr>
<tr>
<td>19</td>
<td>10.013</td>
<td>was_reset_s4/Q</td>
<td>program_memory/pROM/prom_inst_1/AD[10]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>29.626</td>
</tr>
<tr>
<td>20</td>
<td>10.041</td>
<td>cpu/sp_0_s1/Q</td>
<td>program_memory/pROM/prom_inst_0/AD[8]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>29.598</td>
</tr>
<tr>
<td>21</td>
<td>10.066</td>
<td>cpu/sp_0_s1/Q</td>
<td>cpu/stack/data_data_1_1_s/DI[0]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>29.573</td>
</tr>
<tr>
<td>22</td>
<td>10.066</td>
<td>cpu/sp_0_s1/Q</td>
<td>cpu/stack/data_data_0_1_s/DI[0]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>29.573</td>
</tr>
<tr>
<td>23</td>
<td>10.116</td>
<td>cpu/sp_0_s1/Q</td>
<td>program_memory/pROM/prom_inst_0/AD[9]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>29.523</td>
</tr>
<tr>
<td>24</td>
<td>10.200</td>
<td>was_reset_s4/Q</td>
<td>cpu/stack/data_data_0_1_s0/DI[3]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>29.439</td>
</tr>
<tr>
<td>25</td>
<td>10.270</td>
<td>cpu/sp_0_s1/Q</td>
<td>program_memory/pROM/prom_inst_0/AD[2]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>29.369</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.486</td>
<td>gpu/gpu_receiver_fsm/dout_58_s0/Q</td>
<td>gpu/ys_mem/collisions_bram/sdpb_inst_3/DI[10]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>2</td>
<td>0.486</td>
<td>gpu/gpu_receiver_fsm/dout_56_s0/Q</td>
<td>gpu/ys_mem/collisions_bram/sdpb_inst_3/DI[8]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>3</td>
<td>0.486</td>
<td>gpu/gpu_receiver_fsm/dout_52_s0/Q</td>
<td>gpu/ys_mem/collisions_bram/sdpb_inst_3/DI[4]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>4</td>
<td>0.486</td>
<td>gpu/gpu_receiver_fsm/dout_59_s0/Q</td>
<td>gpu/xs_mem/collisions_bram/sdpb_inst_3/DI[11]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>5</td>
<td>0.552</td>
<td>hdmi/encode_b/ctl1_0_s0/Q</td>
<td>hdmi/encode_b/ctl2_0_s10/DI[0]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>6</td>
<td>0.552</td>
<td>rgb_reg_11_s0/Q</td>
<td>hdmi/rgb_p_3_s7/DI[3]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>7</td>
<td>0.552</td>
<td>rgb_reg_10_s0/Q</td>
<td>hdmi/rgb_p_3_s7/DI[2]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>8</td>
<td>0.555</td>
<td>hdmi/encode_r/dat2_7_s0/Q</td>
<td>hdmi/encode_b/dat3_7_s9/DI[2]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>9</td>
<td>0.558</td>
<td>hdmi/encode_g/enc10_0_s0/Q</td>
<td>hdmi/encode_g/tpb11_0_s0/RESET</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>10</td>
<td>0.558</td>
<td>hdmi/encode_g/dat4_4_s0/Q</td>
<td>hdmi/encode_g/par5_1_s0/SET</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>11</td>
<td>0.559</td>
<td>hdmi/encode_b/ctl2_0_s8/Q</td>
<td>hdmi/encode_b/ctl2_0_s10/AD[3]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>12</td>
<td>0.570</td>
<td>hdmi/encode_r/dat3_3_s0/Q</td>
<td>hdmi/encode_r/par4_1_s0/SET</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>13</td>
<td>0.570</td>
<td>hdmi/encode_r/dat3_3_s0/Q</td>
<td>hdmi/encode_r/par4_3_s0/RESET</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>14</td>
<td>0.570</td>
<td>hdmi/encode_b/dat3_3_s0/Q</td>
<td>hdmi/encode_b/par4_1_s0/SET</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>15</td>
<td>0.570</td>
<td>hdmi/encode_b/dat3_3_s0/Q</td>
<td>hdmi/encode_b/par4_3_s0/RESET</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>16</td>
<td>0.586</td>
<td>gpu/state_0_s0/Q</td>
<td>gpu/state_1_s1/CE</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>17</td>
<td>0.586</td>
<td>hdmi/encode_b/enc10_2_s0/Q</td>
<td>hdmi/encode_b/tpb11_2_s0/RESET</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>18</td>
<td>0.586</td>
<td>rgb_reg_14_s0/Q</td>
<td>hdmi/rgb_p_3_s8/DI[2]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>19</td>
<td>0.586</td>
<td>rgb_reg_13_s0/Q</td>
<td>hdmi/rgb_p_3_s8/DI[1]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>20</td>
<td>0.590</td>
<td>hdmi/encode_b/enc10_1_s0/Q</td>
<td>hdmi/encode_b/enc11_0_s7/DI[1]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>21</td>
<td>0.591</td>
<td>hdmi/encode_b/dat4_4_s0/Q</td>
<td>hdmi/encode_b/par5_1_s0/SET</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
<tr>
<td>22</td>
<td>0.614</td>
<td>hdmi/encode_b/enc11_0_s4/Q</td>
<td>hdmi/encode_b/ctl2_0_s10/AD[1]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>23</td>
<td>0.673</td>
<td>gpu/rect_idx_5_s0/Q</td>
<td>gpu/colors_mem/colors_bram/sdpb_inst_0/ADB[9]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.833</td>
</tr>
<tr>
<td>24</td>
<td>0.673</td>
<td>gpu/rect_idx_4_s0/Q</td>
<td>gpu/colors_mem/colors_bram/sdpb_inst_0/ADB[8]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.833</td>
</tr>
<tr>
<td>25</td>
<td>0.702</td>
<td>gpu/rect_idx_2_s0/Q</td>
<td>gpu/colors_mem/colors_bram/sdpb_inst_0/ADB[6]</td>
<td>system_clk:[R]</td>
<td>system_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.862</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>system_clk</td>
<td>reset_counter_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>system_clk</td>
<td>reset_counter_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>system_clk</td>
<td>rgb_reg_13_s0</td>
</tr>
<tr>
<td>4</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>system_clk</td>
<td>rgb_reg_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>system_clk</td>
<td>dvh_delay[2]_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>system_clk</td>
<td>vga_controller/hsync_s0</td>
</tr>
<tr>
<td>7</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>system_clk</td>
<td>copy_controller/dout_reg_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>system_clk</td>
<td>gpu/collisions_buffer_19_s0</td>
</tr>
<tr>
<td>9</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>system_clk</td>
<td>gpu/gpu_receiver_fsm/gpu_buffer/data[11]_8_s0</td>
</tr>
<tr>
<td>10</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>system_clk</td>
<td>hdmi/encode_g/tmds_neg18_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>5.657</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C15</td>
<td>cpu/stack/data_data_0_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.638</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_0_1_s/DO[1]</td>
</tr>
<tr>
<td>7.057</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>cpu/cpu_mem_dout_5_s0/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_5_s0/F</td>
</tr>
<tr>
<td>10.979</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>cpu/alu_y_5_s0/I0</td>
</tr>
<tr>
<td>11.605</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu_y_5_s0/F</td>
</tr>
<tr>
<td>15.185</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>cpu/alu/n123_s0/I1</td>
</tr>
<tr>
<td>16.230</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n123_s0/COUT</td>
</tr>
<tr>
<td>16.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>cpu/alu/n124_s0/CIN</td>
</tr>
<tr>
<td>16.287</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n124_s0/COUT</td>
</tr>
<tr>
<td>16.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>cpu/alu/n125_s0/CIN</td>
</tr>
<tr>
<td>16.344</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n125_s0/COUT</td>
</tr>
<tr>
<td>16.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>cpu/alu/n126_s0/CIN</td>
</tr>
<tr>
<td>16.401</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n126_s0/COUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td>cpu/alu/n127_s0/CIN</td>
</tr>
<tr>
<td>16.458</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>16.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>16.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>16.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>16.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>16.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>16.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>16.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>16.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>18.338</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>cpu/stack_top_new_15_s74/I0</td>
</tr>
<tr>
<td>18.963</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s74/F</td>
</tr>
<tr>
<td>19.382</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>cpu/stack_top_new_15_s53/I2</td>
</tr>
<tr>
<td>20.008</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s53/F</td>
</tr>
<tr>
<td>20.013</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>cpu/stack_top_new_15_s34/I2</td>
</tr>
<tr>
<td>20.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s34/F</td>
</tr>
<tr>
<td>20.841</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu/stack_top_new_15_s16/I1</td>
</tr>
<tr>
<td>21.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s16/F</td>
</tr>
<tr>
<td>23.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>cpu/stack_top_new_13_s8/I3</td>
</tr>
<tr>
<td>24.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_13_s8/F</td>
</tr>
<tr>
<td>27.203</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td>cpu/stack_top_new_0_s7/I0</td>
</tr>
<tr>
<td>28.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C9[0][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_0_s7/F</td>
</tr>
<tr>
<td>31.235</td>
<td>2.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12</td>
<td style=" font-weight:bold;">cpu/stack/data_data_0_0_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12</td>
<td>cpu/stack/data_data_0_0_s0/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C12</td>
<td>cpu/stack/data_data_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.647, 27.899%; route: 21.888, 70.622%; tC2Q: 0.458, 1.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>was_reset_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>program_memory/pROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>was_reset_s4/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R6C33[2][A]</td>
<td style=" font-weight:bold;">was_reset_s4/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>6.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>reset_s0/I1</td>
</tr>
<tr>
<td>8.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">reset_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>cpu/n685_s7/I3</td>
</tr>
<tr>
<td>12.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">cpu/n685_s7/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>cpu/n508_s6/I2</td>
</tr>
<tr>
<td>14.031</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">cpu/n508_s6/F</td>
</tr>
<tr>
<td>16.324</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][A]</td>
<td>cpu/pc_new_11_s28/I3</td>
</tr>
<tr>
<td>17.356</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R7C12[3][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s28/F</td>
</tr>
<tr>
<td>19.689</td>
<td>2.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>cpu/pc_new_12_s18/I0</td>
</tr>
<tr>
<td>20.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_12_s18/F</td>
</tr>
<tr>
<td>20.793</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>cpu/pc_new_12_s17/I2</td>
</tr>
<tr>
<td>21.615</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_12_s17/F</td>
</tr>
<tr>
<td>22.441</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>cpu/program_memory_addr_bus_12_s/I2</td>
</tr>
<tr>
<td>23.263</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">cpu/program_memory_addr_bus_12_s/F</td>
</tr>
<tr>
<td>31.040</td>
<td>7.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">program_memory/pROM/prom_inst_0/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>program_memory/pROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>program_memory/pROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.532, 21.209%; route: 23.808, 77.303%; tC2Q: 0.458, 1.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>5.657</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C15</td>
<td>cpu/stack/data_data_0_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.638</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_0_1_s/DO[1]</td>
</tr>
<tr>
<td>7.057</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>cpu/cpu_mem_dout_5_s0/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_5_s0/F</td>
</tr>
<tr>
<td>10.979</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>cpu/alu_y_5_s0/I0</td>
</tr>
<tr>
<td>11.605</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu_y_5_s0/F</td>
</tr>
<tr>
<td>15.185</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>cpu/alu/n123_s0/I1</td>
</tr>
<tr>
<td>16.230</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n123_s0/COUT</td>
</tr>
<tr>
<td>16.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>cpu/alu/n124_s0/CIN</td>
</tr>
<tr>
<td>16.287</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n124_s0/COUT</td>
</tr>
<tr>
<td>16.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>cpu/alu/n125_s0/CIN</td>
</tr>
<tr>
<td>16.344</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n125_s0/COUT</td>
</tr>
<tr>
<td>16.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>cpu/alu/n126_s0/CIN</td>
</tr>
<tr>
<td>16.401</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n126_s0/COUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td>cpu/alu/n127_s0/CIN</td>
</tr>
<tr>
<td>16.458</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>16.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>16.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>16.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>16.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>16.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>16.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>16.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>16.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>18.338</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>cpu/stack_top_new_15_s74/I0</td>
</tr>
<tr>
<td>18.963</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s74/F</td>
</tr>
<tr>
<td>19.382</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>cpu/stack_top_new_15_s53/I2</td>
</tr>
<tr>
<td>20.008</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s53/F</td>
</tr>
<tr>
<td>20.013</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>cpu/stack_top_new_15_s34/I2</td>
</tr>
<tr>
<td>20.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s34/F</td>
</tr>
<tr>
<td>20.841</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu/stack_top_new_15_s16/I1</td>
</tr>
<tr>
<td>21.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s16/F</td>
</tr>
<tr>
<td>23.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>cpu/stack_top_new_13_s8/I3</td>
</tr>
<tr>
<td>24.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_13_s8/F</td>
</tr>
<tr>
<td>27.203</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[3][A]</td>
<td>cpu/stack_top_new_12_s6/I0</td>
</tr>
<tr>
<td>27.829</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C9[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_12_s6/F</td>
</tr>
<tr>
<td>30.912</td>
<td>3.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14</td>
<td style=" font-weight:bold;">cpu/stack/data_data_1_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14</td>
<td>cpu/stack/data_data_1_3_s/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14</td>
<td>cpu/stack/data_data_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.174, 26.651%; route: 22.038, 71.855%; tC2Q: 0.458, 1.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>5.657</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C15</td>
<td>cpu/stack/data_data_0_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.638</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_0_1_s/DO[1]</td>
</tr>
<tr>
<td>7.057</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>cpu/cpu_mem_dout_5_s0/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_5_s0/F</td>
</tr>
<tr>
<td>10.979</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>cpu/alu_y_5_s0/I0</td>
</tr>
<tr>
<td>11.605</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu_y_5_s0/F</td>
</tr>
<tr>
<td>15.185</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>cpu/alu/n123_s0/I1</td>
</tr>
<tr>
<td>16.230</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n123_s0/COUT</td>
</tr>
<tr>
<td>16.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>cpu/alu/n124_s0/CIN</td>
</tr>
<tr>
<td>16.287</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n124_s0/COUT</td>
</tr>
<tr>
<td>16.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>cpu/alu/n125_s0/CIN</td>
</tr>
<tr>
<td>16.344</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n125_s0/COUT</td>
</tr>
<tr>
<td>16.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>cpu/alu/n126_s0/CIN</td>
</tr>
<tr>
<td>16.401</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n126_s0/COUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td>cpu/alu/n127_s0/CIN</td>
</tr>
<tr>
<td>16.458</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>16.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>16.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>16.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>16.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>16.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>16.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>16.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>16.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>18.338</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>cpu/stack_top_new_15_s74/I0</td>
</tr>
<tr>
<td>18.963</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s74/F</td>
</tr>
<tr>
<td>19.382</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>cpu/stack_top_new_15_s53/I2</td>
</tr>
<tr>
<td>20.008</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s53/F</td>
</tr>
<tr>
<td>20.013</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>cpu/stack_top_new_15_s34/I2</td>
</tr>
<tr>
<td>20.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s34/F</td>
</tr>
<tr>
<td>20.841</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu/stack_top_new_15_s16/I1</td>
</tr>
<tr>
<td>21.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s16/F</td>
</tr>
<tr>
<td>23.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>cpu/stack_top_new_13_s8/I3</td>
</tr>
<tr>
<td>24.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_13_s8/F</td>
</tr>
<tr>
<td>27.203</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td>cpu/stack_top_new_0_s7/I0</td>
</tr>
<tr>
<td>28.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C9[0][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_0_s7/F</td>
</tr>
<tr>
<td>30.751</td>
<td>2.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C12</td>
<td style=" font-weight:bold;">cpu/stack/data_data_1_0_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12</td>
<td>cpu/stack/data_data_1_0_s0/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C12</td>
<td>cpu/stack/data_data_1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.647, 28.342%; route: 21.403, 70.155%; tC2Q: 0.458, 1.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>was_reset_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>program_memory/pROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>was_reset_s4/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R6C33[2][A]</td>
<td style=" font-weight:bold;">was_reset_s4/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>6.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>reset_s0/I1</td>
</tr>
<tr>
<td>8.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">reset_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>cpu/n685_s7/I3</td>
</tr>
<tr>
<td>12.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">cpu/n685_s7/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>cpu/n508_s6/I2</td>
</tr>
<tr>
<td>14.031</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">cpu/n508_s6/F</td>
</tr>
<tr>
<td>16.324</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][A]</td>
<td>cpu/pc_new_11_s28/I3</td>
</tr>
<tr>
<td>17.356</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R7C12[3][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s28/F</td>
</tr>
<tr>
<td>19.689</td>
<td>2.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>cpu/pc_new_9_s18/I3</td>
</tr>
<tr>
<td>20.715</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_9_s18/F</td>
</tr>
<tr>
<td>21.134</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td>cpu/pc_new_9_s17/I2</td>
</tr>
<tr>
<td>22.166</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_9_s17/F</td>
</tr>
<tr>
<td>22.177</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>cpu/program_memory_addr_bus_9_s/I2</td>
</tr>
<tr>
<td>23.209</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">cpu/program_memory_addr_bus_9_s/F</td>
</tr>
<tr>
<td>30.684</td>
<td>7.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">program_memory/pROM/prom_inst_0/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>program_memory/pROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>program_memory/pROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.879, 22.597%; route: 23.104, 75.897%; tC2Q: 0.458, 1.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>was_reset_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>program_memory/pROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>was_reset_s4/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R6C33[2][A]</td>
<td style=" font-weight:bold;">was_reset_s4/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>6.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>reset_s0/I1</td>
</tr>
<tr>
<td>8.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">reset_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>cpu/n685_s7/I3</td>
</tr>
<tr>
<td>12.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">cpu/n685_s7/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>cpu/n508_s6/I2</td>
</tr>
<tr>
<td>14.031</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">cpu/n508_s6/F</td>
</tr>
<tr>
<td>16.324</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][A]</td>
<td>cpu/pc_new_11_s28/I3</td>
</tr>
<tr>
<td>17.356</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R7C12[3][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s28/F</td>
</tr>
<tr>
<td>19.689</td>
<td>2.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>cpu/pc_new_10_s18/I3</td>
</tr>
<tr>
<td>20.750</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_10_s18/F</td>
</tr>
<tr>
<td>21.169</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>cpu/pc_new_10_s19/I3</td>
</tr>
<tr>
<td>21.991</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_10_s19/F</td>
</tr>
<tr>
<td>22.002</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>cpu/program_memory_addr_bus_10_s/I2</td>
</tr>
<tr>
<td>22.824</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">cpu/program_memory_addr_bus_10_s/F</td>
</tr>
<tr>
<td>30.607</td>
<td>7.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">program_memory/pROM/prom_inst_0/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>program_memory/pROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>program_memory/pROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.494, 21.387%; route: 23.413, 77.104%; tC2Q: 0.458, 1.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>was_reset_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>program_memory/pROM/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>was_reset_s4/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R6C33[2][A]</td>
<td style=" font-weight:bold;">was_reset_s4/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>6.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>reset_s0/I1</td>
</tr>
<tr>
<td>8.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">reset_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>cpu/n685_s7/I3</td>
</tr>
<tr>
<td>12.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">cpu/n685_s7/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>cpu/n508_s6/I2</td>
</tr>
<tr>
<td>14.031</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">cpu/n508_s6/F</td>
</tr>
<tr>
<td>16.324</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][A]</td>
<td>cpu/pc_new_11_s28/I3</td>
</tr>
<tr>
<td>17.356</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R7C12[3][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s28/F</td>
</tr>
<tr>
<td>19.689</td>
<td>2.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>cpu/pc_new_12_s18/I0</td>
</tr>
<tr>
<td>20.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_12_s18/F</td>
</tr>
<tr>
<td>20.793</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>cpu/pc_new_12_s17/I2</td>
</tr>
<tr>
<td>21.615</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_12_s17/F</td>
</tr>
<tr>
<td>22.441</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>cpu/program_memory_addr_bus_12_s/I2</td>
</tr>
<tr>
<td>23.263</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">cpu/program_memory_addr_bus_12_s/F</td>
</tr>
<tr>
<td>30.556</td>
<td>7.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">program_memory/pROM/prom_inst_1/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>program_memory/pROM/prom_inst_1/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>program_memory/pROM/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.532, 21.548%; route: 23.323, 76.940%; tC2Q: 0.458, 1.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>5.657</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C15</td>
<td>cpu/stack/data_data_0_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.638</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_0_1_s/DO[1]</td>
</tr>
<tr>
<td>7.057</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>cpu/cpu_mem_dout_5_s0/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_5_s0/F</td>
</tr>
<tr>
<td>10.979</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>cpu/alu_y_5_s0/I0</td>
</tr>
<tr>
<td>11.605</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu_y_5_s0/F</td>
</tr>
<tr>
<td>15.185</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>cpu/alu/n123_s0/I1</td>
</tr>
<tr>
<td>16.230</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n123_s0/COUT</td>
</tr>
<tr>
<td>16.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>cpu/alu/n124_s0/CIN</td>
</tr>
<tr>
<td>16.287</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n124_s0/COUT</td>
</tr>
<tr>
<td>16.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>cpu/alu/n125_s0/CIN</td>
</tr>
<tr>
<td>16.344</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n125_s0/COUT</td>
</tr>
<tr>
<td>16.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>cpu/alu/n126_s0/CIN</td>
</tr>
<tr>
<td>16.401</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n126_s0/COUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td>cpu/alu/n127_s0/CIN</td>
</tr>
<tr>
<td>16.458</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>16.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>16.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>16.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>16.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>16.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>16.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>16.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>16.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>18.338</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>cpu/stack_top_new_15_s74/I0</td>
</tr>
<tr>
<td>18.963</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s74/F</td>
</tr>
<tr>
<td>19.382</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>cpu/stack_top_new_15_s53/I2</td>
</tr>
<tr>
<td>20.008</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s53/F</td>
</tr>
<tr>
<td>20.013</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>cpu/stack_top_new_15_s34/I2</td>
</tr>
<tr>
<td>20.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s34/F</td>
</tr>
<tr>
<td>20.841</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu/stack_top_new_15_s16/I1</td>
</tr>
<tr>
<td>21.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s16/F</td>
</tr>
<tr>
<td>23.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>cpu/stack_top_new_13_s8/I3</td>
</tr>
<tr>
<td>24.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_13_s8/F</td>
</tr>
<tr>
<td>28.173</td>
<td>3.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td>cpu/stack_top_new_9_s6/I0</td>
</tr>
<tr>
<td>28.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_9_s6/F</td>
</tr>
<tr>
<td>30.476</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8</td>
<td style=" font-weight:bold;">cpu/stack/data_data_1_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8</td>
<td>cpu/stack/data_data_1_2_s/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C8</td>
<td>cpu/stack/data_data_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.370, 27.683%; route: 21.406, 70.801%; tC2Q: 0.458, 1.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>5.657</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C15</td>
<td>cpu/stack/data_data_0_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.638</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_0_1_s/DO[1]</td>
</tr>
<tr>
<td>7.057</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>cpu/cpu_mem_dout_5_s0/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_5_s0/F</td>
</tr>
<tr>
<td>10.979</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>cpu/alu_y_5_s0/I0</td>
</tr>
<tr>
<td>11.605</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu_y_5_s0/F</td>
</tr>
<tr>
<td>15.185</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>cpu/alu/n123_s0/I1</td>
</tr>
<tr>
<td>16.230</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n123_s0/COUT</td>
</tr>
<tr>
<td>16.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>cpu/alu/n124_s0/CIN</td>
</tr>
<tr>
<td>16.287</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n124_s0/COUT</td>
</tr>
<tr>
<td>16.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>cpu/alu/n125_s0/CIN</td>
</tr>
<tr>
<td>16.344</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n125_s0/COUT</td>
</tr>
<tr>
<td>16.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>cpu/alu/n126_s0/CIN</td>
</tr>
<tr>
<td>16.401</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n126_s0/COUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td>cpu/alu/n127_s0/CIN</td>
</tr>
<tr>
<td>16.458</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>16.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>16.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>16.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>16.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>16.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>16.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>16.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>16.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>18.338</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>cpu/stack_top_new_15_s74/I0</td>
</tr>
<tr>
<td>18.963</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s74/F</td>
</tr>
<tr>
<td>19.382</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>cpu/stack_top_new_15_s53/I2</td>
</tr>
<tr>
<td>20.008</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s53/F</td>
</tr>
<tr>
<td>20.013</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>cpu/stack_top_new_15_s34/I2</td>
</tr>
<tr>
<td>20.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s34/F</td>
</tr>
<tr>
<td>20.841</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu/stack_top_new_15_s16/I1</td>
</tr>
<tr>
<td>21.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s16/F</td>
</tr>
<tr>
<td>23.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>cpu/stack_top_new_13_s8/I3</td>
</tr>
<tr>
<td>24.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_13_s8/F</td>
</tr>
<tr>
<td>28.173</td>
<td>3.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td>cpu/stack_top_new_9_s6/I0</td>
</tr>
<tr>
<td>28.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_9_s6/F</td>
</tr>
<tr>
<td>30.460</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9</td>
<td style=" font-weight:bold;">cpu/stack/data_data_0_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C9</td>
<td>cpu/stack/data_data_0_2_s/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C9</td>
<td>cpu/stack/data_data_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.370, 27.699%; route: 21.389, 70.785%; tC2Q: 0.458, 1.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>5.657</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C15</td>
<td>cpu/stack/data_data_0_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.638</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_0_1_s/DO[1]</td>
</tr>
<tr>
<td>7.057</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>cpu/cpu_mem_dout_5_s0/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_5_s0/F</td>
</tr>
<tr>
<td>10.979</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>cpu/alu_y_5_s0/I0</td>
</tr>
<tr>
<td>11.605</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu_y_5_s0/F</td>
</tr>
<tr>
<td>15.185</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>cpu/alu/n123_s0/I1</td>
</tr>
<tr>
<td>16.230</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n123_s0/COUT</td>
</tr>
<tr>
<td>16.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>cpu/alu/n124_s0/CIN</td>
</tr>
<tr>
<td>16.287</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n124_s0/COUT</td>
</tr>
<tr>
<td>16.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>cpu/alu/n125_s0/CIN</td>
</tr>
<tr>
<td>16.344</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n125_s0/COUT</td>
</tr>
<tr>
<td>16.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>cpu/alu/n126_s0/CIN</td>
</tr>
<tr>
<td>16.401</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n126_s0/COUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td>cpu/alu/n127_s0/CIN</td>
</tr>
<tr>
<td>16.458</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>16.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>16.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>16.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>16.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>16.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>16.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>16.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>16.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>18.338</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>cpu/stack_top_new_15_s74/I0</td>
</tr>
<tr>
<td>18.963</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s74/F</td>
</tr>
<tr>
<td>19.382</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>cpu/stack_top_new_15_s53/I2</td>
</tr>
<tr>
<td>20.008</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s53/F</td>
</tr>
<tr>
<td>20.013</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>cpu/stack_top_new_15_s34/I2</td>
</tr>
<tr>
<td>20.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s34/F</td>
</tr>
<tr>
<td>20.841</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu/stack_top_new_15_s16/I1</td>
</tr>
<tr>
<td>21.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s16/F</td>
</tr>
<tr>
<td>23.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>cpu/stack_top_new_13_s8/I3</td>
</tr>
<tr>
<td>24.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_13_s8/F</td>
</tr>
<tr>
<td>28.173</td>
<td>3.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td>cpu/stack_top_new_9_s6/I0</td>
</tr>
<tr>
<td>28.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_9_s6/F</td>
</tr>
<tr>
<td>30.289</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8</td>
<td style=" font-weight:bold;">cpu/stack/data_data_1_2_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8</td>
<td>cpu/stack/data_data_1_2_s0/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C8</td>
<td>cpu/stack/data_data_1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.370, 27.855%; route: 21.219, 70.619%; tC2Q: 0.458, 1.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>5.657</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C15</td>
<td>cpu/stack/data_data_0_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.638</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_0_1_s/DO[1]</td>
</tr>
<tr>
<td>7.057</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>cpu/cpu_mem_dout_5_s0/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_5_s0/F</td>
</tr>
<tr>
<td>10.979</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>cpu/alu_y_5_s0/I0</td>
</tr>
<tr>
<td>11.605</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu_y_5_s0/F</td>
</tr>
<tr>
<td>15.185</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>cpu/alu/n123_s0/I1</td>
</tr>
<tr>
<td>16.230</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n123_s0/COUT</td>
</tr>
<tr>
<td>16.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>cpu/alu/n124_s0/CIN</td>
</tr>
<tr>
<td>16.287</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n124_s0/COUT</td>
</tr>
<tr>
<td>16.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>cpu/alu/n125_s0/CIN</td>
</tr>
<tr>
<td>16.344</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n125_s0/COUT</td>
</tr>
<tr>
<td>16.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>cpu/alu/n126_s0/CIN</td>
</tr>
<tr>
<td>16.401</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n126_s0/COUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td>cpu/alu/n127_s0/CIN</td>
</tr>
<tr>
<td>16.458</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>16.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>16.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>16.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>16.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>16.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>16.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>16.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>16.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>18.338</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>cpu/stack_top_new_15_s74/I0</td>
</tr>
<tr>
<td>18.963</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s74/F</td>
</tr>
<tr>
<td>19.382</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>cpu/stack_top_new_15_s53/I2</td>
</tr>
<tr>
<td>20.008</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s53/F</td>
</tr>
<tr>
<td>20.013</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>cpu/stack_top_new_15_s34/I2</td>
</tr>
<tr>
<td>20.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s34/F</td>
</tr>
<tr>
<td>20.841</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu/stack_top_new_15_s16/I1</td>
</tr>
<tr>
<td>21.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s16/F</td>
</tr>
<tr>
<td>23.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>cpu/stack_top_new_13_s8/I3</td>
</tr>
<tr>
<td>24.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_13_s8/F</td>
</tr>
<tr>
<td>27.203</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td>cpu/stack_top_new_0_s7/I0</td>
</tr>
<tr>
<td>28.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C9[0][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_0_s7/F</td>
</tr>
<tr>
<td>30.262</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10</td>
<td style=" font-weight:bold;">cpu/stack/data_data_1_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10</td>
<td>cpu/stack/data_data_1_0_s/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C10</td>
<td>cpu/stack/data_data_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.647, 28.804%; route: 20.914, 69.669%; tC2Q: 0.458, 1.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>5.657</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C15</td>
<td>cpu/stack/data_data_0_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.638</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_0_1_s/DO[1]</td>
</tr>
<tr>
<td>7.057</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>cpu/cpu_mem_dout_5_s0/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_5_s0/F</td>
</tr>
<tr>
<td>10.979</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>cpu/alu_y_5_s0/I0</td>
</tr>
<tr>
<td>11.605</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu_y_5_s0/F</td>
</tr>
<tr>
<td>15.185</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>cpu/alu/n123_s0/I1</td>
</tr>
<tr>
<td>16.230</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n123_s0/COUT</td>
</tr>
<tr>
<td>16.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>cpu/alu/n124_s0/CIN</td>
</tr>
<tr>
<td>16.287</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n124_s0/COUT</td>
</tr>
<tr>
<td>16.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>cpu/alu/n125_s0/CIN</td>
</tr>
<tr>
<td>16.344</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n125_s0/COUT</td>
</tr>
<tr>
<td>16.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>cpu/alu/n126_s0/CIN</td>
</tr>
<tr>
<td>16.401</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n126_s0/COUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td>cpu/alu/n127_s0/CIN</td>
</tr>
<tr>
<td>16.458</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>16.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>16.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>16.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>16.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>16.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>16.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>16.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>16.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>18.338</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>cpu/stack_top_new_15_s74/I0</td>
</tr>
<tr>
<td>18.963</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s74/F</td>
</tr>
<tr>
<td>19.382</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>cpu/stack_top_new_15_s53/I2</td>
</tr>
<tr>
<td>20.008</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s53/F</td>
</tr>
<tr>
<td>20.013</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>cpu/stack_top_new_15_s34/I2</td>
</tr>
<tr>
<td>20.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s34/F</td>
</tr>
<tr>
<td>20.841</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu/stack_top_new_15_s16/I1</td>
</tr>
<tr>
<td>21.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s16/F</td>
</tr>
<tr>
<td>23.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>cpu/stack_top_new_13_s8/I3</td>
</tr>
<tr>
<td>24.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_13_s8/F</td>
</tr>
<tr>
<td>28.173</td>
<td>3.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td>cpu/stack_top_new_9_s6/I0</td>
</tr>
<tr>
<td>28.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_9_s6/F</td>
</tr>
<tr>
<td>30.145</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C7</td>
<td style=" font-weight:bold;">cpu/stack/data_data_0_2_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C7</td>
<td>cpu/stack/data_data_0_2_s0/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C7</td>
<td>cpu/stack/data_data_0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.370, 27.990%; route: 21.075, 70.478%; tC2Q: 0.458, 1.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>program_memory/pROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>5.859</td>
<td>5.159</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C15</td>
<td>cpu/stack/data_data_1_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.140</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_1_1_s/DO[0]</td>
</tr>
<tr>
<td>6.559</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>cpu/cpu_mem_dout_4_s0/I1</td>
</tr>
<tr>
<td>7.658</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_4_s0/F</td>
</tr>
<tr>
<td>12.044</td>
<td>4.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu/pc_new_11_s27/I3</td>
</tr>
<tr>
<td>12.866</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s27/F</td>
</tr>
<tr>
<td>13.202</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>cpu/pc_new_11_s25/I3</td>
</tr>
<tr>
<td>14.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s25/F</td>
</tr>
<tr>
<td>14.307</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>cpu/pc_new_11_s24/I1</td>
</tr>
<tr>
<td>15.368</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s24/F</td>
</tr>
<tr>
<td>15.786</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td>cpu/pc_new_11_s29/I0</td>
</tr>
<tr>
<td>16.818</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s29/F</td>
</tr>
<tr>
<td>18.138</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu/pc_new_11_s30/I1</td>
</tr>
<tr>
<td>18.960</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s30/F</td>
</tr>
<tr>
<td>19.821</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][B]</td>
<td>cpu/pc_new_2_s17/I0</td>
</tr>
<tr>
<td>20.643</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C14[3][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_2_s17/F</td>
</tr>
<tr>
<td>20.654</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>cpu/program_memory_addr_bus_2_s/I2</td>
</tr>
<tr>
<td>21.686</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/program_memory_addr_bus_2_s/F</td>
</tr>
<tr>
<td>30.125</td>
<td>8.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">program_memory/pROM/prom_inst_0/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>program_memory/pROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>program_memory/pROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.070, 27.004%; route: 21.355, 71.462%; tC2Q: 0.458, 1.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>was_reset_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>program_memory/pROM/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>was_reset_s4/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R6C33[2][A]</td>
<td style=" font-weight:bold;">was_reset_s4/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>6.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>reset_s0/I1</td>
</tr>
<tr>
<td>8.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">reset_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>cpu/n685_s7/I3</td>
</tr>
<tr>
<td>12.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">cpu/n685_s7/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>cpu/n508_s6/I2</td>
</tr>
<tr>
<td>14.031</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">cpu/n508_s6/F</td>
</tr>
<tr>
<td>16.324</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][A]</td>
<td>cpu/pc_new_11_s28/I3</td>
</tr>
<tr>
<td>17.356</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R7C12[3][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s28/F</td>
</tr>
<tr>
<td>19.689</td>
<td>2.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>cpu/pc_new_10_s18/I3</td>
</tr>
<tr>
<td>20.750</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_10_s18/F</td>
</tr>
<tr>
<td>21.169</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>cpu/pc_new_10_s19/I3</td>
</tr>
<tr>
<td>21.991</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_10_s19/F</td>
</tr>
<tr>
<td>22.002</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>cpu/program_memory_addr_bus_10_s/I2</td>
</tr>
<tr>
<td>22.824</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">cpu/program_memory_addr_bus_10_s/F</td>
</tr>
<tr>
<td>30.122</td>
<td>7.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">program_memory/pROM/prom_inst_1/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>program_memory/pROM/prom_inst_1/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>program_memory/pROM/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.494, 21.733%; route: 22.928, 76.733%; tC2Q: 0.458, 1.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>5.657</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C15</td>
<td>cpu/stack/data_data_0_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.638</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_0_1_s/DO[1]</td>
</tr>
<tr>
<td>7.057</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>cpu/cpu_mem_dout_5_s0/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_5_s0/F</td>
</tr>
<tr>
<td>10.979</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>cpu/alu_y_5_s0/I0</td>
</tr>
<tr>
<td>11.605</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu_y_5_s0/F</td>
</tr>
<tr>
<td>15.185</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>cpu/alu/n123_s0/I1</td>
</tr>
<tr>
<td>16.230</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n123_s0/COUT</td>
</tr>
<tr>
<td>16.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>cpu/alu/n124_s0/CIN</td>
</tr>
<tr>
<td>16.287</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n124_s0/COUT</td>
</tr>
<tr>
<td>16.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>cpu/alu/n125_s0/CIN</td>
</tr>
<tr>
<td>16.344</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n125_s0/COUT</td>
</tr>
<tr>
<td>16.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>cpu/alu/n126_s0/CIN</td>
</tr>
<tr>
<td>16.401</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n126_s0/COUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td>cpu/alu/n127_s0/CIN</td>
</tr>
<tr>
<td>16.458</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>16.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>16.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>16.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>16.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>16.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>16.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>16.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>16.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>18.338</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>cpu/stack_top_new_15_s74/I0</td>
</tr>
<tr>
<td>18.963</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s74/F</td>
</tr>
<tr>
<td>19.382</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>cpu/stack_top_new_15_s53/I2</td>
</tr>
<tr>
<td>20.008</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s53/F</td>
</tr>
<tr>
<td>20.013</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>cpu/stack_top_new_15_s34/I2</td>
</tr>
<tr>
<td>20.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s34/F</td>
</tr>
<tr>
<td>20.841</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu/stack_top_new_15_s16/I1</td>
</tr>
<tr>
<td>21.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s16/F</td>
</tr>
<tr>
<td>22.852</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>cpu/stack_top_new_15_s8/I1</td>
</tr>
<tr>
<td>23.478</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s8/F</td>
</tr>
<tr>
<td>25.615</td>
<td>2.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][B]</td>
<td>cpu/stack_top_new_14_s6/I0</td>
</tr>
<tr>
<td>26.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C11[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_14_s6/F</td>
</tr>
<tr>
<td>30.047</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C10</td>
<td style=" font-weight:bold;">cpu/stack/data_data_0_3_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10</td>
<td>cpu/stack/data_data_0_3_s/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C10</td>
<td>cpu/stack/data_data_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.107, 27.199%; route: 21.240, 71.263%; tC2Q: 0.458, 1.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>program_memory/pROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>5.859</td>
<td>5.159</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C15</td>
<td>cpu/stack/data_data_1_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.140</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_1_1_s/DO[0]</td>
</tr>
<tr>
<td>6.559</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>cpu/cpu_mem_dout_4_s0/I1</td>
</tr>
<tr>
<td>7.658</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_4_s0/F</td>
</tr>
<tr>
<td>12.044</td>
<td>4.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu/pc_new_11_s27/I3</td>
</tr>
<tr>
<td>12.866</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s27/F</td>
</tr>
<tr>
<td>13.202</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>cpu/pc_new_11_s25/I3</td>
</tr>
<tr>
<td>14.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s25/F</td>
</tr>
<tr>
<td>14.307</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>cpu/pc_new_11_s24/I1</td>
</tr>
<tr>
<td>15.368</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s24/F</td>
</tr>
<tr>
<td>15.786</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td>cpu/pc_new_11_s29/I0</td>
</tr>
<tr>
<td>16.818</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s29/F</td>
</tr>
<tr>
<td>18.138</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu/pc_new_11_s30/I1</td>
</tr>
<tr>
<td>18.960</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s30/F</td>
</tr>
<tr>
<td>19.814</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>cpu/pc_new_11_s18/I0</td>
</tr>
<tr>
<td>20.875</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[0][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s18/F</td>
</tr>
<tr>
<td>21.298</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>cpu/program_memory_addr_bus_11_s/I2</td>
</tr>
<tr>
<td>21.924</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">cpu/program_memory_addr_bus_11_s/F</td>
</tr>
<tr>
<td>30.042</td>
<td>8.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">program_memory/pROM/prom_inst_0/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>program_memory/pROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>program_memory/pROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.903, 26.520%; route: 21.438, 71.942%; tC2Q: 0.458, 1.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>5.657</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C15</td>
<td>cpu/stack/data_data_0_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.638</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_0_1_s/DO[1]</td>
</tr>
<tr>
<td>7.057</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>cpu/cpu_mem_dout_5_s0/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_5_s0/F</td>
</tr>
<tr>
<td>10.979</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>cpu/alu_y_5_s0/I0</td>
</tr>
<tr>
<td>11.605</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu_y_5_s0/F</td>
</tr>
<tr>
<td>15.185</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>cpu/alu/n123_s0/I1</td>
</tr>
<tr>
<td>16.230</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n123_s0/COUT</td>
</tr>
<tr>
<td>16.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>cpu/alu/n124_s0/CIN</td>
</tr>
<tr>
<td>16.287</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n124_s0/COUT</td>
</tr>
<tr>
<td>16.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>cpu/alu/n125_s0/CIN</td>
</tr>
<tr>
<td>16.344</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n125_s0/COUT</td>
</tr>
<tr>
<td>16.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>cpu/alu/n126_s0/CIN</td>
</tr>
<tr>
<td>16.401</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n126_s0/COUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td>cpu/alu/n127_s0/CIN</td>
</tr>
<tr>
<td>16.458</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>16.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>16.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>16.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>16.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>16.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>16.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>16.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>16.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>18.338</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>cpu/stack_top_new_15_s74/I0</td>
</tr>
<tr>
<td>18.963</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s74/F</td>
</tr>
<tr>
<td>19.382</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>cpu/stack_top_new_15_s53/I2</td>
</tr>
<tr>
<td>20.008</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s53/F</td>
</tr>
<tr>
<td>20.013</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>cpu/stack_top_new_15_s34/I2</td>
</tr>
<tr>
<td>20.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s34/F</td>
</tr>
<tr>
<td>20.841</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu/stack_top_new_15_s16/I1</td>
</tr>
<tr>
<td>21.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s16/F</td>
</tr>
<tr>
<td>23.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>cpu/stack_top_new_13_s8/I3</td>
</tr>
<tr>
<td>24.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_13_s8/F</td>
</tr>
<tr>
<td>27.203</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[3][A]</td>
<td>cpu/stack_top_new_12_s6/I0</td>
</tr>
<tr>
<td>27.829</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C9[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_12_s6/F</td>
</tr>
<tr>
<td>29.943</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13</td>
<td style=" font-weight:bold;">cpu/stack/data_data_0_3_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13</td>
<td>cpu/stack/data_data_0_3_s0/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C13</td>
<td>cpu/stack/data_data_0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.174, 27.521%; route: 21.069, 70.936%; tC2Q: 0.458, 1.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>5.657</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C15</td>
<td>cpu/stack/data_data_0_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.638</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_0_1_s/DO[1]</td>
</tr>
<tr>
<td>7.057</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>cpu/cpu_mem_dout_5_s0/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_5_s0/F</td>
</tr>
<tr>
<td>10.979</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>cpu/alu_y_5_s0/I0</td>
</tr>
<tr>
<td>11.605</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu_y_5_s0/F</td>
</tr>
<tr>
<td>15.185</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>cpu/alu/n123_s0/I1</td>
</tr>
<tr>
<td>16.230</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n123_s0/COUT</td>
</tr>
<tr>
<td>16.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>cpu/alu/n124_s0/CIN</td>
</tr>
<tr>
<td>16.287</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n124_s0/COUT</td>
</tr>
<tr>
<td>16.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>cpu/alu/n125_s0/CIN</td>
</tr>
<tr>
<td>16.344</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n125_s0/COUT</td>
</tr>
<tr>
<td>16.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>cpu/alu/n126_s0/CIN</td>
</tr>
<tr>
<td>16.401</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n126_s0/COUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td>cpu/alu/n127_s0/CIN</td>
</tr>
<tr>
<td>16.458</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>16.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>16.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>16.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>16.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>16.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>16.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>16.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>16.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>18.338</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>cpu/stack_top_new_15_s74/I0</td>
</tr>
<tr>
<td>18.963</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s74/F</td>
</tr>
<tr>
<td>19.382</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>cpu/stack_top_new_15_s53/I2</td>
</tr>
<tr>
<td>20.008</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s53/F</td>
</tr>
<tr>
<td>20.013</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>cpu/stack_top_new_15_s34/I2</td>
</tr>
<tr>
<td>20.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s34/F</td>
</tr>
<tr>
<td>20.841</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu/stack_top_new_15_s16/I1</td>
</tr>
<tr>
<td>21.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s16/F</td>
</tr>
<tr>
<td>23.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>cpu/stack_top_new_13_s8/I3</td>
</tr>
<tr>
<td>24.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_13_s8/F</td>
</tr>
<tr>
<td>27.203</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[3][A]</td>
<td>cpu/stack_top_new_12_s6/I0</td>
</tr>
<tr>
<td>27.829</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C9[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_12_s6/F</td>
</tr>
<tr>
<td>29.938</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13</td>
<td style=" font-weight:bold;">cpu/stack/data_data_1_3_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td>cpu/stack/data_data_1_3_s0/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C13</td>
<td>cpu/stack/data_data_1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.174, 27.525%; route: 21.064, 70.932%; tC2Q: 0.458, 1.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>was_reset_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>program_memory/pROM/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>was_reset_s4/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R6C33[2][A]</td>
<td style=" font-weight:bold;">was_reset_s4/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>6.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>reset_s0/I1</td>
</tr>
<tr>
<td>8.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">reset_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>cpu/n685_s7/I3</td>
</tr>
<tr>
<td>12.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">cpu/n685_s7/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>cpu/n508_s6/I2</td>
</tr>
<tr>
<td>14.031</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">cpu/n508_s6/F</td>
</tr>
<tr>
<td>16.324</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][A]</td>
<td>cpu/pc_new_11_s28/I3</td>
</tr>
<tr>
<td>17.356</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R7C12[3][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s28/F</td>
</tr>
<tr>
<td>19.689</td>
<td>2.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>cpu/pc_new_9_s18/I3</td>
</tr>
<tr>
<td>20.715</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_9_s18/F</td>
</tr>
<tr>
<td>21.134</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td>cpu/pc_new_9_s17/I2</td>
</tr>
<tr>
<td>22.166</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_9_s17/F</td>
</tr>
<tr>
<td>22.177</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>cpu/program_memory_addr_bus_9_s/I2</td>
</tr>
<tr>
<td>23.209</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">cpu/program_memory_addr_bus_9_s/F</td>
</tr>
<tr>
<td>29.868</td>
<td>6.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">program_memory/pROM/prom_inst_1/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>program_memory/pROM/prom_inst_1/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>program_memory/pROM/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.879, 23.219%; route: 22.289, 75.234%; tC2Q: 0.458, 1.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>program_memory/pROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>5.859</td>
<td>5.159</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C15</td>
<td>cpu/stack/data_data_1_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.140</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_1_1_s/DO[0]</td>
</tr>
<tr>
<td>6.559</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>cpu/cpu_mem_dout_4_s0/I1</td>
</tr>
<tr>
<td>7.658</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_4_s0/F</td>
</tr>
<tr>
<td>12.044</td>
<td>4.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu/pc_new_11_s27/I3</td>
</tr>
<tr>
<td>12.866</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s27/F</td>
</tr>
<tr>
<td>13.202</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>cpu/pc_new_11_s25/I3</td>
</tr>
<tr>
<td>14.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s25/F</td>
</tr>
<tr>
<td>14.307</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>cpu/pc_new_11_s24/I1</td>
</tr>
<tr>
<td>15.368</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s24/F</td>
</tr>
<tr>
<td>15.786</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td>cpu/pc_new_11_s29/I0</td>
</tr>
<tr>
<td>16.818</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s29/F</td>
</tr>
<tr>
<td>18.138</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu/pc_new_11_s30/I1</td>
</tr>
<tr>
<td>18.960</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s30/F</td>
</tr>
<tr>
<td>19.319</td>
<td>0.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>cpu/pc_new_7_s19/I0</td>
</tr>
<tr>
<td>20.345</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C12[2][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_7_s19/F</td>
</tr>
<tr>
<td>20.768</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>cpu/program_memory_addr_bus_7_s/I2</td>
</tr>
<tr>
<td>21.867</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">cpu/program_memory_addr_bus_7_s/F</td>
</tr>
<tr>
<td>29.840</td>
<td>7.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">program_memory/pROM/prom_inst_0/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>program_memory/pROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>program_memory/pROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.341, 28.181%; route: 20.799, 70.271%; tC2Q: 0.458, 1.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>5.657</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C15</td>
<td>cpu/stack/data_data_0_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.638</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_0_1_s/DO[1]</td>
</tr>
<tr>
<td>7.057</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>cpu/cpu_mem_dout_5_s0/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_5_s0/F</td>
</tr>
<tr>
<td>10.979</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>cpu/alu_y_5_s0/I0</td>
</tr>
<tr>
<td>11.605</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu_y_5_s0/F</td>
</tr>
<tr>
<td>15.185</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>cpu/alu/n123_s0/I1</td>
</tr>
<tr>
<td>16.230</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n123_s0/COUT</td>
</tr>
<tr>
<td>16.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>cpu/alu/n124_s0/CIN</td>
</tr>
<tr>
<td>16.287</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n124_s0/COUT</td>
</tr>
<tr>
<td>16.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>cpu/alu/n125_s0/CIN</td>
</tr>
<tr>
<td>16.344</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n125_s0/COUT</td>
</tr>
<tr>
<td>16.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>cpu/alu/n126_s0/CIN</td>
</tr>
<tr>
<td>16.401</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n126_s0/COUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td>cpu/alu/n127_s0/CIN</td>
</tr>
<tr>
<td>16.458</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>16.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>16.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>16.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>16.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>16.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>16.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>16.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>16.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>18.338</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>cpu/stack_top_new_15_s74/I0</td>
</tr>
<tr>
<td>18.963</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s74/F</td>
</tr>
<tr>
<td>19.382</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>cpu/stack_top_new_15_s53/I2</td>
</tr>
<tr>
<td>20.008</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s53/F</td>
</tr>
<tr>
<td>20.013</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>cpu/stack_top_new_15_s34/I2</td>
</tr>
<tr>
<td>20.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s34/F</td>
</tr>
<tr>
<td>20.841</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu/stack_top_new_15_s16/I1</td>
</tr>
<tr>
<td>21.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s16/F</td>
</tr>
<tr>
<td>23.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>cpu/stack_top_new_13_s8/I3</td>
</tr>
<tr>
<td>24.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_13_s8/F</td>
</tr>
<tr>
<td>26.561</td>
<td>2.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[3][B]</td>
<td>cpu/stack_top_new_4_s7/I0</td>
</tr>
<tr>
<td>27.383</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C11[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_4_s7/F</td>
</tr>
<tr>
<td>29.815</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15</td>
<td style=" font-weight:bold;">cpu/stack/data_data_1_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15</td>
<td>cpu/stack/data_data_1_1_s/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C15</td>
<td>cpu/stack/data_data_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.370, 28.302%; route: 20.745, 70.148%; tC2Q: 0.458, 1.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>5.657</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C15</td>
<td>cpu/stack/data_data_0_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.638</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_0_1_s/DO[1]</td>
</tr>
<tr>
<td>7.057</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>cpu/cpu_mem_dout_5_s0/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_5_s0/F</td>
</tr>
<tr>
<td>10.979</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>cpu/alu_y_5_s0/I0</td>
</tr>
<tr>
<td>11.605</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu_y_5_s0/F</td>
</tr>
<tr>
<td>15.185</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>cpu/alu/n123_s0/I1</td>
</tr>
<tr>
<td>16.230</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n123_s0/COUT</td>
</tr>
<tr>
<td>16.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>cpu/alu/n124_s0/CIN</td>
</tr>
<tr>
<td>16.287</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n124_s0/COUT</td>
</tr>
<tr>
<td>16.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>cpu/alu/n125_s0/CIN</td>
</tr>
<tr>
<td>16.344</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n125_s0/COUT</td>
</tr>
<tr>
<td>16.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>cpu/alu/n126_s0/CIN</td>
</tr>
<tr>
<td>16.401</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n126_s0/COUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td>cpu/alu/n127_s0/CIN</td>
</tr>
<tr>
<td>16.458</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>16.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>16.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>16.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>16.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>16.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>16.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>16.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>16.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>16.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>18.338</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>cpu/stack_top_new_15_s74/I0</td>
</tr>
<tr>
<td>18.963</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s74/F</td>
</tr>
<tr>
<td>19.382</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>cpu/stack_top_new_15_s53/I2</td>
</tr>
<tr>
<td>20.008</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s53/F</td>
</tr>
<tr>
<td>20.013</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>cpu/stack_top_new_15_s34/I2</td>
</tr>
<tr>
<td>20.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s34/F</td>
</tr>
<tr>
<td>20.841</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>cpu/stack_top_new_15_s16/I1</td>
</tr>
<tr>
<td>21.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s16/F</td>
</tr>
<tr>
<td>23.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>cpu/stack_top_new_13_s8/I3</td>
</tr>
<tr>
<td>24.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_13_s8/F</td>
</tr>
<tr>
<td>26.561</td>
<td>2.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[3][B]</td>
<td>cpu/stack_top_new_4_s7/I0</td>
</tr>
<tr>
<td>27.383</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C11[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_4_s7/F</td>
</tr>
<tr>
<td>29.815</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15</td>
<td style=" font-weight:bold;">cpu/stack/data_data_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15</td>
<td>cpu/stack/data_data_0_1_s/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C15</td>
<td>cpu/stack/data_data_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.370, 28.302%; route: 20.745, 70.148%; tC2Q: 0.458, 1.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>program_memory/pROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>5.859</td>
<td>5.159</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C15</td>
<td>cpu/stack/data_data_1_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.140</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_1_1_s/DO[0]</td>
</tr>
<tr>
<td>6.559</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>cpu/cpu_mem_dout_4_s0/I1</td>
</tr>
<tr>
<td>7.658</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_4_s0/F</td>
</tr>
<tr>
<td>12.044</td>
<td>4.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu/pc_new_11_s27/I3</td>
</tr>
<tr>
<td>12.866</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s27/F</td>
</tr>
<tr>
<td>13.202</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>cpu/pc_new_11_s25/I3</td>
</tr>
<tr>
<td>14.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s25/F</td>
</tr>
<tr>
<td>14.307</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>cpu/pc_new_11_s24/I1</td>
</tr>
<tr>
<td>15.368</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s24/F</td>
</tr>
<tr>
<td>15.786</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td>cpu/pc_new_11_s29/I0</td>
</tr>
<tr>
<td>16.818</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s29/F</td>
</tr>
<tr>
<td>18.138</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu/pc_new_11_s30/I1</td>
</tr>
<tr>
<td>18.940</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s30/F</td>
</tr>
<tr>
<td>19.375</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>cpu/pc_new_8_s17/I0</td>
</tr>
<tr>
<td>20.436</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C11[2][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_8_s17/F</td>
</tr>
<tr>
<td>20.859</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>cpu/program_memory_addr_bus_8_s/I2</td>
</tr>
<tr>
<td>21.485</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">cpu/program_memory_addr_bus_8_s/F</td>
</tr>
<tr>
<td>29.765</td>
<td>8.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">program_memory/pROM/prom_inst_0/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>program_memory/pROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>program_memory/pROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.883, 26.701%; route: 21.182, 71.747%; tC2Q: 0.458, 1.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>was_reset_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>was_reset_s4/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R6C33[2][A]</td>
<td style=" font-weight:bold;">was_reset_s4/Q</td>
</tr>
<tr>
<td>7.018</td>
<td>6.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td>cpu/cpu_mem_dout_15_s2/I1</td>
</tr>
<tr>
<td>7.840</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>105</td>
<td>R18C9[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_15_s2/F</td>
</tr>
<tr>
<td>9.855</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[3][A]</td>
<td>cpu/cpu_mem_dout_5_s/I2</td>
</tr>
<tr>
<td>10.887</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R22C13[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_5_s/F</td>
</tr>
<tr>
<td>16.076</td>
<td>5.189</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>cpu/alu/n15_s1/I0</td>
</tr>
<tr>
<td>17.121</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n15_s1/COUT</td>
</tr>
<tr>
<td>17.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>cpu/alu/n14_s1/CIN</td>
</tr>
<tr>
<td>17.178</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n14_s1/COUT</td>
</tr>
<tr>
<td>17.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>cpu/alu/n13_s1/CIN</td>
</tr>
<tr>
<td>17.741</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n13_s1/SUM</td>
</tr>
<tr>
<td>18.546</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][B]</td>
<td>cpu/stack_top_new_7_s18/I1</td>
</tr>
<tr>
<td>19.607</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C13[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_7_s18/F</td>
</tr>
<tr>
<td>20.025</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu/stack_top_new_7_s17/I3</td>
</tr>
<tr>
<td>21.124</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_7_s17/F</td>
</tr>
<tr>
<td>21.130</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td>cpu/stack_top_new_7_s13/I3</td>
</tr>
<tr>
<td>21.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_7_s13/F</td>
</tr>
<tr>
<td>23.241</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>cpu/stack_top_new_7_s10/I3</td>
</tr>
<tr>
<td>24.063</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_7_s10/F</td>
</tr>
<tr>
<td>24.553</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>cpu/stack_top_new_7_s8/I3</td>
</tr>
<tr>
<td>25.179</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_7_s8/F</td>
</tr>
<tr>
<td>26.153</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>cpu/stack_top_new_7_s7/I0</td>
</tr>
<tr>
<td>27.252</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_7_s7/F</td>
</tr>
<tr>
<td>29.681</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11</td>
<td style=" font-weight:bold;">cpu/stack/data_data_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11</td>
<td>cpu/stack/data_data_0_1_s0/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C11</td>
<td>cpu/stack/data_data_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.048, 30.735%; route: 19.933, 67.709%; tC2Q: 0.458, 1.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>program_memory/pROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>cpu/sp_0_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">cpu/sp_0_s1/Q</td>
</tr>
<tr>
<td>5.859</td>
<td>5.159</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C15</td>
<td>cpu/stack/data_data_1_1_s/RAD[0]</td>
</tr>
<tr>
<td>6.140</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C15</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_1_1_s/DO[0]</td>
</tr>
<tr>
<td>6.559</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>cpu/cpu_mem_dout_4_s0/I1</td>
</tr>
<tr>
<td>7.658</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_4_s0/F</td>
</tr>
<tr>
<td>12.044</td>
<td>4.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu/pc_new_11_s27/I3</td>
</tr>
<tr>
<td>12.866</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s27/F</td>
</tr>
<tr>
<td>13.202</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>cpu/pc_new_11_s25/I3</td>
</tr>
<tr>
<td>14.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s25/F</td>
</tr>
<tr>
<td>14.307</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>cpu/pc_new_11_s24/I1</td>
</tr>
<tr>
<td>15.368</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s24/F</td>
</tr>
<tr>
<td>15.786</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td>cpu/pc_new_11_s29/I0</td>
</tr>
<tr>
<td>16.818</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s29/F</td>
</tr>
<tr>
<td>18.138</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu/pc_new_11_s30/I1</td>
</tr>
<tr>
<td>18.960</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu/pc_new_11_s30/F</td>
</tr>
<tr>
<td>19.821</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>cpu/pc_new_1_s19/I0</td>
</tr>
<tr>
<td>20.447</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">cpu/pc_new_1_s19/F</td>
</tr>
<tr>
<td>20.458</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>cpu/program_memory_addr_bus_1_s/I2</td>
</tr>
<tr>
<td>21.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">cpu/program_memory_addr_bus_1_s/F</td>
</tr>
<tr>
<td>29.611</td>
<td>8.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">program_memory/pROM/prom_inst_0/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>program_memory/pROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>program_memory/pROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.874, 26.810%; route: 21.037, 71.629%; tC2Q: 0.458, 1.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/gpu_receiver_fsm/dout_58_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/ys_mem/collisions_bram/sdpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>gpu/gpu_receiver_fsm/dout_58_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">gpu/gpu_receiver_fsm/dout_58_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">gpu/ys_mem/collisions_bram/sdpb_inst_3/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>gpu/ys_mem/collisions_bram/sdpb_inst_3/CLKA</td>
</tr>
<tr>
<td>0.269</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>gpu/ys_mem/collisions_bram/sdpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/gpu_receiver_fsm/dout_56_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/ys_mem/collisions_bram/sdpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>gpu/gpu_receiver_fsm/dout_56_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">gpu/gpu_receiver_fsm/dout_56_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">gpu/ys_mem/collisions_bram/sdpb_inst_3/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>gpu/ys_mem/collisions_bram/sdpb_inst_3/CLKA</td>
</tr>
<tr>
<td>0.269</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>gpu/ys_mem/collisions_bram/sdpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/gpu_receiver_fsm/dout_52_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/ys_mem/collisions_bram/sdpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>gpu/gpu_receiver_fsm/dout_52_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">gpu/gpu_receiver_fsm/dout_52_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">gpu/ys_mem/collisions_bram/sdpb_inst_3/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>gpu/ys_mem/collisions_bram/sdpb_inst_3/CLKA</td>
</tr>
<tr>
<td>0.269</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>gpu/ys_mem/collisions_bram/sdpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/gpu_receiver_fsm/dout_59_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/xs_mem/collisions_bram/sdpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>gpu/gpu_receiver_fsm/dout_59_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">gpu/gpu_receiver_fsm/dout_59_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">gpu/xs_mem/collisions_bram/sdpb_inst_3/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gpu/xs_mem/collisions_bram/sdpb_inst_3/CLKA</td>
</tr>
<tr>
<td>0.269</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gpu/xs_mem/collisions_bram/sdpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_b/ctl1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_b/ctl2_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>hdmi/encode_b/ctl1_0_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" font-weight:bold;">hdmi/encode_b/ctl1_0_s0/Q</td>
</tr>
<tr>
<td>0.748</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39</td>
<td style=" font-weight:bold;">hdmi/encode_b/ctl2_0_s10/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39</td>
<td>hdmi/encode_b/ctl2_0_s10/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C39</td>
<td>hdmi/encode_b/ctl2_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/rgb_p_3_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>rgb_reg_11_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" font-weight:bold;">rgb_reg_11_s0/Q</td>
</tr>
<tr>
<td>0.748</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34</td>
<td style=" font-weight:bold;">hdmi/rgb_p_3_s7/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34</td>
<td>hdmi/rgb_p_3_s7/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34</td>
<td>hdmi/rgb_p_3_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_reg_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/rgb_p_3_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>rgb_reg_10_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">rgb_reg_10_s0/Q</td>
</tr>
<tr>
<td>0.748</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34</td>
<td style=" font-weight:bold;">hdmi/rgb_p_3_s7/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34</td>
<td>hdmi/rgb_p_3_s7/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34</td>
<td>hdmi/rgb_p_3_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/dat2_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_b/dat3_7_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>hdmi/encode_r/dat2_7_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C35[1][B]</td>
<td style=" font-weight:bold;">hdmi/encode_r/dat2_7_s0/Q</td>
</tr>
<tr>
<td>0.751</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36</td>
<td style=" font-weight:bold;">hdmi/encode_b/dat3_7_s9/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36</td>
<td>hdmi/encode_b/dat3_7_s9/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36</td>
<td>hdmi/encode_b/dat3_7_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_g/enc10_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_g/tpb11_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>hdmi/encode_g/enc10_0_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">hdmi/encode_g/enc10_0_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" font-weight:bold;">hdmi/encode_g/tpb11_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>hdmi/encode_g/tpb11_0_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>hdmi/encode_g/tpb11_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_g/dat4_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_g/par5_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][B]</td>
<td>hdmi/encode_g/dat4_4_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C35[1][B]</td>
<td style=" font-weight:bold;">hdmi/encode_g/dat4_4_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">hdmi/encode_g/par5_1_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>hdmi/encode_g/par5_1_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>hdmi/encode_g/par5_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_b/ctl2_0_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_b/ctl2_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>hdmi/encode_b/ctl2_0_s8/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" font-weight:bold;">hdmi/encode_b/ctl2_0_s8/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39</td>
<td style=" font-weight:bold;">hdmi/encode_b/ctl2_0_s10/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39</td>
<td>hdmi/encode_b/ctl2_0_s10/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C39</td>
<td>hdmi/encode_b/ctl2_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.627%; tC2Q: 0.333, 58.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/dat3_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_r/par4_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][B]</td>
<td>hdmi/encode_r/dat3_3_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C34[0][B]</td>
<td style=" font-weight:bold;">hdmi/encode_r/dat3_3_s0/Q</td>
</tr>
<tr>
<td>0.765</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/par4_1_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>hdmi/encode_r/par4_1_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>hdmi/encode_r/par4_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.741%; tC2Q: 0.333, 57.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/dat3_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_r/par4_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][B]</td>
<td>hdmi/encode_r/dat3_3_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C34[0][B]</td>
<td style=" font-weight:bold;">hdmi/encode_r/dat3_3_s0/Q</td>
</tr>
<tr>
<td>0.765</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[2][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/par4_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[2][A]</td>
<td>hdmi/encode_r/par4_3_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C34[2][A]</td>
<td>hdmi/encode_r/par4_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.741%; tC2Q: 0.333, 57.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_b/dat3_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_b/par4_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>hdmi/encode_b/dat3_3_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">hdmi/encode_b/dat3_3_s0/Q</td>
</tr>
<tr>
<td>0.765</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td style=" font-weight:bold;">hdmi/encode_b/par4_1_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>hdmi/encode_b/par4_1_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>hdmi/encode_b/par4_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.741%; tC2Q: 0.333, 57.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_b/dat3_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_b/par4_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>hdmi/encode_b/dat3_3_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">hdmi/encode_b/dat3_3_s0/Q</td>
</tr>
<tr>
<td>0.765</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td style=" font-weight:bold;">hdmi/encode_b/par4_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td>hdmi/encode_b/par4_3_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C39[2][A]</td>
<td>hdmi/encode_b/par4_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.741%; tC2Q: 0.333, 57.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>gpu/state_0_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R12C20[0][A]</td>
<td style=" font-weight:bold;">gpu/state_0_s0/Q</td>
</tr>
<tr>
<td>0.781</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" font-weight:bold;">gpu/state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>gpu/state_1_s1/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>gpu/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.269%; tC2Q: 0.333, 55.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_b/enc10_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_b/tpb11_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td>hdmi/encode_b/enc10_2_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td style=" font-weight:bold;">hdmi/encode_b/enc10_2_s0/Q</td>
</tr>
<tr>
<td>0.781</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[2][A]</td>
<td style=" font-weight:bold;">hdmi/encode_b/tpb11_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[2][A]</td>
<td>hdmi/encode_b/tpb11_2_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C37[2][A]</td>
<td>hdmi/encode_b/tpb11_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/rgb_p_3_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>rgb_reg_14_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" font-weight:bold;">rgb_reg_14_s0/Q</td>
</tr>
<tr>
<td>0.781</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35</td>
<td style=" font-weight:bold;">hdmi/rgb_p_3_s8/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35</td>
<td>hdmi/rgb_p_3_s8/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35</td>
<td>hdmi/rgb_p_3_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_reg_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/rgb_p_3_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>rgb_reg_13_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" font-weight:bold;">rgb_reg_13_s0/Q</td>
</tr>
<tr>
<td>0.781</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35</td>
<td style=" font-weight:bold;">hdmi/rgb_p_3_s8/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35</td>
<td>hdmi/rgb_p_3_s8/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35</td>
<td>hdmi/rgb_p_3_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_b/enc10_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_b/enc11_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>hdmi/encode_b/enc10_1_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C41[0][B]</td>
<td style=" font-weight:bold;">hdmi/encode_b/enc10_1_s0/Q</td>
</tr>
<tr>
<td>0.785</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39</td>
<td style=" font-weight:bold;">hdmi/encode_b/enc11_0_s7/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39</td>
<td>hdmi/encode_b/enc11_0_s7/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C39</td>
<td>hdmi/encode_b/enc11_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 44.630%; tC2Q: 0.333, 55.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_b/dat4_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_b/par5_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][B]</td>
<td>hdmi/encode_b/dat4_4_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C40[0][B]</td>
<td style=" font-weight:bold;">hdmi/encode_b/dat4_4_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td style=" font-weight:bold;">hdmi/encode_b/par5_1_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td>hdmi/encode_b/par5_1_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C41[2][A]</td>
<td>hdmi/encode_b/par5_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 44.739%; tC2Q: 0.333, 55.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_b/enc11_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_b/ctl2_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>hdmi/encode_b/enc11_0_s4/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C38[2][A]</td>
<td style=" font-weight:bold;">hdmi/encode_b/enc11_0_s4/Q</td>
</tr>
<tr>
<td>0.810</td>
<td>0.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39</td>
<td style=" font-weight:bold;">hdmi/encode_b/ctl2_0_s10/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39</td>
<td>hdmi/encode_b/ctl2_0_s10/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C39</td>
<td>hdmi/encode_b/ctl2_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.293, 46.809%; tC2Q: 0.333, 53.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/rect_idx_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/colors_mem/colors_bram/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>gpu/rect_idx_5_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" font-weight:bold;">gpu/rect_idx_5_s0/Q</td>
</tr>
<tr>
<td>1.016</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">gpu/colors_mem/colors_bram/sdpb_inst_0/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>gpu/colors_mem/colors_bram/sdpb_inst_0/CLKB</td>
</tr>
<tr>
<td>0.343</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>gpu/colors_mem/colors_bram/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/rect_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/colors_mem/colors_bram/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>gpu/rect_idx_4_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" font-weight:bold;">gpu/rect_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.016</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">gpu/colors_mem/colors_bram/sdpb_inst_0/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>gpu/colors_mem/colors_bram/sdpb_inst_0/CLKB</td>
</tr>
<tr>
<td>0.343</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>gpu/colors_mem/colors_bram/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/rect_idx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/colors_mem/colors_bram/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>system_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>system_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[2][B]</td>
<td>gpu/rect_idx_2_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C23[2][B]</td>
<td style=" font-weight:bold;">gpu/rect_idx_2_s0/Q</td>
</tr>
<tr>
<td>1.045</td>
<td>0.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">gpu/colors_mem/colors_bram/sdpb_inst_0/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1240</td>
<td>TOPSIDE[0]</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>gpu/colors_mem/colors_bram/sdpb_inst_0/CLKB</td>
</tr>
<tr>
<td>0.343</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>gpu/colors_mem/colors_bram/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.529, 61.331%; tC2Q: 0.333, 38.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>system_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>reset_counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.098</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>reset_counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.866</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>reset_counter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>system_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>reset_counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.098</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>reset_counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.866</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>reset_counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>system_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>rgb_reg_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.098</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_reg_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.866</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_reg_13_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>system_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>rgb_reg_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.098</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_reg_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.866</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_reg_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>system_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dvh_delay[2]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.098</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>dvh_delay[2]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.866</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>dvh_delay[2]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>system_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>vga_controller/hsync_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.098</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>vga_controller/hsync_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.866</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>vga_controller/hsync_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>system_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>copy_controller/dout_reg_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.098</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>copy_controller/dout_reg_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.866</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>copy_controller/dout_reg_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>system_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gpu/collisions_buffer_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.098</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>gpu/collisions_buffer_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.866</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>gpu/collisions_buffer_19_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>system_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gpu/gpu_receiver_fsm/gpu_buffer/data[11]_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.098</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>gpu/gpu_receiver_fsm/gpu_buffer/data[11]_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.866</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>gpu/gpu_receiver_fsm/gpu_buffer/data[11]_8_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>system_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>hdmi/encode_g/tmds_neg18_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.098</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/encode_g/tmds_neg18_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>system_clk</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>39.866</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/encode_g/tmds_neg18_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1240</td>
<td>system_clk</td>
<td>8.646</td>
<td>0.257</td>
</tr>
<tr>
<td>129</td>
<td>gpu/gpu_receiver_fsm/coord_generator_delay[1][0]</td>
<td>30.775</td>
<td>4.053</td>
</tr>
<tr>
<td>129</td>
<td>copy_Z</td>
<td>21.138</td>
<td>3.614</td>
</tr>
<tr>
<td>105</td>
<td>cpu_mem_dout_15_5</td>
<td>9.184</td>
<td>3.640</td>
</tr>
<tr>
<td>94</td>
<td>gpu/n545_120</td>
<td>31.501</td>
<td>2.947</td>
</tr>
<tr>
<td>78</td>
<td>reset</td>
<td>8.841</td>
<td>3.592</td>
</tr>
<tr>
<td>75</td>
<td>gpu_reset_Z</td>
<td>28.553</td>
<td>4.068</td>
</tr>
<tr>
<td>68</td>
<td>gpu/gpu_receiver_fsm/batch_counter_delay[2][1]</td>
<td>28.689</td>
<td>3.315</td>
</tr>
<tr>
<td>67</td>
<td>gpu/gpu_receiver_fsm/batch_counter_delay[2][0]</td>
<td>28.579</td>
<td>3.806</td>
</tr>
<tr>
<td>65</td>
<td>gpu/gpu_receiver_fsm/coord_generator_delay[1][1]</td>
<td>31.712</td>
<td>3.303</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C20</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C26</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C16</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name vga_x5 -source [get_ports {clk}] -master_clock clk -divide_by 3 -multiply_by 14 [get_nets {vga_x5}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name system_clk -source [get_nets {vga_x5}] -master_clock vga_x5 -divide_by 5 [get_nets {system_clk}]</td>
</tr>
<tr>
<td>TC_REPORT_MAX_FREQUENCY</td>
<td>Actived</td>
<td>report_max_frequency -mod_ins {cpu cpu/alu cpu/rstack cpu/stack memory program_memory}</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
