-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reOrderStreamScale1W is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    select_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    select_V_empty_n : IN STD_LOGIC;
    select_V_read : OUT STD_LOGIC;
    refSingleStreamOut_V_V_dout : IN STD_LOGIC_VECTOR (75 downto 0);
    refSingleStreamOut_V_V_empty_n : IN STD_LOGIC;
    refSingleStreamOut_V_V_read : OUT STD_LOGIC;
    tagSingleStreamOut_V_V_dout : IN STD_LOGIC_VECTOR (75 downto 0);
    tagSingleStreamOut_V_V_empty_n : IN STD_LOGIC;
    tagSingleStreamOut_V_V_read : OUT STD_LOGIC;
    refNPCStreamOut_V_V_din : OUT STD_LOGIC_VECTOR (75 downto 0);
    refNPCStreamOut_V_V_full_n : IN STD_LOGIC;
    refNPCStreamOut_V_V_write : OUT STD_LOGIC;
    tagNPCStreamOut_V_V_din : OUT STD_LOGIC_VECTOR (75 downto 0);
    tagNPCStreamOut_V_V_full_n : IN STD_LOGIC;
    tagNPCStreamOut_V_V_write : OUT STD_LOGIC );
end;


architecture behav of reOrderStreamScale1W is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv7_D : STD_LOGIC_VECTOR (6 downto 0) := "0001101";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_13 : STD_LOGIC_VECTOR (6 downto 0) := "0010011";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal select_V_blk_n : STD_LOGIC;
    signal refSingleStreamOut_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_i_119_reg_1531 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1062_i_reg_1540 : STD_LOGIC_VECTOR (0 downto 0);
    signal tagSingleStreamOut_V_V_blk_n : STD_LOGIC;
    signal refNPCStreamOut_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal tmp_i_119_reg_1531_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1064_i_reg_1572 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1062_i_reg_1540_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tagNPCStreamOut_V_V_blk_n : STD_LOGIC;
    signal xOffSet_0_i_i_reg_282 : STD_LOGIC_VECTOR (6 downto 0);
    signal iterationCnt_l_0_i_i_reg_293 : STD_LOGIC_VECTOR (31 downto 0);
    signal iterationCnt_j_0_i_i_reg_304 : STD_LOGIC_VECTOR (31 downto 0);
    signal iterationCnt_k_0_i_i_reg_315 : STD_LOGIC_VECTOR (31 downto 0);
    signal iterationCnt_i_0_i_i_reg_326 : STD_LOGIC_VECTOR (31 downto 0);
    signal iterationCnt_i_5_i_i_reg_337 : STD_LOGIC_VECTOR (31 downto 0);
    signal iterationCnt_k_3_i_i_reg_354 : STD_LOGIC_VECTOR (31 downto 0);
    signal iterationCnt_j_3_i_i_reg_372 : STD_LOGIC_VECTOR (31 downto 0);
    signal iterationCnt_l_2_i_i_reg_390 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_V_read_read_fu_250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_i_119_fu_528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op120_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op255_write_state4 : BOOLEAN;
    signal ap_predicate_op297_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal xOffSet_fu_534_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal xOffSet_reg_1535 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_1062_i_fu_540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2519_fu_546_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2519_reg_1544 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_550_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_1553 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond229_i_i_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond229_i_i_reg_1557 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond229_i_i_reg_1557_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2520_fu_560_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2520_reg_1561 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2521_fu_564_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2521_reg_1567 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_1064_i_fu_1059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2522_fu_1072_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2522_reg_1576 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_iterationCnt_l_0_i_i_phi_fu_297_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_iterationCnt_j_0_i_i_phi_fu_308_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_iterationCnt_k_0_i_i_phi_fu_319_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_iterationCnt_i_0_i_i_phi_fu_330_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal iterationCnt_i_3_fu_1088_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_iterationCnt_i_5_i_i_reg_337 : STD_LOGIC_VECTOR (31 downto 0);
    signal iterationCnt_i_1_fu_580_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_iterationCnt_k_3_i_i_reg_354 : STD_LOGIC_VECTOR (31 downto 0);
    signal iterationCnt_k_1_fu_589_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal iterationCnt_j_1_fu_1097_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_iterationCnt_j_3_i_i_reg_372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_iterationCnt_l_2_i_i_reg_390 : STD_LOGIC_VECTOR (31 downto 0);
    signal iterationCnt_l_fu_1065_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_95_fu_1106_p21 : STD_LOGIC_VECTOR (75 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_V_97_fu_1199_p21 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_1_fu_1154_p21 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_2_fu_1243_p21 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_fu_98 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_67_fu_102 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_68_fu_106 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_69_fu_110 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_70_fu_114 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_71_fu_118 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_72_fu_122 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_73_fu_126 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_74_fu_130 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_75_fu_134 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_76_fu_138 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_77_fu_142 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_78_fu_146 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_79_fu_150 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_80_fu_154 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_81_fu_158 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_82_fu_162 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_83_fu_166 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_84_fu_170 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_85_fu_174 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_86_fu_178 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_87_fu_182 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_88_fu_186 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_89_fu_190 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_90_fu_194 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_V_91_fu_198 : STD_LOGIC_VECTOR (75 downto 0);
    signal tagBlockCol_18_V_2_fu_202 : STD_LOGIC_VECTOR (75 downto 0);
    signal tagBlockCol_18_V_fu_781_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal tagBlockCol_18_V_3_fu_206 : STD_LOGIC_VECTOR (75 downto 0);
    signal tagBlockCol_18_V_1_fu_797_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal tagBlockCol_18_V_5_fu_210 : STD_LOGIC_VECTOR (75 downto 0);
    signal tagBlockCol_18_V_4_fu_821_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal tagBlockCol_18_V_7_fu_214 : STD_LOGIC_VECTOR (75 downto 0);
    signal tagBlockCol_18_V_6_fu_837_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal tagBlockCol_18_V_10_fu_218 : STD_LOGIC_VECTOR (75 downto 0);
    signal tagBlockCol_18_V_9_fu_853_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal tagBlockCol_18_V_12_fu_222 : STD_LOGIC_VECTOR (75 downto 0);
    signal tagBlockCol_18_V_14_fu_861_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal refBlockCol_18_V_2_fu_226 : STD_LOGIC_VECTOR (75 downto 0);
    signal refBlockCol_18_V_fu_685_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal refBlockCol_18_V_3_fu_230 : STD_LOGIC_VECTOR (75 downto 0);
    signal refBlockCol_18_V_1_fu_701_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal refBlockCol_18_V_5_fu_234 : STD_LOGIC_VECTOR (75 downto 0);
    signal refBlockCol_18_V_4_fu_725_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal refBlockCol_18_V_7_fu_238 : STD_LOGIC_VECTOR (75 downto 0);
    signal refBlockCol_18_V_6_fu_741_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal refBlockCol_18_V_10_fu_242 : STD_LOGIC_VECTOR (75 downto 0);
    signal refBlockCol_18_V_9_fu_757_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal refBlockCol_18_V_12_fu_246 : STD_LOGIC_VECTOR (75 downto 0);
    signal refBlockCol_18_V_14_fu_765_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal iterationCnt_k_fu_568_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1063_i_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_408_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp4_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_fu_679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_671_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal newSel2_fu_693_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal newSel4_fu_709_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal newSel5_fu_717_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal newSel7_fu_733_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal refBlockCol_18_V_8_fu_749_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal newSel9_fu_773_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal newSel1_fu_789_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal newSel3_fu_805_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal newSel6_fu_813_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal newSel8_fu_829_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal tagBlockCol_18_V_8_fu_845_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal iterationCnt_j_fu_1076_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1065_i_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_1_fu_1154_p20 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component EVABMOFStreamWithThq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (75 downto 0);
        din1 : IN STD_LOGIC_VECTOR (75 downto 0);
        din2 : IN STD_LOGIC_VECTOR (75 downto 0);
        din3 : IN STD_LOGIC_VECTOR (75 downto 0);
        din4 : IN STD_LOGIC_VECTOR (75 downto 0);
        din5 : IN STD_LOGIC_VECTOR (75 downto 0);
        din6 : IN STD_LOGIC_VECTOR (75 downto 0);
        din7 : IN STD_LOGIC_VECTOR (75 downto 0);
        din8 : IN STD_LOGIC_VECTOR (75 downto 0);
        din9 : IN STD_LOGIC_VECTOR (75 downto 0);
        din10 : IN STD_LOGIC_VECTOR (75 downto 0);
        din11 : IN STD_LOGIC_VECTOR (75 downto 0);
        din12 : IN STD_LOGIC_VECTOR (75 downto 0);
        din13 : IN STD_LOGIC_VECTOR (75 downto 0);
        din14 : IN STD_LOGIC_VECTOR (75 downto 0);
        din15 : IN STD_LOGIC_VECTOR (75 downto 0);
        din16 : IN STD_LOGIC_VECTOR (75 downto 0);
        din17 : IN STD_LOGIC_VECTOR (75 downto 0);
        din18 : IN STD_LOGIC_VECTOR (75 downto 0);
        din19 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (75 downto 0) );
    end component;



begin
    EVABMOFStreamWithThq_U185 : component EVABMOFStreamWithThq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 76,
        din1_WIDTH => 76,
        din2_WIDTH => 76,
        din3_WIDTH => 76,
        din4_WIDTH => 76,
        din5_WIDTH => 76,
        din6_WIDTH => 76,
        din7_WIDTH => 76,
        din8_WIDTH => 76,
        din9_WIDTH => 76,
        din10_WIDTH => 76,
        din11_WIDTH => 76,
        din12_WIDTH => 76,
        din13_WIDTH => 76,
        din14_WIDTH => 76,
        din15_WIDTH => 76,
        din16_WIDTH => 76,
        din17_WIDTH => 76,
        din18_WIDTH => 76,
        din19_WIDTH => 5,
        dout_WIDTH => 76)
    port map (
        din0 => tmp_V_91_fu_198,
        din1 => tmp_V_90_fu_194,
        din2 => tmp_V_89_fu_190,
        din3 => tmp_V_88_fu_186,
        din4 => tmp_V_87_fu_182,
        din5 => tmp_V_86_fu_178,
        din6 => tmp_V_85_fu_174,
        din7 => tmp_V_84_fu_170,
        din8 => tmp_V_83_fu_166,
        din9 => tmp_V_82_fu_162,
        din10 => tmp_V_81_fu_158,
        din11 => tmp_V_80_fu_154,
        din12 => tmp_V_79_fu_150,
        din13 => refBlockCol_18_V_12_fu_246,
        din14 => refBlockCol_18_V_10_fu_242,
        din15 => refBlockCol_18_V_7_fu_238,
        din16 => refBlockCol_18_V_5_fu_234,
        din17 => refBlockCol_18_V_3_fu_230,
        din18 => refBlockCol_18_V_2_fu_226,
        din19 => tmp_2520_reg_1561,
        dout => tmp_V_95_fu_1106_p21);

    EVABMOFStreamWithThq_U186 : component EVABMOFStreamWithThq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 76,
        din1_WIDTH => 76,
        din2_WIDTH => 76,
        din3_WIDTH => 76,
        din4_WIDTH => 76,
        din5_WIDTH => 76,
        din6_WIDTH => 76,
        din7_WIDTH => 76,
        din8_WIDTH => 76,
        din9_WIDTH => 76,
        din10_WIDTH => 76,
        din11_WIDTH => 76,
        din12_WIDTH => 76,
        din13_WIDTH => 76,
        din14_WIDTH => 76,
        din15_WIDTH => 76,
        din16_WIDTH => 76,
        din17_WIDTH => 76,
        din18_WIDTH => 76,
        din19_WIDTH => 5,
        dout_WIDTH => 76)
    port map (
        din0 => tmp_V_78_fu_146,
        din1 => tmp_V_77_fu_142,
        din2 => tmp_V_76_fu_138,
        din3 => tmp_V_75_fu_134,
        din4 => tmp_V_74_fu_130,
        din5 => tmp_V_73_fu_126,
        din6 => tmp_V_72_fu_122,
        din7 => tmp_V_71_fu_118,
        din8 => tmp_V_70_fu_114,
        din9 => tmp_V_69_fu_110,
        din10 => tmp_V_68_fu_106,
        din11 => tmp_V_67_fu_102,
        din12 => tmp_V_fu_98,
        din13 => tagBlockCol_18_V_12_fu_222,
        din14 => tagBlockCol_18_V_10_fu_218,
        din15 => tagBlockCol_18_V_7_fu_214,
        din16 => tagBlockCol_18_V_5_fu_210,
        din17 => tagBlockCol_18_V_3_fu_206,
        din18 => tagBlockCol_18_V_2_fu_202,
        din19 => tmp_V_1_fu_1154_p20,
        dout => tmp_V_1_fu_1154_p21);

    EVABMOFStreamWithThq_U187 : component EVABMOFStreamWithThq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 76,
        din1_WIDTH => 76,
        din2_WIDTH => 76,
        din3_WIDTH => 76,
        din4_WIDTH => 76,
        din5_WIDTH => 76,
        din6_WIDTH => 76,
        din7_WIDTH => 76,
        din8_WIDTH => 76,
        din9_WIDTH => 76,
        din10_WIDTH => 76,
        din11_WIDTH => 76,
        din12_WIDTH => 76,
        din13_WIDTH => 76,
        din14_WIDTH => 76,
        din15_WIDTH => 76,
        din16_WIDTH => 76,
        din17_WIDTH => 76,
        din18_WIDTH => 76,
        din19_WIDTH => 5,
        dout_WIDTH => 76)
    port map (
        din0 => tmp_V_91_fu_198,
        din1 => tmp_V_90_fu_194,
        din2 => tmp_V_89_fu_190,
        din3 => tmp_V_88_fu_186,
        din4 => tmp_V_87_fu_182,
        din5 => tmp_V_86_fu_178,
        din6 => tmp_V_85_fu_174,
        din7 => tmp_V_84_fu_170,
        din8 => tmp_V_83_fu_166,
        din9 => tmp_V_82_fu_162,
        din10 => tmp_V_81_fu_158,
        din11 => tmp_V_80_fu_154,
        din12 => tmp_V_79_fu_150,
        din13 => refBlockCol_18_V_12_fu_246,
        din14 => refBlockCol_18_V_10_fu_242,
        din15 => refBlockCol_18_V_7_fu_238,
        din16 => refBlockCol_18_V_5_fu_234,
        din17 => refBlockCol_18_V_3_fu_230,
        din18 => refBlockCol_18_V_2_fu_226,
        din19 => tmp_2522_reg_1576,
        dout => tmp_V_97_fu_1199_p21);

    EVABMOFStreamWithThq_U188 : component EVABMOFStreamWithThq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 76,
        din1_WIDTH => 76,
        din2_WIDTH => 76,
        din3_WIDTH => 76,
        din4_WIDTH => 76,
        din5_WIDTH => 76,
        din6_WIDTH => 76,
        din7_WIDTH => 76,
        din8_WIDTH => 76,
        din9_WIDTH => 76,
        din10_WIDTH => 76,
        din11_WIDTH => 76,
        din12_WIDTH => 76,
        din13_WIDTH => 76,
        din14_WIDTH => 76,
        din15_WIDTH => 76,
        din16_WIDTH => 76,
        din17_WIDTH => 76,
        din18_WIDTH => 76,
        din19_WIDTH => 5,
        dout_WIDTH => 76)
    port map (
        din0 => tmp_V_78_fu_146,
        din1 => tmp_V_77_fu_142,
        din2 => tmp_V_76_fu_138,
        din3 => tmp_V_75_fu_134,
        din4 => tmp_V_74_fu_130,
        din5 => tmp_V_73_fu_126,
        din6 => tmp_V_72_fu_122,
        din7 => tmp_V_71_fu_118,
        din8 => tmp_V_70_fu_114,
        din9 => tmp_V_69_fu_110,
        din10 => tmp_V_68_fu_106,
        din11 => tmp_V_67_fu_102,
        din12 => tmp_V_fu_98,
        din13 => tagBlockCol_18_V_12_fu_222,
        din14 => tagBlockCol_18_V_10_fu_218,
        din15 => tagBlockCol_18_V_7_fu_214,
        din16 => tagBlockCol_18_V_5_fu_210,
        din17 => tagBlockCol_18_V_3_fu_206,
        din18 => tagBlockCol_18_V_2_fu_202,
        din19 => tmp_2522_reg_1576,
        dout => tmp_V_2_fu_1243_p21);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond229_i_i_fu_554_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (select_V_read_read_fu_250_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (select_V_read_read_fu_250_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    iterationCnt_i_0_i_i_reg_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond229_i_i_reg_1557_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                iterationCnt_i_0_i_i_reg_326 <= iterationCnt_i_5_i_i_reg_337;
            elsif ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (select_V_read_read_fu_250_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                iterationCnt_i_0_i_i_reg_326 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    iterationCnt_i_5_i_i_reg_337_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1062_i_reg_1540 = ap_const_lv1_0) and (tmp_i_119_reg_1531 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                iterationCnt_i_5_i_i_reg_337 <= iterationCnt_i_1_fu_580_p3;
            elsif ((((tmp_1062_i_reg_1540 = ap_const_lv1_1) and (tmp_i_119_reg_1531 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1064_i_fu_1059_p2 = ap_const_lv1_0) and (tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                iterationCnt_i_5_i_i_reg_337 <= ap_phi_mux_iterationCnt_i_0_i_i_phi_fu_330_p4;
            elsif (((tmp_1064_i_fu_1059_p2 = ap_const_lv1_1) and (tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                iterationCnt_i_5_i_i_reg_337 <= iterationCnt_i_3_fu_1088_p3;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                iterationCnt_i_5_i_i_reg_337 <= ap_phi_reg_pp0_iter1_iterationCnt_i_5_i_i_reg_337;
            end if; 
        end if;
    end process;

    iterationCnt_j_0_i_i_reg_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond229_i_i_reg_1557_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                iterationCnt_j_0_i_i_reg_304 <= iterationCnt_j_3_i_i_reg_372;
            elsif ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (select_V_read_read_fu_250_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                iterationCnt_j_0_i_i_reg_304 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    iterationCnt_j_3_i_i_reg_372_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_1062_i_reg_1540 = ap_const_lv1_1) and (tmp_i_119_reg_1531 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1062_i_reg_1540 = ap_const_lv1_0) and (tmp_i_119_reg_1531 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1064_i_fu_1059_p2 = ap_const_lv1_0) and (tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                iterationCnt_j_3_i_i_reg_372 <= ap_phi_mux_iterationCnt_j_0_i_i_phi_fu_308_p4;
            elsif (((tmp_1064_i_fu_1059_p2 = ap_const_lv1_1) and (tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                iterationCnt_j_3_i_i_reg_372 <= iterationCnt_j_1_fu_1097_p3;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                iterationCnt_j_3_i_i_reg_372 <= ap_phi_reg_pp0_iter1_iterationCnt_j_3_i_i_reg_372;
            end if; 
        end if;
    end process;

    iterationCnt_k_0_i_i_reg_315_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond229_i_i_reg_1557_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                iterationCnt_k_0_i_i_reg_315 <= iterationCnt_k_3_i_i_reg_354;
            elsif ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (select_V_read_read_fu_250_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                iterationCnt_k_0_i_i_reg_315 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    iterationCnt_k_3_i_i_reg_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1062_i_reg_1540 = ap_const_lv1_0) and (tmp_i_119_reg_1531 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                iterationCnt_k_3_i_i_reg_354 <= iterationCnt_k_1_fu_589_p3;
            elsif ((((tmp_1062_i_reg_1540 = ap_const_lv1_1) and (tmp_i_119_reg_1531 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1064_i_fu_1059_p2 = ap_const_lv1_0) and (tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1064_i_fu_1059_p2 = ap_const_lv1_1) and (tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                iterationCnt_k_3_i_i_reg_354 <= ap_phi_mux_iterationCnt_k_0_i_i_phi_fu_319_p4;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                iterationCnt_k_3_i_i_reg_354 <= ap_phi_reg_pp0_iter1_iterationCnt_k_3_i_i_reg_354;
            end if; 
        end if;
    end process;

    iterationCnt_l_0_i_i_reg_293_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond229_i_i_reg_1557_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                iterationCnt_l_0_i_i_reg_293 <= iterationCnt_l_2_i_i_reg_390;
            elsif ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (select_V_read_read_fu_250_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                iterationCnt_l_0_i_i_reg_293 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    iterationCnt_l_2_i_i_reg_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_1062_i_reg_1540 = ap_const_lv1_1) and (tmp_i_119_reg_1531 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1062_i_reg_1540 = ap_const_lv1_0) and (tmp_i_119_reg_1531 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                iterationCnt_l_2_i_i_reg_390 <= ap_phi_mux_iterationCnt_l_0_i_i_phi_fu_297_p4;
            elsif (((tmp_1064_i_fu_1059_p2 = ap_const_lv1_0) and (tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                iterationCnt_l_2_i_i_reg_390 <= iterationCnt_l_fu_1065_p2;
            elsif (((tmp_1064_i_fu_1059_p2 = ap_const_lv1_1) and (tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                iterationCnt_l_2_i_i_reg_390 <= ap_const_lv32_0;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                iterationCnt_l_2_i_i_reg_390 <= ap_phi_reg_pp0_iter1_iterationCnt_l_2_i_i_reg_390;
            end if; 
        end if;
    end process;

    xOffSet_0_i_i_reg_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond229_i_i_reg_1557 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                xOffSet_0_i_i_reg_282 <= xOffSet_reg_1535;
            elsif ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (select_V_read_read_fu_250_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                xOffSet_0_i_i_reg_282 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond229_i_i_reg_1557 <= exitcond229_i_i_fu_554_p2;
                exitcond229_i_i_reg_1557_pp0_iter1_reg <= exitcond229_i_i_reg_1557;
                tmp_1062_i_reg_1540_pp0_iter1_reg <= tmp_1062_i_reg_1540;
                tmp_i_119_reg_1531 <= tmp_i_119_fu_528_p2;
                tmp_i_119_reg_1531_pp0_iter1_reg <= tmp_i_119_reg_1531;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op120_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                refBlockCol_18_V_10_fu_242 <= refBlockCol_18_V_9_fu_757_p3;
                refBlockCol_18_V_12_fu_246 <= refBlockCol_18_V_14_fu_765_p3;
                refBlockCol_18_V_2_fu_226 <= refBlockCol_18_V_fu_685_p3;
                refBlockCol_18_V_3_fu_230 <= refBlockCol_18_V_1_fu_701_p3;
                refBlockCol_18_V_5_fu_234 <= refBlockCol_18_V_4_fu_725_p3;
                refBlockCol_18_V_7_fu_238 <= refBlockCol_18_V_6_fu_741_p3;
                tagBlockCol_18_V_10_fu_218 <= tagBlockCol_18_V_9_fu_853_p3;
                tagBlockCol_18_V_12_fu_222 <= tagBlockCol_18_V_14_fu_861_p3;
                tagBlockCol_18_V_2_fu_202 <= tagBlockCol_18_V_fu_781_p3;
                tagBlockCol_18_V_3_fu_206 <= tagBlockCol_18_V_1_fu_797_p3;
                tagBlockCol_18_V_5_fu_210 <= tagBlockCol_18_V_4_fu_821_p3;
                tagBlockCol_18_V_7_fu_214 <= tagBlockCol_18_V_6_fu_837_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_119_fu_528_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_1062_i_reg_1540 <= tmp_1062_i_fu_540_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_1064_i_reg_1572 <= tmp_1064_i_fu_1059_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_119_fu_528_p2 = ap_const_lv1_0) and (tmp_1062_i_fu_540_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_2519_reg_1544 <= tmp_2519_fu_546_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1062_i_reg_1540 = ap_const_lv1_0) and (tmp_i_119_reg_1531 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_2520_reg_1561 <= tmp_2520_fu_560_p1;
                tmp_2521_reg_1567 <= tmp_2521_fu_564_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1064_i_fu_1059_p2 = ap_const_lv1_1) and (tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_2522_reg_1576 <= tmp_2522_fu_1072_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_reg_1553 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_V_67_fu_102 <= tagSingleStreamOut_V_V_dout;
                tmp_V_80_fu_154 <= refSingleStreamOut_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_reg_1553 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_V_68_fu_106 <= tagSingleStreamOut_V_V_dout;
                tmp_V_81_fu_158 <= refSingleStreamOut_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_reg_1553 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_V_69_fu_110 <= tagSingleStreamOut_V_V_dout;
                tmp_V_82_fu_162 <= refSingleStreamOut_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_reg_1553 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_V_70_fu_114 <= tagSingleStreamOut_V_V_dout;
                tmp_V_83_fu_166 <= refSingleStreamOut_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_reg_1553 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_V_71_fu_118 <= tagSingleStreamOut_V_V_dout;
                tmp_V_84_fu_170 <= refSingleStreamOut_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_reg_1553 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_V_72_fu_122 <= tagSingleStreamOut_V_V_dout;
                tmp_V_85_fu_174 <= refSingleStreamOut_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_reg_1553 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_V_73_fu_126 <= tagSingleStreamOut_V_V_dout;
                tmp_V_86_fu_178 <= refSingleStreamOut_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_reg_1553 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_V_74_fu_130 <= tagSingleStreamOut_V_V_dout;
                tmp_V_87_fu_182 <= refSingleStreamOut_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_reg_1553 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_V_75_fu_134 <= tagSingleStreamOut_V_V_dout;
                tmp_V_88_fu_186 <= refSingleStreamOut_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_reg_1553 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_V_76_fu_138 <= tagSingleStreamOut_V_V_dout;
                tmp_V_89_fu_190 <= refSingleStreamOut_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_reg_1553 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_V_77_fu_142 <= tagSingleStreamOut_V_V_dout;
                tmp_V_90_fu_194 <= refSingleStreamOut_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_reg_1553 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_V_78_fu_146 <= tagSingleStreamOut_V_V_dout;
                tmp_V_91_fu_198 <= refSingleStreamOut_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((tmp_reg_1553 = ap_const_lv5_B)) and not((tmp_reg_1553 = ap_const_lv5_A)) and not((tmp_reg_1553 = ap_const_lv5_9)) and not((tmp_reg_1553 = ap_const_lv5_8)) and not((tmp_reg_1553 = ap_const_lv5_7)) and not((tmp_reg_1553 = ap_const_lv5_6)) and not((tmp_reg_1553 = ap_const_lv5_5)) and not((tmp_reg_1553 = ap_const_lv5_4)) and not((tmp_reg_1553 = ap_const_lv5_3)) and not((tmp_reg_1553 = ap_const_lv5_2)) and not((tmp_reg_1553 = ap_const_lv5_1)) and not((tmp_reg_1553 = ap_const_lv5_0)) and (tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_V_79_fu_150 <= refSingleStreamOut_V_V_dout;
                tmp_V_fu_98 <= tagSingleStreamOut_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_119_fu_528_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_1553 <= tmp_fu_550_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                xOffSet_reg_1535 <= xOffSet_fu_534_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, select_V_empty_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, select_V_read_read_fu_250_p2, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (select_V_read_read_fu_250_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (select_V_read_read_fu_250_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state5 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(refSingleStreamOut_V_V_empty_n, tagSingleStreamOut_V_V_empty_n, refNPCStreamOut_V_V_full_n, tagNPCStreamOut_V_V_full_n, ap_enable_reg_pp0_iter1, tmp_i_119_reg_1531, ap_enable_reg_pp0_iter2, ap_predicate_op120_read_state3, ap_predicate_op255_write_state4, ap_predicate_op297_write_state4)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tagNPCStreamOut_V_V_full_n = ap_const_logic_0) and (ap_predicate_op297_write_state4 = ap_const_boolean_1)) or ((tagNPCStreamOut_V_V_full_n = ap_const_logic_0) and (ap_predicate_op255_write_state4 = ap_const_boolean_1)) or ((refNPCStreamOut_V_V_full_n = ap_const_logic_0) and (ap_predicate_op297_write_state4 = ap_const_boolean_1)) or ((refNPCStreamOut_V_V_full_n = ap_const_logic_0) and (ap_predicate_op255_write_state4 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_i_119_reg_1531 = ap_const_lv1_1) and (tagSingleStreamOut_V_V_empty_n = ap_const_logic_0)) or ((tmp_i_119_reg_1531 = ap_const_lv1_1) and (refSingleStreamOut_V_V_empty_n = ap_const_logic_0)) or ((tagSingleStreamOut_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op120_read_state3 = ap_const_boolean_1)) or ((refSingleStreamOut_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op120_read_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(refSingleStreamOut_V_V_empty_n, tagSingleStreamOut_V_V_empty_n, refNPCStreamOut_V_V_full_n, tagNPCStreamOut_V_V_full_n, ap_enable_reg_pp0_iter1, tmp_i_119_reg_1531, ap_enable_reg_pp0_iter2, ap_predicate_op120_read_state3, ap_predicate_op255_write_state4, ap_predicate_op297_write_state4)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tagNPCStreamOut_V_V_full_n = ap_const_logic_0) and (ap_predicate_op297_write_state4 = ap_const_boolean_1)) or ((tagNPCStreamOut_V_V_full_n = ap_const_logic_0) and (ap_predicate_op255_write_state4 = ap_const_boolean_1)) or ((refNPCStreamOut_V_V_full_n = ap_const_logic_0) and (ap_predicate_op297_write_state4 = ap_const_boolean_1)) or ((refNPCStreamOut_V_V_full_n = ap_const_logic_0) and (ap_predicate_op255_write_state4 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_i_119_reg_1531 = ap_const_lv1_1) and (tagSingleStreamOut_V_V_empty_n = ap_const_logic_0)) or ((tmp_i_119_reg_1531 = ap_const_lv1_1) and (refSingleStreamOut_V_V_empty_n = ap_const_logic_0)) or ((tagSingleStreamOut_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op120_read_state3 = ap_const_boolean_1)) or ((refSingleStreamOut_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op120_read_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(refSingleStreamOut_V_V_empty_n, tagSingleStreamOut_V_V_empty_n, refNPCStreamOut_V_V_full_n, tagNPCStreamOut_V_V_full_n, ap_enable_reg_pp0_iter1, tmp_i_119_reg_1531, ap_enable_reg_pp0_iter2, ap_predicate_op120_read_state3, ap_predicate_op255_write_state4, ap_predicate_op297_write_state4)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tagNPCStreamOut_V_V_full_n = ap_const_logic_0) and (ap_predicate_op297_write_state4 = ap_const_boolean_1)) or ((tagNPCStreamOut_V_V_full_n = ap_const_logic_0) and (ap_predicate_op255_write_state4 = ap_const_boolean_1)) or ((refNPCStreamOut_V_V_full_n = ap_const_logic_0) and (ap_predicate_op297_write_state4 = ap_const_boolean_1)) or ((refNPCStreamOut_V_V_full_n = ap_const_logic_0) and (ap_predicate_op255_write_state4 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_i_119_reg_1531 = ap_const_lv1_1) and (tagSingleStreamOut_V_V_empty_n = ap_const_logic_0)) or ((tmp_i_119_reg_1531 = ap_const_lv1_1) and (refSingleStreamOut_V_V_empty_n = ap_const_logic_0)) or ((tagSingleStreamOut_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op120_read_state3 = ap_const_boolean_1)) or ((refSingleStreamOut_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op120_read_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, select_V_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(refSingleStreamOut_V_V_empty_n, tagSingleStreamOut_V_V_empty_n, tmp_i_119_reg_1531, ap_predicate_op120_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter1 <= (((tmp_i_119_reg_1531 = ap_const_lv1_1) and (tagSingleStreamOut_V_V_empty_n = ap_const_logic_0)) or ((tmp_i_119_reg_1531 = ap_const_lv1_1) and (refSingleStreamOut_V_V_empty_n = ap_const_logic_0)) or ((tagSingleStreamOut_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op120_read_state3 = ap_const_boolean_1)) or ((refSingleStreamOut_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op120_read_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state4_pp0_stage0_iter2_assign_proc : process(refNPCStreamOut_V_V_full_n, tagNPCStreamOut_V_V_full_n, ap_predicate_op255_write_state4, ap_predicate_op297_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter2 <= (((tagNPCStreamOut_V_V_full_n = ap_const_logic_0) and (ap_predicate_op297_write_state4 = ap_const_boolean_1)) or ((tagNPCStreamOut_V_V_full_n = ap_const_logic_0) and (ap_predicate_op255_write_state4 = ap_const_boolean_1)) or ((refNPCStreamOut_V_V_full_n = ap_const_logic_0) and (ap_predicate_op297_write_state4 = ap_const_boolean_1)) or ((refNPCStreamOut_V_V_full_n = ap_const_logic_0) and (ap_predicate_op255_write_state4 = ap_const_boolean_1)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_iterationCnt_i_0_i_i_phi_fu_330_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, iterationCnt_i_0_i_i_reg_326, iterationCnt_i_5_i_i_reg_337, exitcond229_i_i_reg_1557_pp0_iter1_reg)
    begin
        if (((exitcond229_i_i_reg_1557_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_iterationCnt_i_0_i_i_phi_fu_330_p4 <= iterationCnt_i_5_i_i_reg_337;
        else 
            ap_phi_mux_iterationCnt_i_0_i_i_phi_fu_330_p4 <= iterationCnt_i_0_i_i_reg_326;
        end if; 
    end process;


    ap_phi_mux_iterationCnt_j_0_i_i_phi_fu_308_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, iterationCnt_j_0_i_i_reg_304, iterationCnt_j_3_i_i_reg_372, exitcond229_i_i_reg_1557_pp0_iter1_reg)
    begin
        if (((exitcond229_i_i_reg_1557_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_iterationCnt_j_0_i_i_phi_fu_308_p4 <= iterationCnt_j_3_i_i_reg_372;
        else 
            ap_phi_mux_iterationCnt_j_0_i_i_phi_fu_308_p4 <= iterationCnt_j_0_i_i_reg_304;
        end if; 
    end process;


    ap_phi_mux_iterationCnt_k_0_i_i_phi_fu_319_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, iterationCnt_k_0_i_i_reg_315, iterationCnt_k_3_i_i_reg_354, exitcond229_i_i_reg_1557_pp0_iter1_reg)
    begin
        if (((exitcond229_i_i_reg_1557_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_iterationCnt_k_0_i_i_phi_fu_319_p4 <= iterationCnt_k_3_i_i_reg_354;
        else 
            ap_phi_mux_iterationCnt_k_0_i_i_phi_fu_319_p4 <= iterationCnt_k_0_i_i_reg_315;
        end if; 
    end process;


    ap_phi_mux_iterationCnt_l_0_i_i_phi_fu_297_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, iterationCnt_l_0_i_i_reg_293, iterationCnt_l_2_i_i_reg_390, exitcond229_i_i_reg_1557_pp0_iter1_reg)
    begin
        if (((exitcond229_i_i_reg_1557_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_iterationCnt_l_0_i_i_phi_fu_297_p4 <= iterationCnt_l_2_i_i_reg_390;
        else 
            ap_phi_mux_iterationCnt_l_0_i_i_phi_fu_297_p4 <= iterationCnt_l_0_i_i_reg_293;
        end if; 
    end process;


    ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, xOffSet_0_i_i_reg_282, xOffSet_reg_1535, exitcond229_i_i_reg_1557)
    begin
        if (((exitcond229_i_i_reg_1557 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4 <= xOffSet_reg_1535;
        else 
            ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4 <= xOffSet_0_i_i_reg_282;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_iterationCnt_i_5_i_i_reg_337 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_iterationCnt_j_3_i_i_reg_372 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_iterationCnt_k_3_i_i_reg_354 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_iterationCnt_l_2_i_i_reg_390 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op120_read_state3_assign_proc : process(tmp_i_119_reg_1531, tmp_1062_i_reg_1540)
    begin
                ap_predicate_op120_read_state3 <= ((tmp_1062_i_reg_1540 = ap_const_lv1_1) and (tmp_i_119_reg_1531 = ap_const_lv1_0));
    end process;


    ap_predicate_op255_write_state4_assign_proc : process(tmp_i_119_reg_1531_pp0_iter1_reg, tmp_1062_i_reg_1540_pp0_iter1_reg)
    begin
                ap_predicate_op255_write_state4 <= ((tmp_1062_i_reg_1540_pp0_iter1_reg = ap_const_lv1_0) and (tmp_i_119_reg_1531_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op297_write_state4_assign_proc : process(tmp_i_119_reg_1531_pp0_iter1_reg, tmp_1064_i_reg_1572)
    begin
                ap_predicate_op297_write_state4 <= ((tmp_1064_i_reg_1572 = ap_const_lv1_1) and (tmp_i_119_reg_1531_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    exitcond229_i_i_fu_554_p2 <= "1" when (ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4 = ap_const_lv7_60) else "0";
    grp_fu_408_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_iterationCnt_i_0_i_i_phi_fu_330_p4));
    iterationCnt_i_1_fu_580_p3 <= 
        grp_fu_408_p2 when (tmp_1063_i_fu_574_p2(0) = '1') else 
        ap_phi_mux_iterationCnt_i_0_i_i_phi_fu_330_p4;
    iterationCnt_i_3_fu_1088_p3 <= 
        grp_fu_408_p2 when (tmp_1065_i_fu_1082_p2(0) = '1') else 
        ap_phi_mux_iterationCnt_i_0_i_i_phi_fu_330_p4;
    iterationCnt_j_1_fu_1097_p3 <= 
        ap_const_lv32_0 when (tmp_1065_i_fu_1082_p2(0) = '1') else 
        iterationCnt_j_fu_1076_p2;
    iterationCnt_j_fu_1076_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_iterationCnt_j_0_i_i_phi_fu_308_p4));
    iterationCnt_k_1_fu_589_p3 <= 
        ap_const_lv32_0 when (tmp_1063_i_fu_574_p2(0) = '1') else 
        iterationCnt_k_fu_568_p2;
    iterationCnt_k_fu_568_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_iterationCnt_k_0_i_i_phi_fu_319_p4));
    iterationCnt_l_fu_1065_p2 <= std_logic_vector(unsigned(ap_phi_mux_iterationCnt_l_0_i_i_phi_fu_297_p4) + unsigned(ap_const_lv32_1));
    newSel1_fu_789_p3 <= 
        tagSingleStreamOut_V_V_dout when (sel_tmp_fu_634_p2(0) = '1') else 
        tagBlockCol_18_V_3_fu_206;
    newSel2_fu_693_p3 <= 
        refSingleStreamOut_V_V_dout when (sel_tmp_fu_634_p2(0) = '1') else 
        refBlockCol_18_V_3_fu_230;
    newSel3_fu_805_p3 <= 
        tagBlockCol_18_V_5_fu_210 when (sel_tmp2_fu_644_p2(0) = '1') else 
        tagSingleStreamOut_V_V_dout;
    newSel4_fu_709_p3 <= 
        refBlockCol_18_V_5_fu_234 when (sel_tmp2_fu_644_p2(0) = '1') else 
        refSingleStreamOut_V_V_dout;
    newSel5_fu_717_p3 <= 
        refBlockCol_18_V_5_fu_234 when (or_cond_fu_659_p2(0) = '1') else 
        newSel4_fu_709_p3;
    newSel6_fu_813_p3 <= 
        tagBlockCol_18_V_5_fu_210 when (or_cond_fu_659_p2(0) = '1') else 
        newSel3_fu_805_p3;
    newSel7_fu_733_p3 <= 
        refSingleStreamOut_V_V_dout when (sel_tmp2_fu_644_p2(0) = '1') else 
        refBlockCol_18_V_7_fu_238;
    newSel8_fu_829_p3 <= 
        tagSingleStreamOut_V_V_dout when (sel_tmp2_fu_644_p2(0) = '1') else 
        tagBlockCol_18_V_7_fu_214;
    newSel9_fu_773_p3 <= 
        tagBlockCol_18_V_2_fu_202 when (sel_tmp_fu_634_p2(0) = '1') else 
        tagSingleStreamOut_V_V_dout;
    newSel_fu_671_p3 <= 
        refBlockCol_18_V_2_fu_226 when (sel_tmp_fu_634_p2(0) = '1') else 
        refSingleStreamOut_V_V_dout;
    or_cond1_fu_665_p2 <= (sel_tmp2_fu_644_p2 or sel_tmp1_fu_639_p2);
    or_cond2_fu_679_p2 <= (or_cond_fu_659_p2 or or_cond1_fu_665_p2);
    or_cond_fu_659_p2 <= (sel_tmp4_fu_654_p2 or sel_tmp3_fu_649_p2);
    refBlockCol_18_V_14_fu_765_p3 <= 
        refSingleStreamOut_V_V_dout when (sel_tmp4_fu_654_p2(0) = '1') else 
        refBlockCol_18_V_12_fu_246;
    refBlockCol_18_V_1_fu_701_p3 <= 
        refBlockCol_18_V_3_fu_230 when (or_cond2_fu_679_p2(0) = '1') else 
        newSel2_fu_693_p3;
    refBlockCol_18_V_4_fu_725_p3 <= 
        newSel5_fu_717_p3 when (or_cond2_fu_679_p2(0) = '1') else 
        refBlockCol_18_V_5_fu_234;
    refBlockCol_18_V_6_fu_741_p3 <= 
        refBlockCol_18_V_7_fu_238 when (or_cond_fu_659_p2(0) = '1') else 
        newSel7_fu_733_p3;
    refBlockCol_18_V_8_fu_749_p3 <= 
        refSingleStreamOut_V_V_dout when (sel_tmp3_fu_649_p2(0) = '1') else 
        refBlockCol_18_V_10_fu_242;
    refBlockCol_18_V_9_fu_757_p3 <= 
        refBlockCol_18_V_10_fu_242 when (sel_tmp4_fu_654_p2(0) = '1') else 
        refBlockCol_18_V_8_fu_749_p3;
    refBlockCol_18_V_fu_685_p3 <= 
        refBlockCol_18_V_2_fu_226 when (or_cond2_fu_679_p2(0) = '1') else 
        newSel_fu_671_p3;

    refNPCStreamOut_V_V_blk_n_assign_proc : process(refNPCStreamOut_V_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, tmp_i_119_reg_1531_pp0_iter1_reg, tmp_1064_i_reg_1572, tmp_1062_i_reg_1540_pp0_iter1_reg)
    begin
        if ((((tmp_1062_i_reg_1540_pp0_iter1_reg = ap_const_lv1_0) and (tmp_i_119_reg_1531_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_1064_i_reg_1572 = ap_const_lv1_1) and (tmp_i_119_reg_1531_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            refNPCStreamOut_V_V_blk_n <= refNPCStreamOut_V_V_full_n;
        else 
            refNPCStreamOut_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    refNPCStreamOut_V_V_din_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op255_write_state4, ap_predicate_op297_write_state4, tmp_V_95_fu_1106_p21, ap_block_pp0_stage0_01001, tmp_V_97_fu_1199_p21)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op297_write_state4 = ap_const_boolean_1)) then 
                refNPCStreamOut_V_V_din <= tmp_V_97_fu_1199_p21;
            elsif ((ap_predicate_op255_write_state4 = ap_const_boolean_1)) then 
                refNPCStreamOut_V_V_din <= tmp_V_95_fu_1106_p21;
            else 
                refNPCStreamOut_V_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            refNPCStreamOut_V_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    refNPCStreamOut_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op255_write_state4, ap_predicate_op297_write_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op297_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op255_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            refNPCStreamOut_V_V_write <= ap_const_logic_1;
        else 
            refNPCStreamOut_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    refSingleStreamOut_V_V_blk_n_assign_proc : process(refSingleStreamOut_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_i_119_reg_1531, tmp_1062_i_reg_1540)
    begin
        if ((((tmp_1062_i_reg_1540 = ap_const_lv1_1) and (tmp_i_119_reg_1531 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            refSingleStreamOut_V_V_blk_n <= refSingleStreamOut_V_V_empty_n;
        else 
            refSingleStreamOut_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    refSingleStreamOut_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_119_reg_1531, ap_predicate_op120_read_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op120_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            refSingleStreamOut_V_V_read <= ap_const_logic_1;
        else 
            refSingleStreamOut_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    sel_tmp1_fu_639_p2 <= "1" when (tmp_2519_reg_1544 = ap_const_lv5_10) else "0";
    sel_tmp2_fu_644_p2 <= "1" when (tmp_2519_reg_1544 = ap_const_lv5_F) else "0";
    sel_tmp3_fu_649_p2 <= "1" when (tmp_2519_reg_1544 = ap_const_lv5_E) else "0";
    sel_tmp4_fu_654_p2 <= "1" when (tmp_2519_reg_1544 = ap_const_lv5_D) else "0";
    sel_tmp_fu_634_p2 <= "1" when (tmp_2519_reg_1544 = ap_const_lv5_11) else "0";

    select_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, select_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            select_V_blk_n <= select_V_empty_n;
        else 
            select_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    select_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, select_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            select_V_read <= ap_const_logic_1;
        else 
            select_V_read <= ap_const_logic_0;
        end if; 
    end process;

    select_V_read_read_fu_250_p2 <= select_V_dout;
    tagBlockCol_18_V_14_fu_861_p3 <= 
        tagSingleStreamOut_V_V_dout when (sel_tmp4_fu_654_p2(0) = '1') else 
        tagBlockCol_18_V_12_fu_222;
    tagBlockCol_18_V_1_fu_797_p3 <= 
        tagBlockCol_18_V_3_fu_206 when (or_cond2_fu_679_p2(0) = '1') else 
        newSel1_fu_789_p3;
    tagBlockCol_18_V_4_fu_821_p3 <= 
        newSel6_fu_813_p3 when (or_cond2_fu_679_p2(0) = '1') else 
        tagBlockCol_18_V_5_fu_210;
    tagBlockCol_18_V_6_fu_837_p3 <= 
        tagBlockCol_18_V_7_fu_214 when (or_cond_fu_659_p2(0) = '1') else 
        newSel8_fu_829_p3;
    tagBlockCol_18_V_8_fu_845_p3 <= 
        tagSingleStreamOut_V_V_dout when (sel_tmp3_fu_649_p2(0) = '1') else 
        tagBlockCol_18_V_10_fu_218;
    tagBlockCol_18_V_9_fu_853_p3 <= 
        tagBlockCol_18_V_10_fu_218 when (sel_tmp4_fu_654_p2(0) = '1') else 
        tagBlockCol_18_V_8_fu_845_p3;
    tagBlockCol_18_V_fu_781_p3 <= 
        tagBlockCol_18_V_2_fu_202 when (or_cond2_fu_679_p2(0) = '1') else 
        newSel9_fu_773_p3;

    tagNPCStreamOut_V_V_blk_n_assign_proc : process(tagNPCStreamOut_V_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, tmp_i_119_reg_1531_pp0_iter1_reg, tmp_1064_i_reg_1572, tmp_1062_i_reg_1540_pp0_iter1_reg)
    begin
        if ((((tmp_1062_i_reg_1540_pp0_iter1_reg = ap_const_lv1_0) and (tmp_i_119_reg_1531_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_1064_i_reg_1572 = ap_const_lv1_1) and (tmp_i_119_reg_1531_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            tagNPCStreamOut_V_V_blk_n <= tagNPCStreamOut_V_V_full_n;
        else 
            tagNPCStreamOut_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tagNPCStreamOut_V_V_din_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op255_write_state4, ap_predicate_op297_write_state4, ap_block_pp0_stage0_01001, tmp_V_1_fu_1154_p21, tmp_V_2_fu_1243_p21)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op297_write_state4 = ap_const_boolean_1)) then 
                tagNPCStreamOut_V_V_din <= tmp_V_2_fu_1243_p21;
            elsif ((ap_predicate_op255_write_state4 = ap_const_boolean_1)) then 
                tagNPCStreamOut_V_V_din <= tmp_V_1_fu_1154_p21;
            else 
                tagNPCStreamOut_V_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tagNPCStreamOut_V_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tagNPCStreamOut_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op255_write_state4, ap_predicate_op297_write_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op297_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op255_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tagNPCStreamOut_V_V_write <= ap_const_logic_1;
        else 
            tagNPCStreamOut_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    tagSingleStreamOut_V_V_blk_n_assign_proc : process(tagSingleStreamOut_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_i_119_reg_1531, tmp_1062_i_reg_1540)
    begin
        if ((((tmp_1062_i_reg_1540 = ap_const_lv1_1) and (tmp_i_119_reg_1531 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tagSingleStreamOut_V_V_blk_n <= tagSingleStreamOut_V_V_empty_n;
        else 
            tagSingleStreamOut_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tagSingleStreamOut_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_119_reg_1531, ap_predicate_op120_read_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_i_119_reg_1531 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op120_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tagSingleStreamOut_V_V_read <= ap_const_logic_1;
        else 
            tagSingleStreamOut_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1062_i_fu_540_p2 <= "1" when (unsigned(ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4) < unsigned(ap_const_lv7_13)) else "0";
    tmp_1063_i_fu_574_p2 <= "1" when (signed(iterationCnt_k_fu_568_p2) > signed(ap_const_lv32_C)) else "0";
    tmp_1064_i_fu_1059_p2 <= "1" when (ap_phi_mux_iterationCnt_l_0_i_i_phi_fu_297_p4 = ap_const_lv32_0) else "0";
    tmp_1065_i_fu_1082_p2 <= "1" when (signed(iterationCnt_j_fu_1076_p2) > signed(ap_const_lv32_C)) else "0";
    tmp_2519_fu_546_p1 <= ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4(5 - 1 downto 0);
    tmp_2520_fu_560_p1 <= ap_phi_mux_iterationCnt_k_0_i_i_phi_fu_319_p4(5 - 1 downto 0);
    tmp_2521_fu_564_p1 <= ap_phi_mux_iterationCnt_i_0_i_i_phi_fu_330_p4(5 - 1 downto 0);
    tmp_2522_fu_1072_p1 <= ap_phi_mux_iterationCnt_j_0_i_i_phi_fu_308_p4(5 - 1 downto 0);
    tmp_V_1_fu_1154_p20 <= std_logic_vector(unsigned(tmp_2520_reg_1561) + unsigned(tmp_2521_reg_1567));
    tmp_fu_550_p1 <= ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4(5 - 1 downto 0);
    tmp_i_119_fu_528_p2 <= "1" when (unsigned(ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4) < unsigned(ap_const_lv7_D)) else "0";
    xOffSet_fu_534_p2 <= std_logic_vector(unsigned(ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4) + unsigned(ap_const_lv7_1));
end behav;
