HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Minimal_SoC
Implementation;Synthesis||null||@W:Net resetn_rx_s is not declared.||Minimal_SoC.srr(57);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/57||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis|| CG360 ||@W:Removing wire RDW, as there is no assignment to it.||Minimal_SoC.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/282||ramblocks.v(43);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/43
Implementation;Synthesis|| CG360 ||@W:Removing wire WDY, as there is no assignment to it.||Minimal_SoC.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/283||ramblocks.v(47);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/47
Implementation;Synthesis|| CG360 ||@W:Removing wire RDY, as there is no assignment to it.||Minimal_SoC.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/284||ramblocks.v(48);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/48
Implementation;Synthesis|| CG360 ||@W:Removing wire RDYY, as there is no assignment to it.||Minimal_SoC.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/285||ramblocks.v(49);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/49
Implementation;Synthesis|| CG133 ||@W:Object ACMDATA is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/291||acmtable.v(27);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\acmtable.v'/linenumber/27
Implementation;Synthesis|| CG133 ||@W:Object MULT is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/465||coreabc.v(696);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/696
Implementation;Synthesis|| CG133 ||@W:Object A is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/466||coreabc.v(697);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/697
Implementation;Synthesis|| CG133 ||@W:Object B is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/467||coreabc.v(698);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/698
Implementation;Synthesis|| CG360 ||@W:Removing wire DEBUG1, as there is no assignment to it.||Minimal_SoC.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/468||coreabc.v(234);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/234
Implementation;Synthesis|| CG360 ||@W:Removing wire DEBUG2, as there is no assignment to it.||Minimal_SoC.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/469||coreabc.v(235);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/235
Implementation;Synthesis|| CG360 ||@W:Removing wire DEBUGBLK_RESETN, as there is no assignment to it.||Minimal_SoC.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/470||coreabc.v(236);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/236
Implementation;Synthesis|| CG133 ||@W:Object iii is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/471||coreabc.v(262);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/262
Implementation;Synthesis|| CG133 ||@W:Object RAMDOUTXX is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(472);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/472||coreabc.v(263);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/263
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 12 of ins_addr||Minimal_SoC.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/473||coreabc.v(267);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/267
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 13 of ins_addr||Minimal_SoC.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/474||coreabc.v(267);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/267
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 14 of ins_addr||Minimal_SoC.srr(475);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/475||coreabc.v(267);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/267
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 15 of ins_addr||Minimal_SoC.srr(476);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/476||coreabc.v(267);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/267
Implementation;Synthesis|| CL169 ||@W:Pruning unused register GETINST. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(477);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/477||coreabc.v(1041);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/1041
Implementation;Synthesis|| CL169 ||@W:Pruning unused register UROM.upper_addr[7:0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(478);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/478||coreabc.v(511);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/511
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 8 of ZREGISTER[8:0] assign 0, register removed by optimization.||Minimal_SoC.srr(479);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/479||coreabc.v(1041);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/1041
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of UROM.INSTR_SLOT[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Minimal_SoC.srr(481);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/481||coreabc.v(494);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||Minimal_SoC.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/482||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG360 ||@W:Removing wire IA_PRDATA, as there is no assignment to it.||Minimal_SoC.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/563||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_IIIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/595||sram_512to8192x8.v(75280);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/75280
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_OIIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/596||sram_512to8192x8.v(74779);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/74779
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_lOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/597||sram_512to8192x8.v(74278);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/74278
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_IOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/598||sram_512to8192x8.v(73777);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/73777
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_OOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/599||sram_512to8192x8.v(73276);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/73276
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_l1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(600);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/600||sram_512to8192x8.v(72775);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/72775
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_I1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(601);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/601||sram_512to8192x8.v(72274);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/72274
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_O1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(602);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/602||sram_512to8192x8.v(71773);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/71773
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_l0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(603);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/603||sram_512to8192x8.v(71272);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/71272
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_I0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/604||sram_512to8192x8.v(70771);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/70771
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_O0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/605||sram_512to8192x8.v(70270);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/70270
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_llOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(606);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/606||sram_512to8192x8.v(69769);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/69769
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_IlOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/607||sram_512to8192x8.v(69268);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/69268
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_OlOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(608);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/608||sram_512to8192x8.v(68767);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/68767
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_lIOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/609||sram_512to8192x8.v(68266);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/68266
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CoreApbSram_I1l[12:9]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(610);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/610||sram_512to8192x8.v(879);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/879
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_IIIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/617||sram_512to8192x8.v(75280);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/75280
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_OIIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/618||sram_512to8192x8.v(74779);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/74779
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_lOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(619);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/619||sram_512to8192x8.v(74278);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/74278
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_IOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(620);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/620||sram_512to8192x8.v(73777);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/73777
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_OOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(621);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/621||sram_512to8192x8.v(73276);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/73276
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_l1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(622);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/622||sram_512to8192x8.v(72775);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/72775
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_I1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/623||sram_512to8192x8.v(72274);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/72274
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_O1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/624||sram_512to8192x8.v(71773);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/71773
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_l0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(625);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/625||sram_512to8192x8.v(71272);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/71272
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_I0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(626);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/626||sram_512to8192x8.v(70771);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/70771
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_O0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(627);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/627||sram_512to8192x8.v(70270);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/70270
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_llOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/628||sram_512to8192x8.v(69769);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/69769
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_IlOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(629);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/629||sram_512to8192x8.v(69268);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/69268
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_OlOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(630);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/630||sram_512to8192x8.v(68767);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/68767
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CoreApbSram_I1l[12:9]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(631);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/631||sram_512to8192x8.v(879);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/879
Implementation;Synthesis|| CL168 ||@W:Removing instance genblk1.CoreApbSram_I0l because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/632||coreapbsram.v(2498);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v'/linenumber/2498
Implementation;Synthesis|| CL168 ||@W:Removing instance genblk1.CoreApbSram_O0l because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/633||coreapbsram.v(2439);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v'/linenumber/2439
Implementation;Synthesis|| CL168 ||@W:Removing instance genblk1.CoreApbSram_IOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(634);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/634||coreapbsram.v(2380);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v'/linenumber/2380
Implementation;Synthesis|| CG775 ||@W:Found Component CORESPI in library CORESPI_LIB||Minimal_SoC.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/635||corespi.v(27);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v'/linenumber/27
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.||Minimal_SoC.srr(643);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/643||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis||null||@W:Index into variable txfifo_dhold could be out of range - a simulation mismatch is possible||Minimal_SoC.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/687||spi_chanctrl.v(132);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/132
Implementation;Synthesis|| CG133 ||@W:Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(688);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/688||spi_chanctrl.v(195);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/195
Implementation;Synthesis|| CG360 ||@W:Removing wire resetn_rx_p, as there is no assignment to it.||Minimal_SoC.srr(689);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/689||spi_chanctrl.v(196);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/196
Implementation;Synthesis|| CG360 ||@W:Removing wire resetn_rx_r, as there is no assignment to it.||Minimal_SoC.srr(690);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/690||spi_chanctrl.v(200);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/200
Implementation;Synthesis|| CG133 ||@W:Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(691);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/691||spi_chanctrl.v(222);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/222
Implementation;Synthesis|| CL169 ||@W:Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(692);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/692||spi_chanctrl.v(1130);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1130
Implementation;Synthesis|| CL169 ||@W:Pruning unused register msrx_async_reset_ok. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(693);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/693||spi_chanctrl.v(1053);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1053
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(694);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/694||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_txready_at_ssel. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(695);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/695||spi_chanctrl.v(807);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/807
Implementation;Synthesis|| CL169 ||@W:Pruning unused register resetn_rx_d1. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(696);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/696||spi_chanctrl.v(791);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/791
Implementation;Synthesis|| CL169 ||@W:Pruning unused register resetn_rx_d2. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(697);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/697||spi_chanctrl.v(791);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/791
Implementation;Synthesis|| CL169 ||@W:Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(698);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/698||spi_chanctrl.v(719);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/719
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(699);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/699||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(700);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/700||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit mtx_holdsel to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(701);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/701||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_holdsel. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(702);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/702||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CG775 ||@W:Found Component CoreTimer in library CORETIMER_LIB||Minimal_SoC.srr(733);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/733||coretimer.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(743);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/743||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(744);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/744||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(745);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/745||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(746);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/746||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Minimal_SoC.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/747||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||null||@W:Index into variable CUARTIl0l could be out of range - a simulation mismatch is possible||Minimal_SoC.srr(767);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/767||Tx_async.v(168);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/168
Implementation;Synthesis||null||@W:Index into variable CUARTIl0l could be out of range - a simulation mismatch is possible||Minimal_SoC.srr(768);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/768||Tx_async.v(168);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/168
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.||Minimal_SoC.srr(782);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/782||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CUARTO1Il to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(783);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/783||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTO1Il. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(784);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/784||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis|| CG360 ||@W:Removing wire AFULL, as there is no assignment to it.||Minimal_SoC.srr(806);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/806||fifo_256x8_pa3.v(90);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8_pa3.v'/linenumber/90
Implementation;Synthesis|| CG133 ||@W:Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(807);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/807||CoreUART.v(333);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/333
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(808);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/808||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis|| CG133 ||@W:Object CUARTI1OI is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(826);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/826||CoreUARTapb.v(283);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/283
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(835);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/835||CoreUARTapb.v(126);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/126
Implementation;Synthesis|| CL157 ||@W:*Output AFULL has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Minimal_SoC.srr(837);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/837||fifo_256x8_pa3.v(253);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8_pa3.v'/linenumber/253
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CUARTl1Il to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(845);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/845||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTl1Il. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(846);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/846||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CUARTO11 to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(847);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/847||Rx_async.v(575);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/575
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTO11. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(848);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/848||Rx_async.v(575);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/575
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(870);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/870||spi.v(70);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v'/linenumber/70
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(871);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/871||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Minimal_SoC.srr(872);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/872||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(873);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/873||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Minimal_SoC.srr(874);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/874||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(875);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/875||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of stxs_bitsel[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Minimal_SoC.srr(876);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/876||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL246 ||@W:Input port bits 12 to 10 of CoreApbSram_lIl[12:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(902);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/902||sram_512to8192x8.v(65);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/65
Implementation;Synthesis|| CL246 ||@W:Input port bits 12 to 10 of CoreApbSram_Oll[12:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(903);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/903||sram_512to8192x8.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/73
Implementation;Synthesis|| CL246 ||@W:Input port bits 12 to 9 of CoreApbSram_lIl[12:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(904);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/904||sram_512to8192x8.v(65);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/65
Implementation;Synthesis|| CL246 ||@W:Input port bits 12 to 9 of CoreApbSram_Oll[12:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(905);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/905||sram_512to8192x8.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/73
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[16:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(906);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/906||coreapbsram.v(205);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v'/linenumber/205
Implementation;Synthesis|| CL157 ||@W:*Output SB_CORRECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Minimal_SoC.srr(948);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/948||ramblocks.v(40);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/40
Implementation;Synthesis|| CL157 ||@W:*Output DB_DETECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Minimal_SoC.srr(949);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/949||ramblocks.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/41
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element UROM.INSTR_MUXC. Add a syn_preserve attribute to the element to prevent sharing.||Minimal_SoC.srr(950);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/950||coreabc.v(494);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Minimal_SoC_with_PLL|GLA_inferred_clock which controls 555 sequential elements including COREABC_0.URAM\.UR.UG3\.UR_xhdl12.Ram256x16_R0C0. This clock has no specified timing constraint which may adversely impact design performance. ||Minimal_SoC.srr(1055);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1055||ram256x16_pa3.v(47);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\ram256x16_pa3.v'/linenumber/47
Implementation;Synthesis|| MO160 ||@W:Register bit CUARTI0Il (in view view:work.Minimal_SoC_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1135);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1135||rx_async.v(1339);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v'/linenumber/1339
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_SCMD[0] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1156);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1156||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_SCMD[2] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1157);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1157||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[0] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1158);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1158||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[1] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1159);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1159||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[6] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1160);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1160||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[7] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1161);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1161||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[8] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1162);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1162||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[9] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1163);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1163||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[10] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1164);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1164||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[11] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1165);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1165||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MF136 ||@W:Unknown RAM style no_rw_check||Minimal_SoC.srr(1171);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1171||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| MF136 ||@W:Unknown RAM style no_rw_check||Minimal_SoC.srr(1173);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1173||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| MO160 ||@W:Register bit Load[31] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1187);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1187||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[30] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1188);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1188||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[29] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1189);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1189||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[28] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1190);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1190||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[27] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1191);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1191||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[26] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1192);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1192||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[25] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1193);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1193||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[24] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1194);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1194||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[23] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1195);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1195||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[22] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1196);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1196||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[21] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1197);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1197||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[20] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1198);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1198||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[19] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1199);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1199||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[18] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1200);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1200||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[17] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1201);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1201||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[16] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1202);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1202||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[15] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1203);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1203||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[14] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1204);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1204||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[13] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1205);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1205||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[12] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1206);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1206||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[11] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1207);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1207||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[10] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1208);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1208||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[9] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1209);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1209||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[8] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1210);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1210||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit CUARTlI0l[4] (in view view:work.Minimal_SoC_CoreUARTapb_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1229);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1229||tx_async.v(301);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\tx_async.v'/linenumber/301
Implementation;Synthesis|| MO161 ||@W:Register bit CUARTIOll[0] (in view view:work.Minimal_SoC_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1241);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1241||rx_async.v(754);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v'/linenumber/754
Implementation;Synthesis|| MO160 ||@W:Register bit CUARTlOl[7] (in view view:work.Minimal_SoC_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1242);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1242||rx_async.v(871);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v'/linenumber/871
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CoreUARTapb_0.CUARTlOlI.CUARTlO0 because it is equivalent to instance CoreUARTapb_0.CUARTlOlI.CUARTl1l. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1276);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1276||coreuart.v(936);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\coreuart.v'/linenumber/936
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CoreUARTapb_0.CUARTlOlI.CUARTOO0 because it is equivalent to instance CoreUARTapb_0.CUARTlOlI.CUARTOI0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1277);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1277||coreuart.v(888);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\coreuart.v'/linenumber/888
Implementation;Synthesis|| MO160 ||@W:Register bit CoreUARTapb_0.CUARTlOlI.CUARTO01.CUARTI11 (in view view:work.Minimal_SoC(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1284);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1284||rx_async.v(1430);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v'/linenumber/1430
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Minimal_SoC_with_PLL|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:Minimal_SoC_with_PLL_0.GLA"||Minimal_SoC.srr(1385);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1385||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Minimal_SoC.srr(1401);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1401||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Minimal_SoC.srr(1403);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1403||null;null
Implementation;Compile;RootName:Minimal_SoC
