// Seed: 339186505
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output uwire id_3,
    output uwire id_4,
    output wire id_5,
    input tri0 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input tri0 id_9
);
  reg   id_11;
  uwire id_12;
  always_latch begin
    if (~1) id_11 <= 1;
    else id_7 = id_12;
  end
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output wand id_2,
    input uwire id_3,
    output wand id_4,
    input tri1 id_5,
    output tri1 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input logic id_9
    , id_16,
    input supply1 id_10,
    input wand id_11,
    input wire id_12,
    input uwire id_13,
    output tri1 id_14
);
  assign id_8 = id_10;
  wire id_17;
  always id_16 <= id_9;
  module_0(
      id_6, id_11, id_3, id_1, id_1, id_4, id_13, id_1, id_3, id_7
  );
endmodule
