<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF108-155-102  </DOCNO><DOCID>08 155 102.andO;</DOCID><JOURNAL>EDN  Feb 1 1990 v35 n3 p125(6).andM;</JOURNAL><TITLE>Path-distribution analysis simplifies logic-circuit timing.andO;(includes related articles on Gateway's Veritime hybrid timinganalyzer and on timing-analysis algorithms)</TITLE><AUTHOR>Huang, Chi-Lai; Ryniejski, Marek.andM;</AUTHOR><TEXT><ABSTRACT>Timing-analysis functions added to a logic simulator guaranteethat timing problems have been eliminated from a design prior toit being committed to silicon, but timing violations in thedesigns cannot be corrected automatically by timing analyzers.andO;Path-distribution analyzers create histograms of the number ofarriving paths versus time for the circuit to provide a globalview of the path timing and to facilitate circuit speedimprovements.andP;  Path distribution can be used along with othertiming-analysis tools to determine specific performanceimprovement areas.andP;  Path-distribution analysis is compared tocritical-path analysis, which finds and reports only a specifiednumber of the slowest or fastest paths in a circuit.andP;  Apath-distribution histogram is shown and discussed.andM;</ABSTRACT></TEXT><DESCRIPT>Topic:     Logic AnalyzersNew TechniqueTiming CircuitryLogic CircuitryTestingComputer-Aided DesignIntegrated circuits.andO;Feature:   illustrationchartgraph.andO;Caption:   Inverter chain driven by an input waveform. (chart)Simple adder with 16 paths from three inputs to two outputs.andO;(chart)Path-distribution histogram for a 4-bit multiplier. (graph)andM;</DESCRIPT></DOC>