<stg><name>dut</name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="3">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="3" to="4">
<condition id="30">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="3" to="10">
<condition id="29">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="4" to="5">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="5" to="6">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="6" to="7">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="7" to="8">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="8" to="9">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="9" to="3">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="10" to="11">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="11" to="12">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="12" to="13">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="13" to="14">
<condition id="46">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="13" to="15">
<condition id="45">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="14" to="13">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="15" to="16">
<condition id="50">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="16" to="15">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="64">
<![CDATA[
:2  %mem_conv1 = alloca [800 x float], align 16

]]></node>
<StgValue><ssdm name="mem_conv1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="64">
<![CDATA[
:3  %mem_conv2 = alloca [800 x float], align 16

]]></node>
<StgValue><ssdm name="mem_conv2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="64">
<![CDATA[
:7  %output_V_assign = alloca [576 x i32], align 4

]]></node>
<StgValue><ssdm name="output_V_assign"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !76

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_V_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="17" op_0_bw="32">
<![CDATA[
:10  %tmp_17 = trunc i32 %tmp_V_3 to i17

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="49" op_0_bw="49" op_1_bw="17" op_2_bw="32">
<![CDATA[
:11  %p_Result_s = call i49 @_ssdm_op_BitConcatenate.i49.i17.i32(i17 %tmp_17, i32 %tmp_V_2)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %bvh_d_index = phi i6 [ 0, %0 ], [ %i_3, %2 ]

]]></node>
<StgValue><ssdm name="bvh_d_index"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="6">
<![CDATA[
:1  %index_assign_cast3 = zext i6 %bvh_d_index to i32

]]></node>
<StgValue><ssdm name="index_assign_cast3"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond1_i = icmp eq i6 %bvh_d_index, -15

]]></node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %i_3 = add i6 %bvh_d_index, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1_i, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
:0  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Result_s, i32 %index_assign_cast3)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="1">
<![CDATA[
:1  %tmp_28_i2 = zext i1 %tmp_18 to i32

]]></node>
<StgValue><ssdm name="tmp_28_i2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_28_i = uitofp i32 %tmp_28_i2 to float

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8" op_6_bw="8" op_7_bw="4">
<![CDATA[
:0  call fastcc void @dut_perform_conv([800 x float]* %mem_conv1, [800 x float]* %mem_conv2, [18432 x float]* @w_conv1, [64 x float]* @b_conv1, i8 1, i8 32, i4 5)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_28_i = uitofp i32 %tmp_28_i2 to float

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_28_i = uitofp i32 %tmp_28_i2 to float

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_28_i = uitofp i32 %tmp_28_i2 to float

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_28_i = uitofp i32 %tmp_28_i2 to float

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="44" st_id="8" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_28_i = uitofp i32 %tmp_28_i2 to float

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="45" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="6">
<![CDATA[
:3  %tmp_29_i = zext i6 %bvh_d_index to i64

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="46" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %mem_conv1_addr = getelementptr inbounds [800 x float]* %mem_conv1, i64 0, i64 %tmp_29_i

]]></node>
<StgValue><ssdm name="mem_conv1_addr"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:5  store float %tmp_28_i, float* %mem_conv1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="49" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8" op_6_bw="8" op_7_bw="4">
<![CDATA[
:0  call fastcc void @dut_perform_conv([800 x float]* %mem_conv1, [800 x float]* %mem_conv2, [18432 x float]* @w_conv1, [64 x float]* @b_conv1, i8 1, i8 32, i4 5)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="50" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8" op_6_bw="8" op_7_bw="4">
<![CDATA[
:1  call fastcc void @dut_perform_conv([800 x float]* %mem_conv2, [800 x float]* %mem_conv1, [18432 x float]* @w_conv2, [64 x float]* @b_conv2, i8 32, i8 64, i4 3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="51" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8" op_6_bw="8" op_7_bw="4">
<![CDATA[
:1  call fastcc void @dut_perform_conv([800 x float]* %mem_conv2, [800 x float]* %mem_conv1, [18432 x float]* @w_conv2, [64 x float]* @b_conv2, i8 32, i8 64, i4 3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="53" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i1_i = phi i10 [ 0, %3 ], [ %i_4, %5 ]

]]></node>
<StgValue><ssdm name="i1_i"/></StgValue>
</operation>

<operation id="54" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond_i = icmp eq i10 %i1_i, -448

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="55" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="56" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_4 = add i10 %i1_i, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="57" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %cnn_xcel.exit, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_30_i = zext i10 %i1_i to i64

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="59" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mem_conv1_addr_1 = getelementptr inbounds [800 x float]* %mem_conv1, i64 0, i64 %tmp_30_i

]]></node>
<StgValue><ssdm name="mem_conv1_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="10">
<![CDATA[
:2  %mem_conv1_load = load float* %mem_conv1_addr_1, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="61" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="10">
<![CDATA[
:2  %mem_conv1_load = load float* %mem_conv1_addr_1, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_load"/></StgValue>
</operation>

<operation id="62" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32">
<![CDATA[
:3  %val_assign = bitcast float %mem_conv1_load to i32

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="63" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_V_assign_addr = getelementptr [576 x i32]* %output_V_assign, i64 0, i64 %tmp_30_i

]]></node>
<StgValue><ssdm name="output_V_assign_addr"/></StgValue>
</operation>

<operation id="64" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:5  store i32 %val_assign, i32* %output_V_assign_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="66" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
cnn_xcel.exit:0  %i = phi i10 [ %i_2, %6 ], [ 0, %4 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="67" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
cnn_xcel.exit:1  %exitcond = icmp eq i10 %i, -448

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="68" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
cnn_xcel.exit:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="69" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
cnn_xcel.exit:3  %i_2 = add i10 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="70" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cnn_xcel.exit:4  br i1 %exitcond, label %7, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp = zext i10 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="72" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_V_assign_addr_1 = getelementptr [576 x i32]* %output_V_assign, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="output_V_assign_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="10">
<![CDATA[
:2  %tmp_V = load i32* %output_V_assign_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="74" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="75" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="10">
<![CDATA[
:2  %tmp_V = load i32* %output_V_assign_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="76" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %cnn_xcel.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="100" name="strm_in_V_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_in_V_V"/></StgValue>
</port>
<port id="101" name="strm_out_V_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_out_V_V"/></StgValue>
</port>
<port id="102" name="w_conv1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_conv1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="b_conv1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_conv1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="w_conv2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="b_conv2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_conv2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="107" from="stg_106" to="mem_conv1" fromId="106" toId="17">
</dataflow>
<dataflow id="108" from="stg_106" to="mem_conv2" fromId="106" toId="18">
</dataflow>
<dataflow id="109" from="stg_106" to="output_V_assign" fromId="106" toId="19">
</dataflow>
<dataflow id="111" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V_2" fromId="110" toId="20">
</dataflow>
<dataflow id="112" from="strm_in_V_V" to="tmp_V_2" fromId="100" toId="20">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecInterface" to="empty" fromId="113" toId="21">
</dataflow>
<dataflow id="115" from="strm_out_V_V" to="empty" fromId="101" toId="21">
</dataflow>
<dataflow id="117" from="ap_fifo_str" to="empty" fromId="116" toId="21">
</dataflow>
<dataflow id="119" from="stg_118" to="empty" fromId="118" toId="21">
</dataflow>
<dataflow id="120" from="stg_118" to="empty" fromId="118" toId="21">
</dataflow>
<dataflow id="121" from="stg_118" to="empty" fromId="118" toId="21">
</dataflow>
<dataflow id="122" from="stg_118" to="empty" fromId="118" toId="21">
</dataflow>
<dataflow id="124" from="p_str" to="empty" fromId="123" toId="21">
</dataflow>
<dataflow id="125" from="p_str" to="empty" fromId="123" toId="21">
</dataflow>
<dataflow id="126" from="p_str" to="empty" fromId="123" toId="21">
</dataflow>
<dataflow id="128" from="stg_127" to="empty" fromId="127" toId="21">
</dataflow>
<dataflow id="129" from="stg_127" to="empty" fromId="127" toId="21">
</dataflow>
<dataflow id="131" from="stg_130" to="empty" fromId="130" toId="21">
</dataflow>
<dataflow id="132" from="stg_130" to="empty" fromId="130" toId="21">
</dataflow>
<dataflow id="133" from="p_str" to="empty" fromId="123" toId="21">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecInterface" to="empty_15" fromId="113" toId="22">
</dataflow>
<dataflow id="135" from="strm_in_V_V" to="empty_15" fromId="100" toId="22">
</dataflow>
<dataflow id="136" from="ap_fifo_str" to="empty_15" fromId="116" toId="22">
</dataflow>
<dataflow id="137" from="stg_118" to="empty_15" fromId="118" toId="22">
</dataflow>
<dataflow id="138" from="stg_118" to="empty_15" fromId="118" toId="22">
</dataflow>
<dataflow id="139" from="stg_118" to="empty_15" fromId="118" toId="22">
</dataflow>
<dataflow id="140" from="stg_118" to="empty_15" fromId="118" toId="22">
</dataflow>
<dataflow id="141" from="p_str" to="empty_15" fromId="123" toId="22">
</dataflow>
<dataflow id="142" from="p_str" to="empty_15" fromId="123" toId="22">
</dataflow>
<dataflow id="143" from="p_str" to="empty_15" fromId="123" toId="22">
</dataflow>
<dataflow id="144" from="stg_127" to="empty_15" fromId="127" toId="22">
</dataflow>
<dataflow id="145" from="stg_127" to="empty_15" fromId="127" toId="22">
</dataflow>
<dataflow id="146" from="stg_130" to="empty_15" fromId="130" toId="22">
</dataflow>
<dataflow id="147" from="stg_130" to="empty_15" fromId="130" toId="22">
</dataflow>
<dataflow id="148" from="p_str" to="empty_15" fromId="123" toId="22">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecBitsMap" to="stg_23" fromId="149" toId="23">
</dataflow>
<dataflow id="151" from="strm_in_V_V" to="stg_23" fromId="100" toId="23">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecBitsMap" to="stg_24" fromId="149" toId="24">
</dataflow>
<dataflow id="153" from="strm_out_V_V" to="stg_24" fromId="101" toId="24">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecTopModule" to="stg_25" fromId="154" toId="25">
</dataflow>
<dataflow id="157" from="dut_str" to="stg_25" fromId="156" toId="25">
</dataflow>
<dataflow id="158" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V_3" fromId="110" toId="26">
</dataflow>
<dataflow id="159" from="strm_in_V_V" to="tmp_V_3" fromId="100" toId="26">
</dataflow>
<dataflow id="160" from="tmp_V_3" to="tmp_17" fromId="26" toId="27">
</dataflow>
<dataflow id="162" from="_ssdm_op_BitConcatenate.i49.i17.i32" to="p_Result_s" fromId="161" toId="28">
</dataflow>
<dataflow id="163" from="tmp_17" to="p_Result_s" fromId="27" toId="28">
</dataflow>
<dataflow id="164" from="tmp_V_2" to="p_Result_s" fromId="20" toId="28">
</dataflow>
<dataflow id="166" from="stg_165" to="bvh_d_index" fromId="165" toId="30">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="167" from="stg_29" to="bvh_d_index" fromId="29" toId="30">
</dataflow>
<dataflow id="168" from="i_3" to="bvh_d_index" fromId="34" toId="30">
<BackEdge/>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="169" from="stg_48" to="bvh_d_index" fromId="48" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="170" from="bvh_d_index" to="index_assign_cast3" fromId="30" toId="31">
</dataflow>
<dataflow id="171" from="bvh_d_index" to="exitcond1_i" fromId="30" toId="32">
</dataflow>
<dataflow id="173" from="stg_172" to="exitcond1_i" fromId="172" toId="32">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecLoopTripCount" to="empty_16" fromId="174" toId="33">
</dataflow>
<dataflow id="177" from="stg_176" to="empty_16" fromId="176" toId="33">
</dataflow>
<dataflow id="178" from="stg_176" to="empty_16" fromId="176" toId="33">
</dataflow>
<dataflow id="179" from="stg_176" to="empty_16" fromId="176" toId="33">
</dataflow>
<dataflow id="180" from="bvh_d_index" to="i_3" fromId="30" toId="34">
</dataflow>
<dataflow id="182" from="stg_181" to="i_3" fromId="181" toId="34">
</dataflow>
<dataflow id="183" from="exitcond1_i" to="stg_35" fromId="32" toId="35">
</dataflow>
<dataflow id="185" from="_ssdm_op_BitSelect.i1.i49.i32" to="tmp_18" fromId="184" toId="36">
</dataflow>
<dataflow id="186" from="p_Result_s" to="tmp_18" fromId="28" toId="36">
</dataflow>
<dataflow id="187" from="index_assign_cast3" to="tmp_18" fromId="31" toId="36">
</dataflow>
<dataflow id="188" from="tmp_18" to="tmp_28_i2" fromId="36" toId="37">
</dataflow>
<dataflow id="189" from="tmp_28_i2" to="tmp_28_i" fromId="37" toId="38">
</dataflow>
<dataflow id="191" from="dut_perform_conv" to="stg_39" fromId="190" toId="39">
</dataflow>
<dataflow id="192" from="mem_conv1" to="stg_39" fromId="17" toId="39">
</dataflow>
<dataflow id="193" from="mem_conv2" to="stg_39" fromId="18" toId="39">
</dataflow>
<dataflow id="194" from="w_conv1" to="stg_39" fromId="102" toId="39">
</dataflow>
<dataflow id="195" from="b_conv1" to="stg_39" fromId="103" toId="39">
</dataflow>
<dataflow id="197" from="stg_196" to="stg_39" fromId="196" toId="39">
</dataflow>
<dataflow id="199" from="stg_198" to="stg_39" fromId="198" toId="39">
</dataflow>
<dataflow id="201" from="stg_200" to="stg_39" fromId="200" toId="39">
</dataflow>
<dataflow id="202" from="tmp_28_i2" to="tmp_28_i" fromId="37" toId="40">
</dataflow>
<dataflow id="203" from="tmp_28_i2" to="tmp_28_i" fromId="37" toId="41">
</dataflow>
<dataflow id="204" from="tmp_28_i2" to="tmp_28_i" fromId="37" toId="42">
</dataflow>
<dataflow id="205" from="tmp_28_i2" to="tmp_28_i" fromId="37" toId="43">
</dataflow>
<dataflow id="206" from="tmp_28_i2" to="tmp_28_i" fromId="37" toId="44">
</dataflow>
<dataflow id="207" from="bvh_d_index" to="tmp_29_i" fromId="30" toId="45">
</dataflow>
<dataflow id="208" from="mem_conv1" to="mem_conv1_addr" fromId="17" toId="46">
</dataflow>
<dataflow id="210" from="stg_209" to="mem_conv1_addr" fromId="209" toId="46">
</dataflow>
<dataflow id="211" from="tmp_29_i" to="mem_conv1_addr" fromId="45" toId="46">
</dataflow>
<dataflow id="212" from="tmp_28_i" to="stg_47" fromId="44" toId="47">
</dataflow>
<dataflow id="213" from="mem_conv1_addr" to="stg_47" fromId="46" toId="47">
</dataflow>
<dataflow id="214" from="dut_perform_conv" to="stg_49" fromId="190" toId="49">
</dataflow>
<dataflow id="215" from="mem_conv1" to="stg_49" fromId="17" toId="49">
</dataflow>
<dataflow id="216" from="mem_conv2" to="stg_49" fromId="18" toId="49">
</dataflow>
<dataflow id="217" from="w_conv1" to="stg_49" fromId="102" toId="49">
</dataflow>
<dataflow id="218" from="b_conv1" to="stg_49" fromId="103" toId="49">
</dataflow>
<dataflow id="219" from="stg_196" to="stg_49" fromId="196" toId="49">
</dataflow>
<dataflow id="220" from="stg_198" to="stg_49" fromId="198" toId="49">
</dataflow>
<dataflow id="221" from="stg_200" to="stg_49" fromId="200" toId="49">
</dataflow>
<dataflow id="222" from="dut_perform_conv" to="stg_50" fromId="190" toId="50">
</dataflow>
<dataflow id="223" from="mem_conv2" to="stg_50" fromId="18" toId="50">
</dataflow>
<dataflow id="224" from="mem_conv1" to="stg_50" fromId="17" toId="50">
</dataflow>
<dataflow id="225" from="w_conv2" to="stg_50" fromId="104" toId="50">
</dataflow>
<dataflow id="226" from="b_conv2" to="stg_50" fromId="105" toId="50">
</dataflow>
<dataflow id="227" from="stg_198" to="stg_50" fromId="198" toId="50">
</dataflow>
<dataflow id="229" from="stg_228" to="stg_50" fromId="228" toId="50">
</dataflow>
<dataflow id="231" from="stg_230" to="stg_50" fromId="230" toId="50">
</dataflow>
<dataflow id="232" from="dut_perform_conv" to="stg_51" fromId="190" toId="51">
</dataflow>
<dataflow id="233" from="mem_conv2" to="stg_51" fromId="18" toId="51">
</dataflow>
<dataflow id="234" from="mem_conv1" to="stg_51" fromId="17" toId="51">
</dataflow>
<dataflow id="235" from="w_conv2" to="stg_51" fromId="104" toId="51">
</dataflow>
<dataflow id="236" from="b_conv2" to="stg_51" fromId="105" toId="51">
</dataflow>
<dataflow id="237" from="stg_198" to="stg_51" fromId="198" toId="51">
</dataflow>
<dataflow id="238" from="stg_228" to="stg_51" fromId="228" toId="51">
</dataflow>
<dataflow id="239" from="stg_230" to="stg_51" fromId="230" toId="51">
</dataflow>
<dataflow id="241" from="stg_240" to="i1_i" fromId="240" toId="53">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="242" from="stg_52" to="i1_i" fromId="52" toId="53">
</dataflow>
<dataflow id="243" from="i_4" to="i1_i" fromId="56" toId="53">
<BackEdge/>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="244" from="stg_65" to="i1_i" fromId="65" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="245" from="i1_i" to="exitcond_i" fromId="53" toId="54">
</dataflow>
<dataflow id="247" from="stg_246" to="exitcond_i" fromId="246" toId="54">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecLoopTripCount" to="empty_17" fromId="174" toId="55">
</dataflow>
<dataflow id="250" from="stg_249" to="empty_17" fromId="249" toId="55">
</dataflow>
<dataflow id="251" from="stg_249" to="empty_17" fromId="249" toId="55">
</dataflow>
<dataflow id="252" from="stg_249" to="empty_17" fromId="249" toId="55">
</dataflow>
<dataflow id="253" from="i1_i" to="i_4" fromId="53" toId="56">
</dataflow>
<dataflow id="255" from="stg_254" to="i_4" fromId="254" toId="56">
</dataflow>
<dataflow id="256" from="exitcond_i" to="stg_57" fromId="54" toId="57">
</dataflow>
<dataflow id="257" from="i1_i" to="tmp_30_i" fromId="53" toId="58">
</dataflow>
<dataflow id="258" from="mem_conv1" to="mem_conv1_addr_1" fromId="17" toId="59">
</dataflow>
<dataflow id="259" from="stg_209" to="mem_conv1_addr_1" fromId="209" toId="59">
</dataflow>
<dataflow id="260" from="tmp_30_i" to="mem_conv1_addr_1" fromId="58" toId="59">
</dataflow>
<dataflow id="261" from="mem_conv1_addr_1" to="mem_conv1_load" fromId="59" toId="60">
</dataflow>
<dataflow id="262" from="mem_conv1_addr_1" to="mem_conv1_load" fromId="59" toId="61">
</dataflow>
<dataflow id="263" from="mem_conv1_load" to="val_assign" fromId="61" toId="62">
</dataflow>
<dataflow id="264" from="output_V_assign" to="output_V_assign_addr" fromId="19" toId="63">
</dataflow>
<dataflow id="265" from="stg_209" to="output_V_assign_addr" fromId="209" toId="63">
</dataflow>
<dataflow id="266" from="tmp_30_i" to="output_V_assign_addr" fromId="58" toId="63">
</dataflow>
<dataflow id="267" from="val_assign" to="stg_64" fromId="62" toId="64">
</dataflow>
<dataflow id="268" from="output_V_assign_addr" to="stg_64" fromId="63" toId="64">
</dataflow>
<dataflow id="269" from="i_2" to="i" fromId="69" toId="66">
<BackEdge/>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="270" from="stg_77" to="i" fromId="77" toId="66">
<BackEdge/>
</dataflow>
<dataflow id="271" from="stg_240" to="i" fromId="240" toId="66">
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="272" from="stg_57" to="i" fromId="57" toId="66">
</dataflow>
<dataflow id="273" from="i" to="exitcond" fromId="66" toId="67">
</dataflow>
<dataflow id="274" from="stg_246" to="exitcond" fromId="246" toId="67">
</dataflow>
<dataflow id="275" from="_ssdm_op_SpecLoopTripCount" to="empty_18" fromId="174" toId="68">
</dataflow>
<dataflow id="276" from="stg_249" to="empty_18" fromId="249" toId="68">
</dataflow>
<dataflow id="277" from="stg_249" to="empty_18" fromId="249" toId="68">
</dataflow>
<dataflow id="278" from="stg_249" to="empty_18" fromId="249" toId="68">
</dataflow>
<dataflow id="279" from="i" to="i_2" fromId="66" toId="69">
</dataflow>
<dataflow id="280" from="stg_254" to="i_2" fromId="254" toId="69">
</dataflow>
<dataflow id="281" from="exitcond" to="stg_70" fromId="67" toId="70">
</dataflow>
<dataflow id="282" from="i" to="tmp" fromId="66" toId="71">
</dataflow>
<dataflow id="283" from="output_V_assign" to="output_V_assign_addr_1" fromId="19" toId="72">
</dataflow>
<dataflow id="284" from="stg_209" to="output_V_assign_addr_1" fromId="209" toId="72">
</dataflow>
<dataflow id="285" from="tmp" to="output_V_assign_addr_1" fromId="71" toId="72">
</dataflow>
<dataflow id="286" from="output_V_assign_addr_1" to="tmp_V" fromId="72" toId="73">
</dataflow>
<dataflow id="287" from="output_V_assign_addr_1" to="tmp_V" fromId="72" toId="75">
</dataflow>
<dataflow id="289" from="_ssdm_op_Write.ap_fifo.volatile.i32P" to="stg_76" fromId="288" toId="76">
</dataflow>
<dataflow id="290" from="strm_out_V_V" to="stg_76" fromId="101" toId="76">
</dataflow>
<dataflow id="291" from="tmp_V" to="stg_76" fromId="75" toId="76">
</dataflow>
<dataflow id="292" from="exitcond1_i" to="stg_3" fromId="32" toId="3">
</dataflow>
<dataflow id="293" from="exitcond_i" to="stg_13" fromId="54" toId="13">
</dataflow>
<dataflow id="294" from="exitcond" to="stg_15" fromId="67" toId="15">
</dataflow>
</dataflows>


</stg>
