#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Mar 18 17:09:39 2018
# Process ID: 6940
# Current directory: G:/fei/chester0536/kc705/fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5628 G:\fei\chester0536\kc705\fpga\kc705.xpr
# Log file: G:/fei/chester0536/kc705/fpga/vivado.log
# Journal file: G:/fei/chester0536/kc705/fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/fei/chester0536/kc705/fpga/kc705.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx2017.2/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 894.914 ; gain = 105.781
reset_run synth_1
launch_runs synth_1
[Sun Mar 18 17:10:06 2018] Launched synth_1...
Run output will be captured here: G:/fei/chester0536/kc705/fpga/kc705.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Sun Mar 18 17:11:22 2018] Launched synth_1...
Run output will be captured here: G:/fei/chester0536/kc705/fpga/kc705.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint 'g:/fei/chester0536/kc705/fpga/IP_Core/fifo1/coregen_clk_crossing_fifo32.dcp' for cell 'clk_crossing_fifo32_ins'
INFO: [Project 1-454] Reading design checkpoint 'g:/fei/chester0536/kc705/fpga/HDL/xillybus/vivado-essentials/fifo_8x2048/fifo_8x2048.dcp' for cell 'fifo_8'
INFO: [Project 1-454] Reading design checkpoint 'g:/fei/chester0536/kc705/fpga/IP_Core/clk1/coregen_sysclk.dcp' for cell 'sysclk_ins_test'
INFO: [Project 1-454] Reading design checkpoint 'g:/fei/chester0536/kc705/fpga/IP_Core/mem1/coregen_user_mem8.dcp' for cell 'user_mem8_inst'
INFO: [Project 1-454] Reading design checkpoint 'g:/fei/chester0536/kc705/fpga/IP_Core/mem2/coregen_buffer_mem16.dcp' for cell 'rec_adc_packet_ins/buffer_mem16_inst0'
INFO: [Project 1-454] Reading design checkpoint 'g:/fei/chester0536/kc705/fpga/IP_Core/mem3/coregen_mem8_chipaddr.dcp' for cell 'set_chip_addr_ins/clk_crossing_mem8'
INFO: [Project 1-454] Reading design checkpoint 'g:/fei/chester0536/kc705/fpga/HDL/xillybus/vivado-essentials/pcie_k7_vivado/pcie_k7_vivado.dcp' for cell 'xillybus_ins/pcie/pcie_k7_vivado'
INFO: [Netlist 29-17] Analyzing 910 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'CPS_ReadOut/CNV' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [G:/fei/chester0536/kc705/fpga/HDL/adc/CPS_ReadOut_TOP.edf:34615]
Parsing XDC File [g:/fei/chester0536/kc705/fpga/HDL/xillybus/vivado-essentials/fifo_8x2048/fifo_8x2048.xdc] for cell 'fifo_8/U0'
Finished Parsing XDC File [g:/fei/chester0536/kc705/fpga/HDL/xillybus/vivado-essentials/fifo_8x2048/fifo_8x2048.xdc] for cell 'fifo_8/U0'
Parsing XDC File [g:/fei/chester0536/kc705/fpga/IP_Core/clk1/coregen_sysclk_board.xdc] for cell 'sysclk_ins_test/inst'
Finished Parsing XDC File [g:/fei/chester0536/kc705/fpga/IP_Core/clk1/coregen_sysclk_board.xdc] for cell 'sysclk_ins_test/inst'
Parsing XDC File [g:/fei/chester0536/kc705/fpga/IP_Core/clk1/coregen_sysclk.xdc] for cell 'sysclk_ins_test/inst'
Finished Parsing XDC File [g:/fei/chester0536/kc705/fpga/IP_Core/clk1/coregen_sysclk.xdc] for cell 'sysclk_ins_test/inst'
Parsing XDC File [g:/fei/chester0536/kc705/fpga/HDL/xillybus/vivado-essentials/pcie_k7_vivado/source/pcie_k7_vivado-PCIE_X0Y0.xdc] for cell 'xillybus_ins/pcie/pcie_k7_vivado/inst'
Finished Parsing XDC File [g:/fei/chester0536/kc705/fpga/HDL/xillybus/vivado-essentials/pcie_k7_vivado/source/pcie_k7_vivado-PCIE_X0Y0.xdc] for cell 'xillybus_ins/pcie/pcie_k7_vivado/inst'
Parsing XDC File [g:/fei/chester0536/kc705/fpga/IP_Core/fifo1/coregen_clk_crossing_fifo32.xdc] for cell 'clk_crossing_fifo32_ins/U0'
Finished Parsing XDC File [g:/fei/chester0536/kc705/fpga/IP_Core/fifo1/coregen_clk_crossing_fifo32.xdc] for cell 'clk_crossing_fifo32_ins/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'coregen_clk2M_crossing_fifo'. The XDC file g:/fei/chester0536/kc705/fpga/IP_Core/fifo2/coregen_clk2M_crossing_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [G:/fei/chester0536/kc705/fpga/HDL/xillybus/vivado-essentials/xillydemo.xdc]
get_pins: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1269.332 ; gain = 0.000
get_pins: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1269.332 ; gain = 0.000
get_pins: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1269.332 ; gain = 0.000
get_pins: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1269.332 ; gain = 0.000
Finished Parsing XDC File [G:/fei/chester0536/kc705/fpga/HDL/xillybus/vivado-essentials/xillydemo.xdc]
Parsing XDC File [G:/fei/chester0536/kc705/fpga/HDL/adc/CPS_ReadOut_TOP.xdc]
Finished Parsing XDC File [G:/fei/chester0536/kc705/fpga/HDL/adc/CPS_ReadOut_TOP.xdc]
Parsing XDC File [G:/fei/chester0536/kc705/fpga/kc705.xdc]
Finished Parsing XDC File [G:/fei/chester0536/kc705/fpga/kc705.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'g:/fei/chester0536/kc705/fpga/HDL/xillybus/vivado-essentials/pcie_k7_vivado/pcie_k7_vivado.dcp'
Parsing XDC File [g:/fei/chester0536/kc705/fpga/IP_Core/fifo1/coregen_clk_crossing_fifo32_clocks.xdc] for cell 'clk_crossing_fifo32_ins/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [g:/fei/chester0536/kc705/fpga/IP_Core/fifo1/coregen_clk_crossing_fifo32_clocks.xdc:53]
INFO: [Timing 38-2] Deriving generated clocks [g:/fei/chester0536/kc705/fpga/IP_Core/fifo1/coregen_clk_crossing_fifo32_clocks.xdc:53]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1817.578 ; gain = 548.246
Finished Parsing XDC File [g:/fei/chester0536/kc705/fpga/IP_Core/fifo1/coregen_clk_crossing_fifo32_clocks.xdc] for cell 'clk_crossing_fifo32_ins/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'coregen_clk2M_crossing_fifo'. The XDC file g:/fei/chester0536/kc705/fpga/IP_Core/fifo2/coregen_clk2M_crossing_fifo_clocks.xdc will not be read for any cell of this module.
Sourcing Tcl File [F:/xilinx2017.2/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xillybus_ins/pcie/pcie_k7_vivado/inst/inst/phy_lnk_up_cdc'
Finished Sourcing Tcl File [F:/xilinx2017.2/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xillybus_ins/pcie/pcie_k7_vivado/inst/inst/phy_lnk_up_cdc'
Sourcing Tcl File [F:/xilinx2017.2/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_cdc'
Finished Sourcing Tcl File [F:/xilinx2017.2/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 113 instances were transformed.
  OBUFDS => OBUFDS: 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 19 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 58 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 18 instances

open_run: Time (s): cpu = 00:01:24 ; elapsed = 00:01:09 . Memory (MB): peak = 1866.281 ; gain = 934.930
launch_runs impl_1
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1898.664 ; gain = 0.000
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1898.664 ; gain = 0.000
INFO: [Common 17-344] 'launch_runs' was cancelled
launch_runs impl_1
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1898.664 ; gain = 0.000
[Sun Mar 18 17:15:32 2018] Launched impl_1...
Run output will be captured here: G:/fei/chester0536/kc705/fpga/kc705.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1898.664 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Sun Mar 18 17:25:23 2018] Launched impl_1...
Run output will be captured here: G:/fei/chester0536/kc705/fpga/kc705.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A01BA9A
set_property PROGRAM.FILE {G:/fei/chester0536/kc705/fpga/kc705.runs/impl_1/kc705.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {G:/fei/chester0536/kc705/fpga/kc705.runs/impl_1/kc705.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {G:/fei/chester0536/kc705/fpga/kc705.runs/impl_1/kc705.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file G:/fei/chester0536/kc705/fpga/kc705.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Mar-18 17:29:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Mar-18 17:29:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file G:/fei/chester0536/kc705/fpga/kc705.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Mar-18 17:29:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Mar-18 17:29:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file G:/fei/chester0536/kc705/fpga/kc705.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Mar-18 17:29:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Mar-18 17:29:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file G:/fei/chester0536/kc705/fpga/kc705.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {G:/fei/chester0536/kc705/fpga/kc705.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {G:/fei/chester0536/kc705/fpga/kc705.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 18 17:30:01 2018...
