<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file xo3l_verilog_xo3l_verilog.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Feb 18 19:39:18 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "i_clk_c" 12.000000 MHz (0 errors)</A></LI>            1 item scored, 0 timing errors detected.
Report:   49.873MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "PIXCLK" 75.000000 MHz (0 errors)</A></LI>            699 items scored, 0 timing errors detected.
Report:  102.754MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz (0 errors)</A></LI>            2678 items scored, 0 timing errors detected.
Report:   23.012MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz (0 errors)</A></LI>            634 items scored, 0 timing errors detected.
Report:  119.474MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_4' Target='right'>FREQUENCY NET "PLL_12_24_100_mod/CLKOP" 24.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_5' Target='right'>FREQUENCY NET "CLKOP" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  450.045MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_6' Target='right'>FREQUENCY NET "CLKOS" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  450.045MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_7' Target='right'>FREQUENCY NET "byte_clk" 75.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   97.809MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_8' Target='right'>Timing Rule Check(0 errors)</A></LI>            3 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_9' Target='right'>FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz (0 errors)</A></LI>            764 items scored, 0 timing errors detected.
Report:  108.190MHz is the maximum frequency for this preference.

17 potential circuit loops found in timing analysis.
Based on the preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "i_clk_c" 12.000000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.531ns (weighted slack = 63.275ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        r_globalRST  (to i_clk_c +)

   Delay:               1.300ns  (31.5% logic, 68.5% route), 1 logic levels.

 Constraint Details:

      1.300ns physical path delay Comand/SLICE_226 to SLICE_541 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 83.333ns)
      3.333ns delay constraint less
      0.085ns skew and
     -0.886ns feedback compensation and
      0.303ns M_SET requirement (totaling 3.831ns) by 2.531ns

 Physical Path Details:

      Data path Comand/SLICE_226 to SLICE_541:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C18D.CLK to     R14C18D.Q0 Comand/SLICE_226 (from w_CLK_100MHZ)
ROUTE        18     0.891     R14C18D.Q0 to     R14C20A.M0 o_test2_c (to i_clk_c)
                  --------
                    1.300   (31.5% logic, 68.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R14C18D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to SLICE_541:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     2.565       C8.PADDI to    R14C20A.CLK i_clk_c
                  --------
                    3.937   (34.8% logic, 65.2% route), 1 logic levels.

Report:   49.873MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "PIXCLK" 75.000000 MHz ;
            699 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.601ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[6]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK +)

   Delay:               9.582ns  (44.1% logic, 55.9% route), 11 logic levels.

 Constraint Details:

      9.582ns physical path delay u_colorbar_gen/SLICE_366 to u_colorbar_gen/SLICE_367 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 3.601ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_366 to u_colorbar_gen/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C28B.CLK to     R11C28B.Q0 u_colorbar_gen/SLICE_366 (from PIXCLK)
ROUTE         3     1.194     R11C28B.Q0 to     R12C27A.B1 u_colorbar_gen/linecnt[6]
CTOF_DEL    ---     0.452     R12C27A.B1 to     R12C27A.F1 u_colorbar_gen/SLICE_543
ROUTE         1     0.882     R12C27A.F1 to     R11C27B.B0 u_colorbar_gen/g0_0_i_a3_0_2
CTOF_DEL    ---     0.452     R11C27B.B0 to     R11C27B.F0 u_colorbar_gen/SLICE_419
ROUTE         1     0.882     R11C27B.F0 to     R11C26C.B0 u_colorbar_gen/g0_1_0
CTOF_DEL    ---     0.452     R11C26C.B0 to     R11C26C.F0 u_colorbar_gen/SLICE_413
ROUTE         1     1.252     R11C26C.F0 to     R12C28A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R12C28A.A0 to    R12C28A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R12C28A.FCO to    R12C28B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R12C28B.FCI to    R12C28B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R12C28B.FCO to    R12C28C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R12C28C.FCI to    R12C28C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R12C28C.FCO to    R12C28D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R12C28D.FCI to    R12C28D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R12C28D.FCO to    R12C29A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R12C29A.FCI to    R12C29A.FCO u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R12C29A.FCO to    R12C29B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     0.517    R12C29B.FCI to     R12C29B.F0 u_colorbar_gen/SLICE_0
ROUTE         1     1.149     R12C29B.F0 to     R11C28A.A0 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.452     R11C28A.A0 to     R11C28A.F0 u_colorbar_gen/SLICE_367
ROUTE         1     0.000     R11C28A.F0 to    R11C28A.DI0 u_colorbar_gen/un65_linecnt[9] (to PIXCLK)
                  --------
                    9.582   (44.1% logic, 55.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R11C28B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R11C28A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.639ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[7]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK +)

   Delay:               9.544ns  (44.2% logic, 55.8% route), 11 logic levels.

 Constraint Details:

      9.544ns physical path delay u_colorbar_gen/SLICE_366 to u_colorbar_gen/SLICE_367 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 3.639ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_366 to u_colorbar_gen/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C28B.CLK to     R11C28B.Q1 u_colorbar_gen/SLICE_366 (from PIXCLK)
ROUTE         3     1.156     R11C28B.Q1 to     R12C27A.A1 u_colorbar_gen/linecnt[7]
CTOF_DEL    ---     0.452     R12C27A.A1 to     R12C27A.F1 u_colorbar_gen/SLICE_543
ROUTE         1     0.882     R12C27A.F1 to     R11C27B.B0 u_colorbar_gen/g0_0_i_a3_0_2
CTOF_DEL    ---     0.452     R11C27B.B0 to     R11C27B.F0 u_colorbar_gen/SLICE_419
ROUTE         1     0.882     R11C27B.F0 to     R11C26C.B0 u_colorbar_gen/g0_1_0
CTOF_DEL    ---     0.452     R11C26C.B0 to     R11C26C.F0 u_colorbar_gen/SLICE_413
ROUTE         1     1.252     R11C26C.F0 to     R12C28A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R12C28A.A0 to    R12C28A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R12C28A.FCO to    R12C28B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R12C28B.FCI to    R12C28B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R12C28B.FCO to    R12C28C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R12C28C.FCI to    R12C28C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R12C28C.FCO to    R12C28D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R12C28D.FCI to    R12C28D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R12C28D.FCO to    R12C29A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R12C29A.FCI to    R12C29A.FCO u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R12C29A.FCO to    R12C29B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     0.517    R12C29B.FCI to     R12C29B.F0 u_colorbar_gen/SLICE_0
ROUTE         1     1.149     R12C29B.F0 to     R11C28A.A0 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.452     R11C28A.A0 to     R11C28A.F0 u_colorbar_gen/SLICE_367
ROUTE         1     0.000     R11C28A.F0 to    R11C28A.DI0 u_colorbar_gen/un65_linecnt[9] (to PIXCLK)
                  --------
                    9.544   (44.2% logic, 55.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R11C28B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R11C28A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.712ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[9]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK +)

   Delay:               9.471ns  (44.6% logic, 55.4% route), 11 logic levels.

 Constraint Details:

      9.471ns physical path delay u_colorbar_gen/SLICE_367 to u_colorbar_gen/SLICE_367 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 3.712ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_367 to u_colorbar_gen/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C28A.CLK to     R11C28A.Q0 u_colorbar_gen/SLICE_367 (from PIXCLK)
ROUTE         5     1.083     R11C28A.Q0 to     R12C27A.C1 u_colorbar_gen/linecnt[9]
CTOF_DEL    ---     0.452     R12C27A.C1 to     R12C27A.F1 u_colorbar_gen/SLICE_543
ROUTE         1     0.882     R12C27A.F1 to     R11C27B.B0 u_colorbar_gen/g0_0_i_a3_0_2
CTOF_DEL    ---     0.452     R11C27B.B0 to     R11C27B.F0 u_colorbar_gen/SLICE_419
ROUTE         1     0.882     R11C27B.F0 to     R11C26C.B0 u_colorbar_gen/g0_1_0
CTOF_DEL    ---     0.452     R11C26C.B0 to     R11C26C.F0 u_colorbar_gen/SLICE_413
ROUTE         1     1.252     R11C26C.F0 to     R12C28A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R12C28A.A0 to    R12C28A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R12C28A.FCO to    R12C28B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R12C28B.FCI to    R12C28B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R12C28B.FCO to    R12C28C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R12C28C.FCI to    R12C28C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R12C28C.FCO to    R12C28D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R12C28D.FCI to    R12C28D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R12C28D.FCO to    R12C29A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R12C29A.FCI to    R12C29A.FCO u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R12C29A.FCO to    R12C29B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     0.517    R12C29B.FCI to     R12C29B.F0 u_colorbar_gen/SLICE_0
ROUTE         1     1.149     R12C29B.F0 to     R11C28A.A0 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.452     R11C28A.A0 to     R11C28A.F0 u_colorbar_gen/SLICE_367
ROUTE         1     0.000     R11C28A.F0 to    R11C28A.DI0 u_colorbar_gen/un65_linecnt[9] (to PIXCLK)
                  --------
                    9.471   (44.6% logic, 55.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R11C28A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R11C28A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.715ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[1]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK +)

   Delay:               9.468ns  (44.6% logic, 55.4% route), 11 logic levels.

 Constraint Details:

      9.468ns physical path delay u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_367 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 3.715ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C28B.CLK to     R12C28B.Q0 u_colorbar_gen/SLICE_4 (from PIXCLK)
ROUTE         4     1.303     R12C28B.Q0 to     R11C27D.B1 u_colorbar_gen/linecnt[1]
CTOF_DEL    ---     0.452     R11C27D.B1 to     R11C27D.F1 u_colorbar_gen/SLICE_517
ROUTE         1     0.659     R11C27D.F1 to     R11C27B.C0 u_colorbar_gen/N_8_0_0_0
CTOF_DEL    ---     0.452     R11C27B.C0 to     R11C27B.F0 u_colorbar_gen/SLICE_419
ROUTE         1     0.882     R11C27B.F0 to     R11C26C.B0 u_colorbar_gen/g0_1_0
CTOF_DEL    ---     0.452     R11C26C.B0 to     R11C26C.F0 u_colorbar_gen/SLICE_413
ROUTE         1     1.252     R11C26C.F0 to     R12C28A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R12C28A.A0 to    R12C28A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R12C28A.FCO to    R12C28B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R12C28B.FCI to    R12C28B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R12C28B.FCO to    R12C28C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R12C28C.FCI to    R12C28C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R12C28C.FCO to    R12C28D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R12C28D.FCI to    R12C28D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R12C28D.FCO to    R12C29A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R12C29A.FCI to    R12C29A.FCO u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R12C29A.FCO to    R12C29B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     0.517    R12C29B.FCI to     R12C29B.F0 u_colorbar_gen/SLICE_0
ROUTE         1     1.149     R12C29B.F0 to     R11C28A.A0 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.452     R11C28A.A0 to     R11C28A.F0 u_colorbar_gen/SLICE_367
ROUTE         1     0.000     R11C28A.F0 to    R11C28A.DI0 u_colorbar_gen/un65_linecnt[9] (to PIXCLK)
                  --------
                    9.468   (44.6% logic, 55.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R12C28B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R11C28A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.716ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[6]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[7]  (to PIXCLK +)

   Delay:               9.467ns  (43.1% logic, 56.9% route), 10 logic levels.

 Constraint Details:

      9.467ns physical path delay u_colorbar_gen/SLICE_366 to u_colorbar_gen/SLICE_366 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 3.716ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_366 to u_colorbar_gen/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C28B.CLK to     R11C28B.Q0 u_colorbar_gen/SLICE_366 (from PIXCLK)
ROUTE         3     1.194     R11C28B.Q0 to     R12C27A.B1 u_colorbar_gen/linecnt[6]
CTOF_DEL    ---     0.452     R12C27A.B1 to     R12C27A.F1 u_colorbar_gen/SLICE_543
ROUTE         1     0.882     R12C27A.F1 to     R11C27B.B0 u_colorbar_gen/g0_0_i_a3_0_2
CTOF_DEL    ---     0.452     R11C27B.B0 to     R11C27B.F0 u_colorbar_gen/SLICE_419
ROUTE         1     0.882     R11C27B.F0 to     R11C26C.B0 u_colorbar_gen/g0_1_0
CTOF_DEL    ---     0.452     R11C26C.B0 to     R11C26C.F0 u_colorbar_gen/SLICE_413
ROUTE         1     1.252     R11C26C.F0 to     R12C28A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R12C28A.A0 to    R12C28A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R12C28A.FCO to    R12C28B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R12C28B.FCI to    R12C28B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R12C28B.FCO to    R12C28C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R12C28C.FCI to    R12C28C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R12C28C.FCO to    R12C28D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R12C28D.FCI to    R12C28D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R12C28D.FCO to    R12C29A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOF0_DE  ---     0.517    R12C29A.FCI to     R12C29A.F0 u_colorbar_gen/SLICE_1
ROUTE         1     1.180     R12C29A.F0 to     R11C28B.B1 u_colorbar_gen/un2_linecnt_cry_7_0_S0
CTOF_DEL    ---     0.452     R11C28B.B1 to     R11C28B.F1 u_colorbar_gen/SLICE_366
ROUTE         1     0.000     R11C28B.F1 to    R11C28B.DI1 u_colorbar_gen/un65_linecnt[7] (to PIXCLK)
                  --------
                    9.467   (43.1% logic, 56.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R11C28B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R11C28B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.754ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[7]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[7]  (to PIXCLK +)

   Delay:               9.429ns  (43.2% logic, 56.8% route), 10 logic levels.

 Constraint Details:

      9.429ns physical path delay u_colorbar_gen/SLICE_366 to u_colorbar_gen/SLICE_366 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 3.754ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_366 to u_colorbar_gen/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C28B.CLK to     R11C28B.Q1 u_colorbar_gen/SLICE_366 (from PIXCLK)
ROUTE         3     1.156     R11C28B.Q1 to     R12C27A.A1 u_colorbar_gen/linecnt[7]
CTOF_DEL    ---     0.452     R12C27A.A1 to     R12C27A.F1 u_colorbar_gen/SLICE_543
ROUTE         1     0.882     R12C27A.F1 to     R11C27B.B0 u_colorbar_gen/g0_0_i_a3_0_2
CTOF_DEL    ---     0.452     R11C27B.B0 to     R11C27B.F0 u_colorbar_gen/SLICE_419
ROUTE         1     0.882     R11C27B.F0 to     R11C26C.B0 u_colorbar_gen/g0_1_0
CTOF_DEL    ---     0.452     R11C26C.B0 to     R11C26C.F0 u_colorbar_gen/SLICE_413
ROUTE         1     1.252     R11C26C.F0 to     R12C28A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R12C28A.A0 to    R12C28A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R12C28A.FCO to    R12C28B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R12C28B.FCI to    R12C28B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R12C28B.FCO to    R12C28C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R12C28C.FCI to    R12C28C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R12C28C.FCO to    R12C28D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R12C28D.FCI to    R12C28D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R12C28D.FCO to    R12C29A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOF0_DE  ---     0.517    R12C29A.FCI to     R12C29A.F0 u_colorbar_gen/SLICE_1
ROUTE         1     1.180     R12C29A.F0 to     R11C28B.B1 u_colorbar_gen/un2_linecnt_cry_7_0_S0
CTOF_DEL    ---     0.452     R11C28B.B1 to     R11C28B.F1 u_colorbar_gen/SLICE_366
ROUTE         1     0.000     R11C28B.F1 to    R11C28B.DI1 u_colorbar_gen/un65_linecnt[7] (to PIXCLK)
                  --------
                    9.429   (43.2% logic, 56.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R11C28B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R11C28B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.769ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[6]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK +)

   Delay:               9.414ns  (44.9% logic, 55.1% route), 11 logic levels.

 Constraint Details:

      9.414ns physical path delay SLICE_370 to u_colorbar_gen/SLICE_367 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 3.769ns

 Physical Path Details:

      Data path SLICE_370 to u_colorbar_gen/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C23C.CLK to     R12C23C.Q0 SLICE_370 (from PIXCLK)
ROUTE         6     1.175     R12C23C.Q0 to     R11C25B.A1 u_colorbar_gen/pixcnt[6]
CTOF_DEL    ---     0.452     R11C25B.A1 to     R11C25B.F1 u_colorbar_gen/SLICE_492
ROUTE         2     1.231     R11C25B.F1 to     R11C26C.A1 u_colorbar_gen/g3_1_0
CTOF_DEL    ---     0.452     R11C26C.A1 to     R11C26C.F1 u_colorbar_gen/SLICE_413
ROUTE         1     0.384     R11C26C.F1 to     R11C26C.C0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R11C26C.C0 to     R11C26C.F0 u_colorbar_gen/SLICE_413
ROUTE         1     1.252     R11C26C.F0 to     R12C28A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R12C28A.A0 to    R12C28A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R12C28A.FCO to    R12C28B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R12C28B.FCI to    R12C28B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R12C28B.FCO to    R12C28C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R12C28C.FCI to    R12C28C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R12C28C.FCO to    R12C28D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R12C28D.FCI to    R12C28D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R12C28D.FCO to    R12C29A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R12C29A.FCI to    R12C29A.FCO u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R12C29A.FCO to    R12C29B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     0.517    R12C29B.FCI to     R12C29B.F0 u_colorbar_gen/SLICE_0
ROUTE         1     1.149     R12C29B.F0 to     R11C28A.A0 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.452     R11C28A.A0 to     R11C28A.F0 u_colorbar_gen/SLICE_367
ROUTE         1     0.000     R11C28A.F0 to    R11C28A.DI0 u_colorbar_gen/un65_linecnt[9] (to PIXCLK)
                  --------
                    9.414   (44.9% logic, 55.1% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R12C23C.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R11C28A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.827ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[9]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[7]  (to PIXCLK +)

   Delay:               9.356ns  (43.6% logic, 56.4% route), 10 logic levels.

 Constraint Details:

      9.356ns physical path delay u_colorbar_gen/SLICE_367 to u_colorbar_gen/SLICE_366 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 3.827ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_367 to u_colorbar_gen/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C28A.CLK to     R11C28A.Q0 u_colorbar_gen/SLICE_367 (from PIXCLK)
ROUTE         5     1.083     R11C28A.Q0 to     R12C27A.C1 u_colorbar_gen/linecnt[9]
CTOF_DEL    ---     0.452     R12C27A.C1 to     R12C27A.F1 u_colorbar_gen/SLICE_543
ROUTE         1     0.882     R12C27A.F1 to     R11C27B.B0 u_colorbar_gen/g0_0_i_a3_0_2
CTOF_DEL    ---     0.452     R11C27B.B0 to     R11C27B.F0 u_colorbar_gen/SLICE_419
ROUTE         1     0.882     R11C27B.F0 to     R11C26C.B0 u_colorbar_gen/g0_1_0
CTOF_DEL    ---     0.452     R11C26C.B0 to     R11C26C.F0 u_colorbar_gen/SLICE_413
ROUTE         1     1.252     R11C26C.F0 to     R12C28A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R12C28A.A0 to    R12C28A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R12C28A.FCO to    R12C28B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R12C28B.FCI to    R12C28B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R12C28B.FCO to    R12C28C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R12C28C.FCI to    R12C28C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R12C28C.FCO to    R12C28D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R12C28D.FCI to    R12C28D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R12C28D.FCO to    R12C29A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOF0_DE  ---     0.517    R12C29A.FCI to     R12C29A.F0 u_colorbar_gen/SLICE_1
ROUTE         1     1.180     R12C29A.F0 to     R11C28B.B1 u_colorbar_gen/un2_linecnt_cry_7_0_S0
CTOF_DEL    ---     0.452     R11C28B.B1 to     R11C28B.F1 u_colorbar_gen/SLICE_366
ROUTE         1     0.000     R11C28B.F1 to    R11C28B.DI1 u_colorbar_gen/un65_linecnt[7] (to PIXCLK)
                  --------
                    9.356   (43.6% logic, 56.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R11C28A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R11C28B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.830ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[1]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[7]  (to PIXCLK +)

   Delay:               9.353ns  (43.6% logic, 56.4% route), 10 logic levels.

 Constraint Details:

      9.353ns physical path delay u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_366 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 3.830ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C28B.CLK to     R12C28B.Q0 u_colorbar_gen/SLICE_4 (from PIXCLK)
ROUTE         4     1.303     R12C28B.Q0 to     R11C27D.B1 u_colorbar_gen/linecnt[1]
CTOF_DEL    ---     0.452     R11C27D.B1 to     R11C27D.F1 u_colorbar_gen/SLICE_517
ROUTE         1     0.659     R11C27D.F1 to     R11C27B.C0 u_colorbar_gen/N_8_0_0_0
CTOF_DEL    ---     0.452     R11C27B.C0 to     R11C27B.F0 u_colorbar_gen/SLICE_419
ROUTE         1     0.882     R11C27B.F0 to     R11C26C.B0 u_colorbar_gen/g0_1_0
CTOF_DEL    ---     0.452     R11C26C.B0 to     R11C26C.F0 u_colorbar_gen/SLICE_413
ROUTE         1     1.252     R11C26C.F0 to     R12C28A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R12C28A.A0 to    R12C28A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R12C28A.FCO to    R12C28B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R12C28B.FCI to    R12C28B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R12C28B.FCO to    R12C28C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R12C28C.FCI to    R12C28C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R12C28C.FCO to    R12C28D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R12C28D.FCI to    R12C28D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R12C28D.FCO to    R12C29A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOF0_DE  ---     0.517    R12C29A.FCI to     R12C29A.F0 u_colorbar_gen/SLICE_1
ROUTE         1     1.180     R12C29A.F0 to     R11C28B.B1 u_colorbar_gen/un2_linecnt_cry_7_0_S0
CTOF_DEL    ---     0.452     R11C28B.B1 to     R11C28B.F1 u_colorbar_gen/SLICE_366
ROUTE         1     0.000     R11C28B.F1 to    R11C28B.DI1 u_colorbar_gen/un65_linecnt[7] (to PIXCLK)
                  --------
                    9.353   (43.6% logic, 56.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R12C28B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R11C28B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.884ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[6]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[7]  (to PIXCLK +)

   Delay:               9.299ns  (43.8% logic, 56.2% route), 10 logic levels.

 Constraint Details:

      9.299ns physical path delay SLICE_370 to u_colorbar_gen/SLICE_366 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 3.884ns

 Physical Path Details:

      Data path SLICE_370 to u_colorbar_gen/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C23C.CLK to     R12C23C.Q0 SLICE_370 (from PIXCLK)
ROUTE         6     1.175     R12C23C.Q0 to     R11C25B.A1 u_colorbar_gen/pixcnt[6]
CTOF_DEL    ---     0.452     R11C25B.A1 to     R11C25B.F1 u_colorbar_gen/SLICE_492
ROUTE         2     1.231     R11C25B.F1 to     R11C26C.A1 u_colorbar_gen/g3_1_0
CTOF_DEL    ---     0.452     R11C26C.A1 to     R11C26C.F1 u_colorbar_gen/SLICE_413
ROUTE         1     0.384     R11C26C.F1 to     R11C26C.C0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R11C26C.C0 to     R11C26C.F0 u_colorbar_gen/SLICE_413
ROUTE         1     1.252     R11C26C.F0 to     R12C28A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R12C28A.A0 to    R12C28A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R12C28A.FCO to    R12C28B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R12C28B.FCI to    R12C28B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R12C28B.FCO to    R12C28C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R12C28C.FCI to    R12C28C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R12C28C.FCO to    R12C28D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R12C28D.FCI to    R12C28D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R12C28D.FCO to    R12C29A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOF0_DE  ---     0.517    R12C29A.FCI to     R12C29A.F0 u_colorbar_gen/SLICE_1
ROUTE         1     1.180     R12C29A.F0 to     R11C28B.B1 u_colorbar_gen/un2_linecnt_cry_7_0_S0
CTOF_DEL    ---     0.452     R11C28B.B1 to     R11C28B.F1 u_colorbar_gen/SLICE_366
ROUTE         1     0.000     R11C28B.F1 to    R11C28B.DI1 u_colorbar_gen/un65_linecnt[7] (to PIXCLK)
                  --------
                    9.299   (43.8% logic, 56.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R12C23C.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R11C28B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:  102.754MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;
            2678 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.309ns (weighted slack = 6.545ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_2_.II_1  (to w_CLK_20MHZ +)

   Delay:               8.388ns  (15.7% logic, 84.3% route), 3 logic levels.

 Constraint Details:

      8.388ns physical path delay Comand/SLICE_209 to Serial_busN/SLICE_428 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.697ns) by 1.309ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busN/SLICE_428:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13C.CLK to     R10C13C.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     4.339     R10C13C.Q0 to     R21C13C.B1 Start_w
CTOF_DEL    ---     0.452     R21C13C.B1 to     R21C13C.F1 SLICE_564
ROUTE         2     1.856     R21C13C.F1 to      R17C9A.D0 Serial_busN/o_0_sqmuxa
CTOF_DEL    ---     0.452      R17C9A.D0 to      R17C9A.F0 Serial_busN/SLICE_162
ROUTE         2     0.880      R17C9A.F0 to     R17C10D.M0 Serial_busN/pars_5[2] (to w_CLK_20MHZ)
                  --------
                    8.388   (15.7% logic, 84.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busN/SLICE_428:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to    R17C10D.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.678ns (weighted slack = 8.390ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_6_.II_1  (to w_CLK_20MHZ +)

   Delay:               8.019ns  (16.4% logic, 83.6% route), 3 logic levels.

 Constraint Details:

      8.019ns physical path delay Comand/SLICE_209 to SLICE_555 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.697ns) by 1.678ns

 Physical Path Details:

      Data path Comand/SLICE_209 to SLICE_555:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13C.CLK to     R10C13C.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     4.339     R10C13C.Q0 to     R21C13C.B1 Start_w
CTOF_DEL    ---     0.452     R21C13C.B1 to     R21C13C.F1 SLICE_564
ROUTE         2     1.856     R21C13C.F1 to     R16C11C.D0 Serial_busN/o_0_sqmuxa
CTOF_DEL    ---     0.452     R16C11C.D0 to     R16C11C.F0 Serial_busN/SLICE_165
ROUTE         2     0.511     R16C11C.F0 to     R16C11D.M0 Serial_busN/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    8.019   (16.4% logic, 83.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to SLICE_555:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to    R16C11D.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.944ns (weighted slack = 9.720ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_2_.II_1  (to w_CLK_20MHZ +)

   Delay:               7.717ns  (17.0% logic, 83.0% route), 3 logic levels.

 Constraint Details:

      7.717ns physical path delay Comand/SLICE_209 to Serial_busP/SLICE_438 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.661ns) by 1.944ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busP/SLICE_438:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13C.CLK to     R10C13C.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     3.929     R10C13C.Q0 to     R22C14D.A1 Start_w
CTOF_DEL    ---     0.452     R22C14D.A1 to     R22C14D.F1 Serial_busP/SLICE_192
ROUTE         2     1.290     R22C14D.F1 to     R21C13A.D0 Serial_busP/un1_pars_11_c1
CTOF_DEL    ---     0.452     R21C13A.D0 to     R21C13A.F0 Serial_busP/SLICE_186
ROUTE         2     1.185     R21C13A.F0 to     R22C13D.M0 Serial_busP/pars_5[2] (to w_CLK_20MHZ)
                  --------
                    7.717   (17.0% logic, 83.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_438:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.693    RPLL.CLKOS2 to    R22C13D.CLK w_CLK_20MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.294ns (weighted slack = 11.470ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_5_.II_1  (to w_CLK_20MHZ +)

   Delay:               7.367ns  (24.0% logic, 76.0% route), 4 logic levels.

 Constraint Details:

      7.367ns physical path delay Comand/SLICE_209 to Serial_busP/SLICE_501 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.661ns) by 2.294ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busP/SLICE_501:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13C.CLK to     R10C13C.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     3.533     R10C13C.Q0 to     R22C13D.B1 Start_w
CTOF_DEL    ---     0.452     R22C13D.B1 to     R22C13D.F1 Serial_busP/SLICE_438
ROUTE         2     0.634     R22C13D.F1 to     R21C13C.D0 Serial_busP/un1_m2_0_a2_2
CTOF_DEL    ---     0.452     R21C13C.D0 to     R21C13C.F0 SLICE_564
ROUTE         2     0.555     R21C13C.F0 to     R21C14B.D0 Serial_busP/un1_pars_11_c5
CTOF_DEL    ---     0.452     R21C14B.D0 to     R21C14B.F0 Serial_busP/SLICE_191
ROUTE         2     0.880     R21C14B.F0 to     R21C12A.M0 Serial_busP/pars_5[5] (to w_CLK_20MHZ)
                  --------
                    7.367   (24.0% logic, 76.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_501:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.693    RPLL.CLKOS2 to    R21C12A.CLK w_CLK_20MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.334ns (weighted slack = 11.670ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_2_.II_0  (to w_CLK_20MHZ +)

   Delay:               7.516ns  (17.5% logic, 82.5% route), 3 logic levels.

 Constraint Details:

      7.516ns physical path delay Comand/SLICE_209 to Serial_busN/SLICE_162 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 2.334ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busN/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13C.CLK to     R10C13C.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     4.339     R10C13C.Q0 to     R21C13C.B1 Start_w
CTOF_DEL    ---     0.452     R21C13C.B1 to     R21C13C.F1 SLICE_564
ROUTE         2     1.856     R21C13C.F1 to      R17C9A.D0 Serial_busN/o_0_sqmuxa
CTOF_DEL    ---     0.452      R17C9A.D0 to      R17C9A.F0 Serial_busN/SLICE_162
ROUTE         2     0.008      R17C9A.F0 to     R17C9A.DI0 Serial_busN/pars_5[2] (to w_CLK_20MHZ)
                  --------
                    7.516   (17.5% logic, 82.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busN/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to     R17C9A.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.334ns (weighted slack = 11.670ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_6_.II_0  (to w_CLK_20MHZ +)

   Delay:               7.516ns  (17.5% logic, 82.5% route), 3 logic levels.

 Constraint Details:

      7.516ns physical path delay Comand/SLICE_209 to Serial_busN/SLICE_165 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 2.334ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busN/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13C.CLK to     R10C13C.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     4.339     R10C13C.Q0 to     R21C13C.B1 Start_w
CTOF_DEL    ---     0.452     R21C13C.B1 to     R21C13C.F1 SLICE_564
ROUTE         2     1.856     R21C13C.F1 to     R16C11C.D0 Serial_busN/o_0_sqmuxa
CTOF_DEL    ---     0.452     R16C11C.D0 to     R16C11C.F0 Serial_busN/SLICE_165
ROUTE         2     0.008     R16C11C.F0 to    R16C11C.DI0 Serial_busN/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    7.516   (17.5% logic, 82.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busN/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to    R16C11C.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.663ns (weighted slack = 13.315ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_6_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.998ns  (25.2% logic, 74.8% route), 4 logic levels.

 Constraint Details:

      6.998ns physical path delay Comand/SLICE_209 to Serial_busP/SLICE_507 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.661ns) by 2.663ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busP/SLICE_507:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13C.CLK to     R10C13C.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     3.533     R10C13C.Q0 to     R22C13D.B1 Start_w
CTOF_DEL    ---     0.452     R22C13D.B1 to     R22C13D.F1 Serial_busP/SLICE_438
ROUTE         2     0.634     R22C13D.F1 to     R21C13C.D0 Serial_busP/un1_m2_0_a2_2
CTOF_DEL    ---     0.452     R21C13C.D0 to     R21C13C.F0 SLICE_564
ROUTE         2     0.555     R21C13C.F0 to     R21C14D.D0 Serial_busP/un1_pars_11_c5
CTOF_DEL    ---     0.452     R21C14D.D0 to     R21C14D.F0 Serial_busP/SLICE_190
ROUTE         2     0.511     R21C14D.F0 to     R21C14A.M0 Serial_busP/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    6.998   (25.2% logic, 74.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_507:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.693    RPLL.CLKOS2 to    R21C14A.CLK w_CLK_20MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.679ns (weighted slack = 13.395ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_2_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.982ns  (18.8% logic, 81.2% route), 3 logic levels.

 Constraint Details:

      6.982ns physical path delay Comand/SLICE_209 to Serial_busP/SLICE_438 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.661ns) by 2.679ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busP/SLICE_438:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13C.CLK to     R10C13C.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     3.232     R10C13C.Q0 to     R19C14B.C0 Start_w
CTOF_DEL    ---     0.452     R19C14B.C0 to     R19C14B.F0 Serial_busP/SLICE_522
ROUTE         2     1.252     R19C14B.F0 to     R21C13A.B0 Serial_busP/o_0_sqmuxa
CTOF_DEL    ---     0.452     R21C13A.B0 to     R21C13A.F0 Serial_busP/SLICE_186
ROUTE         2     1.185     R21C13A.F0 to     R22C13D.M0 Serial_busP/pars_5[2] (to w_CLK_20MHZ)
                  --------
                    6.982   (18.8% logic, 81.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_438:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.693    RPLL.CLKOS2 to    R22C13D.CLK w_CLK_20MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.227ns (weighted slack = 16.135ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/o.II_1  (to w_CLK_20MHZ +)

   Delay:               6.434ns  (20.4% logic, 79.6% route), 3 logic levels.

 Constraint Details:

      6.434ns physical path delay Comand/SLICE_209 to Serial_busP/SLICE_439 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.661ns) by 3.227ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busP/SLICE_439:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13C.CLK to     R10C13C.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     3.232     R10C13C.Q0 to     R19C14B.C1 Start_w
CTOF_DEL    ---     0.452     R19C14B.C1 to     R19C14B.F1 Serial_busP/SLICE_522
ROUTE         1     1.378     R19C14B.F1 to     R22C12A.D0 Serial_busP/o_11_u_0
CTOF_DEL    ---     0.452     R22C12A.D0 to     R22C12A.F0 Serial_busP/SLICE_189
ROUTE         2     0.511     R22C12A.F0 to     R22C12C.M0 Serial_busP/o_11 (to w_CLK_20MHZ)
                  --------
                    6.434   (20.4% logic, 79.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_439:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.693    RPLL.CLKOS2 to    R22C12C.CLK w_CLK_20MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.274ns (weighted slack = 16.370ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_2_.II_0  (to w_CLK_20MHZ +)

   Delay:               6.540ns  (20.1% logic, 79.9% route), 3 logic levels.

 Constraint Details:

      6.540ns physical path delay Comand/SLICE_209 to Serial_busP/SLICE_186 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.814ns) by 3.274ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busP/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C13C.CLK to     R10C13C.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     3.929     R10C13C.Q0 to     R22C14D.A1 Start_w
CTOF_DEL    ---     0.452     R22C14D.A1 to     R22C14D.F1 Serial_busP/SLICE_192
ROUTE         2     1.290     R22C14D.F1 to     R21C13A.D0 Serial_busP/un1_pars_11_c1
CTOF_DEL    ---     0.452     R21C13A.D0 to     R21C13A.F0 Serial_busP/SLICE_186
ROUTE         2     0.008     R21C13A.F0 to    R21C13A.DI0 Serial_busP/pars_5[2] (to w_CLK_20MHZ)
                  --------
                    6.540   (20.1% logic, 79.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.693    RPLL.CLKOS2 to    R21C13A.CLK w_CLK_20MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

Report:   23.012MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;
            634 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.630ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[10]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               8.121ns  (32.9% logic, 67.1% route), 6 logic levels.

 Constraint Details:

      8.121ns physical path delay Comand/SLICE_32 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 1.630ns

 Physical Path Details:

      Data path Comand/SLICE_32 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C11B.CLK to     R11C11B.Q1 Comand/SLICE_32 (from w_CLK_100MHZ)
ROUTE         5     1.547     R11C11B.Q1 to     R10C11A.C1 Comand/idle_start[10]
CTOF_DEL    ---     0.452     R10C11A.C1 to     R10C11A.F1 Comand/SLICE_511
ROUTE         1     0.954     R10C11A.F1 to      R9C13A.C0 Comand/r_init3_13
CTOF_DEL    ---     0.452      R9C13A.C0 to      R9C13A.F0 Comand/SLICE_449
ROUTE         1     0.541      R9C13A.F0 to     R10C13A.D1 Comand/r_init3_17
CTOF_DEL    ---     0.452     R10C13A.D1 to     R10C13A.F1 Comand/SLICE_210
ROUTE         2     0.552     R10C13A.F1 to     R10C13C.D1 Comand/r_init3
CTOF_DEL    ---     0.452     R10C13C.D1 to     R10C13C.F1 Comand/SLICE_209
ROUTE         3     0.919     R10C13C.F1 to     R11C13D.B0 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452     R11C13D.B0 to     R11C13D.F0 Comand/SLICE_565
ROUTE         1     0.939     R11C13D.F0 to     R10C13C.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    8.121   (32.9% logic, 67.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C11B.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.983ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[5]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.768ns  (34.4% logic, 65.6% route), 6 logic levels.

 Constraint Details:

      7.768ns physical path delay Comand/SLICE_34 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 1.983ns

 Physical Path Details:

      Data path Comand/SLICE_34 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C10D.CLK to     R11C10D.Q0 Comand/SLICE_34 (from w_CLK_100MHZ)
ROUTE         3     1.294     R11C10D.Q0 to     R11C13D.D1 Comand/idle_start[5]
CTOF_DEL    ---     0.452     R11C13D.D1 to     R11C13D.F1 Comand/SLICE_565
ROUTE         1     0.544     R11C13D.F1 to     R11C13B.D0 Comand/r_init3_9
CTOF_DEL    ---     0.452     R11C13B.D0 to     R11C13B.F0 Comand/SLICE_445
ROUTE         1     0.851     R11C13B.F0 to     R10C13A.A1 Comand/r_init3_18
CTOF_DEL    ---     0.452     R10C13A.A1 to     R10C13A.F1 Comand/SLICE_210
ROUTE         2     0.552     R10C13A.F1 to     R10C13C.D1 Comand/r_init3
CTOF_DEL    ---     0.452     R10C13C.D1 to     R10C13C.F1 Comand/SLICE_209
ROUTE         3     0.919     R10C13C.F1 to     R11C13D.B0 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452     R11C13D.B0 to     R11C13D.F0 Comand/SLICE_565
ROUTE         1     0.939     R11C13D.F0 to     R10C13C.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.768   (34.4% logic, 65.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C10D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.113ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[14]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.638ns  (34.9% logic, 65.1% route), 6 logic levels.

 Constraint Details:

      7.638ns physical path delay Comand/SLICE_30 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.113ns

 Physical Path Details:

      Data path Comand/SLICE_30 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C11D.CLK to     R11C11D.Q1 Comand/SLICE_30 (from w_CLK_100MHZ)
ROUTE         5     1.324     R11C11D.Q1 to     R11C13B.C1 Comand/idle_start[14]
CTOF_DEL    ---     0.452     R11C13B.C1 to     R11C13B.F1 Comand/SLICE_445
ROUTE         1     0.384     R11C13B.F1 to     R11C13B.C0 Comand/r_init3_14
CTOF_DEL    ---     0.452     R11C13B.C0 to     R11C13B.F0 Comand/SLICE_445
ROUTE         1     0.851     R11C13B.F0 to     R10C13A.A1 Comand/r_init3_18
CTOF_DEL    ---     0.452     R10C13A.A1 to     R10C13A.F1 Comand/SLICE_210
ROUTE         2     0.552     R10C13A.F1 to     R10C13C.D1 Comand/r_init3
CTOF_DEL    ---     0.452     R10C13C.D1 to     R10C13C.F1 Comand/SLICE_209
ROUTE         3     0.919     R10C13C.F1 to     R11C13D.B0 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452     R11C13D.B0 to     R11C13D.F0 Comand/SLICE_565
ROUTE         1     0.939     R11C13D.F0 to     R10C13C.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.638   (34.9% logic, 65.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C11D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.135ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[1]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.616ns  (35.0% logic, 65.0% route), 6 logic levels.

 Constraint Details:

      7.616ns physical path delay Comand/SLICE_36 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.135ns

 Physical Path Details:

      Data path Comand/SLICE_36 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C10B.CLK to     R11C10B.Q0 Comand/SLICE_36 (from w_CLK_100MHZ)
ROUTE         3     1.302     R11C10B.Q0 to     R11C13B.D1 Comand/idle_start[1]
CTOF_DEL    ---     0.452     R11C13B.D1 to     R11C13B.F1 Comand/SLICE_445
ROUTE         1     0.384     R11C13B.F1 to     R11C13B.C0 Comand/r_init3_14
CTOF_DEL    ---     0.452     R11C13B.C0 to     R11C13B.F0 Comand/SLICE_445
ROUTE         1     0.851     R11C13B.F0 to     R10C13A.A1 Comand/r_init3_18
CTOF_DEL    ---     0.452     R10C13A.A1 to     R10C13A.F1 Comand/SLICE_210
ROUTE         2     0.552     R10C13A.F1 to     R10C13C.D1 Comand/r_init3
CTOF_DEL    ---     0.452     R10C13C.D1 to     R10C13C.F1 Comand/SLICE_209
ROUTE         3     0.919     R10C13C.F1 to     R11C13D.B0 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452     R11C13D.B0 to     R11C13D.F0 Comand/SLICE_565
ROUTE         1     0.939     R11C13D.F0 to     R10C13C.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.616   (35.0% logic, 65.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C10B.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[0]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.580ns  (35.2% logic, 64.8% route), 6 logic levels.

 Constraint Details:

      7.580ns physical path delay Comand/SLICE_37 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.171ns

 Physical Path Details:

      Data path Comand/SLICE_37 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C10A.CLK to     R11C10A.Q1 Comand/SLICE_37 (from w_CLK_100MHZ)
ROUTE         3     1.266     R11C10A.Q1 to     R11C13B.A1 Comand/idle_start[0]
CTOF_DEL    ---     0.452     R11C13B.A1 to     R11C13B.F1 Comand/SLICE_445
ROUTE         1     0.384     R11C13B.F1 to     R11C13B.C0 Comand/r_init3_14
CTOF_DEL    ---     0.452     R11C13B.C0 to     R11C13B.F0 Comand/SLICE_445
ROUTE         1     0.851     R11C13B.F0 to     R10C13A.A1 Comand/r_init3_18
CTOF_DEL    ---     0.452     R10C13A.A1 to     R10C13A.F1 Comand/SLICE_210
ROUTE         2     0.552     R10C13A.F1 to     R10C13C.D1 Comand/r_init3
CTOF_DEL    ---     0.452     R10C13C.D1 to     R10C13C.F1 Comand/SLICE_209
ROUTE         3     0.919     R10C13C.F1 to     R11C13D.B0 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452     R11C13D.B0 to     R11C13D.F0 Comand/SLICE_565
ROUTE         1     0.939     R11C13D.F0 to     R10C13C.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.580   (35.2% logic, 64.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C10A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.238ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[9]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.513ns  (35.5% logic, 64.5% route), 6 logic levels.

 Constraint Details:

      7.513ns physical path delay Comand/SLICE_32 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.238ns

 Physical Path Details:

      Data path Comand/SLICE_32 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C11B.CLK to     R11C11B.Q0 Comand/SLICE_32 (from w_CLK_100MHZ)
ROUTE         5     0.939     R11C11B.Q0 to     R10C11A.D1 Comand/idle_start[9]
CTOF_DEL    ---     0.452     R10C11A.D1 to     R10C11A.F1 Comand/SLICE_511
ROUTE         1     0.954     R10C11A.F1 to      R9C13A.C0 Comand/r_init3_13
CTOF_DEL    ---     0.452      R9C13A.C0 to      R9C13A.F0 Comand/SLICE_449
ROUTE         1     0.541      R9C13A.F0 to     R10C13A.D1 Comand/r_init3_17
CTOF_DEL    ---     0.452     R10C13A.D1 to     R10C13A.F1 Comand/SLICE_210
ROUTE         2     0.552     R10C13A.F1 to     R10C13C.D1 Comand/r_init3
CTOF_DEL    ---     0.452     R10C13C.D1 to     R10C13C.F1 Comand/SLICE_209
ROUTE         3     0.919     R10C13C.F1 to     R11C13D.B0 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452     R11C13D.B0 to     R11C13D.F0 Comand/SLICE_565
ROUTE         1     0.939     R11C13D.F0 to     R10C13C.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.513   (35.5% logic, 64.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C11B.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.238ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[12]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.513ns  (35.5% logic, 64.5% route), 6 logic levels.

 Constraint Details:

      7.513ns physical path delay Comand/SLICE_31 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.238ns

 Physical Path Details:

      Data path Comand/SLICE_31 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C11C.CLK to     R11C11C.Q1 Comand/SLICE_31 (from w_CLK_100MHZ)
ROUTE         5     1.199     R11C11C.Q1 to     R11C13B.B1 Comand/idle_start[12]
CTOF_DEL    ---     0.452     R11C13B.B1 to     R11C13B.F1 Comand/SLICE_445
ROUTE         1     0.384     R11C13B.F1 to     R11C13B.C0 Comand/r_init3_14
CTOF_DEL    ---     0.452     R11C13B.C0 to     R11C13B.F0 Comand/SLICE_445
ROUTE         1     0.851     R11C13B.F0 to     R10C13A.A1 Comand/r_init3_18
CTOF_DEL    ---     0.452     R10C13A.A1 to     R10C13A.F1 Comand/SLICE_210
ROUTE         2     0.552     R10C13A.F1 to     R10C13C.D1 Comand/r_init3
CTOF_DEL    ---     0.452     R10C13C.D1 to     R10C13C.F1 Comand/SLICE_209
ROUTE         3     0.919     R10C13C.F1 to     R11C13D.B0 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452     R11C13D.B0 to     R11C13D.F0 Comand/SLICE_565
ROUTE         1     0.939     R11C13D.F0 to     R10C13C.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.513   (35.5% logic, 64.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C11C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.247ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[13]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.504ns  (35.6% logic, 64.4% route), 6 logic levels.

 Constraint Details:

      7.504ns physical path delay Comand/SLICE_30 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.247ns

 Physical Path Details:

      Data path Comand/SLICE_30 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C11D.CLK to     R11C11D.Q0 Comand/SLICE_30 (from w_CLK_100MHZ)
ROUTE         6     0.930     R11C11D.Q0 to     R10C11A.B1 Comand/idle_start[13]
CTOF_DEL    ---     0.452     R10C11A.B1 to     R10C11A.F1 Comand/SLICE_511
ROUTE         1     0.954     R10C11A.F1 to      R9C13A.C0 Comand/r_init3_13
CTOF_DEL    ---     0.452      R9C13A.C0 to      R9C13A.F0 Comand/SLICE_449
ROUTE         1     0.541      R9C13A.F0 to     R10C13A.D1 Comand/r_init3_17
CTOF_DEL    ---     0.452     R10C13A.D1 to     R10C13A.F1 Comand/SLICE_210
ROUTE         2     0.552     R10C13A.F1 to     R10C13C.D1 Comand/r_init3
CTOF_DEL    ---     0.452     R10C13C.D1 to     R10C13C.F1 Comand/SLICE_209
ROUTE         3     0.919     R10C13C.F1 to     R11C13D.B0 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452     R11C13D.B0 to     R11C13D.F0 Comand/SLICE_565
ROUTE         1     0.939     R11C13D.F0 to     R10C13C.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.504   (35.6% logic, 64.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C11D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.249ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[20]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.502ns  (35.6% logic, 64.4% route), 6 logic levels.

 Constraint Details:

      7.502ns physical path delay Comand/SLICE_27 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.249ns

 Physical Path Details:

      Data path Comand/SLICE_27 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C12C.CLK to     R11C12C.Q1 Comand/SLICE_27 (from w_CLK_100MHZ)
ROUTE         5     1.272     R11C12C.Q1 to      R9C13A.A1 Comand/idle_start[20]
CTOF_DEL    ---     0.452      R9C13A.A1 to      R9C13A.F1 Comand/SLICE_449
ROUTE         1     0.610      R9C13A.F1 to      R9C13A.B0 Comand/r_init3_6
CTOF_DEL    ---     0.452      R9C13A.B0 to      R9C13A.F0 Comand/SLICE_449
ROUTE         1     0.541      R9C13A.F0 to     R10C13A.D1 Comand/r_init3_17
CTOF_DEL    ---     0.452     R10C13A.D1 to     R10C13A.F1 Comand/SLICE_210
ROUTE         2     0.552     R10C13A.F1 to     R10C13C.D1 Comand/r_init3
CTOF_DEL    ---     0.452     R10C13C.D1 to     R10C13C.F1 Comand/SLICE_209
ROUTE         3     0.919     R10C13C.F1 to     R11C13D.B0 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452     R11C13D.B0 to     R11C13D.F0 Comand/SLICE_565
ROUTE         1     0.939     R11C13D.F0 to     R10C13C.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.502   (35.6% logic, 64.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C12C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.291ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[11]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.460ns  (35.8% logic, 64.2% route), 6 logic levels.

 Constraint Details:

      7.460ns physical path delay Comand/SLICE_31 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.291ns

 Physical Path Details:

      Data path Comand/SLICE_31 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C11C.CLK to     R11C11C.Q0 Comand/SLICE_31 (from w_CLK_100MHZ)
ROUTE         5     0.886     R11C11C.Q0 to     R10C11A.A1 Comand/idle_start[11]
CTOF_DEL    ---     0.452     R10C11A.A1 to     R10C11A.F1 Comand/SLICE_511
ROUTE         1     0.954     R10C11A.F1 to      R9C13A.C0 Comand/r_init3_13
CTOF_DEL    ---     0.452      R9C13A.C0 to      R9C13A.F0 Comand/SLICE_449
ROUTE         1     0.541      R9C13A.F0 to     R10C13A.D1 Comand/r_init3_17
CTOF_DEL    ---     0.452     R10C13A.D1 to     R10C13A.F1 Comand/SLICE_210
ROUTE         2     0.552     R10C13A.F1 to     R10C13C.D1 Comand/r_init3
CTOF_DEL    ---     0.452     R10C13C.D1 to     R10C13C.F1 Comand/SLICE_209
ROUTE         3     0.919     R10C13C.F1 to     R11C13D.B0 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452     R11C13D.B0 to     R11C13D.F0 Comand/SLICE_565
ROUTE         1     0.939     R11C13D.F0 to     R10C13C.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.460   (35.8% logic, 64.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C11C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:  119.474MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: FREQUENCY NET "PLL_12_24_100_mod/CLKOP" 24.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.111ns
         The internal maximum frequency of the following component is 450.045 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           D0_MGIOL

   Delay:               2.222ns -- based on Minimum Pulse Width

Report:  450.045MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.111ns
         The internal maximum frequency of the following component is 450.045 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           DCK_MGIOL

   Delay:               2.222ns -- based on Minimum Pulse Width

Report:  450.045MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_7"></A>Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.109ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[3]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.975ns  (42.6% logic, 57.4% route), 12 logic levels.

 Constraint Details:

      9.975ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_516 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.109ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_516 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C24C.CLK to     R16C24C.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_516 (from byte_clk)
ROUTE         4     2.035     R16C24C.Q1 to     R17C24B.B1 u_BYTE_PACKETIZER/u_packetheader/q_wc[3]
C1TOFCO_DE  ---     0.786     R17C24B.B1 to    R17C24B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R17C24B.FCO to    R17C24C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R17C24C.FCI to    R17C24C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R17C24C.FCO to    R17C24D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R17C24D.FCI to    R17C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R17C24D.FCO to    R17C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R17C25A.FCI to    R17C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R17C25A.FCO to    R17C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R17C25B.FCI to    R17C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R17C25B.FCO to    R17C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R17C25C.FCI to    R17C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R17C25C.FCO to    R17C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R17C25D.FCI to     R17C25D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.563     R17C25D.F0 to     R17C23A.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R17C23A.D1 to     R17C23A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     0.610     R17C23A.F1 to     R17C23A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R17C23A.B0 to     R17C23A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     1.057     R17C23A.F0 to     R18C25A.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R18C25A.C1 to     R18C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_254
ROUTE         2     0.890     R18C25A.F1 to     R18C26C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R18C26C.B1 to     R18C26C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_256
ROUTE         1     0.570     R18C26C.F1 to     R18C26C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.975   (42.6% logic, 57.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R16C24C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R18C26C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.255ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[6]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.829ns  (41.5% logic, 58.5% route), 10 logic levels.

 Constraint Details:

      9.829ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_475 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.255ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_475 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C22C.CLK to     R16C22C.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_475 (from byte_clk)
ROUTE         4     2.062     R16C22C.Q0 to     R17C24D.B0 u_BYTE_PACKETIZER/u_packetheader/q_wc[6]
C0TOFCO_DE  ---     0.905     R17C24D.B0 to    R17C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R17C24D.FCO to    R17C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R17C25A.FCI to    R17C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R17C25A.FCO to    R17C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R17C25B.FCI to    R17C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R17C25B.FCO to    R17C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R17C25C.FCI to    R17C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R17C25C.FCO to    R17C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R17C25D.FCI to     R17C25D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.563     R17C25D.F0 to     R17C23A.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R17C23A.D1 to     R17C23A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     0.610     R17C23A.F1 to     R17C23A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R17C23A.B0 to     R17C23A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     1.057     R17C23A.F0 to     R18C25A.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R18C25A.C1 to     R18C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_254
ROUTE         2     0.890     R18C25A.F1 to     R18C26C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R18C26C.B1 to     R18C26C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_256
ROUTE         1     0.570     R18C26C.F1 to     R18C26C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.829   (41.5% logic, 58.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_475:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R16C22C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R18C26C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.468ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[3]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.616ns  (37.1% logic, 62.9% route), 7 logic levels.

 Constraint Details:

      9.616ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_516 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.468ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_516 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C24C.CLK to     R16C24C.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_516 (from byte_clk)
ROUTE         4     2.035     R16C24C.Q1 to     R17C24B.B1 u_BYTE_PACKETIZER/u_packetheader/q_wc[3]
C1TOFCO_DE  ---     0.786     R17C24B.B1 to    R17C24B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R17C24B.FCO to    R17C24C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOF1_DE  ---     0.569    R17C24C.FCI to     R17C24C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.882     R17C24C.F1 to     R17C23A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_4
CTOF_DEL    ---     0.452     R17C23A.B1 to     R17C23A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     0.610     R17C23A.F1 to     R17C23A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R17C23A.B0 to     R17C23A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     1.057     R17C23A.F0 to     R18C25A.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R18C25A.C1 to     R18C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_254
ROUTE         2     0.890     R18C25A.F1 to     R18C26C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R18C26C.B1 to     R18C26C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_256
ROUTE         1     0.570     R18C26C.F1 to     R18C26C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.616   (37.1% logic, 62.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R16C24C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R18C26C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.535ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[2]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.549ns  (44.5% logic, 55.5% route), 12 logic levels.

 Constraint Details:

      9.549ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_95 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.535ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_95 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C26B.CLK to     R16C26B.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_95 (from byte_clk)
ROUTE         2     1.609     R16C26B.Q1 to     R17C24B.A1 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[2]
C1TOFCO_DE  ---     0.786     R17C24B.A1 to    R17C24B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R17C24B.FCO to    R17C24C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R17C24C.FCI to    R17C24C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R17C24C.FCO to    R17C24D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R17C24D.FCI to    R17C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R17C24D.FCO to    R17C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R17C25A.FCI to    R17C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R17C25A.FCO to    R17C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R17C25B.FCI to    R17C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R17C25B.FCO to    R17C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R17C25C.FCI to    R17C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R17C25C.FCO to    R17C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R17C25D.FCI to     R17C25D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.563     R17C25D.F0 to     R17C23A.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R17C23A.D1 to     R17C23A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     0.610     R17C23A.F1 to     R17C23A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R17C23A.B0 to     R17C23A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     1.057     R17C23A.F0 to     R18C25A.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R18C25A.C1 to     R18C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_254
ROUTE         2     0.890     R18C25A.F1 to     R18C26C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R18C26C.B1 to     R18C26C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_256
ROUTE         1     0.570     R18C26C.F1 to     R18C26C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.549   (44.5% logic, 55.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R16C26B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R18C26C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.636ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[3]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.448ns  (44.7% logic, 55.3% route), 11 logic levels.

 Constraint Details:

      9.448ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_94 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.636ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_94 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C26C.CLK to     R16C26C.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_94 (from byte_clk)
ROUTE         2     1.535     R16C26C.Q0 to     R17C24C.A0 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[3]
C0TOFCO_DE  ---     0.905     R17C24C.A0 to    R17C24C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R17C24C.FCO to    R17C24D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R17C24D.FCI to    R17C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R17C24D.FCO to    R17C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R17C25A.FCI to    R17C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R17C25A.FCO to    R17C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R17C25B.FCI to    R17C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R17C25B.FCO to    R17C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R17C25C.FCI to    R17C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R17C25C.FCO to    R17C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R17C25D.FCI to     R17C25D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.563     R17C25D.F0 to     R17C23A.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R17C23A.D1 to     R17C23A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     0.610     R17C23A.F1 to     R17C23A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R17C23A.B0 to     R17C23A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     1.057     R17C23A.F0 to     R18C25A.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R18C25A.C1 to     R18C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_254
ROUTE         2     0.890     R18C25A.F1 to     R18C26C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R18C26C.B1 to     R18C26C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_256
ROUTE         1     0.570     R18C26C.F1 to     R18C26C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.448   (44.7% logic, 55.3% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R16C26C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R18C26C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.697ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[3]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.387ns  (42.6% logic, 57.4% route), 12 logic levels.

 Constraint Details:

      9.387ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_516 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.697ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_516 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C24C.CLK to     R16C24C.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_516 (from byte_clk)
ROUTE         4     2.035     R16C24C.Q1 to     R17C24B.B1 u_BYTE_PACKETIZER/u_packetheader/q_wc[3]
C1TOFCO_DE  ---     0.786     R17C24B.B1 to    R17C24B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R17C24B.FCO to    R17C24C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R17C24C.FCI to    R17C24C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R17C24C.FCO to    R17C24D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R17C24D.FCI to    R17C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R17C24D.FCO to    R17C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R17C25A.FCI to    R17C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R17C25A.FCO to    R17C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R17C25B.FCI to    R17C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R17C25B.FCO to    R17C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R17C25C.FCI to    R17C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R17C25C.FCO to    R17C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOFCO_D  ---     0.146    R17C25D.FCI to    R17C25D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.000    R17C25D.FCO to    R17C26A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_14
FCITOF1_DE  ---     0.569    R17C26A.FCI to     R17C26A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_79
ROUTE         1     0.839     R17C26A.F1 to     R17C23A.D0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_i[16]
CTOF_DEL    ---     0.452     R17C23A.D0 to     R17C23A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     1.057     R17C23A.F0 to     R18C25A.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R18C25A.C1 to     R18C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_254
ROUTE         2     0.890     R18C25A.F1 to     R18C26C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R18C26C.B1 to     R18C26C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_256
ROUTE         1     0.570     R18C26C.F1 to     R18C26C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.387   (42.6% logic, 57.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R16C24C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R18C26C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.735ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[1]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.349ns  (46.7% logic, 53.3% route), 12 logic levels.

 Constraint Details:

      9.349ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_95 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.735ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_95 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C26B.CLK to     R16C26B.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_95 (from byte_clk)
ROUTE         2     1.290     R16C26B.Q0 to     R17C24B.B0 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[1]
C0TOFCO_DE  ---     0.905     R17C24B.B0 to    R17C24B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R17C24B.FCO to    R17C24C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R17C24C.FCI to    R17C24C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R17C24C.FCO to    R17C24D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R17C24D.FCI to    R17C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R17C24D.FCO to    R17C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R17C25A.FCI to    R17C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R17C25A.FCO to    R17C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R17C25B.FCI to    R17C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R17C25B.FCO to    R17C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R17C25C.FCI to    R17C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R17C25C.FCO to    R17C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R17C25D.FCI to     R17C25D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.563     R17C25D.F0 to     R17C23A.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R17C23A.D1 to     R17C23A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     0.610     R17C23A.F1 to     R17C23A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R17C23A.B0 to     R17C23A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     1.057     R17C23A.F0 to     R18C25A.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R18C25A.C1 to     R18C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_254
ROUTE         2     0.890     R18C25A.F1 to     R18C26C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R18C26C.B1 to     R18C26C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_256
ROUTE         1     0.570     R18C26C.F1 to     R18C26C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.349   (46.7% logic, 53.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R16C26B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R18C26C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.746ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[3]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.338ns  (37.7% logic, 62.3% route), 7 logic levels.

 Constraint Details:

      9.338ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_516 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.746ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_516 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C24C.CLK to     R16C24C.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_516 (from byte_clk)
ROUTE         4     2.035     R16C24C.Q1 to     R17C24B.B1 u_BYTE_PACKETIZER/u_packetheader/q_wc[3]
C1TOFCO_DE  ---     0.786     R17C24B.B1 to    R17C24B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R17C24B.FCO to    R17C24C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOF0_DE  ---     0.517    R17C24C.FCI to     R17C24C.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.656     R17C24C.F0 to     R17C23A.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_3
CTOF_DEL    ---     0.452     R17C23A.C1 to     R17C23A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     0.610     R17C23A.F1 to     R17C23A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R17C23A.B0 to     R17C23A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     1.057     R17C23A.F0 to     R18C25A.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R18C25A.C1 to     R18C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_254
ROUTE         2     0.890     R18C25A.F1 to     R18C26C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R18C26C.B1 to     R18C26C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_256
ROUTE         1     0.570     R18C26C.F1 to     R18C26C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.338   (37.7% logic, 62.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R16C24C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R18C26C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.782ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[5]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.302ns  (43.8% logic, 56.2% route), 10 logic levels.

 Constraint Details:

      9.302ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_93 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.782ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_93 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C26D.CLK to     R16C26D.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_93 (from byte_clk)
ROUTE         2     1.535     R16C26D.Q0 to     R17C24D.A0 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[5]
C0TOFCO_DE  ---     0.905     R17C24D.A0 to    R17C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R17C24D.FCO to    R17C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R17C25A.FCI to    R17C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R17C25A.FCO to    R17C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R17C25B.FCI to    R17C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R17C25B.FCO to    R17C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R17C25C.FCI to    R17C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R17C25C.FCO to    R17C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R17C25D.FCI to     R17C25D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.563     R17C25D.F0 to     R17C23A.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R17C23A.D1 to     R17C23A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     0.610     R17C23A.F1 to     R17C23A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R17C23A.B0 to     R17C23A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     1.057     R17C23A.F0 to     R18C25A.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R18C25A.C1 to     R18C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_254
ROUTE         2     0.890     R18C25A.F1 to     R18C26C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R18C26C.B1 to     R18C26C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_256
ROUTE         1     0.570     R18C26C.F1 to     R18C26C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.302   (43.8% logic, 56.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R16C26D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R18C26C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.789ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[2]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.295ns  (47.0% logic, 53.0% route), 12 logic levels.

 Constraint Details:

      9.295ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_516 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.789ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_516 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C24C.CLK to     R16C24C.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_516 (from byte_clk)
ROUTE         4     1.236     R16C24C.Q0 to     R17C24B.A0 u_BYTE_PACKETIZER/u_packetheader/q_wc[2]
C0TOFCO_DE  ---     0.905     R17C24B.A0 to    R17C24B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R17C24B.FCO to    R17C24C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R17C24C.FCI to    R17C24C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R17C24C.FCO to    R17C24D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R17C24D.FCI to    R17C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R17C24D.FCO to    R17C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R17C25A.FCI to    R17C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R17C25A.FCO to    R17C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R17C25B.FCI to    R17C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R17C25B.FCO to    R17C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R17C25C.FCI to    R17C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R17C25C.FCO to    R17C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R17C25D.FCI to     R17C25D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.563     R17C25D.F0 to     R17C23A.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R17C23A.D1 to     R17C23A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     0.610     R17C23A.F1 to     R17C23A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R17C23A.B0 to     R17C23A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_484
ROUTE         1     1.057     R17C23A.F0 to     R18C25A.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R18C25A.C1 to     R18C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_254
ROUTE         2     0.890     R18C25A.F1 to     R18C26C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R18C26C.B1 to     R18C26C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_256
ROUTE         1     0.570     R18C26C.F1 to     R18C26C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.295   (47.0% logic, 53.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R16C24C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     1.711    LPLL.CLKOS2 to    R18C26C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

Report:   97.809MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_8"></A>Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
This section of the Trace report will identify any inherent timing rule violations
in the design. These rules may be affected by other preferences.


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.062ns meets timing requirement of 6.691ns by 4.629ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.588   (24.0% logic, 76.0% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.755     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC1.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.526   (27.0% logic, 73.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.755     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.739   (25.4% logic, 74.6% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC1.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.907   (28.0% logic, 72.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.062ns meets timing requirement of 6.691ns by 4.629ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.588   (24.0% logic, 76.0% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.755     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC1.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.526   (27.0% logic, 73.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.755     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.739   (25.4% logic, 74.6% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC1.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.907   (28.0% logic, 72.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 1.255ns meets timing requirement of 6.691ns by 5.436ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    6.614   (23.9% logic, 76.1% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.755     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.517     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.169 *LKSYNC0.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    5.359   (38.4% logic, 61.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.755     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.973ns meets timing requirement of -6.576ns by 7.549ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    6.713   (25.5% logic, 74.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.543     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.189 *LKSYNC0.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    5.740   (38.4% logic, 61.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_9"></A>Internal Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            764 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 4.090ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.142ns  (23.9% logic, 76.1% route), 5 logic levels.

 Constraint Details:

     10.142ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.090ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20B.CLK to     R12C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.707     R12C20B.Q0 to      R8C21A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452      R8C21A.B1 to      R8C21A.F1 u_LP_HS_DELAY_CNTRL/SLICE_345
ROUTE        64     1.641      R8C21A.F1 to     R11C20A.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R11C20A.B0 to     R11C20A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_103
ROUTE         1     1.149     R11C20A.F0 to      R8C20D.A1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_55
CTOOFX_DEL  ---     0.661      R8C20D.A1 to    R8C20D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4/SLICE_399
ROUTE         1     0.882    R8C20D.OFX0 to      R8C21C.B1 w_byte_D1_a[0]
CTOF_DEL    ---     0.452      R8C21C.B1 to      R8C21C.F1 DataSPDT/SLICE_546
ROUTE         1     2.337      R8C21C.F1 to  IOL_T14A.TXD0 byte_D1_out[0] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.142   (23.9% logic, 76.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       222     1.711    LPLL.CLKOS2 to    R12C20B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.996ns  (24.3% logic, 75.7% route), 5 logic levels.

 Constraint Details:

      9.996ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.236ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20B.CLK to     R12C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.707     R12C20B.Q0 to      R8C21A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452      R8C21A.B1 to      R8C21A.F1 u_LP_HS_DELAY_CNTRL/SLICE_345
ROUTE        64     1.665      R8C21A.F1 to     R10C19A.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R10C19A.B1 to     R10C19A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/SLICE_133
ROUTE         1     0.885     R10C19A.F1 to     R10C19D.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_16
CTOOFX_DEL  ---     0.661     R10C19D.B1 to   R10C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_0/SLICE_390
ROUTE         1     0.942   R10C19D.OFX0 to     R12C21D.D1 w_byte_D0_a[1]
CTOF_DEL    ---     0.452     R12C21D.D1 to     R12C21D.F1 SLICE_363
ROUTE         1     2.371     R12C21D.F1 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.996   (24.3% logic, 75.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       222     1.711    LPLL.CLKOS2 to    R12C20B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.982ns  (24.3% logic, 75.7% route), 5 logic levels.

 Constraint Details:

      9.982ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.250ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20B.CLK to     R12C20B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        21     1.570     R12C20B.Q1 to     R11C19D.A0 u_LP_HS_DELAY_CNTRL/tmp1[2]
CTOF_DEL    ---     0.452     R11C19D.A0 to     R11C19D.F0 SLICE_525
ROUTE        64     1.791     R11C19D.F0 to     R11C19A.D1 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R11C19A.D1 to     R11C19A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/SLICE_97
ROUTE         1     0.882     R11C19A.F1 to     R10C19D.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_0
CTOOFX_DEL  ---     0.661     R10C19D.B0 to   R10C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_0/SLICE_390
ROUTE         1     0.942   R10C19D.OFX0 to     R12C21D.D1 w_byte_D0_a[1]
CTOF_DEL    ---     0.452     R12C21D.D1 to     R12C21D.F1 SLICE_363
ROUTE         1     2.371     R12C21D.F1 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.982   (24.3% logic, 75.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       222     1.711    LPLL.CLKOS2 to    R12C20B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.312ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.920ns  (24.5% logic, 75.5% route), 5 logic levels.

 Constraint Details:

      9.920ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.312ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20B.CLK to     R12C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.707     R12C20B.Q0 to      R8C21A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452      R8C21A.B1 to      R8C21A.F1 u_LP_HS_DELAY_CNTRL/SLICE_345
ROUTE        64     1.325      R8C21A.F1 to      R9C20B.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452      R9C20B.B0 to      R9C20B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/SLICE_116
ROUTE         1     1.180      R9C20B.F0 to     R11C20D.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_41
CTOOFX_DEL  ---     0.661     R11C20D.B0 to   R11C20D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_1/SLICE_397
ROUTE         1     0.882   R11C20D.OFX0 to     R11C21C.B1 w_byte_D1_a[2]
CTOF_DEL    ---     0.452     R11C21C.B1 to     R11C21C.F1 DataSPDT/SLICE_548
ROUTE         1     2.400     R11C21C.F1 to  IOL_T14A.TXD2 byte_D1_out[2] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.920   (24.5% logic, 75.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       222     1.711    LPLL.CLKOS2 to    R12C20B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.352ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.880ns  (24.6% logic, 75.4% route), 5 logic levels.

 Constraint Details:

      9.880ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.352ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20B.CLK to     R12C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.707     R12C20B.Q0 to      R8C21A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452      R8C21A.B1 to      R8C21A.F1 u_LP_HS_DELAY_CNTRL/SLICE_345
ROUTE        64     1.285      R8C21A.F1 to      R8C19A.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452      R8C19A.B1 to      R8C19A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/SLICE_109
ROUTE         1     1.149      R8C19A.F1 to     R10C19D.A1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_48
CTOOFX_DEL  ---     0.661     R10C19D.A1 to   R10C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_0/SLICE_390
ROUTE         1     0.942   R10C19D.OFX0 to     R12C21D.D1 w_byte_D0_a[1]
CTOF_DEL    ---     0.452     R12C21D.D1 to     R12C21D.F1 SLICE_363
ROUTE         1     2.371     R12C21D.F1 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.880   (24.6% logic, 75.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       222     1.711    LPLL.CLKOS2 to    R12C20B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.371ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.861ns  (24.6% logic, 75.4% route), 5 logic levels.

 Constraint Details:

      9.861ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.371ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20B.CLK to     R12C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.707     R12C20B.Q0 to      R8C21A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452      R8C21A.B1 to      R8C21A.F1 u_LP_HS_DELAY_CNTRL/SLICE_345
ROUTE        64     1.297      R8C21A.F1 to      R8C20B.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452      R8C20B.B0 to      R8C20B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_140
ROUTE         1     1.149      R8C20B.F0 to     R11C20D.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_9
CTOOFX_DEL  ---     0.661     R11C20D.A0 to   R11C20D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_1/SLICE_397
ROUTE         1     0.882   R11C20D.OFX0 to     R11C21C.B1 w_byte_D1_a[2]
CTOF_DEL    ---     0.452     R11C21C.B1 to     R11C21C.F1 DataSPDT/SLICE_548
ROUTE         1     2.400     R11C21C.F1 to  IOL_T14A.TXD2 byte_D1_out[2] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.861   (24.6% logic, 75.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       222     1.711    LPLL.CLKOS2 to    R12C20B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.414ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.818ns  (24.7% logic, 75.3% route), 5 logic levels.

 Constraint Details:

      9.818ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.414ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20B.CLK to     R12C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.707     R12C20B.Q0 to      R8C21A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452      R8C21A.B1 to      R8C21A.F1 u_LP_HS_DELAY_CNTRL/SLICE_345
ROUTE        64     1.665      R8C21A.F1 to      R9C18A.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452      R9C18A.B0 to      R9C18A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_124
ROUTE         1     1.180      R9C18A.F0 to      R8C17D.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_27
CTOOFX_DEL  ---     0.661      R8C17D.B1 to    R8C17D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4/SLICE_395
ROUTE         1     1.324    R8C17D.OFX0 to      R5C16B.A1 w_byte_D1_a[4]
CTOF_DEL    ---     0.452      R5C16B.A1 to      R5C16B.F1 DataSPDT/SLICE_550
ROUTE         1     1.516      R5C16B.F1 to  IOL_T14A.TXD4 byte_D1_out[4] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.818   (24.7% logic, 75.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       222     1.711    LPLL.CLKOS2 to    R12C20B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.420ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.812ns  (24.7% logic, 75.3% route), 5 logic levels.

 Constraint Details:

      9.812ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.420ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20B.CLK to     R12C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.707     R12C20B.Q0 to      R8C21A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452      R8C21A.B1 to      R8C21A.F1 u_LP_HS_DELAY_CNTRL/SLICE_345
ROUTE        64     1.280      R8C21A.F1 to     R10C20A.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R10C20A.B0 to     R10C20A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_127
ROUTE         1     1.180     R10C20A.F0 to      R8C20D.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_23
CTOOFX_DEL  ---     0.661      R8C20D.B1 to    R8C20D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4/SLICE_399
ROUTE         1     0.882    R8C20D.OFX0 to      R8C21C.B1 w_byte_D1_a[0]
CTOF_DEL    ---     0.452      R8C21C.B1 to      R8C21C.F1 DataSPDT/SLICE_546
ROUTE         1     2.337      R8C21C.F1 to  IOL_T14A.TXD0 byte_D1_out[0] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.812   (24.7% logic, 75.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       222     1.711    LPLL.CLKOS2 to    R12C20B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.449ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.783ns  (24.8% logic, 75.2% route), 5 logic levels.

 Constraint Details:

      9.783ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.449ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20B.CLK to     R12C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.707     R12C20B.Q0 to      R8C21A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452      R8C21A.B1 to      R8C21A.F1 u_LP_HS_DELAY_CNTRL/SLICE_345
ROUTE        64     1.712      R8C21A.F1 to      R9C17B.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452      R9C17B.B1 to      R9C17B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_113
ROUTE         1     0.851      R9C17B.F1 to      R9C18D.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_46
CTOOFX_DEL  ---     0.661      R9C18D.A0 to    R9C18D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_2/SLICE_392
ROUTE         1     1.129    R9C18D.OFX0 to      R5C18C.C1 w_byte_D1_a[7]
CTOF_DEL    ---     0.452      R5C18C.C1 to      R5C18C.F1 DataSPDT/SLICE_553
ROUTE         1     1.958      R5C18C.F1 to  IOL_T14A.TXD7 byte_D1_out[7] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.783   (24.8% logic, 75.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       222     1.711    LPLL.CLKOS2 to    R12C20B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.474ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.758ns  (24.9% logic, 75.1% route), 5 logic levels.

 Constraint Details:

      9.758ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.474ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20B.CLK to     R12C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.346     R12C20B.Q0 to     R11C19D.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R11C19D.B0 to     R11C19D.F0 SLICE_525
ROUTE        64     1.791     R11C19D.F0 to     R11C19A.D1 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R11C19A.D1 to     R11C19A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/SLICE_97
ROUTE         1     0.882     R11C19A.F1 to     R10C19D.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_0
CTOOFX_DEL  ---     0.661     R10C19D.B0 to   R10C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_0/SLICE_390
ROUTE         1     0.942   R10C19D.OFX0 to     R12C21D.D1 w_byte_D0_a[1]
CTOF_DEL    ---     0.452     R12C21D.D1 to     R12C21D.F1 SLICE_363
ROUTE         1     2.371     R12C21D.F1 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.758   (24.9% logic, 75.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       222     1.711    LPLL.CLKOS2 to    R12C20B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

Report:  108.190MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_c" 12.000000 MHz ; |   12.000 MHz|   49.873 MHz|   1  
                                        |             |             |
FREQUENCY NET "PIXCLK" 75.000000 MHz ;  |   75.000 MHz|  102.754 MHz|  11  
                                        |             |             |
FREQUENCY NET "w_CLK_20MHZ" 20.000000   |             |             |
MHz ;                                   |   20.000 MHz|   23.012 MHz|   3  
                                        |             |             |
FREQUENCY NET "w_CLK_100MHZ" 100.000000 |             |             |
MHz ;                                   |  100.000 MHz|  119.474 MHz|   6  
                                        |             |             |
FREQUENCY NET "PLL_12_24_100_mod/CLKOP" |             |             |
24.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |  300.000 MHz|  450.045 MHz|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |  300.000 MHz|  450.045 MHz|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |   75.000 MHz|   97.809 MHz|  12  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |   75.000 MHz|  108.190 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 28 clocks:

Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2   Loads: 35
   Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 2

   Clock Domain: Serial_busP/un1_rst_9   Source: Serial_busP/SLICE_506.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_8   Source: Serial_busP/SLICE_505.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_7   Source: Serial_busP/SLICE_504.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_5   Source: Serial_busP/SLICE_502.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_9_0   Source: Serial_busN/SLICE_499.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_8_0   Source: Serial_busN/SLICE_498.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_7_0   Source: Serial_busN/SLICE_497.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_5_0   Source: Serial_busN/SLICE_495.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS   Loads: 17
   Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;   Transfers: 6

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: i_clk_c   Source: i_clk.PAD
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 1

   Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: i_clk_c   Source: i_clk.PAD   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "i_clk_c" 12.000000 MHz ;   Transfers: 1

Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 222
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS3
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: Serial_busP/un1_rst_9   Source: Serial_busP/SLICE_506.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_8   Source: Serial_busP/SLICE_505.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_7   Source: Serial_busP/SLICE_504.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_6   Source: Serial_busP/SLICE_503.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_5   Source: Serial_busP/SLICE_502.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_2   Source: Serial_busP/SLICE_509.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_11   Source: Serial_busP/SLICE_508.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_10   Source: Serial_busP/SLICE_507.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_1   Source: Serial_busP/SLICE_501.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_9_0   Source: Serial_busN/SLICE_499.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_8_0   Source: Serial_busN/SLICE_498.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_7_0   Source: Serial_busN/SLICE_497.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_6_0   Source: Serial_busN/SLICE_496.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_5_0   Source: Serial_busN/SLICE_495.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_1_0   Source: Serial_busN/SLICE_494.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_11_0   Source: Serial_busN/SLICE_500.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_10_0   Source: SLICE_555.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PLL_12_24_100_mod/CLKOP   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS3   Loads: 24
   Covered under: FREQUENCY NET "PIXCLK" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: i_clk_c   Source: i_clk.PAD
      Covered under: FREQUENCY NET "PIXCLK" 75.000000 MHz ;   Transfers: 1

Clock Domain: CLKOS   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9606 paths, 11 nets, and 4149 connections (97.23% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Feb 18 19:39:18 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "i_clk_c" 12.000000 MHz (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "PIXCLK" 75.000000 MHz (0 errors)</A></LI>            699 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz (0 errors)</A></LI>            2678 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz (0 errors)</A></LI>            634 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_4' Target='right'>FREQUENCY NET "PLL_12_24_100_mod/CLKOP" 24.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_5' Target='right'>FREQUENCY NET "CLKOP" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_6' Target='right'>FREQUENCY NET "CLKOS" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_7' Target='right'>FREQUENCY NET "byte_clk" 75.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_8' Target='right'>FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz (0 errors)</A></LI>            766 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_9' Target='right'>Timing Rule Check(0 errors)</A></LI>            3 items scored, 0 timing errors detected.

17 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "i_clk_c" 12.000000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.238ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        r_globalRST  (to i_clk_c +)

   Delay:               0.403ns  (33.0% logic, 67.0% route), 1 logic levels.

 Constraint Details:

      0.403ns physical path delay Comand/SLICE_226 to SLICE_541 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 83.333ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.131ns skew less
     -0.315ns feedback compensation requirement (totaling 0.165ns) by 0.238ns

 Physical Path Details:

      Data path Comand/SLICE_226 to SLICE_541:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q0 Comand/SLICE_226 (from w_CLK_100MHZ)
ROUTE        18     0.270     R14C18D.Q0 to     R14C20A.M0 o_test2_c (to i_clk_c)
                  --------
                    0.403   (33.0% logic, 67.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     0.707     RPLL.CLKOS to    R14C18D.CLK w_CLK_100MHZ
                  --------
                    1.540   (31.3% logic, 68.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to SLICE_541:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.927       C8.PADDI to    R14C20A.CLK i_clk_c
                  --------
                    1.409   (34.2% logic, 65.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "PIXCLK" 75.000000 MHz ;
            699 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt_fast[0]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt_fast[0]  (to PIXCLK +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay u_colorbar_gen/SLICE_372 to u_colorbar_gen/SLICE_372 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_372 to u_colorbar_gen/SLICE_372:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C24B.CLK to     R11C24B.Q0 u_colorbar_gen/SLICE_372 (from PIXCLK)
ROUTE         2     0.132     R11C24B.Q0 to     R11C24B.A0 u_colorbar_gen/pixcnt_fast[0]
CTOF_DEL    ---     0.101     R11C24B.A0 to     R11C24B.F0 u_colorbar_gen/SLICE_372
ROUTE         1     0.000     R11C24B.F0 to    R11C24B.DI0 u_colorbar_gen/pixcnt_fast_i[0] (to PIXCLK)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_372:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R11C24B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_372:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R11C24B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[2]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt[2]  (to PIXCLK +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay u_colorbar_gen/SLICE_10 to u_colorbar_gen/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_10 to u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24B.CLK to     R12C24B.Q1 u_colorbar_gen/SLICE_10 (from PIXCLK)
ROUTE         3     0.132     R12C24B.Q1 to     R12C24B.A1 u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.101     R12C24B.A1 to     R12C24B.F1 u_colorbar_gen/SLICE_10
ROUTE         1     0.000     R12C24B.F1 to    R12C24B.DI1 u_colorbar_gen/un7_pixcnt[2] (to PIXCLK)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R12C24B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R12C24B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[4]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[4]  (to PIXCLK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay u_colorbar_gen/SLICE_3 to u_colorbar_gen/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_3 to u_colorbar_gen/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C28C.CLK to     R12C28C.Q1 u_colorbar_gen/SLICE_3 (from PIXCLK)
ROUTE         5     0.133     R12C28C.Q1 to     R12C28C.A1 u_colorbar_gen/linecnt[4]
CTOF_DEL    ---     0.101     R12C28C.A1 to     R12C28C.F1 u_colorbar_gen/SLICE_3
ROUTE         1     0.000     R12C28C.F1 to    R12C28C.DI1 u_colorbar_gen/un2_linecnt[4] (to PIXCLK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R12C28C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R12C28C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[8]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[8]  (to PIXCLK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C29A.CLK to     R12C29A.Q1 u_colorbar_gen/SLICE_1 (from PIXCLK)
ROUTE         5     0.133     R12C29A.Q1 to     R12C29A.A1 u_colorbar_gen/linecnt[8]
CTOF_DEL    ---     0.101     R12C29A.A1 to     R12C29A.F1 u_colorbar_gen/SLICE_1
ROUTE         1     0.000     R12C29A.F1 to    R12C29A.DI1 u_colorbar_gen/un2_linecnt[8] (to PIXCLK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R12C29A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R12C29A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[0]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt[0]  (to PIXCLK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay u_colorbar_gen/SLICE_368 to u_colorbar_gen/SLICE_368 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_368 to u_colorbar_gen/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C24A.CLK to     R11C24A.Q0 u_colorbar_gen/SLICE_368 (from PIXCLK)
ROUTE         3     0.133     R11C24A.Q0 to     R11C24A.A0 u_colorbar_gen/pixcnt[0]
CTOF_DEL    ---     0.101     R11C24A.A0 to     R11C24A.F0 u_colorbar_gen/SLICE_368
ROUTE         1     0.000     R11C24A.F0 to    R11C24A.DI0 u_colorbar_gen/pixcnt_i[0] (to PIXCLK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R11C24A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R11C24A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[1]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[1]  (to PIXCLK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C28B.CLK to     R12C28B.Q0 u_colorbar_gen/SLICE_4 (from PIXCLK)
ROUTE         4     0.133     R12C28B.Q0 to     R12C28B.A0 u_colorbar_gen/linecnt[1]
CTOF_DEL    ---     0.101     R12C28B.A0 to     R12C28B.F0 u_colorbar_gen/SLICE_4
ROUTE         1     0.000     R12C28B.F0 to    R12C28B.DI0 u_colorbar_gen/un2_linecnt[1] (to PIXCLK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R12C28B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R12C28B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[7]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt[7]  (to PIXCLK +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay u_colorbar_gen/SLICE_7 to u_colorbar_gen/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_7 to u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C25A.CLK to     R12C25A.Q0 u_colorbar_gen/SLICE_7 (from PIXCLK)
ROUTE         4     0.132     R12C25A.Q0 to     R12C25A.A0 u_colorbar_gen/pixcnt[7]
CTOF_DEL    ---     0.101     R12C25A.A0 to     R12C25A.F0 u_colorbar_gen/SLICE_7
ROUTE         2     0.002     R12C25A.F0 to    R12C25A.DI0 u_colorbar_gen/un7_pixcnt[7] (to PIXCLK)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R12C25A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R12C25A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[3]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt[3]  (to PIXCLK +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay u_colorbar_gen/SLICE_9 to u_colorbar_gen/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_9 to u_colorbar_gen/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24C.CLK to     R12C24C.Q0 u_colorbar_gen/SLICE_9 (from PIXCLK)
ROUTE         3     0.132     R12C24C.Q0 to     R12C24C.A0 u_colorbar_gen/pixcnt[3]
CTOF_DEL    ---     0.101     R12C24C.A0 to     R12C24C.F0 u_colorbar_gen/SLICE_9
ROUTE         2     0.002     R12C24C.F0 to    R12C24C.DI0 u_colorbar_gen/un7_pixcnt[3] (to PIXCLK)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R12C24C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R12C24C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.391ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[8]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/vsync  (to PIXCLK +)

   Delay:               0.378ns  (61.9% logic, 38.1% route), 2 logic levels.

 Constraint Details:

      0.378ns physical path delay u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_211 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.391ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C29A.CLK to     R12C29A.Q1 u_colorbar_gen/SLICE_1 (from PIXCLK)
ROUTE         5     0.144     R12C29A.Q1 to     R12C27B.C0 u_colorbar_gen/linecnt[8]
CTOF_DEL    ---     0.101     R12C27B.C0 to     R12C27B.F0 u_colorbar_gen/SLICE_211
ROUTE         1     0.000     R12C27B.F0 to    R12C27B.DI0 u_colorbar_gen/vsync_2 (to PIXCLK)
                  --------
                    0.378   (61.9% logic, 38.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R12C29A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R12C27B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.463ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[8]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt_fast[8]  (to PIXCLK +)

   Delay:               0.450ns  (52.0% logic, 48.0% route), 2 logic levels.

 Constraint Details:

      0.450ns physical path delay SLICE_370 to u_colorbar_gen/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.463ns

 Physical Path Details:

      Data path SLICE_370 to u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C23C.CLK to     R12C23C.Q1 SLICE_370 (from PIXCLK)
ROUTE         4     0.214     R12C23C.Q1 to     R12C25A.A1 u_colorbar_gen/pixcnt[8]
CTOF_DEL    ---     0.101     R12C25A.A1 to     R12C25A.F1 u_colorbar_gen/SLICE_7
ROUTE         2     0.002     R12C25A.F1 to    R12C25A.DI1 u_colorbar_gen/un7_pixcnt[8] (to PIXCLK)
                  --------
                    0.450   (52.0% logic, 48.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R12C23C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R12C25A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;
            2678 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.517ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/rst_d  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_6_.II_1  (to w_CLK_20MHZ +)

   Delay:               0.517ns  (45.3% logic, 54.7% route), 2 logic levels.

 Constraint Details:

      0.517ns physical path delay Serial_busN/SLICE_500 to SLICE_555 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.000ns) by 0.517ns

 Physical Path Details:

      Data path Serial_busN/SLICE_500 to SLICE_555:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C11B.CLK to     R16C11B.Q0 Serial_busN/SLICE_500 (from w_CLK_20MHZ)
ROUTE        34     0.135     R16C11B.Q0 to     R16C11B.A0 Serial_busN.rst_d
CTOF_DEL    ---     0.101     R16C11B.A0 to     R16C11B.F0 Serial_busN/SLICE_500
ROUTE         2     0.148     R16C11B.F0 to    R16C11D.LSR Serial_busN/un1_rst_11_0 (to w_CLK_20MHZ)
                  --------
                    0.517   (45.3% logic, 54.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R16C11B.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_555:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R16C11D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.541ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars_5_.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_5_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.528ns  (63.4% logic, 36.6% route), 3 logic levels.

 Constraint Details:

      0.528ns physical path delay Serial_busN/SLICE_166 to Serial_busN/SLICE_166 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.541ns

 Physical Path Details:

      Data path Serial_busN/SLICE_166 to Serial_busN/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C10B.CLK to     R17C10B.Q0 Serial_busN/SLICE_166 (from w_CLK_20MHZ)
ROUTE         1     0.133     R17C10B.Q0 to     R17C10A.D0 Serial_busN/o1_5
CTOF_DEL    ---     0.101     R17C10A.D0 to     R17C10A.F0 Serial_busN/SLICE_429
ROUTE         7     0.058     R17C10A.F0 to     R17C10B.D0 Serial_busN/pars[5]
CTOF_DEL    ---     0.101     R17C10B.D0 to     R17C10B.F0 Serial_busN/SLICE_166
ROUTE         2     0.002     R17C10B.F0 to    R17C10B.DI0 Serial_busN/pars_5[5] (to w_CLK_20MHZ)
                  --------
                    0.528   (63.4% logic, 36.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R17C10B.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R17C10B.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.543ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars_4_.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_4_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.530ns  (63.2% logic, 36.8% route), 3 logic levels.

 Constraint Details:

      0.530ns physical path delay Serial_busN/SLICE_163 to Serial_busN/SLICE_163 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.543ns

 Physical Path Details:

      Data path Serial_busN/SLICE_163 to Serial_busN/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R17C9C.CLK to      R17C9C.Q0 Serial_busN/SLICE_163 (from w_CLK_20MHZ)
ROUTE         2     0.135      R17C9C.Q0 to      R17C9B.D0 Serial_busN/o1_2
CTOF_DEL    ---     0.101      R17C9B.D0 to      R17C9B.F0 Serial_busN/SLICE_430
ROUTE         6     0.058      R17C9B.F0 to      R17C9C.D0 Serial_busN/pars[4]
CTOF_DEL    ---     0.101      R17C9C.D0 to      R17C9C.F0 Serial_busN/SLICE_163
ROUTE         2     0.002      R17C9C.F0 to     R17C9C.DI0 Serial_busN/un1_pars_11_axbxc4_0 (to w_CLK_20MHZ)
                  --------
                    0.530   (63.2% logic, 36.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R17C9C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R17C9C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.543ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars_6_.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_6_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.530ns  (63.2% logic, 36.8% route), 3 logic levels.

 Constraint Details:

      0.530ns physical path delay Serial_busN/SLICE_165 to Serial_busN/SLICE_165 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.543ns

 Physical Path Details:

      Data path Serial_busN/SLICE_165 to Serial_busN/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C11C.CLK to     R16C11C.Q0 Serial_busN/SLICE_165 (from w_CLK_20MHZ)
ROUTE         1     0.133     R16C11C.Q0 to     R16C11C.D1 Serial_busN/o1_4
CTOF_DEL    ---     0.101     R16C11C.D1 to     R16C11C.F1 Serial_busN/SLICE_165
ROUTE         5     0.060     R16C11C.F1 to     R16C11C.C0 Serial_busN/pars[6]
CTOF_DEL    ---     0.101     R16C11C.C0 to     R16C11C.F0 Serial_busN/SLICE_165
ROUTE         2     0.002     R16C11C.F0 to    R16C11C.DI0 Serial_busN/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    0.530   (63.2% logic, 36.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R16C11C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R16C11C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.543ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/pars_6_.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_6_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.530ns  (63.2% logic, 36.8% route), 3 logic levels.

 Constraint Details:

      0.530ns physical path delay Serial_busP/SLICE_190 to Serial_busP/SLICE_190 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.543ns

 Physical Path Details:

      Data path Serial_busP/SLICE_190 to Serial_busP/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C14D.CLK to     R21C14D.Q0 Serial_busP/SLICE_190 (from w_CLK_20MHZ)
ROUTE         1     0.133     R21C14D.Q0 to     R21C14D.D1 Serial_busP/o1_5
CTOF_DEL    ---     0.101     R21C14D.D1 to     R21C14D.F1 Serial_busP/SLICE_190
ROUTE         5     0.060     R21C14D.F1 to     R21C14D.C0 Serial_busP/pars[6]
CTOF_DEL    ---     0.101     R21C14D.C0 to     R21C14D.F0 Serial_busP/SLICE_190
ROUTE         2     0.002     R21C14D.F0 to    R21C14D.DI0 Serial_busP/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    0.530   (63.2% logic, 36.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.689    RPLL.CLKOS2 to    R21C14D.CLK w_CLK_20MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.689    RPLL.CLKOS2 to    R21C14D.CLK w_CLK_20MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.545ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars_5_.II_1  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_5_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.532ns  (63.0% logic, 37.0% route), 3 logic levels.

 Constraint Details:

      0.532ns physical path delay Serial_busN/SLICE_494 to Serial_busN/SLICE_166 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.545ns

 Physical Path Details:

      Data path Serial_busN/SLICE_494 to Serial_busN/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C11A.CLK to     R17C11A.Q0 Serial_busN/SLICE_494 (from w_CLK_20MHZ)
ROUTE         1     0.137     R17C11A.Q0 to     R17C10A.C0 Serial_busN/o2_5
CTOF_DEL    ---     0.101     R17C10A.C0 to     R17C10A.F0 Serial_busN/SLICE_429
ROUTE         7     0.058     R17C10A.F0 to     R17C10B.D0 Serial_busN/pars[5]
CTOF_DEL    ---     0.101     R17C10B.D0 to     R17C10B.F0 Serial_busN/SLICE_166
ROUTE         2     0.002     R17C10B.F0 to    R17C10B.DI0 Serial_busN/pars_5[5] (to w_CLK_20MHZ)
                  --------
                    0.532   (63.0% logic, 37.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_494:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R17C11A.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R17C10B.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.546ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/pars_6_.II_1  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_6_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.533ns  (62.9% logic, 37.1% route), 3 logic levels.

 Constraint Details:

      0.533ns physical path delay Serial_busP/SLICE_507 to Serial_busP/SLICE_190 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.546ns

 Physical Path Details:

      Data path Serial_busP/SLICE_507 to Serial_busP/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C14A.CLK to     R21C14A.Q0 Serial_busP/SLICE_507 (from w_CLK_20MHZ)
ROUTE         1     0.136     R21C14A.Q0 to     R21C14D.C1 Serial_busP/o2_5
CTOF_DEL    ---     0.101     R21C14D.C1 to     R21C14D.F1 Serial_busP/SLICE_190
ROUTE         5     0.060     R21C14D.F1 to     R21C14D.C0 Serial_busP/pars[6]
CTOF_DEL    ---     0.101     R21C14D.C0 to     R21C14D.F0 Serial_busP/SLICE_190
ROUTE         2     0.002     R21C14D.F0 to    R21C14D.DI0 Serial_busP/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    0.533   (62.9% logic, 37.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_507:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.689    RPLL.CLKOS2 to    R21C14A.CLK w_CLK_20MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.689    RPLL.CLKOS2 to    R21C14D.CLK w_CLK_20MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.546ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars_6_.II_1  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_6_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.533ns  (62.9% logic, 37.1% route), 3 logic levels.

 Constraint Details:

      0.533ns physical path delay SLICE_555 to Serial_busN/SLICE_165 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.546ns

 Physical Path Details:

      Data path SLICE_555 to Serial_busN/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C11D.CLK to     R16C11D.Q0 SLICE_555 (from w_CLK_20MHZ)
ROUTE         1     0.136     R16C11D.Q0 to     R16C11C.C1 Serial_busN/o2_4
CTOF_DEL    ---     0.101     R16C11C.C1 to     R16C11C.F1 Serial_busN/SLICE_165
ROUTE         5     0.060     R16C11C.F1 to     R16C11C.C0 Serial_busN/pars[6]
CTOF_DEL    ---     0.101     R16C11C.C0 to     R16C11C.F0 Serial_busN/SLICE_165
ROUTE         2     0.002     R16C11C.F0 to    R16C11C.DI0 Serial_busN/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    0.533   (62.9% logic, 37.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_555:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R16C11D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R16C11C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.546ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars_0_.II_1  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_3_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.533ns  (62.9% logic, 37.1% route), 3 logic levels.

 Constraint Details:

      0.533ns physical path delay Serial_busN/SLICE_408 to Serial_busN/SLICE_167 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.546ns

 Physical Path Details:

      Data path Serial_busN/SLICE_408 to Serial_busN/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R16C8C.CLK to      R16C8C.Q0 Serial_busN/SLICE_408 (from w_CLK_20MHZ)
ROUTE         2     0.138      R16C8C.Q0 to      R17C8B.D1 Serial_busN/o2_0
CTOF_DEL    ---     0.101      R17C8B.D1 to      R17C8B.F1 Serial_busN/SLICE_167
ROUTE         2     0.058      R17C8B.F1 to      R17C8B.C0 Serial_busN/un1_pars_11_c1
CTOF_DEL    ---     0.101      R17C8B.C0 to      R17C8B.F0 Serial_busN/SLICE_167
ROUTE         2     0.002      R17C8B.F0 to     R17C8B.DI0 Serial_busN/un1_pars_11_axbxc3_0 (to w_CLK_20MHZ)
                  --------
                    0.533   (62.9% logic, 37.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R16C8C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R17C8B.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.547ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars_0_.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_3_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.534ns  (62.7% logic, 37.3% route), 3 logic levels.

 Constraint Details:

      0.534ns physical path delay Serial_busN/SLICE_161 to Serial_busN/SLICE_167 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.547ns

 Physical Path Details:

      Data path Serial_busN/SLICE_161 to Serial_busN/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R18C8A.CLK to      R18C8A.Q0 Serial_busN/SLICE_161 (from w_CLK_20MHZ)
ROUTE         2     0.139      R18C8A.Q0 to      R17C8B.C1 Serial_busN/o1_0
CTOF_DEL    ---     0.101      R17C8B.C1 to      R17C8B.F1 Serial_busN/SLICE_167
ROUTE         2     0.058      R17C8B.F1 to      R17C8B.C0 Serial_busN/un1_pars_11_c1
CTOF_DEL    ---     0.101      R17C8B.C0 to      R17C8B.F0 Serial_busN/SLICE_167
ROUTE         2     0.002      R17C8B.F0 to     R17C8B.DI0 Serial_busN/un1_pars_11_axbxc3_0 (to w_CLK_20MHZ)
                  --------
                    0.534   (62.7% logic, 37.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R18C8A.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R17C8B.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;
            634 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/State_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/State_sd  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_210 to Comand/SLICE_210 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_210 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C13A.CLK to     R10C13A.Q0 Comand/SLICE_210 (from w_CLK_100MHZ)
ROUTE         4     0.132     R10C13A.Q0 to     R10C13A.A0 State_w
CTOF_DEL    ---     0.101     R10C13A.A0 to     R10C13A.F0 Comand/SLICE_210
ROUTE         1     0.000     R10C13A.F0 to    R10C13A.DI0 Comand/State_sde_0 (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C13A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C13A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[18]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[18]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_28 to Comand/SLICE_28 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_28 to Comand/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C12B.CLK to     R11C12B.Q1 Comand/SLICE_28 (from w_CLK_100MHZ)
ROUTE         5     0.132     R11C12B.Q1 to     R11C12B.A1 Comand/idle_start[18]
CTOF_DEL    ---     0.101     R11C12B.A1 to     R11C12B.F1 Comand/SLICE_28
ROUTE         1     0.000     R11C12B.F1 to    R11C12B.DI1 Comand/idle_start_s[18] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C12B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C12B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[16]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[16]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_29 to Comand/SLICE_29 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_29 to Comand/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C12A.CLK to     R11C12A.Q1 Comand/SLICE_29 (from w_CLK_100MHZ)
ROUTE         3     0.132     R11C12A.Q1 to     R11C12A.A1 Comand/idle_start[16]
CTOF_DEL    ---     0.101     R11C12A.A1 to     R11C12A.F1 Comand/SLICE_29
ROUTE         1     0.000     R11C12A.F1 to    R11C12A.DI1 Comand/idle_start_s[16] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C12A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C12A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[2]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[2]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_36 to Comand/SLICE_36 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_36 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C10B.CLK to     R11C10B.Q1 Comand/SLICE_36 (from w_CLK_100MHZ)
ROUTE         3     0.132     R11C10B.Q1 to     R11C10B.A1 Comand/idle_start[2]
CTOF_DEL    ---     0.101     R11C10B.A1 to     R11C10B.F1 Comand/SLICE_36
ROUTE         1     0.000     R11C10B.F1 to    R11C10B.DI1 Comand/idle_start_s[2] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C10B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C10B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[4]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[4]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_35 to Comand/SLICE_35 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_35 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C10C.CLK to     R11C10C.Q1 Comand/SLICE_35 (from w_CLK_100MHZ)
ROUTE         3     0.132     R11C10C.Q1 to     R11C10C.A1 Comand/idle_start[4]
CTOF_DEL    ---     0.101     R11C10C.A1 to     R11C10C.F1 Comand/SLICE_35
ROUTE         1     0.000     R11C10C.F1 to    R11C10C.DI1 Comand/idle_start_s[4] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C10C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C10C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[8]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[8]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_33 to Comand/SLICE_33 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_33 to Comand/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C11A.CLK to     R11C11A.Q1 Comand/SLICE_33 (from w_CLK_100MHZ)
ROUTE         5     0.132     R11C11A.Q1 to     R11C11A.A1 Comand/idle_start[8]
CTOF_DEL    ---     0.101     R11C11A.A1 to     R11C11A.F1 Comand/SLICE_33
ROUTE         1     0.000     R11C11A.F1 to    R11C11A.DI1 Comand/idle_start_s[8] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C11A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C11A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[0]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[0]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_37 to Comand/SLICE_37 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_37 to Comand/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C10A.CLK to     R11C10A.Q1 Comand/SLICE_37 (from w_CLK_100MHZ)
ROUTE         3     0.132     R11C10A.Q1 to     R11C10A.A1 Comand/idle_start[0]
CTOF_DEL    ---     0.101     R11C10A.A1 to     R11C10A.F1 Comand/SLICE_37
ROUTE         1     0.000     R11C10A.F1 to    R11C10A.DI1 Comand/idle_start_s[0] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C10A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C10A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_209 to Comand/SLICE_209 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C13C.CLK to     R10C13C.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     0.132     R10C13C.Q0 to     R10C13C.A0 Start_w
CTOF_DEL    ---     0.101     R10C13C.A0 to     R10C13C.F0 Comand/SLICE_209
ROUTE         1     0.000     R10C13C.F0 to    R10C13C.DI0 Comand/Start_sd_ldmx (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C13C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[9]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[9]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_32 to Comand/SLICE_32 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_32 to Comand/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C11B.CLK to     R11C11B.Q0 Comand/SLICE_32 (from w_CLK_100MHZ)
ROUTE         5     0.132     R11C11B.Q0 to     R11C11B.A0 Comand/idle_start[9]
CTOF_DEL    ---     0.101     R11C11B.A0 to     R11C11B.F0 Comand/SLICE_32
ROUTE         1     0.000     R11C11B.F0 to    R11C11B.DI0 Comand/idle_start_s[9] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C11B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C11B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[20]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[20]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_27 to Comand/SLICE_27 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_27 to Comand/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C12C.CLK to     R11C12C.Q1 Comand/SLICE_27 (from w_CLK_100MHZ)
ROUTE         5     0.132     R11C12C.Q1 to     R11C12C.A1 Comand/idle_start[20]
CTOF_DEL    ---     0.101     R11C12C.A1 to     R11C12C.F1 Comand/SLICE_27
ROUTE         1     0.000     R11C12C.F1 to    R11C12C.DI1 Comand/idle_start_s[20] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C12C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C12C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY NET "PLL_12_24_100_mod/CLKOP" 24.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[6]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM1

   Delay:               0.270ns  (49.3% logic, 50.7% route), 2 logic levels.

 Constraint Details:

      0.270ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_563 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.4 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.139ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_563 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C25C.CLK to     R18C25C.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_563 (from byte_clk)
ROUTE         1     0.137     R18C25C.Q1 to     R18C24C.C1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[6]
ZERO_DEL    ---     0.000     R18C24C.C1 to   R18C24C.WDO2 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.5
ROUTE         1     0.000   R18C24C.WDO2 to    R18C24B.WD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/WD2_INT (to byte_clk)
                  --------
                    0.270   (49.3% logic, 50.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_563:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     0.698    LPLL.CLKOS2 to    R18C25C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     0.698    LPLL.CLKOS2 to    R18C24B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.140ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/RAM0

   Delay:               0.271ns  (49.1% logic, 50.9% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_58 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_103 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.140ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_58 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C20C.CLK to     R12C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_58 (from byte_clk)
ROUTE        20     0.138     R12C20C.Q0 to     R11C20C.D0 u_LP_HS_DELAY_CNTRL/tmp1[3]
ZERO_DEL    ---     0.000     R11C20C.D0 to  R11C20C.WADO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_102
ROUTE         2     0.000  R11C20C.WADO3 to   R11C20A.WAD3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/WAD3_INT (to byte_clk)
                  --------
                    0.271   (49.1% logic, 50.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     0.698    LPLL.CLKOS2 to    R12C20C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     0.698    LPLL.CLKOS2 to    R11C20A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.140ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/RAM1

   Delay:               0.271ns  (49.1% logic, 50.9% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_58 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_104 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.140ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_58 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C20C.CLK to     R12C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_58 (from byte_clk)
ROUTE        20     0.138     R12C20C.Q0 to     R11C20C.D0 u_LP_HS_DELAY_CNTRL/tmp1[3]
ZERO_DEL    ---     0.000     R11C20C.D0 to  R11C20C.WADO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_102
ROUTE         2     0.000  R11C20C.WADO3 to   R11C20B.WAD3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/WAD3_INT (to byte_clk)
                  --------
                    0.271   (49.1% logic, 50.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     0.698    LPLL.CLKOS2 to    R12C20C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     0.698    LPLL.CLKOS2 to    R11C20B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.164ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/hsync  (from PIXCLK +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_parallel2byte/q_HSYNC  (to byte_clk +)

   Delay:               0.582ns  (22.9% logic, 77.1% route), 1 logic levels.

 Constraint Details:

      0.582ns physical path delay u_colorbar_gen/SLICE_156 to u_BYTE_PACKETIZER/u_parallel2byte/SLICE_528 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.752ns skew less
      0.315ns feedback compensation requirement (totaling 0.418ns) by 0.164ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_156 to u_BYTE_PACKETIZER/u_parallel2byte/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C24B.CLK to     R10C24B.Q0 u_colorbar_gen/SLICE_156 (from PIXCLK)
ROUTE         5     0.449     R10C24B.Q0 to     R19C25A.M0 HSYNC_c (to byte_clk)
                  --------
                    0.582   (22.9% logic, 77.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_colorbar_gen/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.707    RPLL.CLKOS3 to    R10C24B.CLK PIXCLK
                  --------
                    1.540   (31.3% logic, 68.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_parallel2byte/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       222     0.698    LPLL.CLKOS2 to    R19C25A.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.210ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/lv  (from PIXCLK +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/q_DE  (to byte_clk +)

   Delay:               0.628ns  (21.2% logic, 78.8% route), 1 logic levels.

 Constraint Details:

      0.628ns physical path delay u_colorbar_gen/SLICE_377 to u_BYTE_PACKETIZER/SLICE_252 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.752ns skew less
      0.315ns feedback compensation requirement (totaling 0.418ns) by 0.210ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_377 to u_BYTE_PACKETIZER/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C26B.CLK to     R12C26B.Q0 u_colorbar_gen/SLICE_377 (from PIXCLK)
ROUTE         7     0.495     R12C26B.Q0 to     R18C26A.M1 w_de (to byte_clk)
                  --------
                    0.628   (21.2% logic, 78.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_colorbar_gen/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.707    RPLL.CLKOS3 to    R12C26B.CLK PIXCLK
                  --------
                    1.540   (31.3% logic, 68.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       222     0.698    LPLL.CLKOS2 to    R18C26A.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.214ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[12]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/RAM0  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/RAM0

   Delay:               0.345ns  (38.6% logic, 61.4% route), 2 logic levels.

 Constraint Details:

      0.345ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_484 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4.0 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.214ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_484 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4.0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C23A.CLK to     R17C23A.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_484 (from byte_clk)
ROUTE         1     0.212     R17C23A.Q0 to     R18C23C.A1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[12]
ZERO_DEL    ---     0.000     R18C23C.A1 to   R18C23C.WDO0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4.1
ROUTE         1     0.000   R18C23C.WDO0 to    R18C23A.WD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/WD0_INT (to byte_clk)
                  --------
                    0.345   (38.6% logic, 61.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_484:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     0.698    LPLL.CLKOS2 to    R17C23A.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4.0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     0.698    LPLL.CLKOS2 to    R18C23A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[2]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_7/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_7/RAM1

   Delay:               0.354ns  (37.6% logic, 62.4% route), 2 logic levels.

 Constraint Details:

      0.354ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_84 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_7 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.223ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_84 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C24D.CLK to     R17C24D.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_84 (from byte_clk)
ROUTE         1     0.221     R17C24D.Q1 to     R19C24C.C1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[2]
ZERO_DEL    ---     0.000     R19C24C.C1 to   R19C24C.WDO2 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_7.6
ROUTE         1     0.000   R19C24C.WDO2 to    R19C24B.WD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_7/WD2_INT (to byte_clk)
                  --------
                    0.354   (37.6% logic, 62.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     0.698    LPLL.CLKOS2 to    R17C24D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     0.698    LPLL.CLKOS2 to    R19C24B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[10]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1

   Delay:               0.354ns  (37.6% logic, 62.4% route), 2 logic levels.

 Constraint Details:

      0.354ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_558 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.223ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_558 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C23B.CLK to     R17C23B.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_558 (from byte_clk)
ROUTE         1     0.221     R17C23B.Q0 to     R19C23C.C1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[10]
ZERO_DEL    ---     0.000     R19C23C.C1 to   R19C23C.WDO2 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2
ROUTE         1     0.000   R19C23C.WDO2 to    R19C23B.WD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/WD2_INT (to byte_clk)
                  --------
                    0.354   (37.6% logic, 62.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_558:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     0.698    LPLL.CLKOS2 to    R17C23B.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     0.698    LPLL.CLKOS2 to    R19C23B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.225ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[5]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM0  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM0

   Delay:               0.356ns  (37.4% logic, 62.6% route), 2 logic levels.

 Constraint Details:

      0.356ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_563 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.225ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_563 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C25C.CLK to     R18C25C.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_563 (from byte_clk)
ROUTE         1     0.223     R18C25C.Q0 to     R18C24C.B1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[5]
ZERO_DEL    ---     0.000     R18C24C.B1 to   R18C24C.WDO1 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.5
ROUTE         1     0.000   R18C24C.WDO1 to    R18C24A.WD1 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/WD1_INT (to byte_clk)
                  --------
                    0.356   (37.4% logic, 62.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_563:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     0.698    LPLL.CLKOS2 to    R18C25C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     0.698    LPLL.CLKOS2 to    R18C24A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.225ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[9]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM0  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM0

   Delay:               0.356ns  (37.4% logic, 62.6% route), 2 logic levels.

 Constraint Details:

      0.356ns physical path delay u_BYTE_PACKETIZER/SLICE_537 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.225ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/SLICE_537 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C24D.CLK to     R19C24D.Q0 u_BYTE_PACKETIZER/SLICE_537 (from byte_clk)
ROUTE         1     0.223     R19C24D.Q0 to     R19C23C.B1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[9]
ZERO_DEL    ---     0.000     R19C23C.B1 to   R19C23C.WDO1 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2
ROUTE         1     0.000   R19C23C.WDO1 to    R19C23A.WD1 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/WD1_INT (to byte_clk)
                  --------
                    0.356   (37.4% logic, 62.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/SLICE_537:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     0.698    LPLL.CLKOS2 to    R19C24D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       222     0.698    LPLL.CLKOS2 to    R19C23A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_8"></A>Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            766 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_0

   Delay:               0.278ns  (47.8% logic, 52.2% route), 1 logic levels.

 Constraint Details:

      0.278ns physical path delay SLICE_525 to SLICE_525 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.302ns

 Physical Path Details:

      Data path SLICE_525 to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C19D.CLK to     R11C19D.Q0 SLICE_525 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.145     R11C19D.Q0 to     R11C19D.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.278   (47.8% logic, 52.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R11C19D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R11C19D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_1  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_525 to SLICE_525 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_525 to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C19D.CLK to     R11C19D.Q1 SLICE_525 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         1     0.152     R11C19D.Q1 to     R11C19D.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_2 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R11C19D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R11C19D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_3  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_2  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_490 to SLICE_490 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_490 to SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C19B.CLK to     R12C19B.Q1 SLICE_490 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.154     R12C19B.Q1 to     R12C19B.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_0 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R12C19B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R12C19B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.369ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.767ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      0.767ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_378 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.422ns skew less
      0.000ns feedback compensation requirement (totaling 0.398ns) by 0.369ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_378 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C22A.CLK to      R8C22A.Q0 u_LP_HS_DELAY_CNTRL/SLICE_378 (from byte_clk)
ROUTE         1     0.275      R8C22A.Q0 to      R2C20A.C0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101      R2C20A.C0 to      R2C20A.F0 DataSPDT/SLICE_547
ROUTE         4     0.258      R2C20A.F0 to  IOL_T21A.TXD4 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.767   (30.5% logic, 69.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       222     0.698    LPLL.CLKOS2 to     R8C22A.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.769 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.714   (22.5% logic, 77.5% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.419ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_2

   Delay:               0.395ns  (33.7% logic, 66.3% route), 1 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_525 to SLICE_490 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.419ns

 Physical Path Details:

      Data path SLICE_525 to SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C19D.CLK to     R11C19D.Q0 SLICE_525 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.262     R11C19D.Q0 to     R12C19B.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.395   (33.7% logic, 66.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R11C19D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R12C19B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.423ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.404ns  (32.9% logic, 67.1% route), 1 logic levels.

 Constraint Details:

      0.404ns physical path delay SLICE_525 to SLICE_490 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.423ns

 Physical Path Details:

      Data path SLICE_525 to SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C19D.CLK to     R11C19D.Q0 SLICE_525 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.271     R11C19D.Q0 to     R12C19B.M1 u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.404   (32.9% logic, 67.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R11C19D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R12C19B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.489ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.887ns  (26.4% logic, 73.6% route), 2 logic levels.

 Constraint Details:

      0.887ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_378 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.422ns skew less
      0.000ns feedback compensation requirement (totaling 0.398ns) by 0.489ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_378 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C22A.CLK to      R8C22A.Q0 u_LP_HS_DELAY_CNTRL/SLICE_378 (from byte_clk)
ROUTE         1     0.275      R8C22A.Q0 to      R2C20A.C0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101      R2C20A.C0 to      R2C20A.F0 DataSPDT/SLICE_547
ROUTE         4     0.378      R2C20A.F0 to  IOL_T21A.TXD2 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.887   (26.4% logic, 73.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       222     0.698    LPLL.CLKOS2 to     R8C22A.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.769 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.714   (22.5% logic, 77.5% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.489ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.887ns  (26.4% logic, 73.6% route), 2 logic levels.

 Constraint Details:

      0.887ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_378 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.422ns skew less
      0.000ns feedback compensation requirement (totaling 0.398ns) by 0.489ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_378 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C22A.CLK to      R8C22A.Q0 u_LP_HS_DELAY_CNTRL/SLICE_378 (from byte_clk)
ROUTE         1     0.275      R8C22A.Q0 to      R2C20A.C0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101      R2C20A.C0 to      R2C20A.F0 DataSPDT/SLICE_547
ROUTE         4     0.378      R2C20A.F0 to  IOL_T21A.TXD0 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.887   (26.4% logic, 73.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       222     0.698    LPLL.CLKOS2 to     R8C22A.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.769 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.714   (22.5% logic, 77.5% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.489ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.887ns  (26.4% logic, 73.6% route), 2 logic levels.

 Constraint Details:

      0.887ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_378 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.422ns skew less
      0.000ns feedback compensation requirement (totaling 0.398ns) by 0.489ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_378 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C22A.CLK to      R8C22A.Q0 u_LP_HS_DELAY_CNTRL/SLICE_378 (from byte_clk)
ROUTE         1     0.275      R8C22A.Q0 to      R2C20A.C0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101      R2C20A.C0 to      R2C20A.F0 DataSPDT/SLICE_547
ROUTE         4     0.378      R2C20A.F0 to  IOL_T21A.TXD6 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.887   (26.4% logic, 73.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       222     0.698    LPLL.CLKOS2 to     R8C22A.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.769 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.714   (22.5% logic, 77.5% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.570ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_globalRST  (from i_clk_c +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.221ns  (19.2% logic, 80.8% route), 2 logic levels.

 Constraint Details:

      1.221ns physical path delay SLICE_541 to D0_MGIOL meets
      (delay constraint based on source clock period of 83.333ns and destination clock period of 13.333ns)
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -1.305ns skew less
      0.630ns feedback compensation requirement (totaling 0.651ns) by 0.570ns

 Physical Path Details:

      Data path SLICE_541 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20A.CLK to     R14C20A.Q0 SLICE_541 (from i_clk_c)
ROUTE        43     0.287     R14C20A.Q0 to     R12C21D.C1 r_globalRST
CTOF_DEL    ---     0.101     R12C21D.C1 to     R12C21D.F1 SLICE_363
ROUTE         1     0.700     R12C21D.F1 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.221   (19.2% logic, 80.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_541:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.927       C8.PADDI to    R14C20A.CLK i_clk_c
                  --------
                    1.409   (34.2% logic, 65.8% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.769 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.714   (22.5% logic, 77.5% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_9"></A>Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.769ns meets timing requirement of 6.653ns by 5.884ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.769 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.586   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.268     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC1.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.817   (26.3% logic, 73.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.268     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.569   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC1.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.947   (24.8% logic, 75.2% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.769ns meets timing requirement of 6.653ns by 5.884ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.769 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.586   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.268     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC1.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.817   (26.3% logic, 73.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.268     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.569   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC1.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.947   (24.8% logic, 75.2% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of -0.053ns meets timing requirement of 6.653ns by 6.706ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.769 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.597   (23.4% logic, 76.6% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.268     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.210     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.130 *LKSYNC0.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    2.650   (49.5% logic, 50.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.268     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.222ns meets timing requirement of -6.625ns by 6.403ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.558   (23.6% logic, 76.4% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.221     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.132 *LKSYNC0.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    2.780   (47.3% logic, 52.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_c" 12.000000 MHz ; |     0.000 ns|     0.238 ns|   1  
                                        |             |             |
FREQUENCY NET "PIXCLK" 75.000000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "w_CLK_20MHZ" 20.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.517 ns|   2  
                                        |             |             |
FREQUENCY NET "w_CLK_100MHZ" 100.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "PLL_12_24_100_mod/CLKOP" |             |             |
24.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.139 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |     0.000 ns|     0.302 ns|   1  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 28 clocks:

Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2   Loads: 35
   Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 2

   Clock Domain: Serial_busP/un1_rst_9   Source: Serial_busP/SLICE_506.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_8   Source: Serial_busP/SLICE_505.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_7   Source: Serial_busP/SLICE_504.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_5   Source: Serial_busP/SLICE_502.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_9_0   Source: Serial_busN/SLICE_499.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_8_0   Source: Serial_busN/SLICE_498.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_7_0   Source: Serial_busN/SLICE_497.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_5_0   Source: Serial_busN/SLICE_495.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS   Loads: 17
   Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;   Transfers: 6

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: i_clk_c   Source: i_clk.PAD
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 1

   Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: i_clk_c   Source: i_clk.PAD   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "i_clk_c" 12.000000 MHz ;   Transfers: 1

Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 222
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS3
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: Serial_busP/un1_rst_9   Source: Serial_busP/SLICE_506.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_8   Source: Serial_busP/SLICE_505.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_7   Source: Serial_busP/SLICE_504.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_6   Source: Serial_busP/SLICE_503.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_5   Source: Serial_busP/SLICE_502.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_2   Source: Serial_busP/SLICE_509.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_11   Source: Serial_busP/SLICE_508.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_10   Source: Serial_busP/SLICE_507.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_1   Source: Serial_busP/SLICE_501.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_9_0   Source: Serial_busN/SLICE_499.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_8_0   Source: Serial_busN/SLICE_498.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_7_0   Source: Serial_busN/SLICE_497.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_6_0   Source: Serial_busN/SLICE_496.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_5_0   Source: Serial_busN/SLICE_495.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_1_0   Source: Serial_busN/SLICE_494.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_11_0   Source: Serial_busN/SLICE_500.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_10_0   Source: SLICE_555.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PLL_12_24_100_mod/CLKOP   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS3   Loads: 24
   Covered under: FREQUENCY NET "PIXCLK" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: i_clk_c   Source: i_clk.PAD
      Covered under: FREQUENCY NET "PIXCLK" 75.000000 MHz ;   Transfers: 1

Clock Domain: CLKOS   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9606 paths, 11 nets, and 4149 connections (97.23% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
