
          Lattice Mapping Report File for Design Module 'counter60'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 5 -oc Commercial
     counter60_impl1.ngd -o counter60_impl1_map.ncd -pr counter60_impl1.prf -mp
     counter60_impl1.mrp -lpf
     E:/fpgaproject/stepmxo2/swust/18.counter60/impl1/counter60_impl1.lpf -lpf
     E:/fpgaproject/stepmxo2/swust/18.counter60/counter60.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  08/04/18  23:28:28

Design Summary
--------------

   Number of registers:     34 out of  4635 (1%)
      PFU registers:           34 out of  4320 (1%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        37 out of  2160 (2%)
      SLICEs as Logic/ROM:     37 out of  2160 (2%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         13 out of  2160 (1%)
   Number of LUT4s:         74 out of  4320 (2%)
      Number used as logic LUTs:         48
      Number used as distributed RAM:     0
      Number used as ripple logic:       26
      Number used as shift registers:     0
   Number of PIO sites used: 21 + 4(JTAG) out of 105 (24%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk1h: 5 loads, 5 rising, 0 falling (Driver: u1/clk_p_30 )
     Net clk_c: 15 loads, 15 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  3

                                    Page 1




Design:  counter60                                     Date:  08/04/18  23:28:28

Design Summary (cont)
---------------------
     Net clk1h_enable_5: 2 loads, 2 LSLICEs
     Net flag: 1 loads, 1 LSLICEs
     Net clk1h_enable_6: 2 loads, 2 LSLICEs
   Number of LSRs:  2
     Net rst_c: 2 loads, 2 LSLICEs
     Net u1/n406: 13 loads, 13 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net cnt_0: 13 loads
     Net u1/n406: 13 loads
     Net cnt_1: 12 loads
     Net cnt_4: 12 loads
     Net cnt_2: 11 loads
     Net cnt_5: 11 loads
     Net cnt_3: 10 loads
     Net cnt_6: 10 loads
     Net rst_c: 10 loads
     Net cnt_7: 9 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| segment_led_2[0]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[5]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_2[1]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_2[2]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_2[3]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_2[4]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_2[5]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_2[6]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_2[7]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  counter60                                     Date:  08/04/18  23:28:28

IO (PIO) Attributes (cont)
--------------------------
| segment_led_2[8]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[6]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[0]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[1]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[2]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| key                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[3]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[4]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rst                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[7]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[8]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i784 undriven or does not drive anything - clipped.
Signal rst_N_18 was merged into signal rst_c
Signal VCC_net undriven or does not drive anything - clipped.
Signal u1/cnt_p_87_add_4_25/S1 undriven or does not drive anything - clipped.
Signal u1/cnt_p_87_add_4_25/CO undriven or does not drive anything - clipped.
Signal u1/cnt_p_87_add_4_1/S0 undriven or does not drive anything - clipped.
Signal u1/cnt_p_87_add_4_1/CI undriven or does not drive anything - clipped.
Block u1/rst_I_0_1_lut was optimized away.

Memory Usage
------------


     

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'rst_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

                                    Page 3




Design:  counter60                                     Date:  08/04/18  23:28:28

GSR Usage (cont)
----------------

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'rst_c' via the GSR component.

     Type and number of components of the type: 
   Register = 9 

     Type and instance name of component: 
   Register : cnt__i5
   Register : cnt__i2
   Register : cnt__i6
   Register : cnt__i0
   Register : cnt__i7
   Register : cnt__i1
   Register : cnt__i4
   Register : flag_20
   Register : cnt__i3

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'rst_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 24 

     Type and instance name of component: 
   Register : u1/cnt_p_87__i23
   Register : u1/cnt_p_87__i22
   Register : u1/cnt_p_87__i21
   Register : u1/cnt_p_87__i20
   Register : u1/cnt_p_87__i19
   Register : u1/cnt_p_87__i18
   Register : u1/cnt_p_87__i17
   Register : u1/cnt_p_87__i16
   Register : u1/cnt_p_87__i15
   Register : u1/cnt_p_87__i14
   Register : u1/cnt_p_87__i13
   Register : u1/cnt_p_87__i12
   Register : u1/cnt_p_87__i11
   Register : u1/cnt_p_87__i10
   Register : u1/cnt_p_87__i9
   Register : u1/cnt_p_87__i8
   Register : u1/cnt_p_87__i7
   Register : u1/cnt_p_87__i6
   Register : u1/cnt_p_87__i5
   Register : u1/cnt_p_87__i4
   Register : u1/cnt_p_87__i3
   Register : u1/cnt_p_87__i2
   Register : u1/cnt_p_87__i1

                                    Page 4




Design:  counter60                                     Date:  08/04/18  23:28:28

GSR Usage (cont)
----------------
   Register : u1/cnt_p_87__i0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 49 MB
        
















































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
