{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537128671036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537128671067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 16 15:11:10 2018 " "Processing started: Sun Sep 16 15:11:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537128671067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537128671067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Servomotor -c Servomotor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Servomotor -c Servomotor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537128671067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537128674068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1537128674068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servomotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servomotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Servomotor-Behavioral " "Found design unit 1: Servomotor-Behavioral" {  } { { "Servomotor.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/Servomotor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537128739407 ""} { "Info" "ISGN_ENTITY_NAME" "1 Servomotor " "Found entity 1: Servomotor" {  } { { "Servomotor.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/Servomotor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537128739407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537128739407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor-Behavioral " "Found design unit 1: Divisor-Behavioral" {  } { { "Divisor.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/Divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537128739485 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/Divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537128739485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537128739485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-Behavioral " "Found design unit 1: PWM-Behavioral" {  } { { "PWM.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/PWM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537128739500 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/PWM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537128739500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537128739500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/generico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/generico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generico-Behavorial " "Found design unit 1: generico-Behavorial" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537128739532 ""} { "Info" "ISGN_ENTITY_NAME" "1 generico " "Found entity 1: generico" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537128739532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537128739532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "generico " "Elaborating entity \"generico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1537128740032 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ancho3 generico.vhd(28) " "VHDL Signal Declaration warning at generico.vhd(28): used implicit default value for signal \"ancho3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537128740110 "|generico"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "controlc generico.vhd(31) " "Verilog HDL or VHDL warning at generico.vhd(31): object \"controlc\" assigned a value but never read" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1537128740110 "|generico"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cambioa generico.vhd(75) " "VHDL Process Statement warning at generico.vhd(75): signal \"cambioa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537128740141 "|generico"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cambiob generico.vhd(76) " "VHDL Process Statement warning at generico.vhd(76): signal \"cambiob\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537128740141 "|generico"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pfin1 generico.vhd(77) " "VHDL Process Statement warning at generico.vhd(77): signal \"Pfin1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537128740141 "|generico"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pini1 generico.vhd(78) " "VHDL Process Statement warning at generico.vhd(78): signal \"Pini1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537128740141 "|generico"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dec1 generico.vhd(79) " "VHDL Process Statement warning at generico.vhd(79): signal \"Dec1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537128740141 "|generico"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Inc1 generico.vhd(80) " "VHDL Process Statement warning at generico.vhd(80): signal \"Inc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537128740141 "|generico"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cambiob generico.vhd(82) " "VHDL Process Statement warning at generico.vhd(82): signal \"cambiob\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537128740141 "|generico"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pini generico.vhd(70) " "VHDL Process Statement warning at generico.vhd(70): inferring latch(es) for signal or variable \"pini\", which holds its previous value in one or more paths through the process" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537128740157 "|generico"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pfin generico.vhd(70) " "VHDL Process Statement warning at generico.vhd(70): inferring latch(es) for signal or variable \"pfin\", which holds its previous value in one or more paths through the process" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537128740157 "|generico"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc generico.vhd(70) " "VHDL Process Statement warning at generico.vhd(70): inferring latch(es) for signal or variable \"inc\", which holds its previous value in one or more paths through the process" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537128740157 "|generico"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dec generico.vhd(70) " "VHDL Process Statement warning at generico.vhd(70): inferring latch(es) for signal or variable \"dec\", which holds its previous value in one or more paths through the process" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537128740157 "|generico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec generico.vhd(70) " "Inferred latch for \"dec\" at generico.vhd(70)" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537128740172 "|generico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc generico.vhd(70) " "Inferred latch for \"inc\" at generico.vhd(70)" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537128740172 "|generico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pfin generico.vhd(70) " "Inferred latch for \"pfin\" at generico.vhd(70)" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537128740172 "|generico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pini generico.vhd(70) " "Inferred latch for \"pini\" at generico.vhd(70)" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537128740172 "|generico"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Divisor:U1 " "Elaborating entity \"Divisor\" for hierarchy \"Divisor:U1\"" {  } { { "output_files/generico.vhd" "U1" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537128740657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:U2 " "Elaborating entity \"PWM\" for hierarchy \"PWM:U2\"" {  } { { "output_files/generico.vhd" "U2" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537128740735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Servomotor Servomotor:U4 " "Elaborating entity \"Servomotor\" for hierarchy \"Servomotor:U4\"" {  } { { "output_files/generico.vhd" "U4" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537128740766 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "control1 " "Inserted always-enabled tri-state buffer between \"control1\" and its non-tri-state driver." {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1537128747751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "control2 " "Inserted always-enabled tri-state buffer between \"control2\" and its non-tri-state driver." {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1537128747751 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1537128747751 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "control1~synth " "Node \"control1~synth\"" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1537128748001 ""} { "Warning" "WMLS_MLS_NODE_NAME" "control2~synth " "Node \"control2~synth\"" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1537128748001 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1537128748001 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1537128748423 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537128750142 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1537128752236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537128752236 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cambio1a " "No output dependent on input pin \"cambio1a\"" {  } { { "output_files/generico.vhd" "" { Text "C:/Users/ruben/Desktop/Usb mia/Practicas de diseño vlsi/Practica4/output_files/generico.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537128754611 "|generico|cambio1a"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1537128754611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1537128754626 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1537128754626 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1537128754626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1537128754626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1537128754626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "708 " "Peak virtual memory: 708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537128754689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 16 15:12:34 2018 " "Processing ended: Sun Sep 16 15:12:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537128754689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537128754689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537128754689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537128754689 ""}
