[{"name":"陳仲萍","email":"cpchen@ntut.edu.tw","latestUpdate":"2017-02-20 19:19:19","objective":"本課程內容包括邏輯閘的特性與功能測試，能利用積體電路完成各種基礎邏輯電路的組裝及設計，並能利用電子儀器進行量測、檢修。探討最佳化組合邏輯之演算法，可規劃邏輯元件，組合邏輯之VLSI設計，使用MSI與標準電路元件設計多層邏輯，使用閘陣列設計，循序邏輯之元件，循序邏輯之分析與合成，VLSI之設計與測試技巧，各種CAD軟體工具介紹。基礎邏輯閘實驗、組合邏輯實驗、加法器及減法器實驗、組合邏輯應用實驗、正反器邏輯實驗、循序邏輯電路應用實驗。","schedule":"Week- 1  Introduction to Digital System Design (2/21)\nWeek- 2  Holiday  二二八紀念日 (2/28)\nWeek- 3  Concurrent Code and Devices Design (3/7)\nWeek- 4  Simulation with VHDL Testbench(3/14)  \nWeek- 5  Testing with Pattern Generator and Digital Analyzer (3/21)\nWeek- 6  Sequential Code and Devices Design (3/28) \nWeek- 7  Holiday 婦幼節 (4/4 )\nWeek- 8  Signal and Variables (4/11)\nWeek- 9  Midterm test (4/18)\nWeek- 10  Package and Component for System design (4/25)   \nWeek- 11  Function and Procedure in System Design (5/2)\nWeek- 12  Design with State Machines (5/9)\nWeek- 13  Introduction to DE2-115 (5/16)\nWeek- 14  Memoy and NIOS soft CPU and FPGA (5/23) \nWeek- 15  Holiday 端午節 (5/30)\nWeek- 16  Synthesis with Quartus II (6/6) \nWeek- 17  Qsys and NIOS-SOC (6/13)   \nWeek- 18  Final Test (6/20)","scorePolicy":"1. Two Quizes　　    20%\n2. Mid term test　　20%\n3. Final test　　    20%\n4. Home works　　40%","materials":"1. Text Book: Circuit Design and Simulation with VHDL 2nd Edition\n       Volnei A.pedroni / The MIT Press 　　2010 \n2. Reference Book: Finite State Machine in Hardware\n       Volnei A.pedroni / The MIT Press 　　2013　　　　\n3. Reference Book: Digital System Design with VHDL 2nd Edition\n       Mark Zwolinski / Pearson　　　　　　2004\n4. Lab Book: iLAB-FPGA 數位系統設計摸擬測試與硬體除錯\n       陳雲潮 / 東華書局　　　　　　　　2016","foreignLanguageTextbooks":true}]
