Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.op (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Jun  7 17:30:38 2020
| Host         : ip-172-31-29-65.ec2.internal running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_utilization -slr -file /mnt/mydrive/00_workspace/deeppoint-v1-fpga/build/SLR_UTILIZATION.log
| Design       : top_sp
| Device       : xcvu9pflgb2104-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  6644 |       |     17280 | 38.45 |
|   SLR1 -> SLR2                   |  3747 |       |           | 21.68 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  2897 |       |           | 16.77 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    |  8702 |       |     17280 | 50.36 |
|   SLR0 -> SLR1                   |  4259 |       |           | 24.65 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  4443 |       |           | 25.71 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 15346 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2897 |    0 |
| SLR1      | 3747 |    0 | 4443 |
| SLR0      |    0 | 4259 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2  | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+--------+--------+--------+--------+
| CLB                        |  30983 |  45435 |  45954 |  62.90 |  92.24 |  93.29 |
|   CLBL                     |  15502 |  22544 |  22800 |  63.02 |  91.64 |  92.68 |
|   CLBM                     |  15481 |  22891 |  23154 |  62.78 |  92.83 |  93.89 |
| CLB LUTs                   | 143575 | 231468 | 229368 |  36.43 |  58.74 |  58.20 |
|   LUT as Logic             | 135487 | 216551 | 220544 |  34.38 |  54.95 |  55.96 |
|     using O5 output only   |   1160 |   2366 |   2676 |   0.29 |   0.60 |   0.68 |
|     using O6 output only   | 100833 | 149720 | 152432 |  25.59 |  37.99 |  38.68 |
|     using O5 and O6        |  33494 |  64465 |  65436 |   8.50 |  16.36 |  16.60 |
|   LUT as Memory            |   8088 |  14917 |   8824 |   4.10 |   7.56 |   4.47 |
|     LUT as Distributed RAM |   7706 |   8076 |   5344 |   3.91 |   4.09 |   2.71 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    372 |     20 |     28 |   0.19 |   0.01 |   0.01 |
|       using O5 and O6      |   7334 |   8056 |   5316 |   3.72 |   4.08 |   2.69 |
|     LUT as Shift Register  |    382 |   6841 |   3480 |   0.19 |   3.47 |   1.76 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    101 |   5084 |   2386 |   0.05 |   2.58 |   1.21 |
|       using O5 and O6      |    281 |   1757 |   1094 |   0.14 |   0.89 |   0.55 |
| CLB Registers              | 176832 | 335865 | 330257 |  22.44 |  42.61 |  41.90 |
| CARRY8                     |   2518 |   9355 |  10729 |   5.11 |  18.99 |  21.78 |
| F7 Muxes                   |   5644 |   2262 |   2055 |   2.86 |   1.15 |   1.04 |
| F8 Muxes                   |   1815 |    611 |    825 |   1.84 |   0.62 |   0.84 |
| F9 Muxes                   |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  466.5 |    411 |  636.5 |  64.79 |  57.08 |  88.40 |
|   RAMB36/FIFO              |    356 |    381 |    569 |  49.44 |  52.92 |  79.03 |
|     RAMB36E2 only          |    332 |    381 |    569 |  46.11 |  52.92 |  79.03 |
|   RAMB18                   |    221 |     60 |    135 |  15.35 |   4.17 |   9.38 |
|     RAMB18E2 only          |    221 |     60 |    135 |  15.35 |   4.17 |   9.38 |
| URAM                       |    204 |     43 |      0 |  63.75 |  13.44 |   0.00 |
| DSPs                       |     19 |    585 |   1623 |   0.83 |  25.66 |  71.18 |
| PLL                        |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   4495 |   6864 |   5546 |   4.56 |   6.97 |   5.63 |
+----------------------------+--------+--------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |       138 |   88.46 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |       295 |   75.64 |          0 |     0.00 |          0 |     0.00 |  16 |
| SLR0      |       138 |   88.46 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       571 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


