Analysis & Synthesis report for Snaky
Tue Apr 24 23:38:55 2012
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. State Machine - |vga|headControle:snakeHead|present
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: cptbe:C1
 13. Parameter Settings for User Entity Instance: cptbe:C2
 14. Parameter Settings for User Entity Instance: clock_divider:exertier
 15. Parameter Settings for User Entity Instance: inversibleCompteur:Xaxis
 16. Parameter Settings for User Entity Instance: inversibleCompteur:Yaxis
 17. Port Connectivity Checks: "userDffe:directionY"
 18. Port Connectivity Checks: "userDffe:directionX"
 19. Port Connectivity Checks: "inversibleCompteur:Yaxis"
 20. Port Connectivity Checks: "carre:U0"
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 24 23:38:55 2012         ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; Snaky                                         ;
; Top-level Entity Name              ; vga                                           ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 137                                           ;
;     Total combinational functions  ; 129                                           ;
;     Dedicated logic registers      ; 43                                            ;
; Total registers                    ; 43                                            ;
; Total pins                         ; 47                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; vga                ; Snaky              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; "RESTRUCTURE"            ;
+----------------------+--------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                          ;
+----------------------------------+-----------------+-----------------+------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path             ;
+----------------------------------+-----------------+-----------------+------------------------------------------+
; dffe.vhd                         ; yes             ; User VHDL File  ; /root/yami/Bureau/vhdl/dffe.vhd          ;
; vga.vhd                          ; yes             ; User VHDL File  ; /root/yami/Bureau/vhdl/vga.vhd           ;
; headControle.vhd                 ; yes             ; User VHDL File  ; /root/yami/Bureau/vhdl/headControle.vhd  ;
; direction.vhd                    ; yes             ; User VHDL File  ; /root/yami/Bureau/vhdl/direction.vhd     ;
; cptbe.vhd                        ; yes             ; User VHDL File  ; /root/yami/Bureau/vhdl/cptbe.vhd         ;
; controle.vhd                     ; yes             ; User VHDL File  ; /root/yami/Bureau/vhdl/controle.vhd      ;
; clock_divider.vhd                ; yes             ; User VHDL File  ; /root/yami/Bureau/vhdl/clock_divider.vhd ;
; carre.vhd                        ; yes             ; User VHDL File  ; /root/yami/Bureau/vhdl/carre.vhd         ;
; button.vhd                       ; yes             ; User VHDL File  ; /root/yami/Bureau/vhdl/button.vhd        ;
+----------------------------------+-----------------+-----------------+------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 137   ;
;                                             ;       ;
; Total combinational functions               ; 129   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 34    ;
;     -- 3 input functions                    ; 35    ;
;     -- <=2 input functions                  ; 60    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 61    ;
;     -- arithmetic mode                      ; 68    ;
;                                             ;       ;
; Total registers                             ; 43    ;
;     -- Dedicated logic registers            ; 43    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 47    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 39    ;
; Total fan-out                               ; 524   ;
; Average fan-out                             ; 2.39  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                      ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------+--------------+
; Compilation Hierarchy Node    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name           ; Library Name ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------+--------------+
; |vga                          ; 129 (4)           ; 43 (1)       ; 0           ; 0            ; 0       ; 0         ; 47   ; 0            ; |vga                          ;              ;
;    |button:buttonDown|        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|button:buttonDown        ;              ;
;    |button:buttonLeft|        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|button:buttonLeft        ;              ;
;    |button:buttonRigth|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|button:buttonRigth       ;              ;
;    |button:buttonUp|          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|button:buttonUp          ;              ;
;    |carre:U0|                 ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|carre:U0                 ;              ;
;    |controle:synch|           ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|controle:synch           ;              ;
;    |cptbe:C1|                 ; 16 (16)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|cptbe:C1                 ;              ;
;    |cptbe:C2|                 ; 20 (20)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|cptbe:C2                 ;              ;
;    |headControle:snakeHead|   ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|headControle:snakeHead   ;              ;
;    |inversibleCompteur:Xaxis| ; 19 (19)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|inversibleCompteur:Xaxis ;              ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |vga|headControle:snakeHead|present                           ;
+----------------+-------------+---------------+---------------+----------------+
; Name           ; present.pUp ; present.pLeft ; present.pDown ; present.pRight ;
+----------------+-------------+---------------+---------------+----------------+
; present.pRight ; 0           ; 0             ; 0             ; 0              ;
; present.pDown  ; 0           ; 0             ; 1             ; 1              ;
; present.pLeft  ; 0           ; 1             ; 0             ; 1              ;
; present.pUp    ; 1           ; 0             ; 0             ; 1              ;
+----------------+-------------+---------------+---------------+----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 43    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 39    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 30    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                            ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------+----------------------------+
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; |vga|headControle:snakeHead|Selector0 ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------+----------------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: cptbe:C1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 525   ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: cptbe:C2 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 794   ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:exertier ;
+-----------------+------------+--------------------------------------+
; Parameter Name  ; Value      ; Type                                 ;
+-----------------+------------+--------------------------------------+
; board_frequency ; 50000000.0 ; Signed Float                         ;
; user_frequency  ; 50.0       ; Signed Float                         ;
+-----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inversibleCompteur:Xaxis ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 640   ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inversibleCompteur:Yaxis ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 480   ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------+
; Port Connectivity Checks: "userDffe:directionY" ;
+--------+-------+----------+---------------------+
; Port   ; Type  ; Severity ; Details             ;
+--------+-------+----------+---------------------+
; datain ; Input ; Info     ; Stuck at VCC        ;
+--------+-------+----------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "userDffe:directionX"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; datain  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "inversibleCompteur:Yaxis"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; val  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "carre:U0"              ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; cote[9..4]      ; Input ; Info     ; Stuck at GND ;
; cote[3]         ; Input ; Info     ; Stuck at VCC ;
; cote[2]         ; Input ; Info     ; Stuck at GND ;
; cote[1]         ; Input ; Info     ; Stuck at VCC ;
; cote[0]         ; Input ; Info     ; Stuck at GND ;
; positiony[7..6] ; Input ; Info     ; Stuck at VCC ;
; positiony[9..8] ; Input ; Info     ; Stuck at GND ;
; positiony[5..4] ; Input ; Info     ; Stuck at GND ;
; positiony[2..0] ; Input ; Info     ; Stuck at GND ;
; positiony[3]    ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 24 23:38:51 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Snaky -c Snaky
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file dffe.vhd
    Info (12022): Found design unit 1: userDffe-Behavioral
    Info (12023): Found entity 1: userDffe
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: vga-controle
    Info (12023): Found entity 1: vga
Info (12021): Found 2 design units, including 1 entities, in source file snakeSpeed.vhd
    Info (12022): Found design unit 1: snakeSpeed-Behavioral
    Info (12023): Found entity 1: snakeSpeed
Warning (12019): Can't analyze file -- file sim.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file seven_segment_decoder.vhd
    Info (12022): Found design unit 1: seven_segment_decoder-RTL
    Info (12023): Found entity 1: seven_segment_decoder
Warning (12019): Can't analyze file -- file intersection.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file headControle.vhd
    Info (12022): Found design unit 1: headControle-stateMachine
    Info (12023): Found entity 1: headControle
Info (12021): Found 2 design units, including 1 entities, in source file direction.vhd
    Info (12022): Found design unit 1: inversibleCompteur-Behavioral
    Info (12023): Found entity 1: inversibleCompteur
Info (12021): Found 2 design units, including 1 entities, in source file cptbe.vhd
    Info (12022): Found design unit 1: cptbe-Behavioral
    Info (12023): Found entity 1: cptbe
Warning (12019): Can't analyze file -- file couleur.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file controle.vhd
    Info (12022): Found design unit 1: controle-Behavioral
    Info (12023): Found entity 1: controle
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: clock_divider-RTL
    Info (12023): Found entity 1: clock_divider
Info (12021): Found 2 design units, including 1 entities, in source file carre.vhd
    Info (12022): Found design unit 1: carre-Behavioral
    Info (12023): Found entity 1: carre
Info (12021): Found 2 design units, including 1 entities, in source file button.vhd
    Info (12022): Found design unit 1: button-Behavioral
    Info (12023): Found entity 1: button
Info (12127): Elaborating entity "vga" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at vga.vhd(31): object "xAxisMove" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga.vhd(36): object "yOffset" assigned a value but never read
Info (10041): Inferred latch for "yAxisMoveInt" at vga.vhd(219)
Info (10041): Inferred latch for "xAxisMoveInt" at vga.vhd(218)
Info (12129): Elaborating entity "carre" using architecture "A:behavioral" for hierarchy "carre:U0"
Info (12129): Elaborating entity "controle" using architecture "A:behavioral" for hierarchy "controle:synch"
Info (12129): Elaborating entity "cptbe" using architecture "A:behavioral" for hierarchy "cptbe:C1"
Info (12129): Elaborating entity "cptbe" using architecture "A:behavioral" for hierarchy "cptbe:C2"
Info (12129): Elaborating entity "clock_divider" using architecture "A:rtl" for hierarchy "clock_divider:exertier"
Info (12129): Elaborating entity "inversibleCompteur" using architecture "A:behavioral" for hierarchy "inversibleCompteur:Xaxis"
Info (12129): Elaborating entity "inversibleCompteur" using architecture "A:behavioral" for hierarchy "inversibleCompteur:Yaxis"
Info (12129): Elaborating entity "button" using architecture "A:behavioral" for hierarchy "button:buttonUp"
Info (12129): Elaborating entity "headControle" using architecture "A:statemachine" for hierarchy "headControle:snakeHead"
Info (12129): Elaborating entity "userDffe" using architecture "A:behavioral" for hierarchy "userDffe:directionX"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "green[0]" is stuck at VCC
    Warning (13410): Pin "green[1]" is stuck at VCC
    Warning (13410): Pin "green[2]" is stuck at VCC
    Warning (13410): Pin "green[3]" is stuck at VCC
    Warning (13410): Pin "green[4]" is stuck at VCC
    Warning (13410): Pin "green[5]" is stuck at VCC
    Warning (13410): Pin "green[6]" is stuck at VCC
    Warning (13410): Pin "green[7]" is stuck at VCC
    Warning (13410): Pin "green[8]" is stuck at VCC
    Warning (13410): Pin "green[9]" is stuck at VCC
    Warning (13410): Pin "blue[0]" is stuck at GND
    Warning (13410): Pin "blue[1]" is stuck at GND
    Warning (13410): Pin "blue[2]" is stuck at GND
    Warning (13410): Pin "blue[3]" is stuck at GND
    Warning (13410): Pin "blue[4]" is stuck at GND
    Warning (13410): Pin "blue[5]" is stuck at GND
    Warning (13410): Pin "blue[6]" is stuck at GND
    Warning (13410): Pin "blue[7]" is stuck at GND
    Warning (13410): Pin "blue[8]" is stuck at GND
    Warning (13410): Pin "blue[9]" is stuck at GND
    Warning (13410): Pin "sync" is stuck at VCC
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Info (21057): Implemented 185 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 138 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 338 megabytes
    Info: Processing ended: Tue Apr 24 23:38:55 2012
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


