module FreqDivisor(input logic CLOCK_50,
		 output logic LEDG);
		 


endmodule
