// Seed: 623758167
module module_0 ();
  always @(posedge 1) begin : LABEL_0
    id_1 = 1'b0 ? 1'b0 : 1;
  end
  assign module_1.type_1 = 0;
endmodule
module module_5 (
    input tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    input tri1 id_3,
    output wor id_4,
    input tri1 id_5,
    output tri0 id_6,
    output supply1 id_7,
    output wor id_8,
    input tri0 id_9,
    input wire id_10,
    input supply0 id_11,
    input tri module_1,
    output tri1 id_13,
    output uwire id_14,
    input wire id_15,
    input wand id_16,
    input wire id_17,
    output wand id_18,
    input tri0 id_19,
    output supply0 id_20,
    output supply1 id_21
);
  module_0 modCall_1 ();
  wire id_23;
  assign id_21 = (1'h0) ? 1 : 1 ? id_3 : 1;
  tri1 id_24 = 1;
  initial begin : LABEL_0
    if (1) begin : LABEL_0
      cover ((-id_19 * id_2 || 1));
    end
  end
endmodule
