
__projec__1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001150  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000031c  08001320  08001320  00002320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800163c  0800163c  00003050  2**0
                  CONTENTS
  4 .ARM          00000008  0800163c  0800163c  0000263c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001644  08001644  00003050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001644  08001644  00002644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001648  08001648  00002648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000050  20000000  0800164c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000168  20000050  0800169c  00003050  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001b8  0800169c  000031b8  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00003050  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001d8f  00000000  00000000  0000307a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000008b3  00000000  00000000  00004e09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000198  00000000  00000000  000056c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000119  00000000  00000000  00005858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000d2a5  00000000  00000000  00005971  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002dc7  00000000  00000000  00012c16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00045f1e  00000000  00000000  000159dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0005b8fb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000910  00000000  00000000  0005b940  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0005c250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000050 	.word	0x20000050
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08001308 	.word	0x08001308

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000054 	.word	0x20000054
 800020c:	08001308 	.word	0x08001308

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <adc_init>:

// Define ADC sequence length of 1
#define ADC_SEQ_LEN_1 0

// Function to initialize the ADC peripheral
void adc_init(void) {
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0
    // Set PA0 to analog mode
    GPIOA->MODER |= PA0_ADC_MODE;
 80002b4:	4b0c      	ldr	r3, [pc, #48]	@ (80002e8 <adc_init+0x38>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a0b      	ldr	r2, [pc, #44]	@ (80002e8 <adc_init+0x38>)
 80002ba:	f043 0303 	orr.w	r3, r3, #3
 80002be:	6013      	str	r3, [r2, #0]

    // Enable the clock for ADC1
    RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 80002c0:	4b0a      	ldr	r3, [pc, #40]	@ (80002ec <adc_init+0x3c>)
 80002c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80002c4:	4a09      	ldr	r2, [pc, #36]	@ (80002ec <adc_init+0x3c>)
 80002c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002ca:	6453      	str	r3, [r2, #68]	@ 0x44

    // Configure ADC sequence length to 1
    ADC1->SQR1 = ADC_SEQ_LEN_1;
 80002cc:	4b08      	ldr	r3, [pc, #32]	@ (80002f0 <adc_init+0x40>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Enable the ADC peripheral
    ADC1->CR2 |= ADC_CR2_ADON;
 80002d2:	4b07      	ldr	r3, [pc, #28]	@ (80002f0 <adc_init+0x40>)
 80002d4:	689b      	ldr	r3, [r3, #8]
 80002d6:	4a06      	ldr	r2, [pc, #24]	@ (80002f0 <adc_init+0x40>)
 80002d8:	f043 0301 	orr.w	r3, r3, #1
 80002dc:	6093      	str	r3, [r2, #8]
}
 80002de:	bf00      	nop
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bc80      	pop	{r7}
 80002e4:	4770      	bx	lr
 80002e6:	bf00      	nop
 80002e8:	40020000 	.word	0x40020000
 80002ec:	40023800 	.word	0x40023800
 80002f0:	40012000 	.word	0x40012000

080002f4 <adc_start_conversion>:
    // Enable ADC interrupt in NVIC
    NVIC_EnableIRQ(ADC_IRQn);
}

// Function to start ADC conversion
void adc_start_conversion(void) {
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
    // Start ADC conversion
    ADC1->CR2 |= ADC_CR2_SWSTART;
 80002f8:	4b04      	ldr	r3, [pc, #16]	@ (800030c <adc_start_conversion+0x18>)
 80002fa:	689b      	ldr	r3, [r3, #8]
 80002fc:	4a03      	ldr	r2, [pc, #12]	@ (800030c <adc_start_conversion+0x18>)
 80002fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000302:	6093      	str	r3, [r2, #8]
}
 8000304:	bf00      	nop
 8000306:	46bd      	mov	sp, r7
 8000308:	bc80      	pop	{r7}
 800030a:	4770      	bx	lr
 800030c:	40012000 	.word	0x40012000

08000310 <adc_read>:

// Function to read the ADC conversion result
uint32_t adc_read(void) {
 8000310:	b480      	push	{r7}
 8000312:	af00      	add	r7, sp, #0
    // Wait until conversion is complete
    while (!(ADC1->SR & ADC_SR_EOC));
 8000314:	bf00      	nop
 8000316:	4b06      	ldr	r3, [pc, #24]	@ (8000330 <adc_read+0x20>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	f003 0302 	and.w	r3, r3, #2
 800031e:	2b00      	cmp	r3, #0
 8000320:	d0f9      	beq.n	8000316 <adc_read+0x6>

    // Read and return ADC data register value
    return (ADC1->DR);
 8000322:	4b03      	ldr	r3, [pc, #12]	@ (8000330 <adc_read+0x20>)
 8000324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8000326:	4618      	mov	r0, r3
 8000328:	46bd      	mov	sp, r7
 800032a:	bc80      	pop	{r7}
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop
 8000330:	40012000 	.word	0x40012000

08000334 <ADC_IRQHandler>:

// ADC interrupt handler
void ADC_IRQHandler(void) {
 8000334:	b580      	push	{r7, lr}
 8000336:	b084      	sub	sp, #16
 8000338:	af00      	add	r7, sp, #0
    // Check if end-of-conversion flag is set
    if ((ADC1->SR & ADC_SR_EOC) != 0) {
 800033a:	4b0e      	ldr	r3, [pc, #56]	@ (8000374 <ADC_IRQHandler+0x40>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	f003 0302 	and.w	r3, r3, #2
 8000342:	2b00      	cmp	r3, #0
 8000344:	d012      	beq.n	800036c <ADC_IRQHandler+0x38>
        // Clear the end-of-conversion flag
        ADC1->SR &= ~ADC_SR_EOC;
 8000346:	4b0b      	ldr	r3, [pc, #44]	@ (8000374 <ADC_IRQHandler+0x40>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	4a0a      	ldr	r2, [pc, #40]	@ (8000374 <ADC_IRQHandler+0x40>)
 800034c:	f023 0302 	bic.w	r3, r3, #2
 8000350:	6013      	str	r3, [r2, #0]

        // Read the ADC data register value
        volatile uint32_t value = ADC1->DR;
 8000352:	4b08      	ldr	r3, [pc, #32]	@ (8000374 <ADC_IRQHandler+0x40>)
 8000354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000356:	60fb      	str	r3, [r7, #12]

        // Prepare the value to be sent over UART
        char buffer[10];
        sprintf(buffer, "%lu\n\r", value);
 8000358:	68fa      	ldr	r2, [r7, #12]
 800035a:	463b      	mov	r3, r7
 800035c:	4906      	ldr	r1, [pc, #24]	@ (8000378 <ADC_IRQHandler+0x44>)
 800035e:	4618      	mov	r0, r3
 8000360:	f000 fb3a 	bl	80009d8 <siprintf>

        // Send the value over UART
        UART2_SendString(buffer);
 8000364:	463b      	mov	r3, r7
 8000366:	4618      	mov	r0, r3
 8000368:	f000 fa7c 	bl	8000864 <UART2_SendString>
    }
}
 800036c:	bf00      	nop
 800036e:	3710      	adds	r7, #16
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}
 8000374:	40012000 	.word	0x40012000
 8000378:	08001320 	.word	0x08001320

0800037c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800037c:	b480      	push	{r7}
 800037e:	b083      	sub	sp, #12
 8000380:	af00      	add	r7, sp, #0
 8000382:	4603      	mov	r3, r0
 8000384:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800038a:	2b00      	cmp	r3, #0
 800038c:	db0b      	blt.n	80003a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800038e:	79fb      	ldrb	r3, [r7, #7]
 8000390:	f003 021f 	and.w	r2, r3, #31
 8000394:	4906      	ldr	r1, [pc, #24]	@ (80003b0 <__NVIC_EnableIRQ+0x34>)
 8000396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800039a:	095b      	lsrs	r3, r3, #5
 800039c:	2001      	movs	r0, #1
 800039e:	fa00 f202 	lsl.w	r2, r0, r2
 80003a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80003a6:	bf00      	nop
 80003a8:	370c      	adds	r7, #12
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bc80      	pop	{r7}
 80003ae:	4770      	bx	lr
 80003b0:	e000e100 	.word	0xe000e100

080003b4 <Timer2_init>:

#include "interrupt.h"
#include "usart.h"

// Function to initialize Timer 2
void Timer2_init(void) {
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0
    // Enable TIM2 clock
    RCC->APB1ENR |= (1U << 0);
 80003b8:	4b12      	ldr	r3, [pc, #72]	@ (8000404 <Timer2_init+0x50>)
 80003ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003bc:	4a11      	ldr	r2, [pc, #68]	@ (8000404 <Timer2_init+0x50>)
 80003be:	f043 0301 	orr.w	r3, r3, #1
 80003c2:	6413      	str	r3, [r2, #64]	@ 0x40

    // Set the prescaler value
    TIM2->PSC = 16000 - 1;
 80003c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80003c8:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 80003cc:	629a      	str	r2, [r3, #40]	@ 0x28

    // Set the auto-reload value
    TIM2->ARR = 2000 - 1;
 80003ce:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80003d2:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80003d6:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Reset counter
    TIM2->CNT = 0;
 80003d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80003dc:	2200      	movs	r2, #0
 80003de:	625a      	str	r2, [r3, #36]	@ 0x24

    // Enable update interrupt
    TIM2->DIER |= TIM_DIER_UIE;
 80003e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80003e4:	68db      	ldr	r3, [r3, #12]
 80003e6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003ea:	f043 0301 	orr.w	r3, r3, #1
 80003ee:	60d3      	str	r3, [r2, #12]

    // Enable TIM2 interrupt in NVIC
    NVIC_EnableIRQ(TIM2_IRQn);
 80003f0:	201c      	movs	r0, #28
 80003f2:	f7ff ffc3 	bl	800037c <__NVIC_EnableIRQ>

    // Enable TIM2
    TIM2->CR1 = (1U << 0);
 80003f6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80003fa:	2201      	movs	r2, #1
 80003fc:	601a      	str	r2, [r3, #0]
}
 80003fe:	bf00      	nop
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop
 8000404:	40023800 	.word	0x40023800

08000408 <TIM2_IRQHandler>:

// Timer 2 interrupt handler
void TIM2_IRQHandler(void) {
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
    // Check if update interrupt flag is set
    if (TIM2->SR & (1U << 0)) {
 800040c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000410:	691b      	ldr	r3, [r3, #16]
 8000412:	f003 0301 	and.w	r3, r3, #1
 8000416:	2b00      	cmp	r3, #0
 8000418:	d00d      	beq.n	8000436 <TIM2_IRQHandler+0x2e>
        // Clear update interrupt flag
        TIM2->SR &= ~(1U << 0);
 800041a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800041e:	691b      	ldr	r3, [r3, #16]
 8000420:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000424:	f023 0301 	bic.w	r3, r3, #1
 8000428:	6113      	str	r3, [r2, #16]

        // Send message over UART
        UART2_SendString("\r\nTimer 2 Interrupt\r\n");
 800042a:	4804      	ldr	r0, [pc, #16]	@ (800043c <TIM2_IRQHandler+0x34>)
 800042c:	f000 fa1a 	bl	8000864 <UART2_SendString>
        UART2_SendString("Press RESET Button to return to main menu...\r\n");
 8000430:	4803      	ldr	r0, [pc, #12]	@ (8000440 <TIM2_IRQHandler+0x38>)
 8000432:	f000 fa17 	bl	8000864 <UART2_SendString>
    }
}
 8000436:	bf00      	nop
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	08001328 	.word	0x08001328
 8000440:	08001340 	.word	0x08001340

08000444 <EXTI15_10_init>:

// Function to initialize External Interrupt for lines 15 to 10
void EXTI15_10_init(void) {
 8000444:	b580      	push	{r7, lr}
 8000446:	af00      	add	r7, sp, #0
    // Enable GPIOC clock
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8000448:	4b13      	ldr	r3, [pc, #76]	@ (8000498 <EXTI15_10_init+0x54>)
 800044a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800044c:	4a12      	ldr	r2, [pc, #72]	@ (8000498 <EXTI15_10_init+0x54>)
 800044e:	f043 0304 	orr.w	r3, r3, #4
 8000452:	6313      	str	r3, [r2, #48]	@ 0x30

    // Enable SYSCFG clock
    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000454:	4b10      	ldr	r3, [pc, #64]	@ (8000498 <EXTI15_10_init+0x54>)
 8000456:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000458:	4a0f      	ldr	r2, [pc, #60]	@ (8000498 <EXTI15_10_init+0x54>)
 800045a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800045e:	6453      	str	r3, [r2, #68]	@ 0x44
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000460:	b672      	cpsid	i
}
 8000462:	bf00      	nop

    // Disable global interrupts
    __disable_irq();

    // Map EXTI line 13 to PC13
    SYSCFG->EXTICR[3] |= SYSCFG_EXTICR4_EXTI13_PC;
 8000464:	4b0d      	ldr	r3, [pc, #52]	@ (800049c <EXTI15_10_init+0x58>)
 8000466:	695b      	ldr	r3, [r3, #20]
 8000468:	4a0c      	ldr	r2, [pc, #48]	@ (800049c <EXTI15_10_init+0x58>)
 800046a:	f043 0320 	orr.w	r3, r3, #32
 800046e:	6153      	str	r3, [r2, #20]

    // Unmask EXTI line 13
    EXTI->IMR |= BUTTON_PIN;
 8000470:	4b0b      	ldr	r3, [pc, #44]	@ (80004a0 <EXTI15_10_init+0x5c>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	4a0a      	ldr	r2, [pc, #40]	@ (80004a0 <EXTI15_10_init+0x5c>)
 8000476:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800047a:	6013      	str	r3, [r2, #0]

    // Trigger on falling edge
    EXTI->FTSR |= BUTTON_PIN;
 800047c:	4b08      	ldr	r3, [pc, #32]	@ (80004a0 <EXTI15_10_init+0x5c>)
 800047e:	68db      	ldr	r3, [r3, #12]
 8000480:	4a07      	ldr	r2, [pc, #28]	@ (80004a0 <EXTI15_10_init+0x5c>)
 8000482:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000486:	60d3      	str	r3, [r2, #12]

    // Enable EXTI line 15 to 10 interrupt in NVIC
    NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000488:	2028      	movs	r0, #40	@ 0x28
 800048a:	f7ff ff77 	bl	800037c <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 800048e:	b662      	cpsie	i
}
 8000490:	bf00      	nop

    // Enable global interrupts
    __enable_irq();
}
 8000492:	bf00      	nop
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	40023800 	.word	0x40023800
 800049c:	40013800 	.word	0x40013800
 80004a0:	40013c00 	.word	0x40013c00

080004a4 <EXTI15_10_IRQHandler>:

// External Interrupt 15 to 10 handler
void EXTI15_10_IRQHandler(void) {
 80004a4:	b580      	push	{r7, lr}
 80004a6:	af00      	add	r7, sp, #0
    // Check if the interrupt was from line 13
    if (EXTI->PR & BUTTON_PIN) {
 80004a8:	4b09      	ldr	r3, [pc, #36]	@ (80004d0 <EXTI15_10_IRQHandler+0x2c>)
 80004aa:	695b      	ldr	r3, [r3, #20]
 80004ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d00b      	beq.n	80004cc <EXTI15_10_IRQHandler+0x28>
        // Clear the pending interrupt flag
        EXTI->PR |= BUTTON_PIN;
 80004b4:	4b06      	ldr	r3, [pc, #24]	@ (80004d0 <EXTI15_10_IRQHandler+0x2c>)
 80004b6:	695b      	ldr	r3, [r3, #20]
 80004b8:	4a05      	ldr	r2, [pc, #20]	@ (80004d0 <EXTI15_10_IRQHandler+0x2c>)
 80004ba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80004be:	6153      	str	r3, [r2, #20]

        // Send message over UART
        UART2_SendString("\r\nExternal Interrupt\r\n");
 80004c0:	4804      	ldr	r0, [pc, #16]	@ (80004d4 <EXTI15_10_IRQHandler+0x30>)
 80004c2:	f000 f9cf 	bl	8000864 <UART2_SendString>
        UART2_SendString("Press RESET Button to return to main menu...\r\n");
 80004c6:	4804      	ldr	r0, [pc, #16]	@ (80004d8 <EXTI15_10_IRQHandler+0x34>)
 80004c8:	f000 f9cc 	bl	8000864 <UART2_SendString>
    }
}
 80004cc:	bf00      	nop
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	40013c00 	.word	0x40013c00
 80004d4:	08001370 	.word	0x08001370
 80004d8:	08001340 	.word	0x08001340

080004dc <main>:
#include<usart.h>
#include<scc.h>
#include<operations.h>


int main(void) {
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0
    SysClockConfig();
 80004e2:	f000 f917 	bl	8000714 <SysClockConfig>
    Usart2_config();
 80004e6:	f000 f9d3 	bl	8000890 <Usart2_config>

    while (1) {
        print_menu();
 80004ea:	f000 f813 	bl	8000514 <print_menu>
        char option = receiverdata();
 80004ee:	f000 fa33 	bl	8000958 <receiverdata>
 80004f2:	4603      	mov	r3, r0
 80004f4:	71fb      	strb	r3, [r7, #7]
        UART2_SendChar(option);
 80004f6:	79fb      	ldrb	r3, [r7, #7]
 80004f8:	4618      	mov	r0, r3
 80004fa:	f000 f99b 	bl	8000834 <UART2_SendChar>
        UART2_SendString("\r\n");
 80004fe:	4804      	ldr	r0, [pc, #16]	@ (8000510 <main+0x34>)
 8000500:	f000 f9b0 	bl	8000864 <UART2_SendString>

        handle_option(option);
 8000504:	79fb      	ldrb	r3, [r7, #7]
 8000506:	4618      	mov	r0, r3
 8000508:	f000 f848 	bl	800059c <handle_option>
    while (1) {
 800050c:	bf00      	nop
 800050e:	e7ec      	b.n	80004ea <main+0xe>
 8000510:	08001388 	.word	0x08001388

08000514 <print_menu>:
#include "operations.h"
#include "usart.h"
#include "adc.h"
#include "interrupt.h"  // Include the header for interrupt functions

void print_menu(void) {
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
    UART2_SendString("======================================== \r\n");
 8000518:	480c      	ldr	r0, [pc, #48]	@ (800054c <print_menu+0x38>)
 800051a:	f000 f9a3 	bl	8000864 <UART2_SendString>
    UART2_SendString("|                PROJECT - 1           | \r\n");
 800051e:	480c      	ldr	r0, [pc, #48]	@ (8000550 <print_menu+0x3c>)
 8000520:	f000 f9a0 	bl	8000864 <UART2_SendString>
    UART2_SendString("======================================== \r\n");
 8000524:	4809      	ldr	r0, [pc, #36]	@ (800054c <print_menu+0x38>)
 8000526:	f000 f99d 	bl	8000864 <UART2_SendString>
    UART2_SendString("|      1. Start ADC Conversion         | \r\n");
 800052a:	480a      	ldr	r0, [pc, #40]	@ (8000554 <print_menu+0x40>)
 800052c:	f000 f99a 	bl	8000864 <UART2_SendString>
    UART2_SendString("|      2. Trigger Interrupt            | \r\n");
 8000530:	4809      	ldr	r0, [pc, #36]	@ (8000558 <print_menu+0x44>)
 8000532:	f000 f997 	bl	8000864 <UART2_SendString>
    UART2_SendString("|           3. Exit                    | \r\n");
 8000536:	4809      	ldr	r0, [pc, #36]	@ (800055c <print_menu+0x48>)
 8000538:	f000 f994 	bl	8000864 <UART2_SendString>
    UART2_SendString("======================================== \r\n");
 800053c:	4803      	ldr	r0, [pc, #12]	@ (800054c <print_menu+0x38>)
 800053e:	f000 f991 	bl	8000864 <UART2_SendString>
    UART2_SendString("\r\n");
 8000542:	4807      	ldr	r0, [pc, #28]	@ (8000560 <print_menu+0x4c>)
 8000544:	f000 f98e 	bl	8000864 <UART2_SendString>

}
 8000548:	bf00      	nop
 800054a:	bd80      	pop	{r7, pc}
 800054c:	0800138c 	.word	0x0800138c
 8000550:	080013b8 	.word	0x080013b8
 8000554:	080013e4 	.word	0x080013e4
 8000558:	08001410 	.word	0x08001410
 800055c:	0800143c 	.word	0x0800143c
 8000560:	08001468 	.word	0x08001468

08000564 <print_interrupt_menu>:

void print_interrupt_menu(void) {
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
    UART2_SendString("\r\n");
 8000568:	4808      	ldr	r0, [pc, #32]	@ (800058c <print_interrupt_menu+0x28>)
 800056a:	f000 f97b 	bl	8000864 <UART2_SendString>
    UART2_SendString("Select Interrupt to Trigger:\r\n");
 800056e:	4808      	ldr	r0, [pc, #32]	@ (8000590 <print_interrupt_menu+0x2c>)
 8000570:	f000 f978 	bl	8000864 <UART2_SendString>
    UART2_SendString("1. Timer Interrupt\r\n");
 8000574:	4807      	ldr	r0, [pc, #28]	@ (8000594 <print_interrupt_menu+0x30>)
 8000576:	f000 f975 	bl	8000864 <UART2_SendString>
    UART2_SendString("2. External Interrupt\r\n");
 800057a:	4807      	ldr	r0, [pc, #28]	@ (8000598 <print_interrupt_menu+0x34>)
 800057c:	f000 f972 	bl	8000864 <UART2_SendString>
    UART2_SendString("\r\n");
 8000580:	4802      	ldr	r0, [pc, #8]	@ (800058c <print_interrupt_menu+0x28>)
 8000582:	f000 f96f 	bl	8000864 <UART2_SendString>

}
 8000586:	bf00      	nop
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	08001468 	.word	0x08001468
 8000590:	0800146c 	.word	0x0800146c
 8000594:	0800148c 	.word	0x0800148c
 8000598:	080014a4 	.word	0x080014a4

0800059c <handle_option>:

void handle_option(char option) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
    switch (option) {
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	2b33      	cmp	r3, #51	@ 0x33
 80005aa:	d00c      	beq.n	80005c6 <handle_option+0x2a>
 80005ac:	2b33      	cmp	r3, #51	@ 0x33
 80005ae:	dc0d      	bgt.n	80005cc <handle_option+0x30>
 80005b0:	2b31      	cmp	r3, #49	@ 0x31
 80005b2:	d002      	beq.n	80005ba <handle_option+0x1e>
 80005b4:	2b32      	cmp	r3, #50	@ 0x32
 80005b6:	d003      	beq.n	80005c0 <handle_option+0x24>
 80005b8:	e008      	b.n	80005cc <handle_option+0x30>
        case '1':
            start_adc_conversion();
 80005ba:	f000 f811 	bl	80005e0 <start_adc_conversion>
            break;
 80005be:	e009      	b.n	80005d4 <handle_option+0x38>
        case '2':
            trigger_interrupt();
 80005c0:	f000 f860 	bl	8000684 <trigger_interrupt>
            break;
 80005c4:	e006      	b.n	80005d4 <handle_option+0x38>
        case '3':
            exit_program();
 80005c6:	f000 f89b 	bl	8000700 <exit_program>
            break;
 80005ca:	e003      	b.n	80005d4 <handle_option+0x38>
        default:
            UART2_SendString("Invalid Option! Please enter '1', '2', or '3'\r\n");
 80005cc:	4803      	ldr	r0, [pc, #12]	@ (80005dc <handle_option+0x40>)
 80005ce:	f000 f949 	bl	8000864 <UART2_SendString>
            break;
 80005d2:	bf00      	nop
    }
}
 80005d4:	bf00      	nop
 80005d6:	3708      	adds	r7, #8
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	080014bc 	.word	0x080014bc

080005e0 <start_adc_conversion>:

void start_adc_conversion(void) {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b084      	sub	sp, #16
 80005e4:	af00      	add	r7, sp, #0
    UART2_SendString("\r\n");
 80005e6:	4822      	ldr	r0, [pc, #136]	@ (8000670 <start_adc_conversion+0x90>)
 80005e8:	f000 f93c 	bl	8000864 <UART2_SendString>
    UART2_SendString("Starting ADC Conversion...\r\n");
 80005ec:	4821      	ldr	r0, [pc, #132]	@ (8000674 <start_adc_conversion+0x94>)
 80005ee:	f000 f939 	bl	8000864 <UART2_SendString>
    adc_init();
 80005f2:	f7ff fe5d 	bl	80002b0 <adc_init>
    adc_start_conversion();
 80005f6:	f7ff fe7d 	bl	80002f4 <adc_start_conversion>
    uint32_t value = adc_read();
 80005fa:	f7ff fe89 	bl	8000310 <adc_read>
 80005fe:	60f8      	str	r0, [r7, #12]
    char buffer[10];
    sprintf(buffer, "%lu\n\r", value);
 8000600:	463b      	mov	r3, r7
 8000602:	68fa      	ldr	r2, [r7, #12]
 8000604:	491c      	ldr	r1, [pc, #112]	@ (8000678 <start_adc_conversion+0x98>)
 8000606:	4618      	mov	r0, r3
 8000608:	f000 f9e6 	bl	80009d8 <siprintf>
    UART2_SendString(buffer);
 800060c:	463b      	mov	r3, r7
 800060e:	4618      	mov	r0, r3
 8000610:	f000 f928 	bl	8000864 <UART2_SendString>

    while (1)
    {
        UART2_SendString("Do you want to Continue ADC Conversion? (Y/N): ");
 8000614:	4819      	ldr	r0, [pc, #100]	@ (800067c <start_adc_conversion+0x9c>)
 8000616:	f000 f925 	bl	8000864 <UART2_SendString>
        char continue_option = receiverdata();
 800061a:	f000 f99d 	bl	8000958 <receiverdata>
 800061e:	4603      	mov	r3, r0
 8000620:	72fb      	strb	r3, [r7, #11]
        UART2_SendChar(continue_option);
 8000622:	7afb      	ldrb	r3, [r7, #11]
 8000624:	4618      	mov	r0, r3
 8000626:	f000 f905 	bl	8000834 <UART2_SendChar>
        UART2_SendString("\r\n");
 800062a:	4811      	ldr	r0, [pc, #68]	@ (8000670 <start_adc_conversion+0x90>)
 800062c:	f000 f91a 	bl	8000864 <UART2_SendString>
        if (continue_option == 'N') {
 8000630:	7afb      	ldrb	r3, [r7, #11]
 8000632:	2b4e      	cmp	r3, #78	@ 0x4e
 8000634:	d016      	beq.n	8000664 <start_adc_conversion+0x84>
            break;
        }
        else if (continue_option == 'Y') {
 8000636:	7afb      	ldrb	r3, [r7, #11]
 8000638:	2b59      	cmp	r3, #89	@ 0x59
 800063a:	d10f      	bne.n	800065c <start_adc_conversion+0x7c>
            adc_start_conversion();
 800063c:	f7ff fe5a 	bl	80002f4 <adc_start_conversion>
            value = adc_read();
 8000640:	f7ff fe66 	bl	8000310 <adc_read>
 8000644:	60f8      	str	r0, [r7, #12]
            sprintf(buffer, "%lu\n\r", value);
 8000646:	463b      	mov	r3, r7
 8000648:	68fa      	ldr	r2, [r7, #12]
 800064a:	490b      	ldr	r1, [pc, #44]	@ (8000678 <start_adc_conversion+0x98>)
 800064c:	4618      	mov	r0, r3
 800064e:	f000 f9c3 	bl	80009d8 <siprintf>
            UART2_SendString(buffer);
 8000652:	463b      	mov	r3, r7
 8000654:	4618      	mov	r0, r3
 8000656:	f000 f905 	bl	8000864 <UART2_SendString>
 800065a:	e7db      	b.n	8000614 <start_adc_conversion+0x34>
        }
        else
        {
            UART2_SendString("Invalid Option! Please enter 'y' or 'n'\r\n");
 800065c:	4808      	ldr	r0, [pc, #32]	@ (8000680 <start_adc_conversion+0xa0>)
 800065e:	f000 f901 	bl	8000864 <UART2_SendString>
    {
 8000662:	e7d7      	b.n	8000614 <start_adc_conversion+0x34>
            break;
 8000664:	bf00      	nop
        }
    }
}
 8000666:	bf00      	nop
 8000668:	3710      	adds	r7, #16
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	08001468 	.word	0x08001468
 8000674:	080014ec 	.word	0x080014ec
 8000678:	0800150c 	.word	0x0800150c
 800067c:	08001514 	.word	0x08001514
 8000680:	08001544 	.word	0x08001544

08000684 <trigger_interrupt>:

void trigger_interrupt(void) {
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
    UART2_SendString("\r\n");
 800068a:	4819      	ldr	r0, [pc, #100]	@ (80006f0 <trigger_interrupt+0x6c>)
 800068c:	f000 f8ea 	bl	8000864 <UART2_SendString>

    print_interrupt_menu();
 8000690:	f7ff ff68 	bl	8000564 <print_interrupt_menu>

    char interrupt_option = receiverdata();
 8000694:	f000 f960 	bl	8000958 <receiverdata>
 8000698:	4603      	mov	r3, r0
 800069a:	71fb      	strb	r3, [r7, #7]

    UART2_SendChar(interrupt_option);
 800069c:	79fb      	ldrb	r3, [r7, #7]
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 f8c8 	bl	8000834 <UART2_SendChar>

    UART2_SendString("\r\n");
 80006a4:	4812      	ldr	r0, [pc, #72]	@ (80006f0 <trigger_interrupt+0x6c>)
 80006a6:	f000 f8dd 	bl	8000864 <UART2_SendString>

    if (interrupt_option == '1') {
 80006aa:	79fb      	ldrb	r3, [r7, #7]
 80006ac:	2b31      	cmp	r3, #49	@ 0x31
 80006ae:	d108      	bne.n	80006c2 <trigger_interrupt+0x3e>
        UART2_SendString("\r\n");
 80006b0:	480f      	ldr	r0, [pc, #60]	@ (80006f0 <trigger_interrupt+0x6c>)
 80006b2:	f000 f8d7 	bl	8000864 <UART2_SendString>
        UART2_SendString("Triggering Timer Interrupt...\r\n");
 80006b6:	480f      	ldr	r0, [pc, #60]	@ (80006f4 <trigger_interrupt+0x70>)
 80006b8:	f000 f8d4 	bl	8000864 <UART2_SendString>

        Timer2_init();
 80006bc:	f7ff fe7a 	bl	80003b4 <Timer2_init>
    }
    else {
        UART2_SendString("\r\n");
        UART2_SendString("Invalid Option! Please enter '1' or '2'\r\n");
    }
}
 80006c0:	e012      	b.n	80006e8 <trigger_interrupt+0x64>
    else if (interrupt_option == '2') {
 80006c2:	79fb      	ldrb	r3, [r7, #7]
 80006c4:	2b32      	cmp	r3, #50	@ 0x32
 80006c6:	d109      	bne.n	80006dc <trigger_interrupt+0x58>
        UART2_SendString("\r\n");
 80006c8:	4809      	ldr	r0, [pc, #36]	@ (80006f0 <trigger_interrupt+0x6c>)
 80006ca:	f000 f8cb 	bl	8000864 <UART2_SendString>
        UART2_SendString("Triggering External Interrupt...\r\n");
 80006ce:	480a      	ldr	r0, [pc, #40]	@ (80006f8 <trigger_interrupt+0x74>)
 80006d0:	f000 f8c8 	bl	8000864 <UART2_SendString>
        EXTI15_10_init();
 80006d4:	f7ff feb6 	bl	8000444 <EXTI15_10_init>
        while(1);
 80006d8:	bf00      	nop
 80006da:	e7fd      	b.n	80006d8 <trigger_interrupt+0x54>
        UART2_SendString("\r\n");
 80006dc:	4804      	ldr	r0, [pc, #16]	@ (80006f0 <trigger_interrupt+0x6c>)
 80006de:	f000 f8c1 	bl	8000864 <UART2_SendString>
        UART2_SendString("Invalid Option! Please enter '1' or '2'\r\n");
 80006e2:	4806      	ldr	r0, [pc, #24]	@ (80006fc <trigger_interrupt+0x78>)
 80006e4:	f000 f8be 	bl	8000864 <UART2_SendString>
}
 80006e8:	bf00      	nop
 80006ea:	3708      	adds	r7, #8
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	08001468 	.word	0x08001468
 80006f4:	08001570 	.word	0x08001570
 80006f8:	08001590 	.word	0x08001590
 80006fc:	080015b4 	.word	0x080015b4

08000700 <exit_program>:

void exit_program(void) {
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0

    UART2_SendString("Exiting..............................\r\n");
 8000704:	4802      	ldr	r0, [pc, #8]	@ (8000710 <exit_program+0x10>)
 8000706:	f000 f8ad 	bl	8000864 <UART2_SendString>

    while (1);
 800070a:	bf00      	nop
 800070c:	e7fd      	b.n	800070a <exit_program+0xa>
 800070e:	bf00      	nop
 8000710:	080015e0 	.word	0x080015e0

08000714 <SysClockConfig>:

#include<scc.h>

// System Clock Configuration
void SysClockConfig (void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0

	// 1. ENABLE HSE and wait for the HSE to become Ready
	RCC->CR |= RCC_CR_HSEON;
 8000718:	4b27      	ldr	r3, [pc, #156]	@ (80007b8 <SysClockConfig+0xa4>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a26      	ldr	r2, [pc, #152]	@ (80007b8 <SysClockConfig+0xa4>)
 800071e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000722:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSERDY));
 8000724:	bf00      	nop
 8000726:	4b24      	ldr	r3, [pc, #144]	@ (80007b8 <SysClockConfig+0xa4>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800072e:	2b00      	cmp	r3, #0
 8000730:	d0f9      	beq.n	8000726 <SysClockConfig+0x12>

	// 2. Set the POWER ENABLE CLOCK and VOLTAGE REGULATOR
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000732:	4b21      	ldr	r3, [pc, #132]	@ (80007b8 <SysClockConfig+0xa4>)
 8000734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000736:	4a20      	ldr	r2, [pc, #128]	@ (80007b8 <SysClockConfig+0xa4>)
 8000738:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800073c:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR->CR |= PWR_CR_VOS;
 800073e:	4b1f      	ldr	r3, [pc, #124]	@ (80007bc <SysClockConfig+0xa8>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	4a1e      	ldr	r2, [pc, #120]	@ (80007bc <SysClockConfig+0xa8>)
 8000744:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000748:	6013      	str	r3, [r2, #0]


	// 3. Configure the FLASH PREFETCH and the LATENCY Related Settings
	FLASH->ACR = FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY_5WS;
 800074a:	4b1d      	ldr	r3, [pc, #116]	@ (80007c0 <SysClockConfig+0xac>)
 800074c:	f240 7205 	movw	r2, #1797	@ 0x705
 8000750:	601a      	str	r2, [r3, #0]

	// 4. Configure the PRESCALARS HCLK, PCLK1, PCLK2
	// AHB PR
	RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000752:	4b19      	ldr	r3, [pc, #100]	@ (80007b8 <SysClockConfig+0xa4>)
 8000754:	4a18      	ldr	r2, [pc, #96]	@ (80007b8 <SysClockConfig+0xa4>)
 8000756:	689b      	ldr	r3, [r3, #8]
 8000758:	6093      	str	r3, [r2, #8]

	// APB1 PR
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800075a:	4b17      	ldr	r3, [pc, #92]	@ (80007b8 <SysClockConfig+0xa4>)
 800075c:	689b      	ldr	r3, [r3, #8]
 800075e:	4a16      	ldr	r2, [pc, #88]	@ (80007b8 <SysClockConfig+0xa4>)
 8000760:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8000764:	6093      	str	r3, [r2, #8]

	// APB2 PR
	RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000766:	4b14      	ldr	r3, [pc, #80]	@ (80007b8 <SysClockConfig+0xa4>)
 8000768:	689b      	ldr	r3, [r3, #8]
 800076a:	4a13      	ldr	r2, [pc, #76]	@ (80007b8 <SysClockConfig+0xa4>)
 800076c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000770:	6093      	str	r3, [r2, #8]


	// 5. Configure the MAIN PLL
	RCC->PLLCFGR = (PLL_M <<0) | (PLL_N << 6) | (PLL_P <<16) | (RCC_PLLCFGR_PLLSRC_HSE);
 8000772:	4b11      	ldr	r3, [pc, #68]	@ (80007b8 <SysClockConfig+0xa4>)
 8000774:	4a13      	ldr	r2, [pc, #76]	@ (80007c4 <SysClockConfig+0xb0>)
 8000776:	605a      	str	r2, [r3, #4]

	// 6. Enable the PLL and wait for it to become ready
	RCC->CR |= RCC_CR_PLLON;
 8000778:	4b0f      	ldr	r3, [pc, #60]	@ (80007b8 <SysClockConfig+0xa4>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	4a0e      	ldr	r2, [pc, #56]	@ (80007b8 <SysClockConfig+0xa4>)
 800077e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000782:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_PLLRDY));
 8000784:	bf00      	nop
 8000786:	4b0c      	ldr	r3, [pc, #48]	@ (80007b8 <SysClockConfig+0xa4>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800078e:	2b00      	cmp	r3, #0
 8000790:	d0f9      	beq.n	8000786 <SysClockConfig+0x72>

	// 7. Select the Clock Source and wait for it to be set
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000792:	4b09      	ldr	r3, [pc, #36]	@ (80007b8 <SysClockConfig+0xa4>)
 8000794:	689b      	ldr	r3, [r3, #8]
 8000796:	4a08      	ldr	r2, [pc, #32]	@ (80007b8 <SysClockConfig+0xa4>)
 8000798:	f043 0302 	orr.w	r3, r3, #2
 800079c:	6093      	str	r3, [r2, #8]
	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 800079e:	bf00      	nop
 80007a0:	4b05      	ldr	r3, [pc, #20]	@ (80007b8 <SysClockConfig+0xa4>)
 80007a2:	689b      	ldr	r3, [r3, #8]
 80007a4:	f003 030c 	and.w	r3, r3, #12
 80007a8:	2b08      	cmp	r3, #8
 80007aa:	d1f9      	bne.n	80007a0 <SysClockConfig+0x8c>
}
 80007ac:	bf00      	nop
 80007ae:	bf00      	nop
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bc80      	pop	{r7}
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	40023800 	.word	0x40023800
 80007bc:	40007000 	.word	0x40007000
 80007c0:	40023c00 	.word	0x40023c00
 80007c4:	00402d04 	.word	0x00402d04

080007c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b086      	sub	sp, #24
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007d0:	4a14      	ldr	r2, [pc, #80]	@ (8000824 <_sbrk+0x5c>)
 80007d2:	4b15      	ldr	r3, [pc, #84]	@ (8000828 <_sbrk+0x60>)
 80007d4:	1ad3      	subs	r3, r2, r3
 80007d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007d8:	697b      	ldr	r3, [r7, #20]
 80007da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007dc:	4b13      	ldr	r3, [pc, #76]	@ (800082c <_sbrk+0x64>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d102      	bne.n	80007ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007e4:	4b11      	ldr	r3, [pc, #68]	@ (800082c <_sbrk+0x64>)
 80007e6:	4a12      	ldr	r2, [pc, #72]	@ (8000830 <_sbrk+0x68>)
 80007e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007ea:	4b10      	ldr	r3, [pc, #64]	@ (800082c <_sbrk+0x64>)
 80007ec:	681a      	ldr	r2, [r3, #0]
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	4413      	add	r3, r2
 80007f2:	693a      	ldr	r2, [r7, #16]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d207      	bcs.n	8000808 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007f8:	f000 f90e 	bl	8000a18 <__errno>
 80007fc:	4603      	mov	r3, r0
 80007fe:	220c      	movs	r2, #12
 8000800:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000802:	f04f 33ff 	mov.w	r3, #4294967295
 8000806:	e009      	b.n	800081c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000808:	4b08      	ldr	r3, [pc, #32]	@ (800082c <_sbrk+0x64>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800080e:	4b07      	ldr	r3, [pc, #28]	@ (800082c <_sbrk+0x64>)
 8000810:	681a      	ldr	r2, [r3, #0]
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	4413      	add	r3, r2
 8000816:	4a05      	ldr	r2, [pc, #20]	@ (800082c <_sbrk+0x64>)
 8000818:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800081a:	68fb      	ldr	r3, [r7, #12]
}
 800081c:	4618      	mov	r0, r3
 800081e:	3718      	adds	r7, #24
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20020000 	.word	0x20020000
 8000828:	00000400 	.word	0x00000400
 800082c:	2000006c 	.word	0x2000006c
 8000830:	200001b8 	.word	0x200001b8

08000834 <UART2_SendChar>:


#include<usart.h>

// UART Configuration and functions
void UART2_SendChar(char ch) {
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	4603      	mov	r3, r0
 800083c:	71fb      	strb	r3, [r7, #7]
    USART2->DR = ch;
 800083e:	4a08      	ldr	r2, [pc, #32]	@ (8000860 <UART2_SendChar+0x2c>)
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	6053      	str	r3, [r2, #4]
    while (!(USART2->SR & (1 << 6))); // Wait for TC bit to set
 8000844:	bf00      	nop
 8000846:	4b06      	ldr	r3, [pc, #24]	@ (8000860 <UART2_SendChar+0x2c>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800084e:	2b00      	cmp	r3, #0
 8000850:	d0f9      	beq.n	8000846 <UART2_SendChar+0x12>
}
 8000852:	bf00      	nop
 8000854:	bf00      	nop
 8000856:	370c      	adds	r7, #12
 8000858:	46bd      	mov	sp, r7
 800085a:	bc80      	pop	{r7}
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	40004400 	.word	0x40004400

08000864 <UART2_SendString>:

void UART2_SendString(char *string) {
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
    while (*string != '\0') {
 800086c:	e007      	b.n	800087e <UART2_SendString+0x1a>
        UART2_SendChar(*string);
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	4618      	mov	r0, r3
 8000874:	f7ff ffde 	bl	8000834 <UART2_SendChar>
        string++;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	3301      	adds	r3, #1
 800087c:	607b      	str	r3, [r7, #4]
    while (*string != '\0') {
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d1f3      	bne.n	800086e <UART2_SendString+0xa>
    }
}
 8000886:	bf00      	nop
 8000888:	bf00      	nop
 800088a:	3708      	adds	r7, #8
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}

08000890 <Usart2_config>:

void Usart2_config(void) {
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= (1 << 0);  // GPIOA enabled
 8000894:	4b2d      	ldr	r3, [pc, #180]	@ (800094c <Usart2_config+0xbc>)
 8000896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000898:	4a2c      	ldr	r2, [pc, #176]	@ (800094c <Usart2_config+0xbc>)
 800089a:	f043 0301 	orr.w	r3, r3, #1
 800089e:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB1ENR |= (1 << 17); // USART2 enabled
 80008a0:	4b2a      	ldr	r3, [pc, #168]	@ (800094c <Usart2_config+0xbc>)
 80008a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008a4:	4a29      	ldr	r2, [pc, #164]	@ (800094c <Usart2_config+0xbc>)
 80008a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008aa:	6413      	str	r3, [r2, #64]	@ 0x40

    GPIOA->MODER |= (2 << 4);  // Alternate function for PA2
 80008ac:	4b28      	ldr	r3, [pc, #160]	@ (8000950 <Usart2_config+0xc0>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a27      	ldr	r2, [pc, #156]	@ (8000950 <Usart2_config+0xc0>)
 80008b2:	f043 0320 	orr.w	r3, r3, #32
 80008b6:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (2 << 6);  // Alternate function for PA3
 80008b8:	4b25      	ldr	r3, [pc, #148]	@ (8000950 <Usart2_config+0xc0>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4a24      	ldr	r2, [pc, #144]	@ (8000950 <Usart2_config+0xc0>)
 80008be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008c2:	6013      	str	r3, [r2, #0]

    GPIOA->OSPEEDR |= (3 << 4);
 80008c4:	4b22      	ldr	r3, [pc, #136]	@ (8000950 <Usart2_config+0xc0>)
 80008c6:	689b      	ldr	r3, [r3, #8]
 80008c8:	4a21      	ldr	r2, [pc, #132]	@ (8000950 <Usart2_config+0xc0>)
 80008ca:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80008ce:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |= (3 << 6);
 80008d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000950 <Usart2_config+0xc0>)
 80008d2:	689b      	ldr	r3, [r3, #8]
 80008d4:	4a1e      	ldr	r2, [pc, #120]	@ (8000950 <Usart2_config+0xc0>)
 80008d6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80008da:	6093      	str	r3, [r2, #8]

    GPIOA->AFR[0] |= (7 << 8);  // AF7 for PA2
 80008dc:	4b1c      	ldr	r3, [pc, #112]	@ (8000950 <Usart2_config+0xc0>)
 80008de:	6a1b      	ldr	r3, [r3, #32]
 80008e0:	4a1b      	ldr	r2, [pc, #108]	@ (8000950 <Usart2_config+0xc0>)
 80008e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80008e6:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= (7 << 12); // AF7 for PA3
 80008e8:	4b19      	ldr	r3, [pc, #100]	@ (8000950 <Usart2_config+0xc0>)
 80008ea:	6a1b      	ldr	r3, [r3, #32]
 80008ec:	4a18      	ldr	r2, [pc, #96]	@ (8000950 <Usart2_config+0xc0>)
 80008ee:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 80008f2:	6213      	str	r3, [r2, #32]

    USART2->CR1 = 0x00;        // Clear all
 80008f4:	4b17      	ldr	r3, [pc, #92]	@ (8000954 <Usart2_config+0xc4>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	60da      	str	r2, [r3, #12]
    USART2->CR1 |= (1 << 13);  // Enable USART2
 80008fa:	4b16      	ldr	r3, [pc, #88]	@ (8000954 <Usart2_config+0xc4>)
 80008fc:	68db      	ldr	r3, [r3, #12]
 80008fe:	4a15      	ldr	r2, [pc, #84]	@ (8000954 <Usart2_config+0xc4>)
 8000900:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000904:	60d3      	str	r3, [r2, #12]
    USART2->CR1 &= ~(1 << 12); // M bit in USART_CR1 to define the word length
 8000906:	4b13      	ldr	r3, [pc, #76]	@ (8000954 <Usart2_config+0xc4>)
 8000908:	68db      	ldr	r3, [r3, #12]
 800090a:	4a12      	ldr	r2, [pc, #72]	@ (8000954 <Usart2_config+0xc4>)
 800090c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000910:	60d3      	str	r3, [r2, #12]
    USART2->BRR |= (1 << 0);   // USART_BRR register
 8000912:	4b10      	ldr	r3, [pc, #64]	@ (8000954 <Usart2_config+0xc4>)
 8000914:	689b      	ldr	r3, [r3, #8]
 8000916:	4a0f      	ldr	r2, [pc, #60]	@ (8000954 <Usart2_config+0xc4>)
 8000918:	f043 0301 	orr.w	r3, r3, #1
 800091c:	6093      	str	r3, [r2, #8]
    USART2->BRR |= (24 << 4);  // USART_BRR register -> 11000
 800091e:	4b0d      	ldr	r3, [pc, #52]	@ (8000954 <Usart2_config+0xc4>)
 8000920:	689b      	ldr	r3, [r3, #8]
 8000922:	4a0c      	ldr	r2, [pc, #48]	@ (8000954 <Usart2_config+0xc4>)
 8000924:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8000928:	6093      	str	r3, [r2, #8]
    USART2->CR1 |= (1 << 2);   // Receiver RE enabled
 800092a:	4b0a      	ldr	r3, [pc, #40]	@ (8000954 <Usart2_config+0xc4>)
 800092c:	68db      	ldr	r3, [r3, #12]
 800092e:	4a09      	ldr	r2, [pc, #36]	@ (8000954 <Usart2_config+0xc4>)
 8000930:	f043 0304 	orr.w	r3, r3, #4
 8000934:	60d3      	str	r3, [r2, #12]
    USART2->CR1 |= (1 << 3);   // Transmitter TE enabled
 8000936:	4b07      	ldr	r3, [pc, #28]	@ (8000954 <Usart2_config+0xc4>)
 8000938:	68db      	ldr	r3, [r3, #12]
 800093a:	4a06      	ldr	r2, [pc, #24]	@ (8000954 <Usart2_config+0xc4>)
 800093c:	f043 0308 	orr.w	r3, r3, #8
 8000940:	60d3      	str	r3, [r2, #12]
}
 8000942:	bf00      	nop
 8000944:	46bd      	mov	sp, r7
 8000946:	bc80      	pop	{r7}
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop
 800094c:	40023800 	.word	0x40023800
 8000950:	40020000 	.word	0x40020000
 8000954:	40004400 	.word	0x40004400

08000958 <receiverdata>:

uint8_t receiverdata(void) {
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
    while (!(USART2->SR & (1 << 5))); // Wait for RXNE bit to set
 800095e:	bf00      	nop
 8000960:	4b07      	ldr	r3, [pc, #28]	@ (8000980 <receiverdata+0x28>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	f003 0320 	and.w	r3, r3, #32
 8000968:	2b00      	cmp	r3, #0
 800096a:	d0f9      	beq.n	8000960 <receiverdata+0x8>
    uint8_t data = USART2->DR;
 800096c:	4b04      	ldr	r3, [pc, #16]	@ (8000980 <receiverdata+0x28>)
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	71fb      	strb	r3, [r7, #7]
    return data;
 8000972:	79fb      	ldrb	r3, [r7, #7]
}
 8000974:	4618      	mov	r0, r3
 8000976:	370c      	adds	r7, #12
 8000978:	46bd      	mov	sp, r7
 800097a:	bc80      	pop	{r7}
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	40004400 	.word	0x40004400

08000984 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000984:	480d      	ldr	r0, [pc, #52]	@ (80009bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000986:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000988:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800098c:	480c      	ldr	r0, [pc, #48]	@ (80009c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800098e:	490d      	ldr	r1, [pc, #52]	@ (80009c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000990:	4a0d      	ldr	r2, [pc, #52]	@ (80009c8 <LoopForever+0xe>)
  movs r3, #0
 8000992:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000994:	e002      	b.n	800099c <LoopCopyDataInit>

08000996 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000996:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000998:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800099a:	3304      	adds	r3, #4

0800099c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800099c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800099e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009a0:	d3f9      	bcc.n	8000996 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009a2:	4a0a      	ldr	r2, [pc, #40]	@ (80009cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80009a4:	4c0a      	ldr	r4, [pc, #40]	@ (80009d0 <LoopForever+0x16>)
  movs r3, #0
 80009a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009a8:	e001      	b.n	80009ae <LoopFillZerobss>

080009aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009ac:	3204      	adds	r2, #4

080009ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009b0:	d3fb      	bcc.n	80009aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80009b2:	f000 f837 	bl	8000a24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009b6:	f7ff fd91 	bl	80004dc <main>

080009ba <LoopForever>:

LoopForever:
  b LoopForever
 80009ba:	e7fe      	b.n	80009ba <LoopForever>
  ldr   r0, =_estack
 80009bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009c4:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 80009c8:	0800164c 	.word	0x0800164c
  ldr r2, =_sbss
 80009cc:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 80009d0:	200001b8 	.word	0x200001b8

080009d4 <BusFault_Handler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009d4:	e7fe      	b.n	80009d4 <BusFault_Handler>
	...

080009d8 <siprintf>:
 80009d8:	b40e      	push	{r1, r2, r3}
 80009da:	b500      	push	{lr}
 80009dc:	b09c      	sub	sp, #112	@ 0x70
 80009de:	ab1d      	add	r3, sp, #116	@ 0x74
 80009e0:	9002      	str	r0, [sp, #8]
 80009e2:	9006      	str	r0, [sp, #24]
 80009e4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80009e8:	4809      	ldr	r0, [pc, #36]	@ (8000a10 <siprintf+0x38>)
 80009ea:	9107      	str	r1, [sp, #28]
 80009ec:	9104      	str	r1, [sp, #16]
 80009ee:	4909      	ldr	r1, [pc, #36]	@ (8000a14 <siprintf+0x3c>)
 80009f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80009f4:	9105      	str	r1, [sp, #20]
 80009f6:	6800      	ldr	r0, [r0, #0]
 80009f8:	9301      	str	r3, [sp, #4]
 80009fa:	a902      	add	r1, sp, #8
 80009fc:	f000 f98c 	bl	8000d18 <_svfiprintf_r>
 8000a00:	9b02      	ldr	r3, [sp, #8]
 8000a02:	2200      	movs	r2, #0
 8000a04:	701a      	strb	r2, [r3, #0]
 8000a06:	b01c      	add	sp, #112	@ 0x70
 8000a08:	f85d eb04 	ldr.w	lr, [sp], #4
 8000a0c:	b003      	add	sp, #12
 8000a0e:	4770      	bx	lr
 8000a10:	20000000 	.word	0x20000000
 8000a14:	ffff0208 	.word	0xffff0208

08000a18 <__errno>:
 8000a18:	4b01      	ldr	r3, [pc, #4]	@ (8000a20 <__errno+0x8>)
 8000a1a:	6818      	ldr	r0, [r3, #0]
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	20000000 	.word	0x20000000

08000a24 <__libc_init_array>:
 8000a24:	b570      	push	{r4, r5, r6, lr}
 8000a26:	4d0d      	ldr	r5, [pc, #52]	@ (8000a5c <__libc_init_array+0x38>)
 8000a28:	4c0d      	ldr	r4, [pc, #52]	@ (8000a60 <__libc_init_array+0x3c>)
 8000a2a:	1b64      	subs	r4, r4, r5
 8000a2c:	10a4      	asrs	r4, r4, #2
 8000a2e:	2600      	movs	r6, #0
 8000a30:	42a6      	cmp	r6, r4
 8000a32:	d109      	bne.n	8000a48 <__libc_init_array+0x24>
 8000a34:	4d0b      	ldr	r5, [pc, #44]	@ (8000a64 <__libc_init_array+0x40>)
 8000a36:	4c0c      	ldr	r4, [pc, #48]	@ (8000a68 <__libc_init_array+0x44>)
 8000a38:	f000 fc66 	bl	8001308 <_init>
 8000a3c:	1b64      	subs	r4, r4, r5
 8000a3e:	10a4      	asrs	r4, r4, #2
 8000a40:	2600      	movs	r6, #0
 8000a42:	42a6      	cmp	r6, r4
 8000a44:	d105      	bne.n	8000a52 <__libc_init_array+0x2e>
 8000a46:	bd70      	pop	{r4, r5, r6, pc}
 8000a48:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a4c:	4798      	blx	r3
 8000a4e:	3601      	adds	r6, #1
 8000a50:	e7ee      	b.n	8000a30 <__libc_init_array+0xc>
 8000a52:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a56:	4798      	blx	r3
 8000a58:	3601      	adds	r6, #1
 8000a5a:	e7f2      	b.n	8000a42 <__libc_init_array+0x1e>
 8000a5c:	08001644 	.word	0x08001644
 8000a60:	08001644 	.word	0x08001644
 8000a64:	08001644 	.word	0x08001644
 8000a68:	08001648 	.word	0x08001648

08000a6c <__retarget_lock_acquire_recursive>:
 8000a6c:	4770      	bx	lr

08000a6e <__retarget_lock_release_recursive>:
 8000a6e:	4770      	bx	lr

08000a70 <_free_r>:
 8000a70:	b538      	push	{r3, r4, r5, lr}
 8000a72:	4605      	mov	r5, r0
 8000a74:	2900      	cmp	r1, #0
 8000a76:	d041      	beq.n	8000afc <_free_r+0x8c>
 8000a78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000a7c:	1f0c      	subs	r4, r1, #4
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	bfb8      	it	lt
 8000a82:	18e4      	addlt	r4, r4, r3
 8000a84:	f000 f8e0 	bl	8000c48 <__malloc_lock>
 8000a88:	4a1d      	ldr	r2, [pc, #116]	@ (8000b00 <_free_r+0x90>)
 8000a8a:	6813      	ldr	r3, [r2, #0]
 8000a8c:	b933      	cbnz	r3, 8000a9c <_free_r+0x2c>
 8000a8e:	6063      	str	r3, [r4, #4]
 8000a90:	6014      	str	r4, [r2, #0]
 8000a92:	4628      	mov	r0, r5
 8000a94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000a98:	f000 b8dc 	b.w	8000c54 <__malloc_unlock>
 8000a9c:	42a3      	cmp	r3, r4
 8000a9e:	d908      	bls.n	8000ab2 <_free_r+0x42>
 8000aa0:	6820      	ldr	r0, [r4, #0]
 8000aa2:	1821      	adds	r1, r4, r0
 8000aa4:	428b      	cmp	r3, r1
 8000aa6:	bf01      	itttt	eq
 8000aa8:	6819      	ldreq	r1, [r3, #0]
 8000aaa:	685b      	ldreq	r3, [r3, #4]
 8000aac:	1809      	addeq	r1, r1, r0
 8000aae:	6021      	streq	r1, [r4, #0]
 8000ab0:	e7ed      	b.n	8000a8e <_free_r+0x1e>
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	685b      	ldr	r3, [r3, #4]
 8000ab6:	b10b      	cbz	r3, 8000abc <_free_r+0x4c>
 8000ab8:	42a3      	cmp	r3, r4
 8000aba:	d9fa      	bls.n	8000ab2 <_free_r+0x42>
 8000abc:	6811      	ldr	r1, [r2, #0]
 8000abe:	1850      	adds	r0, r2, r1
 8000ac0:	42a0      	cmp	r0, r4
 8000ac2:	d10b      	bne.n	8000adc <_free_r+0x6c>
 8000ac4:	6820      	ldr	r0, [r4, #0]
 8000ac6:	4401      	add	r1, r0
 8000ac8:	1850      	adds	r0, r2, r1
 8000aca:	4283      	cmp	r3, r0
 8000acc:	6011      	str	r1, [r2, #0]
 8000ace:	d1e0      	bne.n	8000a92 <_free_r+0x22>
 8000ad0:	6818      	ldr	r0, [r3, #0]
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	6053      	str	r3, [r2, #4]
 8000ad6:	4408      	add	r0, r1
 8000ad8:	6010      	str	r0, [r2, #0]
 8000ada:	e7da      	b.n	8000a92 <_free_r+0x22>
 8000adc:	d902      	bls.n	8000ae4 <_free_r+0x74>
 8000ade:	230c      	movs	r3, #12
 8000ae0:	602b      	str	r3, [r5, #0]
 8000ae2:	e7d6      	b.n	8000a92 <_free_r+0x22>
 8000ae4:	6820      	ldr	r0, [r4, #0]
 8000ae6:	1821      	adds	r1, r4, r0
 8000ae8:	428b      	cmp	r3, r1
 8000aea:	bf04      	itt	eq
 8000aec:	6819      	ldreq	r1, [r3, #0]
 8000aee:	685b      	ldreq	r3, [r3, #4]
 8000af0:	6063      	str	r3, [r4, #4]
 8000af2:	bf04      	itt	eq
 8000af4:	1809      	addeq	r1, r1, r0
 8000af6:	6021      	streq	r1, [r4, #0]
 8000af8:	6054      	str	r4, [r2, #4]
 8000afa:	e7ca      	b.n	8000a92 <_free_r+0x22>
 8000afc:	bd38      	pop	{r3, r4, r5, pc}
 8000afe:	bf00      	nop
 8000b00:	200001b4 	.word	0x200001b4

08000b04 <sbrk_aligned>:
 8000b04:	b570      	push	{r4, r5, r6, lr}
 8000b06:	4e0f      	ldr	r6, [pc, #60]	@ (8000b44 <sbrk_aligned+0x40>)
 8000b08:	460c      	mov	r4, r1
 8000b0a:	6831      	ldr	r1, [r6, #0]
 8000b0c:	4605      	mov	r5, r0
 8000b0e:	b911      	cbnz	r1, 8000b16 <sbrk_aligned+0x12>
 8000b10:	f000 fba6 	bl	8001260 <_sbrk_r>
 8000b14:	6030      	str	r0, [r6, #0]
 8000b16:	4621      	mov	r1, r4
 8000b18:	4628      	mov	r0, r5
 8000b1a:	f000 fba1 	bl	8001260 <_sbrk_r>
 8000b1e:	1c43      	adds	r3, r0, #1
 8000b20:	d103      	bne.n	8000b2a <sbrk_aligned+0x26>
 8000b22:	f04f 34ff 	mov.w	r4, #4294967295
 8000b26:	4620      	mov	r0, r4
 8000b28:	bd70      	pop	{r4, r5, r6, pc}
 8000b2a:	1cc4      	adds	r4, r0, #3
 8000b2c:	f024 0403 	bic.w	r4, r4, #3
 8000b30:	42a0      	cmp	r0, r4
 8000b32:	d0f8      	beq.n	8000b26 <sbrk_aligned+0x22>
 8000b34:	1a21      	subs	r1, r4, r0
 8000b36:	4628      	mov	r0, r5
 8000b38:	f000 fb92 	bl	8001260 <_sbrk_r>
 8000b3c:	3001      	adds	r0, #1
 8000b3e:	d1f2      	bne.n	8000b26 <sbrk_aligned+0x22>
 8000b40:	e7ef      	b.n	8000b22 <sbrk_aligned+0x1e>
 8000b42:	bf00      	nop
 8000b44:	200001b0 	.word	0x200001b0

08000b48 <_malloc_r>:
 8000b48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000b4c:	1ccd      	adds	r5, r1, #3
 8000b4e:	f025 0503 	bic.w	r5, r5, #3
 8000b52:	3508      	adds	r5, #8
 8000b54:	2d0c      	cmp	r5, #12
 8000b56:	bf38      	it	cc
 8000b58:	250c      	movcc	r5, #12
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	4606      	mov	r6, r0
 8000b5e:	db01      	blt.n	8000b64 <_malloc_r+0x1c>
 8000b60:	42a9      	cmp	r1, r5
 8000b62:	d904      	bls.n	8000b6e <_malloc_r+0x26>
 8000b64:	230c      	movs	r3, #12
 8000b66:	6033      	str	r3, [r6, #0]
 8000b68:	2000      	movs	r0, #0
 8000b6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000b6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000c44 <_malloc_r+0xfc>
 8000b72:	f000 f869 	bl	8000c48 <__malloc_lock>
 8000b76:	f8d8 3000 	ldr.w	r3, [r8]
 8000b7a:	461c      	mov	r4, r3
 8000b7c:	bb44      	cbnz	r4, 8000bd0 <_malloc_r+0x88>
 8000b7e:	4629      	mov	r1, r5
 8000b80:	4630      	mov	r0, r6
 8000b82:	f7ff ffbf 	bl	8000b04 <sbrk_aligned>
 8000b86:	1c43      	adds	r3, r0, #1
 8000b88:	4604      	mov	r4, r0
 8000b8a:	d158      	bne.n	8000c3e <_malloc_r+0xf6>
 8000b8c:	f8d8 4000 	ldr.w	r4, [r8]
 8000b90:	4627      	mov	r7, r4
 8000b92:	2f00      	cmp	r7, #0
 8000b94:	d143      	bne.n	8000c1e <_malloc_r+0xd6>
 8000b96:	2c00      	cmp	r4, #0
 8000b98:	d04b      	beq.n	8000c32 <_malloc_r+0xea>
 8000b9a:	6823      	ldr	r3, [r4, #0]
 8000b9c:	4639      	mov	r1, r7
 8000b9e:	4630      	mov	r0, r6
 8000ba0:	eb04 0903 	add.w	r9, r4, r3
 8000ba4:	f000 fb5c 	bl	8001260 <_sbrk_r>
 8000ba8:	4581      	cmp	r9, r0
 8000baa:	d142      	bne.n	8000c32 <_malloc_r+0xea>
 8000bac:	6821      	ldr	r1, [r4, #0]
 8000bae:	1a6d      	subs	r5, r5, r1
 8000bb0:	4629      	mov	r1, r5
 8000bb2:	4630      	mov	r0, r6
 8000bb4:	f7ff ffa6 	bl	8000b04 <sbrk_aligned>
 8000bb8:	3001      	adds	r0, #1
 8000bba:	d03a      	beq.n	8000c32 <_malloc_r+0xea>
 8000bbc:	6823      	ldr	r3, [r4, #0]
 8000bbe:	442b      	add	r3, r5
 8000bc0:	6023      	str	r3, [r4, #0]
 8000bc2:	f8d8 3000 	ldr.w	r3, [r8]
 8000bc6:	685a      	ldr	r2, [r3, #4]
 8000bc8:	bb62      	cbnz	r2, 8000c24 <_malloc_r+0xdc>
 8000bca:	f8c8 7000 	str.w	r7, [r8]
 8000bce:	e00f      	b.n	8000bf0 <_malloc_r+0xa8>
 8000bd0:	6822      	ldr	r2, [r4, #0]
 8000bd2:	1b52      	subs	r2, r2, r5
 8000bd4:	d420      	bmi.n	8000c18 <_malloc_r+0xd0>
 8000bd6:	2a0b      	cmp	r2, #11
 8000bd8:	d917      	bls.n	8000c0a <_malloc_r+0xc2>
 8000bda:	1961      	adds	r1, r4, r5
 8000bdc:	42a3      	cmp	r3, r4
 8000bde:	6025      	str	r5, [r4, #0]
 8000be0:	bf18      	it	ne
 8000be2:	6059      	strne	r1, [r3, #4]
 8000be4:	6863      	ldr	r3, [r4, #4]
 8000be6:	bf08      	it	eq
 8000be8:	f8c8 1000 	streq.w	r1, [r8]
 8000bec:	5162      	str	r2, [r4, r5]
 8000bee:	604b      	str	r3, [r1, #4]
 8000bf0:	4630      	mov	r0, r6
 8000bf2:	f000 f82f 	bl	8000c54 <__malloc_unlock>
 8000bf6:	f104 000b 	add.w	r0, r4, #11
 8000bfa:	1d23      	adds	r3, r4, #4
 8000bfc:	f020 0007 	bic.w	r0, r0, #7
 8000c00:	1ac2      	subs	r2, r0, r3
 8000c02:	bf1c      	itt	ne
 8000c04:	1a1b      	subne	r3, r3, r0
 8000c06:	50a3      	strne	r3, [r4, r2]
 8000c08:	e7af      	b.n	8000b6a <_malloc_r+0x22>
 8000c0a:	6862      	ldr	r2, [r4, #4]
 8000c0c:	42a3      	cmp	r3, r4
 8000c0e:	bf0c      	ite	eq
 8000c10:	f8c8 2000 	streq.w	r2, [r8]
 8000c14:	605a      	strne	r2, [r3, #4]
 8000c16:	e7eb      	b.n	8000bf0 <_malloc_r+0xa8>
 8000c18:	4623      	mov	r3, r4
 8000c1a:	6864      	ldr	r4, [r4, #4]
 8000c1c:	e7ae      	b.n	8000b7c <_malloc_r+0x34>
 8000c1e:	463c      	mov	r4, r7
 8000c20:	687f      	ldr	r7, [r7, #4]
 8000c22:	e7b6      	b.n	8000b92 <_malloc_r+0x4a>
 8000c24:	461a      	mov	r2, r3
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	42a3      	cmp	r3, r4
 8000c2a:	d1fb      	bne.n	8000c24 <_malloc_r+0xdc>
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	6053      	str	r3, [r2, #4]
 8000c30:	e7de      	b.n	8000bf0 <_malloc_r+0xa8>
 8000c32:	230c      	movs	r3, #12
 8000c34:	6033      	str	r3, [r6, #0]
 8000c36:	4630      	mov	r0, r6
 8000c38:	f000 f80c 	bl	8000c54 <__malloc_unlock>
 8000c3c:	e794      	b.n	8000b68 <_malloc_r+0x20>
 8000c3e:	6005      	str	r5, [r0, #0]
 8000c40:	e7d6      	b.n	8000bf0 <_malloc_r+0xa8>
 8000c42:	bf00      	nop
 8000c44:	200001b4 	.word	0x200001b4

08000c48 <__malloc_lock>:
 8000c48:	4801      	ldr	r0, [pc, #4]	@ (8000c50 <__malloc_lock+0x8>)
 8000c4a:	f7ff bf0f 	b.w	8000a6c <__retarget_lock_acquire_recursive>
 8000c4e:	bf00      	nop
 8000c50:	200001ac 	.word	0x200001ac

08000c54 <__malloc_unlock>:
 8000c54:	4801      	ldr	r0, [pc, #4]	@ (8000c5c <__malloc_unlock+0x8>)
 8000c56:	f7ff bf0a 	b.w	8000a6e <__retarget_lock_release_recursive>
 8000c5a:	bf00      	nop
 8000c5c:	200001ac 	.word	0x200001ac

08000c60 <__ssputs_r>:
 8000c60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c64:	688e      	ldr	r6, [r1, #8]
 8000c66:	461f      	mov	r7, r3
 8000c68:	42be      	cmp	r6, r7
 8000c6a:	680b      	ldr	r3, [r1, #0]
 8000c6c:	4682      	mov	sl, r0
 8000c6e:	460c      	mov	r4, r1
 8000c70:	4690      	mov	r8, r2
 8000c72:	d82d      	bhi.n	8000cd0 <__ssputs_r+0x70>
 8000c74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000c78:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000c7c:	d026      	beq.n	8000ccc <__ssputs_r+0x6c>
 8000c7e:	6965      	ldr	r5, [r4, #20]
 8000c80:	6909      	ldr	r1, [r1, #16]
 8000c82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000c86:	eba3 0901 	sub.w	r9, r3, r1
 8000c8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000c8e:	1c7b      	adds	r3, r7, #1
 8000c90:	444b      	add	r3, r9
 8000c92:	106d      	asrs	r5, r5, #1
 8000c94:	429d      	cmp	r5, r3
 8000c96:	bf38      	it	cc
 8000c98:	461d      	movcc	r5, r3
 8000c9a:	0553      	lsls	r3, r2, #21
 8000c9c:	d527      	bpl.n	8000cee <__ssputs_r+0x8e>
 8000c9e:	4629      	mov	r1, r5
 8000ca0:	f7ff ff52 	bl	8000b48 <_malloc_r>
 8000ca4:	4606      	mov	r6, r0
 8000ca6:	b360      	cbz	r0, 8000d02 <__ssputs_r+0xa2>
 8000ca8:	6921      	ldr	r1, [r4, #16]
 8000caa:	464a      	mov	r2, r9
 8000cac:	f000 fae8 	bl	8001280 <memcpy>
 8000cb0:	89a3      	ldrh	r3, [r4, #12]
 8000cb2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000cb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000cba:	81a3      	strh	r3, [r4, #12]
 8000cbc:	6126      	str	r6, [r4, #16]
 8000cbe:	6165      	str	r5, [r4, #20]
 8000cc0:	444e      	add	r6, r9
 8000cc2:	eba5 0509 	sub.w	r5, r5, r9
 8000cc6:	6026      	str	r6, [r4, #0]
 8000cc8:	60a5      	str	r5, [r4, #8]
 8000cca:	463e      	mov	r6, r7
 8000ccc:	42be      	cmp	r6, r7
 8000cce:	d900      	bls.n	8000cd2 <__ssputs_r+0x72>
 8000cd0:	463e      	mov	r6, r7
 8000cd2:	6820      	ldr	r0, [r4, #0]
 8000cd4:	4632      	mov	r2, r6
 8000cd6:	4641      	mov	r1, r8
 8000cd8:	f000 faa8 	bl	800122c <memmove>
 8000cdc:	68a3      	ldr	r3, [r4, #8]
 8000cde:	1b9b      	subs	r3, r3, r6
 8000ce0:	60a3      	str	r3, [r4, #8]
 8000ce2:	6823      	ldr	r3, [r4, #0]
 8000ce4:	4433      	add	r3, r6
 8000ce6:	6023      	str	r3, [r4, #0]
 8000ce8:	2000      	movs	r0, #0
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	462a      	mov	r2, r5
 8000cf0:	f000 fad4 	bl	800129c <_realloc_r>
 8000cf4:	4606      	mov	r6, r0
 8000cf6:	2800      	cmp	r0, #0
 8000cf8:	d1e0      	bne.n	8000cbc <__ssputs_r+0x5c>
 8000cfa:	6921      	ldr	r1, [r4, #16]
 8000cfc:	4650      	mov	r0, sl
 8000cfe:	f7ff feb7 	bl	8000a70 <_free_r>
 8000d02:	230c      	movs	r3, #12
 8000d04:	f8ca 3000 	str.w	r3, [sl]
 8000d08:	89a3      	ldrh	r3, [r4, #12]
 8000d0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d0e:	81a3      	strh	r3, [r4, #12]
 8000d10:	f04f 30ff 	mov.w	r0, #4294967295
 8000d14:	e7e9      	b.n	8000cea <__ssputs_r+0x8a>
	...

08000d18 <_svfiprintf_r>:
 8000d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d1c:	4698      	mov	r8, r3
 8000d1e:	898b      	ldrh	r3, [r1, #12]
 8000d20:	061b      	lsls	r3, r3, #24
 8000d22:	b09d      	sub	sp, #116	@ 0x74
 8000d24:	4607      	mov	r7, r0
 8000d26:	460d      	mov	r5, r1
 8000d28:	4614      	mov	r4, r2
 8000d2a:	d510      	bpl.n	8000d4e <_svfiprintf_r+0x36>
 8000d2c:	690b      	ldr	r3, [r1, #16]
 8000d2e:	b973      	cbnz	r3, 8000d4e <_svfiprintf_r+0x36>
 8000d30:	2140      	movs	r1, #64	@ 0x40
 8000d32:	f7ff ff09 	bl	8000b48 <_malloc_r>
 8000d36:	6028      	str	r0, [r5, #0]
 8000d38:	6128      	str	r0, [r5, #16]
 8000d3a:	b930      	cbnz	r0, 8000d4a <_svfiprintf_r+0x32>
 8000d3c:	230c      	movs	r3, #12
 8000d3e:	603b      	str	r3, [r7, #0]
 8000d40:	f04f 30ff 	mov.w	r0, #4294967295
 8000d44:	b01d      	add	sp, #116	@ 0x74
 8000d46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d4a:	2340      	movs	r3, #64	@ 0x40
 8000d4c:	616b      	str	r3, [r5, #20]
 8000d4e:	2300      	movs	r3, #0
 8000d50:	9309      	str	r3, [sp, #36]	@ 0x24
 8000d52:	2320      	movs	r3, #32
 8000d54:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000d58:	f8cd 800c 	str.w	r8, [sp, #12]
 8000d5c:	2330      	movs	r3, #48	@ 0x30
 8000d5e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000efc <_svfiprintf_r+0x1e4>
 8000d62:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000d66:	f04f 0901 	mov.w	r9, #1
 8000d6a:	4623      	mov	r3, r4
 8000d6c:	469a      	mov	sl, r3
 8000d6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000d72:	b10a      	cbz	r2, 8000d78 <_svfiprintf_r+0x60>
 8000d74:	2a25      	cmp	r2, #37	@ 0x25
 8000d76:	d1f9      	bne.n	8000d6c <_svfiprintf_r+0x54>
 8000d78:	ebba 0b04 	subs.w	fp, sl, r4
 8000d7c:	d00b      	beq.n	8000d96 <_svfiprintf_r+0x7e>
 8000d7e:	465b      	mov	r3, fp
 8000d80:	4622      	mov	r2, r4
 8000d82:	4629      	mov	r1, r5
 8000d84:	4638      	mov	r0, r7
 8000d86:	f7ff ff6b 	bl	8000c60 <__ssputs_r>
 8000d8a:	3001      	adds	r0, #1
 8000d8c:	f000 80a7 	beq.w	8000ede <_svfiprintf_r+0x1c6>
 8000d90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000d92:	445a      	add	r2, fp
 8000d94:	9209      	str	r2, [sp, #36]	@ 0x24
 8000d96:	f89a 3000 	ldrb.w	r3, [sl]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	f000 809f 	beq.w	8000ede <_svfiprintf_r+0x1c6>
 8000da0:	2300      	movs	r3, #0
 8000da2:	f04f 32ff 	mov.w	r2, #4294967295
 8000da6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000daa:	f10a 0a01 	add.w	sl, sl, #1
 8000dae:	9304      	str	r3, [sp, #16]
 8000db0:	9307      	str	r3, [sp, #28]
 8000db2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000db6:	931a      	str	r3, [sp, #104]	@ 0x68
 8000db8:	4654      	mov	r4, sl
 8000dba:	2205      	movs	r2, #5
 8000dbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000dc0:	484e      	ldr	r0, [pc, #312]	@ (8000efc <_svfiprintf_r+0x1e4>)
 8000dc2:	f7ff fa25 	bl	8000210 <memchr>
 8000dc6:	9a04      	ldr	r2, [sp, #16]
 8000dc8:	b9d8      	cbnz	r0, 8000e02 <_svfiprintf_r+0xea>
 8000dca:	06d0      	lsls	r0, r2, #27
 8000dcc:	bf44      	itt	mi
 8000dce:	2320      	movmi	r3, #32
 8000dd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000dd4:	0711      	lsls	r1, r2, #28
 8000dd6:	bf44      	itt	mi
 8000dd8:	232b      	movmi	r3, #43	@ 0x2b
 8000dda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000dde:	f89a 3000 	ldrb.w	r3, [sl]
 8000de2:	2b2a      	cmp	r3, #42	@ 0x2a
 8000de4:	d015      	beq.n	8000e12 <_svfiprintf_r+0xfa>
 8000de6:	9a07      	ldr	r2, [sp, #28]
 8000de8:	4654      	mov	r4, sl
 8000dea:	2000      	movs	r0, #0
 8000dec:	f04f 0c0a 	mov.w	ip, #10
 8000df0:	4621      	mov	r1, r4
 8000df2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000df6:	3b30      	subs	r3, #48	@ 0x30
 8000df8:	2b09      	cmp	r3, #9
 8000dfa:	d94b      	bls.n	8000e94 <_svfiprintf_r+0x17c>
 8000dfc:	b1b0      	cbz	r0, 8000e2c <_svfiprintf_r+0x114>
 8000dfe:	9207      	str	r2, [sp, #28]
 8000e00:	e014      	b.n	8000e2c <_svfiprintf_r+0x114>
 8000e02:	eba0 0308 	sub.w	r3, r0, r8
 8000e06:	fa09 f303 	lsl.w	r3, r9, r3
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	9304      	str	r3, [sp, #16]
 8000e0e:	46a2      	mov	sl, r4
 8000e10:	e7d2      	b.n	8000db8 <_svfiprintf_r+0xa0>
 8000e12:	9b03      	ldr	r3, [sp, #12]
 8000e14:	1d19      	adds	r1, r3, #4
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	9103      	str	r1, [sp, #12]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	bfbb      	ittet	lt
 8000e1e:	425b      	neglt	r3, r3
 8000e20:	f042 0202 	orrlt.w	r2, r2, #2
 8000e24:	9307      	strge	r3, [sp, #28]
 8000e26:	9307      	strlt	r3, [sp, #28]
 8000e28:	bfb8      	it	lt
 8000e2a:	9204      	strlt	r2, [sp, #16]
 8000e2c:	7823      	ldrb	r3, [r4, #0]
 8000e2e:	2b2e      	cmp	r3, #46	@ 0x2e
 8000e30:	d10a      	bne.n	8000e48 <_svfiprintf_r+0x130>
 8000e32:	7863      	ldrb	r3, [r4, #1]
 8000e34:	2b2a      	cmp	r3, #42	@ 0x2a
 8000e36:	d132      	bne.n	8000e9e <_svfiprintf_r+0x186>
 8000e38:	9b03      	ldr	r3, [sp, #12]
 8000e3a:	1d1a      	adds	r2, r3, #4
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	9203      	str	r2, [sp, #12]
 8000e40:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000e44:	3402      	adds	r4, #2
 8000e46:	9305      	str	r3, [sp, #20]
 8000e48:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8000f00 <_svfiprintf_r+0x1e8>
 8000e4c:	7821      	ldrb	r1, [r4, #0]
 8000e4e:	2203      	movs	r2, #3
 8000e50:	4650      	mov	r0, sl
 8000e52:	f7ff f9dd 	bl	8000210 <memchr>
 8000e56:	b138      	cbz	r0, 8000e68 <_svfiprintf_r+0x150>
 8000e58:	9b04      	ldr	r3, [sp, #16]
 8000e5a:	eba0 000a 	sub.w	r0, r0, sl
 8000e5e:	2240      	movs	r2, #64	@ 0x40
 8000e60:	4082      	lsls	r2, r0
 8000e62:	4313      	orrs	r3, r2
 8000e64:	3401      	adds	r4, #1
 8000e66:	9304      	str	r3, [sp, #16]
 8000e68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000e6c:	4825      	ldr	r0, [pc, #148]	@ (8000f04 <_svfiprintf_r+0x1ec>)
 8000e6e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000e72:	2206      	movs	r2, #6
 8000e74:	f7ff f9cc 	bl	8000210 <memchr>
 8000e78:	2800      	cmp	r0, #0
 8000e7a:	d036      	beq.n	8000eea <_svfiprintf_r+0x1d2>
 8000e7c:	4b22      	ldr	r3, [pc, #136]	@ (8000f08 <_svfiprintf_r+0x1f0>)
 8000e7e:	bb1b      	cbnz	r3, 8000ec8 <_svfiprintf_r+0x1b0>
 8000e80:	9b03      	ldr	r3, [sp, #12]
 8000e82:	3307      	adds	r3, #7
 8000e84:	f023 0307 	bic.w	r3, r3, #7
 8000e88:	3308      	adds	r3, #8
 8000e8a:	9303      	str	r3, [sp, #12]
 8000e8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000e8e:	4433      	add	r3, r6
 8000e90:	9309      	str	r3, [sp, #36]	@ 0x24
 8000e92:	e76a      	b.n	8000d6a <_svfiprintf_r+0x52>
 8000e94:	fb0c 3202 	mla	r2, ip, r2, r3
 8000e98:	460c      	mov	r4, r1
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	e7a8      	b.n	8000df0 <_svfiprintf_r+0xd8>
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	3401      	adds	r4, #1
 8000ea2:	9305      	str	r3, [sp, #20]
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	f04f 0c0a 	mov.w	ip, #10
 8000eaa:	4620      	mov	r0, r4
 8000eac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000eb0:	3a30      	subs	r2, #48	@ 0x30
 8000eb2:	2a09      	cmp	r2, #9
 8000eb4:	d903      	bls.n	8000ebe <_svfiprintf_r+0x1a6>
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d0c6      	beq.n	8000e48 <_svfiprintf_r+0x130>
 8000eba:	9105      	str	r1, [sp, #20]
 8000ebc:	e7c4      	b.n	8000e48 <_svfiprintf_r+0x130>
 8000ebe:	fb0c 2101 	mla	r1, ip, r1, r2
 8000ec2:	4604      	mov	r4, r0
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	e7f0      	b.n	8000eaa <_svfiprintf_r+0x192>
 8000ec8:	ab03      	add	r3, sp, #12
 8000eca:	9300      	str	r3, [sp, #0]
 8000ecc:	462a      	mov	r2, r5
 8000ece:	4b0f      	ldr	r3, [pc, #60]	@ (8000f0c <_svfiprintf_r+0x1f4>)
 8000ed0:	a904      	add	r1, sp, #16
 8000ed2:	4638      	mov	r0, r7
 8000ed4:	f3af 8000 	nop.w
 8000ed8:	1c42      	adds	r2, r0, #1
 8000eda:	4606      	mov	r6, r0
 8000edc:	d1d6      	bne.n	8000e8c <_svfiprintf_r+0x174>
 8000ede:	89ab      	ldrh	r3, [r5, #12]
 8000ee0:	065b      	lsls	r3, r3, #25
 8000ee2:	f53f af2d 	bmi.w	8000d40 <_svfiprintf_r+0x28>
 8000ee6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000ee8:	e72c      	b.n	8000d44 <_svfiprintf_r+0x2c>
 8000eea:	ab03      	add	r3, sp, #12
 8000eec:	9300      	str	r3, [sp, #0]
 8000eee:	462a      	mov	r2, r5
 8000ef0:	4b06      	ldr	r3, [pc, #24]	@ (8000f0c <_svfiprintf_r+0x1f4>)
 8000ef2:	a904      	add	r1, sp, #16
 8000ef4:	4638      	mov	r0, r7
 8000ef6:	f000 f879 	bl	8000fec <_printf_i>
 8000efa:	e7ed      	b.n	8000ed8 <_svfiprintf_r+0x1c0>
 8000efc:	08001608 	.word	0x08001608
 8000f00:	0800160e 	.word	0x0800160e
 8000f04:	08001612 	.word	0x08001612
 8000f08:	00000000 	.word	0x00000000
 8000f0c:	08000c61 	.word	0x08000c61

08000f10 <_printf_common>:
 8000f10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f14:	4616      	mov	r6, r2
 8000f16:	4698      	mov	r8, r3
 8000f18:	688a      	ldr	r2, [r1, #8]
 8000f1a:	690b      	ldr	r3, [r1, #16]
 8000f1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000f20:	4293      	cmp	r3, r2
 8000f22:	bfb8      	it	lt
 8000f24:	4613      	movlt	r3, r2
 8000f26:	6033      	str	r3, [r6, #0]
 8000f28:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000f2c:	4607      	mov	r7, r0
 8000f2e:	460c      	mov	r4, r1
 8000f30:	b10a      	cbz	r2, 8000f36 <_printf_common+0x26>
 8000f32:	3301      	adds	r3, #1
 8000f34:	6033      	str	r3, [r6, #0]
 8000f36:	6823      	ldr	r3, [r4, #0]
 8000f38:	0699      	lsls	r1, r3, #26
 8000f3a:	bf42      	ittt	mi
 8000f3c:	6833      	ldrmi	r3, [r6, #0]
 8000f3e:	3302      	addmi	r3, #2
 8000f40:	6033      	strmi	r3, [r6, #0]
 8000f42:	6825      	ldr	r5, [r4, #0]
 8000f44:	f015 0506 	ands.w	r5, r5, #6
 8000f48:	d106      	bne.n	8000f58 <_printf_common+0x48>
 8000f4a:	f104 0a19 	add.w	sl, r4, #25
 8000f4e:	68e3      	ldr	r3, [r4, #12]
 8000f50:	6832      	ldr	r2, [r6, #0]
 8000f52:	1a9b      	subs	r3, r3, r2
 8000f54:	42ab      	cmp	r3, r5
 8000f56:	dc26      	bgt.n	8000fa6 <_printf_common+0x96>
 8000f58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000f5c:	6822      	ldr	r2, [r4, #0]
 8000f5e:	3b00      	subs	r3, #0
 8000f60:	bf18      	it	ne
 8000f62:	2301      	movne	r3, #1
 8000f64:	0692      	lsls	r2, r2, #26
 8000f66:	d42b      	bmi.n	8000fc0 <_printf_common+0xb0>
 8000f68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000f6c:	4641      	mov	r1, r8
 8000f6e:	4638      	mov	r0, r7
 8000f70:	47c8      	blx	r9
 8000f72:	3001      	adds	r0, #1
 8000f74:	d01e      	beq.n	8000fb4 <_printf_common+0xa4>
 8000f76:	6823      	ldr	r3, [r4, #0]
 8000f78:	6922      	ldr	r2, [r4, #16]
 8000f7a:	f003 0306 	and.w	r3, r3, #6
 8000f7e:	2b04      	cmp	r3, #4
 8000f80:	bf02      	ittt	eq
 8000f82:	68e5      	ldreq	r5, [r4, #12]
 8000f84:	6833      	ldreq	r3, [r6, #0]
 8000f86:	1aed      	subeq	r5, r5, r3
 8000f88:	68a3      	ldr	r3, [r4, #8]
 8000f8a:	bf0c      	ite	eq
 8000f8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000f90:	2500      	movne	r5, #0
 8000f92:	4293      	cmp	r3, r2
 8000f94:	bfc4      	itt	gt
 8000f96:	1a9b      	subgt	r3, r3, r2
 8000f98:	18ed      	addgt	r5, r5, r3
 8000f9a:	2600      	movs	r6, #0
 8000f9c:	341a      	adds	r4, #26
 8000f9e:	42b5      	cmp	r5, r6
 8000fa0:	d11a      	bne.n	8000fd8 <_printf_common+0xc8>
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	e008      	b.n	8000fb8 <_printf_common+0xa8>
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	4652      	mov	r2, sl
 8000faa:	4641      	mov	r1, r8
 8000fac:	4638      	mov	r0, r7
 8000fae:	47c8      	blx	r9
 8000fb0:	3001      	adds	r0, #1
 8000fb2:	d103      	bne.n	8000fbc <_printf_common+0xac>
 8000fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fbc:	3501      	adds	r5, #1
 8000fbe:	e7c6      	b.n	8000f4e <_printf_common+0x3e>
 8000fc0:	18e1      	adds	r1, r4, r3
 8000fc2:	1c5a      	adds	r2, r3, #1
 8000fc4:	2030      	movs	r0, #48	@ 0x30
 8000fc6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8000fca:	4422      	add	r2, r4
 8000fcc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8000fd0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8000fd4:	3302      	adds	r3, #2
 8000fd6:	e7c7      	b.n	8000f68 <_printf_common+0x58>
 8000fd8:	2301      	movs	r3, #1
 8000fda:	4622      	mov	r2, r4
 8000fdc:	4641      	mov	r1, r8
 8000fde:	4638      	mov	r0, r7
 8000fe0:	47c8      	blx	r9
 8000fe2:	3001      	adds	r0, #1
 8000fe4:	d0e6      	beq.n	8000fb4 <_printf_common+0xa4>
 8000fe6:	3601      	adds	r6, #1
 8000fe8:	e7d9      	b.n	8000f9e <_printf_common+0x8e>
	...

08000fec <_printf_i>:
 8000fec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000ff0:	7e0f      	ldrb	r7, [r1, #24]
 8000ff2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8000ff4:	2f78      	cmp	r7, #120	@ 0x78
 8000ff6:	4691      	mov	r9, r2
 8000ff8:	4680      	mov	r8, r0
 8000ffa:	460c      	mov	r4, r1
 8000ffc:	469a      	mov	sl, r3
 8000ffe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001002:	d807      	bhi.n	8001014 <_printf_i+0x28>
 8001004:	2f62      	cmp	r7, #98	@ 0x62
 8001006:	d80a      	bhi.n	800101e <_printf_i+0x32>
 8001008:	2f00      	cmp	r7, #0
 800100a:	f000 80d2 	beq.w	80011b2 <_printf_i+0x1c6>
 800100e:	2f58      	cmp	r7, #88	@ 0x58
 8001010:	f000 80b9 	beq.w	8001186 <_printf_i+0x19a>
 8001014:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001018:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800101c:	e03a      	b.n	8001094 <_printf_i+0xa8>
 800101e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001022:	2b15      	cmp	r3, #21
 8001024:	d8f6      	bhi.n	8001014 <_printf_i+0x28>
 8001026:	a101      	add	r1, pc, #4	@ (adr r1, 800102c <_printf_i+0x40>)
 8001028:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800102c:	08001085 	.word	0x08001085
 8001030:	08001099 	.word	0x08001099
 8001034:	08001015 	.word	0x08001015
 8001038:	08001015 	.word	0x08001015
 800103c:	08001015 	.word	0x08001015
 8001040:	08001015 	.word	0x08001015
 8001044:	08001099 	.word	0x08001099
 8001048:	08001015 	.word	0x08001015
 800104c:	08001015 	.word	0x08001015
 8001050:	08001015 	.word	0x08001015
 8001054:	08001015 	.word	0x08001015
 8001058:	08001199 	.word	0x08001199
 800105c:	080010c3 	.word	0x080010c3
 8001060:	08001153 	.word	0x08001153
 8001064:	08001015 	.word	0x08001015
 8001068:	08001015 	.word	0x08001015
 800106c:	080011bb 	.word	0x080011bb
 8001070:	08001015 	.word	0x08001015
 8001074:	080010c3 	.word	0x080010c3
 8001078:	08001015 	.word	0x08001015
 800107c:	08001015 	.word	0x08001015
 8001080:	0800115b 	.word	0x0800115b
 8001084:	6833      	ldr	r3, [r6, #0]
 8001086:	1d1a      	adds	r2, r3, #4
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	6032      	str	r2, [r6, #0]
 800108c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001090:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001094:	2301      	movs	r3, #1
 8001096:	e09d      	b.n	80011d4 <_printf_i+0x1e8>
 8001098:	6833      	ldr	r3, [r6, #0]
 800109a:	6820      	ldr	r0, [r4, #0]
 800109c:	1d19      	adds	r1, r3, #4
 800109e:	6031      	str	r1, [r6, #0]
 80010a0:	0606      	lsls	r6, r0, #24
 80010a2:	d501      	bpl.n	80010a8 <_printf_i+0xbc>
 80010a4:	681d      	ldr	r5, [r3, #0]
 80010a6:	e003      	b.n	80010b0 <_printf_i+0xc4>
 80010a8:	0645      	lsls	r5, r0, #25
 80010aa:	d5fb      	bpl.n	80010a4 <_printf_i+0xb8>
 80010ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80010b0:	2d00      	cmp	r5, #0
 80010b2:	da03      	bge.n	80010bc <_printf_i+0xd0>
 80010b4:	232d      	movs	r3, #45	@ 0x2d
 80010b6:	426d      	negs	r5, r5
 80010b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80010bc:	4859      	ldr	r0, [pc, #356]	@ (8001224 <_printf_i+0x238>)
 80010be:	230a      	movs	r3, #10
 80010c0:	e011      	b.n	80010e6 <_printf_i+0xfa>
 80010c2:	6821      	ldr	r1, [r4, #0]
 80010c4:	6833      	ldr	r3, [r6, #0]
 80010c6:	0608      	lsls	r0, r1, #24
 80010c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80010cc:	d402      	bmi.n	80010d4 <_printf_i+0xe8>
 80010ce:	0649      	lsls	r1, r1, #25
 80010d0:	bf48      	it	mi
 80010d2:	b2ad      	uxthmi	r5, r5
 80010d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80010d6:	4853      	ldr	r0, [pc, #332]	@ (8001224 <_printf_i+0x238>)
 80010d8:	6033      	str	r3, [r6, #0]
 80010da:	bf14      	ite	ne
 80010dc:	230a      	movne	r3, #10
 80010de:	2308      	moveq	r3, #8
 80010e0:	2100      	movs	r1, #0
 80010e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80010e6:	6866      	ldr	r6, [r4, #4]
 80010e8:	60a6      	str	r6, [r4, #8]
 80010ea:	2e00      	cmp	r6, #0
 80010ec:	bfa2      	ittt	ge
 80010ee:	6821      	ldrge	r1, [r4, #0]
 80010f0:	f021 0104 	bicge.w	r1, r1, #4
 80010f4:	6021      	strge	r1, [r4, #0]
 80010f6:	b90d      	cbnz	r5, 80010fc <_printf_i+0x110>
 80010f8:	2e00      	cmp	r6, #0
 80010fa:	d04b      	beq.n	8001194 <_printf_i+0x1a8>
 80010fc:	4616      	mov	r6, r2
 80010fe:	fbb5 f1f3 	udiv	r1, r5, r3
 8001102:	fb03 5711 	mls	r7, r3, r1, r5
 8001106:	5dc7      	ldrb	r7, [r0, r7]
 8001108:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800110c:	462f      	mov	r7, r5
 800110e:	42bb      	cmp	r3, r7
 8001110:	460d      	mov	r5, r1
 8001112:	d9f4      	bls.n	80010fe <_printf_i+0x112>
 8001114:	2b08      	cmp	r3, #8
 8001116:	d10b      	bne.n	8001130 <_printf_i+0x144>
 8001118:	6823      	ldr	r3, [r4, #0]
 800111a:	07df      	lsls	r7, r3, #31
 800111c:	d508      	bpl.n	8001130 <_printf_i+0x144>
 800111e:	6923      	ldr	r3, [r4, #16]
 8001120:	6861      	ldr	r1, [r4, #4]
 8001122:	4299      	cmp	r1, r3
 8001124:	bfde      	ittt	le
 8001126:	2330      	movle	r3, #48	@ 0x30
 8001128:	f806 3c01 	strble.w	r3, [r6, #-1]
 800112c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001130:	1b92      	subs	r2, r2, r6
 8001132:	6122      	str	r2, [r4, #16]
 8001134:	f8cd a000 	str.w	sl, [sp]
 8001138:	464b      	mov	r3, r9
 800113a:	aa03      	add	r2, sp, #12
 800113c:	4621      	mov	r1, r4
 800113e:	4640      	mov	r0, r8
 8001140:	f7ff fee6 	bl	8000f10 <_printf_common>
 8001144:	3001      	adds	r0, #1
 8001146:	d14a      	bne.n	80011de <_printf_i+0x1f2>
 8001148:	f04f 30ff 	mov.w	r0, #4294967295
 800114c:	b004      	add	sp, #16
 800114e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001152:	6823      	ldr	r3, [r4, #0]
 8001154:	f043 0320 	orr.w	r3, r3, #32
 8001158:	6023      	str	r3, [r4, #0]
 800115a:	4833      	ldr	r0, [pc, #204]	@ (8001228 <_printf_i+0x23c>)
 800115c:	2778      	movs	r7, #120	@ 0x78
 800115e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001162:	6823      	ldr	r3, [r4, #0]
 8001164:	6831      	ldr	r1, [r6, #0]
 8001166:	061f      	lsls	r7, r3, #24
 8001168:	f851 5b04 	ldr.w	r5, [r1], #4
 800116c:	d402      	bmi.n	8001174 <_printf_i+0x188>
 800116e:	065f      	lsls	r7, r3, #25
 8001170:	bf48      	it	mi
 8001172:	b2ad      	uxthmi	r5, r5
 8001174:	6031      	str	r1, [r6, #0]
 8001176:	07d9      	lsls	r1, r3, #31
 8001178:	bf44      	itt	mi
 800117a:	f043 0320 	orrmi.w	r3, r3, #32
 800117e:	6023      	strmi	r3, [r4, #0]
 8001180:	b11d      	cbz	r5, 800118a <_printf_i+0x19e>
 8001182:	2310      	movs	r3, #16
 8001184:	e7ac      	b.n	80010e0 <_printf_i+0xf4>
 8001186:	4827      	ldr	r0, [pc, #156]	@ (8001224 <_printf_i+0x238>)
 8001188:	e7e9      	b.n	800115e <_printf_i+0x172>
 800118a:	6823      	ldr	r3, [r4, #0]
 800118c:	f023 0320 	bic.w	r3, r3, #32
 8001190:	6023      	str	r3, [r4, #0]
 8001192:	e7f6      	b.n	8001182 <_printf_i+0x196>
 8001194:	4616      	mov	r6, r2
 8001196:	e7bd      	b.n	8001114 <_printf_i+0x128>
 8001198:	6833      	ldr	r3, [r6, #0]
 800119a:	6825      	ldr	r5, [r4, #0]
 800119c:	6961      	ldr	r1, [r4, #20]
 800119e:	1d18      	adds	r0, r3, #4
 80011a0:	6030      	str	r0, [r6, #0]
 80011a2:	062e      	lsls	r6, r5, #24
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	d501      	bpl.n	80011ac <_printf_i+0x1c0>
 80011a8:	6019      	str	r1, [r3, #0]
 80011aa:	e002      	b.n	80011b2 <_printf_i+0x1c6>
 80011ac:	0668      	lsls	r0, r5, #25
 80011ae:	d5fb      	bpl.n	80011a8 <_printf_i+0x1bc>
 80011b0:	8019      	strh	r1, [r3, #0]
 80011b2:	2300      	movs	r3, #0
 80011b4:	6123      	str	r3, [r4, #16]
 80011b6:	4616      	mov	r6, r2
 80011b8:	e7bc      	b.n	8001134 <_printf_i+0x148>
 80011ba:	6833      	ldr	r3, [r6, #0]
 80011bc:	1d1a      	adds	r2, r3, #4
 80011be:	6032      	str	r2, [r6, #0]
 80011c0:	681e      	ldr	r6, [r3, #0]
 80011c2:	6862      	ldr	r2, [r4, #4]
 80011c4:	2100      	movs	r1, #0
 80011c6:	4630      	mov	r0, r6
 80011c8:	f7ff f822 	bl	8000210 <memchr>
 80011cc:	b108      	cbz	r0, 80011d2 <_printf_i+0x1e6>
 80011ce:	1b80      	subs	r0, r0, r6
 80011d0:	6060      	str	r0, [r4, #4]
 80011d2:	6863      	ldr	r3, [r4, #4]
 80011d4:	6123      	str	r3, [r4, #16]
 80011d6:	2300      	movs	r3, #0
 80011d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80011dc:	e7aa      	b.n	8001134 <_printf_i+0x148>
 80011de:	6923      	ldr	r3, [r4, #16]
 80011e0:	4632      	mov	r2, r6
 80011e2:	4649      	mov	r1, r9
 80011e4:	4640      	mov	r0, r8
 80011e6:	47d0      	blx	sl
 80011e8:	3001      	adds	r0, #1
 80011ea:	d0ad      	beq.n	8001148 <_printf_i+0x15c>
 80011ec:	6823      	ldr	r3, [r4, #0]
 80011ee:	079b      	lsls	r3, r3, #30
 80011f0:	d413      	bmi.n	800121a <_printf_i+0x22e>
 80011f2:	68e0      	ldr	r0, [r4, #12]
 80011f4:	9b03      	ldr	r3, [sp, #12]
 80011f6:	4298      	cmp	r0, r3
 80011f8:	bfb8      	it	lt
 80011fa:	4618      	movlt	r0, r3
 80011fc:	e7a6      	b.n	800114c <_printf_i+0x160>
 80011fe:	2301      	movs	r3, #1
 8001200:	4632      	mov	r2, r6
 8001202:	4649      	mov	r1, r9
 8001204:	4640      	mov	r0, r8
 8001206:	47d0      	blx	sl
 8001208:	3001      	adds	r0, #1
 800120a:	d09d      	beq.n	8001148 <_printf_i+0x15c>
 800120c:	3501      	adds	r5, #1
 800120e:	68e3      	ldr	r3, [r4, #12]
 8001210:	9903      	ldr	r1, [sp, #12]
 8001212:	1a5b      	subs	r3, r3, r1
 8001214:	42ab      	cmp	r3, r5
 8001216:	dcf2      	bgt.n	80011fe <_printf_i+0x212>
 8001218:	e7eb      	b.n	80011f2 <_printf_i+0x206>
 800121a:	2500      	movs	r5, #0
 800121c:	f104 0619 	add.w	r6, r4, #25
 8001220:	e7f5      	b.n	800120e <_printf_i+0x222>
 8001222:	bf00      	nop
 8001224:	08001619 	.word	0x08001619
 8001228:	0800162a 	.word	0x0800162a

0800122c <memmove>:
 800122c:	4288      	cmp	r0, r1
 800122e:	b510      	push	{r4, lr}
 8001230:	eb01 0402 	add.w	r4, r1, r2
 8001234:	d902      	bls.n	800123c <memmove+0x10>
 8001236:	4284      	cmp	r4, r0
 8001238:	4623      	mov	r3, r4
 800123a:	d807      	bhi.n	800124c <memmove+0x20>
 800123c:	1e43      	subs	r3, r0, #1
 800123e:	42a1      	cmp	r1, r4
 8001240:	d008      	beq.n	8001254 <memmove+0x28>
 8001242:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001246:	f803 2f01 	strb.w	r2, [r3, #1]!
 800124a:	e7f8      	b.n	800123e <memmove+0x12>
 800124c:	4402      	add	r2, r0
 800124e:	4601      	mov	r1, r0
 8001250:	428a      	cmp	r2, r1
 8001252:	d100      	bne.n	8001256 <memmove+0x2a>
 8001254:	bd10      	pop	{r4, pc}
 8001256:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800125a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800125e:	e7f7      	b.n	8001250 <memmove+0x24>

08001260 <_sbrk_r>:
 8001260:	b538      	push	{r3, r4, r5, lr}
 8001262:	4d06      	ldr	r5, [pc, #24]	@ (800127c <_sbrk_r+0x1c>)
 8001264:	2300      	movs	r3, #0
 8001266:	4604      	mov	r4, r0
 8001268:	4608      	mov	r0, r1
 800126a:	602b      	str	r3, [r5, #0]
 800126c:	f7ff faac 	bl	80007c8 <_sbrk>
 8001270:	1c43      	adds	r3, r0, #1
 8001272:	d102      	bne.n	800127a <_sbrk_r+0x1a>
 8001274:	682b      	ldr	r3, [r5, #0]
 8001276:	b103      	cbz	r3, 800127a <_sbrk_r+0x1a>
 8001278:	6023      	str	r3, [r4, #0]
 800127a:	bd38      	pop	{r3, r4, r5, pc}
 800127c:	200001a8 	.word	0x200001a8

08001280 <memcpy>:
 8001280:	440a      	add	r2, r1
 8001282:	4291      	cmp	r1, r2
 8001284:	f100 33ff 	add.w	r3, r0, #4294967295
 8001288:	d100      	bne.n	800128c <memcpy+0xc>
 800128a:	4770      	bx	lr
 800128c:	b510      	push	{r4, lr}
 800128e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001292:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001296:	4291      	cmp	r1, r2
 8001298:	d1f9      	bne.n	800128e <memcpy+0xe>
 800129a:	bd10      	pop	{r4, pc}

0800129c <_realloc_r>:
 800129c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012a0:	4680      	mov	r8, r0
 80012a2:	4615      	mov	r5, r2
 80012a4:	460c      	mov	r4, r1
 80012a6:	b921      	cbnz	r1, 80012b2 <_realloc_r+0x16>
 80012a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80012ac:	4611      	mov	r1, r2
 80012ae:	f7ff bc4b 	b.w	8000b48 <_malloc_r>
 80012b2:	b92a      	cbnz	r2, 80012c0 <_realloc_r+0x24>
 80012b4:	f7ff fbdc 	bl	8000a70 <_free_r>
 80012b8:	2400      	movs	r4, #0
 80012ba:	4620      	mov	r0, r4
 80012bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80012c0:	f000 f81a 	bl	80012f8 <_malloc_usable_size_r>
 80012c4:	4285      	cmp	r5, r0
 80012c6:	4606      	mov	r6, r0
 80012c8:	d802      	bhi.n	80012d0 <_realloc_r+0x34>
 80012ca:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80012ce:	d8f4      	bhi.n	80012ba <_realloc_r+0x1e>
 80012d0:	4629      	mov	r1, r5
 80012d2:	4640      	mov	r0, r8
 80012d4:	f7ff fc38 	bl	8000b48 <_malloc_r>
 80012d8:	4607      	mov	r7, r0
 80012da:	2800      	cmp	r0, #0
 80012dc:	d0ec      	beq.n	80012b8 <_realloc_r+0x1c>
 80012de:	42b5      	cmp	r5, r6
 80012e0:	462a      	mov	r2, r5
 80012e2:	4621      	mov	r1, r4
 80012e4:	bf28      	it	cs
 80012e6:	4632      	movcs	r2, r6
 80012e8:	f7ff ffca 	bl	8001280 <memcpy>
 80012ec:	4621      	mov	r1, r4
 80012ee:	4640      	mov	r0, r8
 80012f0:	f7ff fbbe 	bl	8000a70 <_free_r>
 80012f4:	463c      	mov	r4, r7
 80012f6:	e7e0      	b.n	80012ba <_realloc_r+0x1e>

080012f8 <_malloc_usable_size_r>:
 80012f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80012fc:	1f18      	subs	r0, r3, #4
 80012fe:	2b00      	cmp	r3, #0
 8001300:	bfbc      	itt	lt
 8001302:	580b      	ldrlt	r3, [r1, r0]
 8001304:	18c0      	addlt	r0, r0, r3
 8001306:	4770      	bx	lr

08001308 <_init>:
 8001308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800130a:	bf00      	nop
 800130c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800130e:	bc08      	pop	{r3}
 8001310:	469e      	mov	lr, r3
 8001312:	4770      	bx	lr

08001314 <_fini>:
 8001314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001316:	bf00      	nop
 8001318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800131a:	bc08      	pop	{r3}
 800131c:	469e      	mov	lr, r3
 800131e:	4770      	bx	lr
