/**
*   @ file    Port_S32XX_Resource.m
*   @ version 4.0.0
*
*   @ brief   AUTOSAR Port - Resource for this platform
*   @ details Resource for this platform
*/
/*==================================================================================================
*   Project              : RTD AUTOSAR 4.4
*   Platform             : CORTEXM
*   Peripheral           : SIUL2
*   Dependencies         : none
*
*   Autosar Version      : 4.4.0
*   Autosar Revision     : ASR_REL_4_4_REV_0000
*   Autosar Conf.Variant :
*   SW Version           : 4.0.0
*   Build Version        : S32_RTD_4_0_0_D2210_ASR_REL_4_4_REV_0000_20221031
*
*   Copyright 2022 NXP Semiconductors
==================================================================================================*/
[!IF "not(var:defined('PORT_RESOURCE_M'))"!]
[!VAR "PORT_RESOURCE_M"="'true'"!]
[!VAR "PinMap"!]
SIUL2_0_PORT0_JTAGC_TDI;8:0@61^0~[!//
SIUL2_0_PORT0_SIUL_OFFCC_EIRQ_0;9:1@184^2~[!//
SIUL2_0_PORT1_JTAGC_TDO;1:65535@65535^65535~[!//
SIUL2_0_PORT2_BOOT_BMODE1;8:0@48^0~[!//
SIUL2_0_PORT3_BOOT_BMODE2;8:0@49^0~[!//
SIUL2_0_PORT3_SIUL_OFFCC_EIRQ_1;9:1@185^2~[!//
SIUL2_0_PORT4_JTAGC_TCK;8:0@60^0~[!//
SIUL2_0_PORT4_SIUL_OFFCC_EIRQ_2;9:1@186^2~[!//
SIUL2_0_PORT5_JTAGC_TMS;8:0@50^0~[!//
SIUL2_0_PORT5_SIUL_OFFCC_EIRQ_3;9:1@187^2~[!//
SIUL2_0_PORT6_DSPI_0_DSPI0_SOUT;2:65535@65535^65535~[!//
SIUL2_0_PORT6_FLEXCAN_1_CAN1_RX;8:1@146^2~[!//
SIUL2_0_PORT6_SIUL_OFFCC_EIRQ_4;9:1@188^2~[!//
SIUL2_0_PORT6_DSPI_0_DSPI0_SIN;10:1@99^5~[!//
SIUL2_0_PORT7_DSPI_0_DSPI0_PCS0_OUT;2:65535@65535^65535~[!//
SIUL2_0_PORT7_FLEXTIMER_0_FTM0_CH_0_OUT;3:65535@65535^65535~[!//
SIUL2_0_PORT7_FLEXCAN_1_CAN1_RX;8:1@146^3~[!//
SIUL2_0_PORT7_FLEXTIMER_0_FTM0_CH_0_IN;9:1@93^2~[!//
SIUL2_0_PORT7_DSPI_0_DSPI0_PCS0_IN;10:1@94^3~[!//
SIUL2_0_PORT7_DSPI_0_DSPI0_PCS0_INOUT;16:1@94^3~[!//
SIUL2_0_PORT7_FLEXTIMER_0_FTM0_CH_0_INOUT;17:1@93^2~[!//
SIUL2_0_PORT8_FLEXTIMER_0_FTM0_CH_2_OUT;3:65535@65535^65535~[!//
SIUL2_0_PORT8_DSPI_2_DSPI2_PCS2;4:65535@65535^65535~[!//
SIUL2_0_PORT8_DSPI_0_DSPI0_PCS3;5:65535@65535^65535~[!//
SIUL2_0_PORT8_FLEXCAN_0_CAN0_RX;8:0@1^3~[!//
SIUL2_0_PORT8_SIUL_OFFCC_EIRQ_5;9:1@189^2~[!//
SIUL2_0_PORT8_FLEXTIMER_0_FTM0_CH_2_IN;10:1@96^2~[!//
SIUL2_0_PORT8_FLEXTIMER_0_FTM0_CH_2_INOUT;17:1@96^2~[!//
SIUL2_0_PORT9_FLEXTIMER_0_FTM0_CH_1_OUT;3:65535@65535^65535~[!//
SIUL2_0_PORT9_BOOT_RCON0;7:65535@65535^65535~[!//
SIUL2_0_PORT9_SIUL_OFFCC_EIRQ_6;8:1@190^2~[!//
SIUL2_0_PORT9_FLEXTIMER_0_FTM0_CH_1_IN;9:1@91^2~[!//
SIUL2_0_PORT9_GMAC_0_GMAC0_AUX_TRIG_3;10:0@25^2~[!//
SIUL2_0_PORT9_GMAC_0_GMAC0_PST_TS_TRIG_1;11:0@52^2~[!//
SIUL2_0_PORT9_FLEXTIMER_0_FTM0_CH_1_INOUT;17:1@91^2~[!//
SIUL2_0_PORT10_FLEXTIMER_0_FTM0_CH_3_OUT;3:65535@65535^65535~[!//
SIUL2_0_PORT10_BOOT_RCON1;7:65535@65535^65535~[!//
SIUL2_0_PORT10_SIUL_OFFCC_EIRQ_7;8:1@191^2~[!//
SIUL2_0_PORT10_FLEXTIMER_0_FTM0_CH_3_IN;9:1@97^2~[!//
SIUL2_0_PORT10_GMAC_0_GMAC0_AUX_TRIG_2;10:0@24^2~[!//
SIUL2_0_PORT10_GMAC_0_GMAC0_PST_TS_TRIG_0;11:0@51^2~[!//
SIUL2_0_PORT10_FLEXTIMER_0_FTM0_CH_3_INOUT;17:1@97^2~[!//
SIUL2_0_PORT11_GMAC_0_GMAC0_PPS_2;1:65535@65535^65535~[!//
SIUL2_0_PORT11_FLEXTIMER_0_FTM0_CH_4_OUT;3:65535@65535^65535~[!//
SIUL2_0_PORT11_BOOT_RCON2;7:65535@65535^65535~[!//
SIUL2_0_PORT11_FLEXTIMER_0_FTM0_CH_4_IN;8:1@98^2~[!//
SIUL2_0_PORT11_LINFLEX_1_LIN1_RX;9:1@162^2~[!//
SIUL2_0_PORT11_SIUL_OFFCC_EIRQ_8;10:1@192^2~[!//
SIUL2_0_PORT11_FLEXTIMER_0_FTM0_CH_4_INOUT;17:1@98^2~[!//
SIUL2_0_PORT12_GMAC_0_GMAC0_PPS_3;1:65535@65535^65535~[!//
SIUL2_0_PORT12_FLEXTIMER_0_FTM0_CH_5_OUT;2:65535@65535^65535~[!//
SIUL2_0_PORT12_LINFLEX_1_LIN1_TX;3:65535@65535^65535~[!//
SIUL2_0_PORT12_BOOT_RCON3;7:65535@65535^65535~[!//
SIUL2_0_PORT12_FLEXTIMER_0_FTM0_CH_5_IN;8:1@100^2~[!//
SIUL2_0_PORT12_FLEXTIMER_0_FTM0_CH_5_INOUT;16:1@100^2~[!//
SIUL2_0_PORT13_DSPI_3_DSPI3_PCS2;1:65535@65535^65535~[!//
SIUL2_0_PORT13_BOOT_RCON4;7:65535@65535^65535~[!//
SIUL2_0_PORT13_SIUL_OFFCC_EIRQ_9;8:1@193^2~[!//
SIUL2_0_PORT13_FLEXTIMER_1_FTM1_EXT_CLK;9:1@266^2~[!//
SIUL2_0_PORT14_FLEXTIMER_1_FTM1_CH_0_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT14_DSPI_0_DSPI0_SCK_OUT;3:65535@65535^65535~[!//
SIUL2_0_PORT14_I2C_1_I2C1_SCL_OUT;4:65535@65535^65535~[!//
SIUL2_0_PORT14_BOOT_RCON5;7:65535@65535^65535~[!//
SIUL2_0_PORT14_I2C_1_I2C1_SCL_IN;8:1@103^2~[!//
SIUL2_0_PORT14_DSPI_0_DSPI0_SCK_IN;9:1@217^3~[!//
SIUL2_0_PORT14_FLEXTIMER_1_FTM1_CH_0_IN;10:1@242^2~[!//
SIUL2_0_PORT14_FLEXTIMER_1_FTM1_CH_0_INOUT;15:1@242^2~[!//
SIUL2_0_PORT14_DSPI_0_DSPI0_SCK_INOUT;17:1@217^3~[!//
SIUL2_0_PORT14_I2C_1_I2C1_SCL_INOUT;18:1@103^2~[!//
SIUL2_0_PORT15_FLEXTIMER_1_FTM1_CH_1_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT15_DSPI_0_DSPI0_PCS1;2:65535@65535^65535~[!//
SIUL2_0_PORT15_I2C_1_I2C1_SDA_OUT;3:65535@65535^65535~[!//
SIUL2_0_PORT15_BOOT_RCON6;7:65535@65535^65535~[!//
SIUL2_0_PORT15_I2C_1_I2C1_SDA_IN;8:1@104^2~[!//
SIUL2_0_PORT15_FLEXTIMER_1_FTM1_CH_1_IN;9:1@243^2~[!//
SIUL2_0_PORT15_FLEXTIMER_1_FTM1_CH_1_INOUT;15:1@243^2~[!//
SIUL2_0_PORT15_I2C_1_I2C1_SDA_INOUT;17:1@104^2~[!//
SIUL2_0_PORT16_I2C_0_I2C0_SDA_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT16_DSPI_1_DSPI1_PCS3;4:65535@65535^65535~[!//
SIUL2_0_PORT16_DSPI_0_DSPI0_SOUT;2:65535@65535^65535~[!//
SIUL2_0_PORT16_BOOT_RCON7;7:65535@65535^65535~[!//
SIUL2_0_PORT16_SIUL_OFFCC_EIRQ_10;8:1@194^2~[!//
SIUL2_0_PORT16_I2C_0_I2C0_SDA_IN;9:0@53^2~[!//
SIUL2_0_PORT16_FLEXCAN_2_CAN2_RX;10:1@105^2~[!//
SIUL2_0_PORT16_DSPI_0_DSPI0_SIN;11:1@99^4~[!//
SIUL2_0_PORT16_I2C_0_I2C0_SDA_INOUT;15:0@53^2~[!//
SIUL2_0_PORT17_I2C_0_I2C0_SCL_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT17_FLEXCAN_0_CAN0_TX;3:65535@65535^65535~[!//
SIUL2_0_PORT17_DSPI_0_DSPI0_PCS0_OUT;2:65535@65535^65535~[!//
SIUL2_0_PORT17_BOOT_RCON8;7:65535@65535^65535~[!//
SIUL2_0_PORT17_SIUL_OFFCC_EIRQ_11;8:1@195^2~[!//
SIUL2_0_PORT17_I2C_0_I2C0_SCL_IN;9:0@54^2~[!//
SIUL2_0_PORT17_DSPI_0_DSPI0_PCS0_IN;10:1@94^2~[!//
SIUL2_0_PORT17_I2C_0_I2C0_SCL_INOUT;15:0@54^2~[!//
SIUL2_0_PORT17_DSPI_0_DSPI0_PCS0_INOUT;16:1@94^2~[!//
SIUL2_0_PORT18_DSPI_0_DSPI0_PCS2;3:65535@65535^65535~[!//
SIUL2_0_PORT18_FLEXCAN_3_CAN3_TX;4:65535@65535^65535~[!//
SIUL2_0_PORT18_BOOT_RCON9;7:65535@65535^65535~[!//
SIUL2_0_PORT18_FLEXTIMER_0_FTM0_TRIG_1;8:1@268^2~[!//
SIUL2_0_PORT18_SIUL_OFFCC_EIRQ_12;9:1@196^2~[!//
SIUL2_0_PORT19_DSPI_0_DSPI0_PCS3;2:65535@65535^65535~[!//
SIUL2_0_PORT19_FLEXCAN_2_CAN2_TX;1:65535@65535^65535~[!//
SIUL2_0_PORT19_BOOT_RCON10;7:65535@65535^65535~[!//
SIUL2_0_PORT19_FLEXTIMER_0_FTM0_EXT_CLK;8:1@265^2~[!//
SIUL2_0_PORT20_DSPI_1_DSPI1_SCK_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT20_BOOT_RCON11;7:65535@65535^65535~[!//
SIUL2_0_PORT20_SIUL_OFFCC_EIRQ_13;8:1@197^2~[!//
SIUL2_0_PORT20_FLEXTIMER_1_FTM1_TRIG_1;9:1@269^2~[!//
SIUL2_0_PORT20_DSPI_1_DSPI1_SCK_IN;10:1@110^2~[!//
SIUL2_0_PORT20_DSPI_1_DSPI1_SCK_INOUT;15:1@110^2~[!//
SIUL2_0_PORT21_DSPI_4_DSPI4_PCS2;1:65535@65535^65535~[!//
SIUL2_0_PORT21_DSPI_1_DSPI1_SOUT;3:65535@65535^65535~[!//
SIUL2_0_PORT21_BOOT_RCON12;7:65535@65535^65535~[!//
SIUL2_0_PORT21_DSPI_1_DSPI1_SIN;8:1@111^4~[!//
SIUL2_0_PORT22_DSPI_1_DSPI1_SOUT;1:65535@65535^65535~[!//
SIUL2_0_PORT22_BOOT_RCON13;7:65535@65535^65535~[!//
SIUL2_0_PORT22_SIUL_OFFCC_EIRQ_14;8:1@198^2~[!//
SIUL2_0_PORT22_DSPI_1_DSPI1_SIN;9:1@111^2~[!//
SIUL2_0_PORT23_DSPI_1_DSPI1_PCS0_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT23_BOOT_RCON14;7:65535@65535^65535~[!//
SIUL2_0_PORT23_SIUL_OFFCC_EIRQ_15;8:1@199^2~[!//
SIUL2_0_PORT23_DSPI_1_DSPI1_PCS0_IN;9:1@114^2~[!//
SIUL2_0_PORT23_DSPI_1_DSPI1_PCS0_INOUT;15:1@114^2~[!//
SIUL2_0_PORT24_DSPI_1_DSPI1_PCS1;1:65535@65535^65535~[!//
SIUL2_0_PORT24_BOOT_RCON15;7:65535@65535^65535~[!//
SIUL2_0_PORT25_DSPI_2_DSPI2_PCS2;2:65535@65535^65535~[!//
SIUL2_0_PORT25_BOOT_RCON16;7:65535@65535^65535~[!//
SIUL2_0_PORT25_CTE_RCS_SL;8:1@267^3~[!//
SIUL2_0_PORT25_SIUL_OFFCC_EIRQ_16;9:1@200^2~[!//
SIUL2_0_PORT26_DSPI_1_DSPI1_PCS3;1:65535@65535^65535~[!//
SIUL2_0_PORT26_BOOT_RCON17;7:65535@65535^65535~[!//
SIUL2_0_PORT26_SIUL_OFFCC_EIRQ_17;8:1@201^2~[!//
SIUL2_0_PORT26_ADC1_ADCSAR1_INJ;9:1@261^2~[!//
SIUL2_0_PORT27_DSPI_2_DSPI2_SCK_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT27_MIPI_CSI_2_CSI0_TRIG;2:65535@65535^65535~[!//
SIUL2_0_PORT27_FLEXCAN_4_CAN4_TX;3:65535@65535^65535~[!//
SIUL2_0_PORT27_BOOT_RCON18;7:65535@65535^65535~[!//
SIUL2_0_PORT27_DSPI_2_DSPI2_SCK_IN;8:1@120^2~[!//
SIUL2_0_PORT27_SIUL_OFFCC_EIRQ_18;9:1@202^2~[!//
SIUL2_0_PORT27_DSPI_2_DSPI2_SCK_INOUT;15:1@120^2~[!//
SIUL2_0_PORT28_DSPI_1_DSPI1_PCS1;1:65535@65535^65535~[!//
SIUL2_0_PORT28_MIPI_CSI_2_CSI1_TRIG;2:65535@65535^65535~[!//
SIUL2_0_PORT28_FLEXCAN_2_CAN2_TX;3:65535@65535^65535~[!//
SIUL2_0_PORT28_BOOT_RCON19;7:65535@65535^65535~[!//
SIUL2_0_PORT28_SIUL_OFFCC_EIRQ_19;8:1@203^2~[!//
SIUL2_0_PORT28_ADC1_ADCSAR1_TRIG;9:1@262^2~[!//
SIUL2_0_PORT29_DSPI_2_DSPI2_SOUT;1:65535@65535^65535~[!//
SIUL2_0_PORT29_MIPI_CSI_2_CSI2_TRIG;3:65535@65535^65535~[!//
SIUL2_0_PORT29_BOOT_RCON20;7:65535@65535^65535~[!//
SIUL2_0_PORT29_SIUL_OFFCC_EIRQ_20;8:1@204^2~[!//
SIUL2_0_PORT29_FLEXCAN_5_CAN5_RX;9:1@123^2~[!//
SIUL2_0_PORT29_DSPI_2_DSPI2_SIN;10:1@169^3~[!//
SIUL2_0_PORT30_DSPI_2_DSPI2_PCS0_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT30_MIPI_CSI_2_CSI3_TRIG;2:65535@65535^65535~[!//
SIUL2_0_PORT30_BOOT_RCON21;7:65535@65535^65535~[!//
SIUL2_0_PORT30_DSPI_2_DSPI2_PCS0_IN;8:1@124^2~[!//
SIUL2_0_PORT30_SIUL_OFFCC_EIRQ_21;9:1@205^2~[!//
SIUL2_0_PORT30_ADC0_ADCSAR0_INJ;10:1@259^2~[!//
SIUL2_0_PORT30_DSPI_2_DSPI2_PCS0_INOUT;15:1@124^2~[!//
SIUL2_0_PORT31_DSPI_2_DSPI2_PCS1;1:65535@65535^65535~[!//
SIUL2_0_PORT31_BOOT_RCON22;7:65535@65535^65535~[!//
SIUL2_0_PORT31_SIUL_OFFCC_EIRQ_22;8:1@206^2~[!//
SIUL2_0_PORT31_ADC0_ADCSAR0_TRIG;9:1@260^2~[!//
SIUL2_0_PORT32_CTE_RFS;1:65535@65535^65535~[!//
SIUL2_0_PORT32_DSPI_0_DSPI0_SCK_OUT;2:65535@65535^65535~[!//
SIUL2_0_PORT32_CTE_RFS_SL;7:65535@65535^65535~[!//
SIUL2_0_PORT32_BOOT_RCON23;7:65535@65535^65535~[!//
SIUL2_0_PORT32_DSPI_0_DSPI0_SCK_IN;8:1@217^2~[!//
SIUL2_0_PORT32_SIUL_OFFCC_EIRQ_23;9:1@207^2~[!//
SIUL2_0_PORT32_FLEXCAN_4_CAN4_RX;10:1@121^2~[!//
SIUL2_0_PORT32_DSPI_0_DSPI0_SCK_INOUT;16:1@217^2~[!//
SIUL2_0_PORT33_CTE_RCS;1:65535@65535^65535~[!//
SIUL2_0_PORT33_DSPI_2_DSPI2_SOUT;3:65535@65535^65535~[!//
SIUL2_0_PORT33_DSPI_0_DSPI0_PCS1;2:65535@65535^65535~[!//
SIUL2_0_PORT33_CTE_RCS_SL;8:1@267^2~[!//
SIUL2_0_PORT33_SIUL_OFFCC_EIRQ_24;9:1@208^2~[!//
SIUL2_0_PORT33_BOOT_RCON24;7:65535@65535^65535~[!//
SIUL2_0_PORT33_DSPI_2_DSPI2_SIN;10:1@169^2~[!//
SIUL2_0_PORT34_I2C_1_I2C1_SCL_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT34_DSPI_2_DSPI2_PCS3;2:65535@65535^65535~[!//
SIUL2_0_PORT34_FLEXCAN_5_CAN5_TX;3:65535@65535^65535~[!//
SIUL2_0_PORT34_BOOT_RCON25;7:65535@65535^65535~[!//
SIUL2_0_PORT34_I2C_1_I2C1_SCL_IN;8:1@103^3~[!//
SIUL2_0_PORT34_I2C_1_I2C1_SCL_INOUT;15:1@103^3~[!//
SIUL2_0_PORT35_DSPI_1_DSPI1_PCS2;1:65535@65535^65535~[!//
SIUL2_0_PORT35_I2C_1_I2C1_SDA_OUT;2:65535@65535^65535~[!//
SIUL2_0_PORT35_BOOT_RCON26;7:65535@65535^65535~[!//
SIUL2_0_PORT35_SIUL_OFFCC_EIRQ_25;8:1@209^2~[!//
SIUL2_0_PORT35_I2C_1_I2C1_SDA_IN;9:1@104^3~[!//
SIUL2_0_PORT35_I2C_1_I2C1_SDA_INOUT;16:1@104^3~[!//
SIUL2_0_PORT36_DSPI_3_DSPI3_SCK_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT36_BOOT_RCON27;7:65535@65535^65535~[!//
SIUL2_0_PORT36_DSPI_3_DSPI3_SCK_IN;8:1@131^2~[!//
SIUL2_0_PORT36_SIUL_OFFCC_EIRQ_26;9:1@210^2~[!//
SIUL2_0_PORT36_FLEXCAN_3_CAN3_RX;10:1@107^2~[!//
SIUL2_0_PORT36_DSPI_3_DSPI3_SCK_INOUT;15:1@131^2~[!//
SIUL2_0_PORT37_DSPI_1_DSPI1_SOUT;1:65535@65535^65535~[!//
SIUL2_0_PORT37_SIUL_OFFCC_EIRQ_27;8:1@211^2~[!//
SIUL2_0_PORT37_BOOT_RCON28;7:65535@65535^65535~[!//
SIUL2_0_PORT37_DSPI_1_DSPI1_SIN;9:1@111^3~[!//
SIUL2_0_PORT38_DSPI_3_DSPI3_SOUT;1:65535@65535^65535~[!//
SIUL2_0_PORT38_BOOT_RCON29;7:65535@65535^65535~[!//
SIUL2_0_PORT38_SIUL_OFFCC_EIRQ_28;8:1@212^2~[!//
SIUL2_0_PORT38_DSPI_3_DSPI3_SIN;9:1@142^2~[!//
SIUL2_0_PORT39_DSPI_3_DSPI3_PCS0_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT39_BOOT_RCON30;7:65535@65535^65535~[!//
SIUL2_0_PORT39_SIUL_OFFCC_EIRQ_29;8:1@213^2~[!//
SIUL2_0_PORT39_DSPI_3_DSPI3_PCS0_IN;9:1@134^2~[!//
SIUL2_0_PORT39_DSPI_3_DSPI3_PCS0_INOUT;15:1@134^2~[!//
SIUL2_0_PORT40_DSPI_3_DSPI3_PCS1;1:65535@65535^65535~[!//
SIUL2_0_PORT40_BOOT_RCON31;7:65535@65535^65535~[!//
SIUL2_0_PORT40_CTE_RCS_SL;8:1@267^4~[!//
SIUL2_0_PORT40_SIUL_OFFCC_EIRQ_30;9:1@214^2~[!//
SIUL2_0_PORT41_LINFLEX_0_LIN0_TX;1:65535@65535^65535~[!//
SIUL2_0_PORT41_FLEXCAN_3_CAN3_TX;2:65535@65535^65535~[!//
SIUL2_0_PORT41_FLEXRAY_0_FR_DBG_0;3:65535@65535^65535~[!//
SIUL2_0_PORT41_DSPI_4_DSPI4_SCK_OUT;4:65535@65535^65535~[!//
SIUL2_0_PORT41_DSPI_4_DSPI4_SCK_IN;8:1@135^2~[!//
SIUL2_0_PORT41_DSPI_4_DSPI4_SCK_INOUT;18:1@135^2~[!//
SIUL2_0_PORT42_FLEXCAN_1_CAN1_TX;1:65535@65535^65535~[!//
SIUL2_0_PORT42_DSPI_1_DSPI1_SCK_OUT;2:65535@65535^65535~[!//
SIUL2_0_PORT42_DSPI_4_DSPI4_SOUT;3:65535@65535^65535~[!//
SIUL2_0_PORT42_FLEXRAY_0_FR_DBG_1;4:65535@65535^65535~[!//
SIUL2_0_PORT42_LINFLEX_0_LIN0_RX;8:0@0^2~[!//
SIUL2_0_PORT42_DSPI_1_DSPI1_SCK_IN;9:1@110^3~[!//
SIUL2_0_PORT42_DSPI_4_DSPI4_SIN;10:1@137^2~[!//
SIUL2_0_PORT42_DSPI_1_DSPI1_SCK_INOUT;16:1@110^3~[!//
SIUL2_0_PORT43_DSPI_1_DSPI1_PCS0_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT43_DSPI_4_DSPI4_SOUT;2:65535@65535^65535~[!//
SIUL2_0_PORT43_FLEXRAY_0_FR_DBG_2;3:65535@65535^65535~[!//
SIUL2_0_PORT43_FLEXCAN_0_CAN0_RX;8:0@1^2~[!//
SIUL2_0_PORT43_CTU_0_EXT_IN;9:1@216^2~[!//
SIUL2_0_PORT43_DSPI_1_DSPI1_PCS0_IN;10:1@114^3~[!//
SIUL2_0_PORT43_DSPI_4_DSPI4_SIN;11:1@137^3~[!//
SIUL2_0_PORT43_DSPI_1_DSPI1_PCS0_INOUT;15:1@114^3~[!//
SIUL2_0_PORT44_FLEXCAN_0_CAN0_TX;1:65535@65535^65535~[!//
SIUL2_0_PORT44_DSPI_4_DSPI4_PCS0_OUT;2:65535@65535^65535~[!//
SIUL2_0_PORT44_I2C_0_I2C0_SCL_OUT;3:65535@65535^65535~[!//
SIUL2_0_PORT44_DSPI_2_DSPI2_PCS2;4:65535@65535^65535~[!//
SIUL2_0_PORT44_FLEXRAY_0_FR_DBG_3;6:65535@65535^65535~[!//
SIUL2_0_PORT44_I2C_1_I2C1_SCL_OUT;5:65535@65535^65535~[!//
SIUL2_0_PORT44_I2C_1_I2C1_SCL_IN;8:1@103^4~[!//
SIUL2_0_PORT44_DSPI_4_DSPI4_PCS0_IN;9:1@139^2~[!//
SIUL2_0_PORT44_SIUL_OFFCC_EIRQ_31;10:1@215^2~[!//
SIUL2_0_PORT44_I2C_0_I2C0_SCL_IN;11:0@54^3~[!//
SIUL2_0_PORT44_DSPI_4_DSPI4_PCS0_INOUT;16:1@139^2~[!//
SIUL2_0_PORT44_I2C_0_I2C0_SCL_INOUT;17:0@54^3~[!//
SIUL2_0_PORT44_I2C_1_I2C1_SCL_INOUT;19:1@103^4~[!//
SIUL2_0_PORT45_DSPI_3_DSPI3_SOUT;1:65535@65535^65535~[!//
SIUL2_0_PORT45_I2C_0_I2C0_SDA_OUT;3:65535@65535^65535~[!//
SIUL2_0_PORT45_I2C_1_I2C1_SDA_OUT;5:65535@65535^65535~[!//
SIUL2_0_PORT45_I2C_1_I2C1_SDA_IN;8:1@104^4~[!//
SIUL2_0_PORT45_I2C_0_I2C0_SDA_IN;9:0@53^3~[!//
SIUL2_0_PORT45_DSPI_3_DSPI3_SIN;10:1@142^3~[!//
SIUL2_0_PORT45_I2C_0_I2C0_SDA_INOUT;17:0@53^3~[!//
SIUL2_0_PORT45_I2C_1_I2C1_SDA_INOUT;19:1@104^4~[!//
SIUL2_0_PORT46_QUADSPI_QSPI_DATA_B_0_OUT;2:65535@65535^65535~[!//
SIUL2_0_PORT46_USDHC_0_SD0_CLK;1:65535@65535^65535~[!//
SIUL2_0_PORT46_DSPI_3_DSPI3_SCK_OUT;3:65535@65535^65535~[!//
SIUL2_0_PORT46_FLEXRAY_0_FR_TXD_A;4:65535@65535^65535~[!//
SIUL2_0_PORT46_DSPI_3_DSPI3_SCK_IN;8:1@131^3~[!//
SIUL2_0_PORT46_QUADSPI_QSPI_DATA_B_0_IN;9:0@40^2~[!//
SIUL2_0_PORT46_QUADSPI_QSPI_DATA_B_0_INOUT;16:0@40^2~[!//
SIUL2_0_PORT46_DSPI_3_DSPI3_SCK_INOUT;17:1@131^3~[!//
SIUL2_0_PORT47_USDHC_0_SD0_CMD_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT47_QUADSPI_QSPI_DATA_B_3_OUT;2:65535@65535^65535~[!//
SIUL2_0_PORT47_FLEXRAY_0_FR_TXD_B;3:65535@65535^65535~[!//
SIUL2_0_PORT47_DSPI_3_DSPI3_SOUT;4:65535@65535^65535~[!//
SIUL2_0_PORT47_USDHC_0_SD0_CMD_IN;8:0@3^2~[!//
SIUL2_0_PORT47_QUADSPI_QSPI_DATA_B_3_IN;9:0@41^2~[!//
SIUL2_0_PORT47_DSPI_3_DSPI3_SIN;10:1@142^4~[!//
SIUL2_0_PORT47_USDHC_0_SD0_CMD_INOUT;15:0@3^2~[!//
SIUL2_0_PORT47_QUADSPI_QSPI_DATA_B_3_INOUT;16:0@41^2~[!//
SIUL2_0_PORT48_USDHC_0_SD0_D_0_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT48_QUADSPI_QSPI_CS_B0;2:65535@65535^65535~[!//
SIUL2_0_PORT48_FLEXRAY_0_FR_TXE_B_B;3:65535@65535^65535~[!//
SIUL2_0_PORT48_DSPI_3_DSPI3_SOUT;4:65535@65535^65535~[!//
SIUL2_0_PORT48_USDHC_0_SD0_D_0_IN;8:0@4^2~[!//
SIUL2_0_PORT48_DSPI_3_DSPI3_SIN;9:1@142^5~[!//
SIUL2_0_PORT48_USDHC_0_SD0_D_0_INOUT;15:0@4^2~[!//
SIUL2_0_PORT49_USDHC_0_SD0_D_1_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT49_QUADSPI_QSPI_CS_B1;2:65535@65535^65535~[!//
SIUL2_0_PORT49_FLEXRAY_0_FR_TXE_A_B;3:65535@65535^65535~[!//
SIUL2_0_PORT49_DSPI_3_DSPI3_PCS0_OUT;4:65535@65535^65535~[!//
SIUL2_0_PORT49_USDHC_0_SD0_D_1_IN;8:0@5^2~[!//
SIUL2_0_PORT49_QUADSPI_QSPI_INTB_b;9:0@47^2~[!//
SIUL2_0_PORT49_DSPI_3_DSPI3_PCS0_IN;10:1@134^3~[!//
SIUL2_0_PORT49_USDHC_0_SD0_D_1_INOUT;15:0@5^2~[!//
SIUL2_0_PORT49_DSPI_3_DSPI3_PCS0_INOUT;18:1@134^3~[!//
SIUL2_0_PORT50_USDHC_0_SD0_D_2_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT50_QUADSPI_QSPI_DATA_B_4_OUT;2:65535@65535^65535~[!//
SIUL2_0_PORT50_DSPI_3_DSPI3_PCS1;3:65535@65535^65535~[!//
SIUL2_0_PORT50_FLEXRAY_0_FR_RXD_B;8:1@182^2~[!//
SIUL2_0_PORT50_USDHC_0_SD0_D_2_IN;9:0@8^2~[!//
SIUL2_0_PORT50_QUADSPI_QSPI_DATA_B_4_IN;10:0@45^2~[!//
SIUL2_0_PORT50_USDHC_0_SD0_D_2_INOUT;15:0@8^2~[!//
SIUL2_0_PORT50_QUADSPI_QSPI_DATA_B_4_INOUT;16:0@45^2~[!//
SIUL2_0_PORT51_USDHC_0_SD0_D_3_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT51_QUADSPI_QSPI_DATA_B_1_OUT;2:65535@65535^65535~[!//
SIUL2_0_PORT51_FLEXCAN_6_CAN6_TX;3:65535@65535^65535~[!//
SIUL2_0_PORT51_DSPI_3_DSPI3_PCS2;4:65535@65535^65535~[!//
SIUL2_0_PORT51_FLEXRAY_0_FR_RXD_A;8:1@183^2~[!//
SIUL2_0_PORT51_USDHC_0_SD0_D_3_IN;9:0@9^2~[!//
SIUL2_0_PORT51_QUADSPI_QSPI_DATA_B_1_IN;10:0@42^2~[!//
SIUL2_0_PORT51_USDHC_0_SD0_D_3_INOUT;15:0@9^2~[!//
SIUL2_0_PORT51_QUADSPI_QSPI_DATA_B_1_INOUT;16:0@42^2~[!//
SIUL2_0_PORT52_USDHC_0_SD0_D_4_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT52_QUADSPI_QSPI_DQS_B_OUT;2:65535@65535^65535~[!//
SIUL2_0_PORT52_FLEXCAN_7_CAN7_TX;3:65535@65535^65535~[!//
SIUL2_0_PORT52_USDHC_0_SD0_D_4_IN;8:0@10^2~[!//
SIUL2_0_PORT52_QUADSPI_QSPI_DQS_B_IN;9:0@46^2~[!//
SIUL2_0_PORT52_USDHC_0_SD0_D_4_INOUT;15:0@10^2~[!//
SIUL2_0_PORT52_QUADSPI_QSPI_DQS_B_INOUT;16:0@46^2~[!//
SIUL2_0_PORT53_USDHC_0_SD0_D_5_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT53_QUADSPI_QSPI_DATA_B_7_OUT;2:65535@65535^65535~[!//
SIUL2_0_PORT53_DSPI_5_DSPI5_SOUT;3:65535@65535^65535~[!//
SIUL2_0_PORT53_USDHC_0_SD0_D_5_IN;8:0@11^2~[!//
SIUL2_0_PORT53_QUADSPI_QSPI_DATA_B_7_IN;9:0@43^2~[!//
SIUL2_0_PORT53_DSPI_5_DSPI5_SIN;10:1@238^2~[!//
SIUL2_0_PORT53_FLEXCAN_6_CAN6_RX;11:1@143^2~[!//
SIUL2_0_PORT53_USDHC_0_SD0_D_5_INOUT;15:0@11^2~[!//
SIUL2_0_PORT53_QUADSPI_QSPI_DATA_B_7_INOUT;16:0@43^2~[!//
SIUL2_0_PORT54_USDHC_0_SD0_D_6_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT54_QUADSPI_QSPI_CK_B;2:65535@65535^65535~[!//
SIUL2_0_PORT54_DSPI_5_DSPI5_SOUT;3:65535@65535^65535~[!//
SIUL2_0_PORT54_USDHC_0_SD0_D_6_IN;8:0@7^2~[!//
SIUL2_0_PORT54_DSPI_5_DSPI5_SIN;9:1@238^5~[!//
SIUL2_0_PORT54_FLEXCAN_7_CAN7_RX;10:1@145^2~[!//
SIUL2_0_PORT54_USDHC_0_SD0_D_6_INOUT;15:0@7^2~[!//
SIUL2_0_PORT55_USDHC_0_SD0_D_7_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT55_QUADSPI_QSPI_CK_B_b;2:65535@65535^65535~[!//
SIUL2_0_PORT55_DSPI_5_DSPI5_PCS2;3:65535@65535^65535~[!//
SIUL2_0_PORT55_USDHC_0_SD0_D_7_IN;8:0@6^2~[!//
SIUL2_0_PORT55_USDHC_0_SD0_D_7_INOUT;15:0@6^2~[!//
SIUL2_0_PORT56_USDHC_0_SD0_RST;1:65535@65535^65535~[!//
SIUL2_0_PORT56_QUADSPI_QSPI_DATA_B_5_OUT;2:65535@65535^65535~[!//
SIUL2_0_PORT56_DSPI_5_DSPI5_PCS1;3:65535@65535^65535~[!//
SIUL2_0_PORT56_QUADSPI_QSPI_DATA_B_5_IN;8:0@38^2~[!//
SIUL2_0_PORT56_QUADSPI_QSPI_DATA_B_5_INOUT;16:0@38^2~[!//
SIUL2_0_PORT57_USDHC_0_SD0_VSELECT;1:65535@65535^65535~[!//
SIUL2_0_PORT57_QUADSPI_QSPI_DATA_B_2_OUT;2:65535@65535^65535~[!//
SIUL2_0_PORT57_DSPI_5_DSPI5_PCS0_OUT;3:65535@65535^65535~[!//
SIUL2_0_PORT57_DSPI_5_DSPI5_PCS0_IN;8:1@239^2~[!//
SIUL2_0_PORT57_QUADSPI_QSPI_DATA_B_2_IN;9:0@39^2~[!//
SIUL2_0_PORT57_QUADSPI_QSPI_DATA_B_2_INOUT;16:0@39^2~[!//
SIUL2_0_PORT57_DSPI_5_DSPI5_PCS0_INOUT;17:1@239^2~[!//
SIUL2_0_PORT58_QUADSPI_QSPI_DATA_B_6_OUT;2:65535@65535^65535~[!//
SIUL2_0_PORT58_DSPI_5_DSPI5_SCK_OUT;3:65535@65535^65535~[!//
SIUL2_0_PORT58_QUADSPI_QSPI_DATA_B_6_IN;8:0@44^2~[!//
SIUL2_0_PORT58_DSPI_5_DSPI5_SCK_IN;9:1@237^3~[!//
SIUL2_0_PORT58_QUADSPI_QSPI_DATA_B_6_INOUT;16:0@44^2~[!//
SIUL2_0_PORT58_DSPI_5_DSPI5_SCK_INOUT;17:1@237^3~[!//
SIUL2_0_PORT59_GMAC_0_GMAC0_RMII_REF_CLK;1:65535@65535^65535~[!//
SIUL2_0_PORT60_GMAC_0_GMAC0_MDC;1:65535@65535^65535~[!//
SIUL2_0_PORT61_GMAC_0_GMAC0_MD_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT61_GMAC_0_GMAC0_MD_IN;8:0@15^2~[!//
SIUL2_0_PORT61_GMAC_0_GMAC0_MD_INOUT;15:0@15^2~[!//
SIUL2_0_PORT62_DSPI_4_DSPI4_PCS1;2:65535@65535^65535~[!//
SIUL2_0_PORT62_DSPI_2_DSPI2_PCS2;4:65535@65535^65535~[!//
SIUL2_0_PORT62_FLEXCAN_1_CAN1_TX;3:65535@65535^65535~[!//
SIUL2_0_PORT63_GMAC_0_GMAC0_RX_ER;8:0@16^2~[!//
SIUL2_0_PORT64_GMAC_0_GMAC0_COL;8:0@13^2~[!//
SIUL2_0_PORT65_GMAC_0_GMAC0_CRS;8:0@14^2~[!//
SIUL2_0_PORT66_GMAC_0_GMAC0_TX_CLK_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT66_GMAC_0_GMAC0_TX_CLK_IN;8:0@26^2~[!//
SIUL2_0_PORT66_GMAC_0_GMAC0_TX_CLK_INOUT;15:0@26^2~[!//
SIUL2_0_PORT67_GMAC_0_GMAC0_TX_EN_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT67_GMAC_0_GMAC0_TX_EN_IN;8:0@55^2~[!//
SIUL2_0_PORT67_GMAC_0_GMAC0_TX_EN_INOUT;15:0@55^2~[!//
SIUL2_0_PORT68_GMAC_0_GMAC0_TXD_0_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT68_GMAC_0_GMAC0_TXD_0_IN;8:0@56^2~[!//
SIUL2_0_PORT68_GMAC_0_GMAC0_TXD_0_INOUT;15:0@56^2~[!//
SIUL2_0_PORT69_GMAC_0_GMAC0_TXD_1_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT69_GMAC_0_GMAC0_TXD_1_IN;8:0@59^2~[!//
SIUL2_0_PORT69_GMAC_0_GMAC0_TXD_1_INOUT;15:0@59^2~[!//
SIUL2_0_PORT70_GMAC_0_GMAC0_TXD_2_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT70_GMAC_0_GMAC0_RX_ER;8:0@16^3~[!//
SIUL2_0_PORT70_GMAC_0_GMAC0_TXD_2_IN;9:0@57^2~[!//
SIUL2_0_PORT70_GMAC_0_GMAC0_TXD_2_INOUT;15:0@57^2~[!//
SIUL2_0_PORT71_GMAC_0_GMAC0_TXD_3_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT71_GMAC_0_GMAC0_RMII_REF_CLK_OUT;2:65535@65535^65535~[!//
SIUL2_0_PORT71_GMAC_0_GMAC0_RMII_REF_CLK_IN;8:0@23^2~[!//
SIUL2_0_PORT71_GMAC_0_GMAC0_TXD_3_IN;9:0@58^2~[!//
SIUL2_0_PORT71_GMAC_0_GMAC0_TXD_3_INOUT;15:0@58^2~[!//
SIUL2_0_PORT71_GMAC_0_GMAC0_RMII_REF_CLK_INOUT;16:0@23^2~[!//
SIUL2_0_PORT72_GMAC_0_GMAC0_RX_CLK_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT72_GMAC_0_GMAC0_RX_CLK_IN;8:0@17^2~[!//
SIUL2_0_PORT72_GMAC_0_GMAC0_RX_CLK_INOUT;15:0@17^2~[!//
SIUL2_0_PORT73_GMAC_0_GMAC0_RXDV_OUT;6:65535@65535^65535~[!//
SIUL2_0_PORT73_GMAC_0_GMAC0_RXDV_IN;8:0@18^2~[!//
SIUL2_0_PORT73_GMAC_0_GMAC0_RXDV_INOUT;20:0@18^2~[!//
SIUL2_0_PORT74_GMAC_0_GMAC0_RXD_0_OUT;6:65535@65535^65535~[!//
SIUL2_0_PORT74_GMAC_0_GMAC0_RXD_0_IN;8:0@19^2~[!//
SIUL2_0_PORT74_GMAC_0_GMAC0_RXD_0_INOUT;20:0@19^2~[!//
SIUL2_0_PORT75_GMAC_0_GMAC0_RXD_1_OUT;6:65535@65535^65535~[!//
SIUL2_0_PORT75_GMAC_0_GMAC0_RXD_1_IN;8:0@20^2~[!//
SIUL2_0_PORT75_GMAC_0_GMAC0_RXD_1_INOUT;20:0@20^2~[!//
SIUL2_0_PORT76_GMAC_0_GMAC0_RXD_2_OUT;6:65535@65535^65535~[!//
SIUL2_0_PORT76_GMAC_0_GMAC0_RXD_2_IN;8:0@21^2~[!//
SIUL2_0_PORT76_GMAC_0_GMAC0_RXD_2_INOUT;20:0@21^2~[!//
SIUL2_0_PORT77_GMAC_0_GMAC0_RXD_3_OUT;6:65535@65535^65535~[!//
SIUL2_0_PORT77_GMAC_0_GMAC0_RXD_3_IN;8:0@22^2~[!//
SIUL2_0_PORT77_GMAC_0_GMAC0_RXD_3_INOUT;20:0@22^2~[!//
SIUL2_0_PORT81_GMAC_0_GMAC0_TS_CLK_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT81_GMAC_0_GMAC0_TS_CLK_IN;8:0@27^2~[!//
SIUL2_0_PORT81_GMAC_0_GMAC0_TS_CLK_INOUT;15:0@27^2~[!//
SIUL2_0_PORT83_MISC_CLKOUT0;1:65535@65535^65535~[!//
SIUL2_0_PORT84_MISC_CLKOUT1;1:65535@65535^65535~[!//
SIUL2_0_PORT85_QUADSPI_QSPI_DATA_A_0_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT85_QUADSPI_QSPI_DATA_A_0_IN;8:0@28^2~[!//
SIUL2_0_PORT85_QUADSPI_QSPI_DATA_A_0_INOUT;15:0@28^2~[!//
SIUL2_0_PORT86_QUADSPI_QSPI_DATA_A_1_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT86_QUADSPI_QSPI_DATA_A_1_IN;8:0@29^2~[!//
SIUL2_0_PORT86_QUADSPI_QSPI_DATA_A_1_INOUT;15:0@29^2~[!//
SIUL2_0_PORT87_QUADSPI_QSPI_DATA_A_2_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT87_QUADSPI_QSPI_DATA_A_2_IN;8:0@30^2~[!//
SIUL2_0_PORT87_QUADSPI_QSPI_DATA_A_2_INOUT;15:0@30^2~[!//
SIUL2_0_PORT88_QUADSPI_QSPI_DATA_A_3_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT88_QUADSPI_QSPI_DATA_A_3_IN;8:0@31^2~[!//
SIUL2_0_PORT88_QUADSPI_QSPI_DATA_A_3_INOUT;15:0@31^2~[!//
SIUL2_0_PORT89_QUADSPI_QSPI_DATA_A_4_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT89_QUADSPI_QSPI_DATA_A_4_IN;8:0@32^2~[!//
SIUL2_0_PORT89_QUADSPI_QSPI_DATA_A_4_INOUT;15:0@32^2~[!//
SIUL2_0_PORT90_QUADSPI_QSPI_DATA_A_5_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT90_QUADSPI_QSPI_DATA_A_5_IN;8:0@33^2~[!//
SIUL2_0_PORT90_QUADSPI_QSPI_DATA_A_5_INOUT;15:0@33^2~[!//
SIUL2_0_PORT91_QUADSPI_QSPI_DATA_A_6_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT91_QUADSPI_QSPI_DATA_A_6_IN;8:0@34^2~[!//
SIUL2_0_PORT91_QUADSPI_QSPI_DATA_A_6_INOUT;15:0@34^2~[!//
SIUL2_0_PORT92_QUADSPI_QSPI_DATA_A_7_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT92_QUADSPI_QSPI_DATA_A_7_IN;8:0@35^2~[!//
SIUL2_0_PORT92_QUADSPI_QSPI_DATA_A_7_INOUT;15:0@35^2~[!//
SIUL2_0_PORT93_QUADSPI_QSPI_DQS_A_OUT;1:65535@65535^65535~[!//
SIUL2_0_PORT93_QUADSPI_QSPI_DQS_A_IN;8:0@36^2~[!//
SIUL2_0_PORT93_QUADSPI_QSPI_DQS_A_INOUT;15:0@36^2~[!//
SIUL2_0_PORT94_QUADSPI_QSPI_INTA_b;8:0@37^2~[!//
SIUL2_0_PORT96_QUADSPI_QSPI_CK_A;1:65535@65535^65535~[!//
SIUL2_0_PORT97_QUADSPI_QSPI_CK_A_b;1:65535@65535^65535~[!//
SIUL2_0_PORT98_QUADSPI_QSPI_CK_2A;1:65535@65535^65535~[!//
SIUL2_0_PORT99_QUADSPI_QSPI_CK_2A_b;1:65535@65535^65535~[!//
SIUL2_0_PORT100_QUADSPI_QSPI_CS_A0;1:65535@65535^65535~[!//
SIUL2_0_PORT101_QUADSPI_QSPI_CS_A1;1:65535@65535^65535~[!//
SIUL2_1_PORT102_GMAC_1_GMAC1_MDC;1:65535@65535^65535~[!//
SIUL2_1_PORT102_FLEXCAN_6_CAN6_TX;3:65535@65535^65535~[!//
SIUL2_1_PORT103_GMAC_1_GMAC1_MD_OUT;1:65535@65535^65535~[!//
SIUL2_1_PORT103_FLEXCAN_4_CAN4_RX;8:1@121^3~[!//
SIUL2_1_PORT103_GMAC_1_GMAC1_MD_IN;9:1@147^2~[!//
SIUL2_1_PORT103_GMAC_1_GMAC1_MD_INOUT;15:1@147^2~[!//
SIUL2_1_PORT104_GMAC_1_GMAC1_PPS_2;1:65535@65535^65535~[!//
SIUL2_1_PORT104_FLEXCAN_6_CAN6_RX;8:1@143^3~[!//
SIUL2_1_PORT105_GMAC_1_GMAC1_TXD_0_OUT;2:65535@65535^65535~[!//
SIUL2_1_PORT105_GMAC_1_GMAC1_TXD_0_IN;8:1@245^2~[!//
SIUL2_1_PORT105_GMAC_1_GMAC1_TXD_0_INOUT;16:1@245^2~[!//
SIUL2_1_PORT106_GMAC_1_GMAC1_TXD_1_OUT;2:65535@65535^65535~[!//
SIUL2_1_PORT106_FLEXCAN_2_CAN2_TX;1:65535@65535^65535~[!//
SIUL2_1_PORT106_GMAC_1_GMAC1_TXD_1_IN;8:1@246^2~[!//
SIUL2_1_PORT106_GMAC_1_GMAC1_TXD_1_INOUT;16:1@246^2~[!//
SIUL2_1_PORT107_GMAC_1_GMAC1_TXD_2_OUT;2:65535@65535^65535~[!//
SIUL2_1_PORT107_GMAC_1_GMAC1_TXD_2_IN;8:1@247^2~[!//
SIUL2_1_PORT107_GMAC_1_GMAC1_RX_ER;9:1@149^2~[!//
SIUL2_1_PORT107_GMAC_1_GMAC1_TXD_2_INOUT;16:1@247^2~[!//
SIUL2_1_PORT108_GMAC_1_GMAC1_TXD_3_OUT;1:65535@65535^65535~[!//
SIUL2_1_PORT108_GMAC_1_GMAC1_RMII_REF_CLK_OUT;2:65535@65535^65535~[!//
SIUL2_1_PORT108_GMAC_1_GMAC1_RMII_REF_CLK_IN;8:1@156^2~[!//
SIUL2_1_PORT108_GMAC_1_GMAC1_TXD_3_IN;9:1@248^2~[!//
SIUL2_1_PORT108_GMAC_1_GMAC1_TXD_3_INOUT;15:1@248^2~[!//
SIUL2_1_PORT108_GMAC_1_GMAC1_RMII_REF_CLK_INOUT;16:1@156^2~[!//
SIUL2_1_PORT109_GMAC_1_GMAC1_TX_CLK_OUT;2:65535@65535^65535~[!//
SIUL2_1_PORT109_GMAC_1_GMAC1_TX_CLK_IN;8:1@148^2~[!//
SIUL2_1_PORT109_GMAC_1_GMAC1_TX_CLK_INOUT;16:1@148^2~[!//
SIUL2_1_PORT110_GMAC_1_GMAC1_TX_EN_OUT;2:65535@65535^65535~[!//
SIUL2_1_PORT110_GMAC_1_GMAC1_TX_EN_IN;8:1@244^2~[!//
SIUL2_1_PORT110_GMAC_1_GMAC1_TX_EN_INOUT;16:1@244^2~[!//
SIUL2_1_PORT111_CTE_CTEP7;2:65535@65535^65535~[!//
SIUL2_1_PORT112_CTE_CTEP6;2:65535@65535^65535~[!//
SIUL2_1_PORT112_FLEXCAN_5_CAN5_RX;8:1@123^3~[!//
SIUL2_1_PORT112_GMAC_1_GMAC1_RX_ER;9:1@149^3~[!//
SIUL2_1_PORT113_GMAC_1_GMAC1_RX_CLK_OUT;1:65535@65535^65535~[!//
SIUL2_1_PORT113_CTE_CTEP5;2:65535@65535^65535~[!//
SIUL2_1_PORT113_GMAC_1_GMAC1_RX_CLK_IN;8:1@150^2~[!//
SIUL2_1_PORT113_GMAC_1_GMAC1_RX_CLK_INOUT;15:1@150^2~[!//
SIUL2_1_PORT114_GMAC_1_GMAC1_RXDV_OUT;2:65535@65535^65535~[!//
SIUL2_1_PORT114_CTE_CTEP4;3:65535@65535^65535~[!//
SIUL2_1_PORT114_GMAC_1_GMAC1_RXDV_IN;8:1@151^2~[!//
SIUL2_1_PORT114_GMAC_1_GMAC1_RXDV_INOUT;16:1@151^2~[!//
SIUL2_1_PORT115_GMAC_1_GMAC1_RXD_0_OUT;1:65535@65535^65535~[!//
SIUL2_1_PORT115_FLEXCAN_5_CAN5_TX;2:65535@65535^65535~[!//
SIUL2_1_PORT115_CTE_CTEP3;3:65535@65535^65535~[!//
SIUL2_1_PORT115_GMAC_1_GMAC1_RXD_0_IN;8:1@152^2~[!//
SIUL2_1_PORT115_GMAC_1_GMAC1_RXD_0_INOUT;15:1@152^2~[!//
SIUL2_1_PORT116_GMAC_1_GMAC1_RXD_1_OUT;1:65535@65535^65535~[!//
SIUL2_1_PORT116_CTE_CTEP2;2:65535@65535^65535~[!//
SIUL2_1_PORT116_GMAC_1_GMAC1_RXD_1_IN;8:1@153^2~[!//
SIUL2_1_PORT116_GMAC_1_GMAC1_RXD_1_INOUT;15:1@153^2~[!//
SIUL2_1_PORT117_GMAC_1_GMAC1_RXD_2_OUT;1:65535@65535^65535~[!//
SIUL2_1_PORT117_CTE_CTEP1;2:65535@65535^65535~[!//
SIUL2_1_PORT117_GMAC_1_GMAC1_RXD_2_IN;8:1@154^2~[!//
SIUL2_1_PORT117_GMAC_1_GMAC1_RXD_2_INOUT;15:1@154^2~[!//
SIUL2_1_PORT118_GMAC_1_GMAC1_RXD_3_OUT;2:65535@65535^65535~[!//
SIUL2_1_PORT118_CTE_CTEP0;4:65535@65535^65535~[!//
SIUL2_1_PORT118_GMAC_1_GMAC1_RXD_3_IN;8:1@155^2~[!//
SIUL2_1_PORT118_GMAC_1_GMAC1_RXD_3_INOUT;16:1@155^2~[!//
SIUL2_1_PORT119_FLEXCAN_3_CAN3_RX;8:1@107^3~[!//
SIUL2_1_PORT120_FLEXCAN_7_CAN7_TX;3:65535@65535^65535~[!//
SIUL2_1_PORT120_GMAC_1_GMAC1_AUX_TRIG_2;8:1@157^2~[!//
SIUL2_1_PORT120_GMAC_1_GMAC1_PST_TS_TRIG_0;9:1@218^2~[!//
SIUL2_1_PORT121_GMAC_1_GMAC1_RMII_REF_CLK;2:65535@65535^65535~[!//
SIUL2_1_PORT121_FLEXCAN_4_CAN4_TX;3:65535@65535^65535~[!//
SIUL2_1_PORT122_GMAC_1_GMAC1_AUX_TRIG_3;8:1@173^2~[!//
SIUL2_1_PORT122_GMAC_1_GMAC1_PST_TS_TRIG_1;9:1@219^2~[!//
SIUL2_1_PORT123_GMAC_1_GMAC1_COL;8:1@160^2~[!//
SIUL2_1_PORT123_FLEXCAN_7_CAN7_RX;9:1@145^3~[!//
SIUL2_1_PORT124_GMAC_1_GMAC1_CRS;8:1@161^2~[!//
SIUL2_1_PORT124_FLEXCAN_2_CAN2_RX;9:1@105^3~[!//
SIUL2_1_PORT125_GMAC_1_GMAC1_PPS_3;2:65535@65535^65535~[!//
SIUL2_1_PORT126_CTI_CTI_TRIG_I_ACK_0;2:65535@65535^65535~[!//
SIUL2_1_PORT127_CTI_CTI_TRIG_O_ACK_0;8:1@272^2~[!//
SIUL2_1_PORT128_DSPI_5_DSPI5_SCK_OUT;1:65535@65535^65535~[!//
SIUL2_1_PORT128_CTI_CTI_TRIG_0;2:65535@65535^65535~[!//
SIUL2_1_PORT128_DSPI_5_DSPI5_SCK_IN;8:1@237^2~[!//
SIUL2_1_PORT128_DSPI_5_DSPI5_SCK_INOUT;15:1@237^2~[!//
SIUL2_1_PORT129_DSPI_5_DSPI5_PCS2;3:65535@65535^65535~[!//
SIUL2_1_PORT129_CTI_CTI_TRIG_0;8:1@270^2~[!//
SIUL2_1_PORT130_DSPI_5_DSPI5_PCS1;3:65535@65535^65535~[!//
SIUL2_1_PORT130_CTI_CTI_TRIG_1;2:65535@65535^65535~[!//
SIUL2_1_PORT131_DSPI_5_DSPI5_PCS0_OUT;3:65535@65535^65535~[!//
SIUL2_1_PORT131_CTI_CTI_TRIG_1;8:1@271^2~[!//
SIUL2_1_PORT131_DSPI_5_DSPI5_PCS0_IN;9:1@239^3~[!//
SIUL2_1_PORT131_DSPI_5_DSPI5_PCS0_INOUT;17:1@239^3~[!//
SIUL2_1_PORT132_DSPI_0_DSPI0_SOUT;1:65535@65535^65535~[!//
SIUL2_1_PORT132_DSPI_5_DSPI5_SOUT;2:65535@65535^65535~[!//
SIUL2_1_PORT132_CTI_CTI_TRIG_I_ACK_1;3:65535@65535^65535~[!//
SIUL2_1_PORT132_DSPI_0_DSPI0_SIN;8:1@99^2~[!//
SIUL2_1_PORT132_DSPI_5_DSPI5_SIN;9:1@238^4~[!//
SIUL2_1_PORT133_DSPI_0_DSPI0_SOUT;2:65535@65535^65535~[!//
SIUL2_1_PORT133_DSPI_5_DSPI5_SOUT;4:65535@65535^65535~[!//
SIUL2_1_PORT133_DSPI_0_DSPI0_SIN;8:1@99^3~[!//
SIUL2_1_PORT133_DSPI_5_DSPI5_SIN;9:1@238^3~[!//
SIUL2_1_PORT133_CTI_CTI_TRIG_O_ACK_1;10:1@273^2~[!//
[!ENDVAR!]

[!VAR "PinAbstractionModes_1"!][!//
#define SIUL2_0_PORT0_GPIO                                 (PORT_GPIO_MODE)
#define SIUL2_0_PORT0_JTAGC_TDI                            (PORT_INPUT1_MODE)
#define SIUL2_0_PORT0_SIUL_OFFCC_EIRQ_0                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT1_GPIO                                 (PORT_GPIO_MODE)
#define SIUL2_0_PORT1_JTAGC_TDO                            (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT2_GPIO                                 (PORT_GPIO_MODE)
#define SIUL2_0_PORT2_BOOT_BMODE1                          (PORT_INPUT1_MODE)
#define SIUL2_0_PORT3_GPIO                                 (PORT_GPIO_MODE)
#define SIUL2_0_PORT3_BOOT_BMODE2                          (PORT_INPUT1_MODE)
#define SIUL2_0_PORT3_SIUL_OFFCC_EIRQ_1                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT4_GPIO                                 (PORT_GPIO_MODE)
#define SIUL2_0_PORT4_JTAGC_TCK                            (PORT_INPUT1_MODE)
#define SIUL2_0_PORT4_SIUL_OFFCC_EIRQ_2                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT5_GPIO                                 (PORT_GPIO_MODE)
#define SIUL2_0_PORT5_JTAGC_TMS                            (PORT_INPUT1_MODE)
#define SIUL2_0_PORT5_SIUL_OFFCC_EIRQ_3                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT6_GPIO                                 (PORT_GPIO_MODE)
#define SIUL2_0_PORT6_DSPI_0_DSPI0_SOUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT6_FLEXCAN_1_CAN1_RX                    (PORT_INPUT1_MODE)
#define SIUL2_0_PORT6_SIUL_OFFCC_EIRQ_4                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT6_DSPI_0_DSPI0_SIN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT7_GPIO                                 (PORT_GPIO_MODE)
#define SIUL2_0_PORT7_DSPI_0_DSPI0_PCS0_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT7_FLEXTIMER_0_FTM0_CH_0_OUT            (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT7_FLEXCAN_1_CAN1_RX                    (PORT_INPUT1_MODE)
#define SIUL2_0_PORT7_FLEXTIMER_0_FTM0_CH_0_IN             (PORT_INPUT2_MODE)
#define SIUL2_0_PORT7_DSPI_0_DSPI0_PCS0_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT7_DSPI_0_DSPI0_PCS0_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT7_FLEXTIMER_0_FTM0_CH_0_INOUT          (PORT_INOUT3_MODE)
#define SIUL2_0_PORT8_GPIO                                 (PORT_GPIO_MODE)
#define SIUL2_0_PORT8_FLEXTIMER_0_FTM0_CH_2_OUT            (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT8_DSPI_2_DSPI2_PCS2                    (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT8_DSPI_0_DSPI0_PCS3                    (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT8_FLEXCAN_0_CAN0_RX                    (PORT_INPUT1_MODE)
#define SIUL2_0_PORT8_SIUL_OFFCC_EIRQ_5                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT8_FLEXTIMER_0_FTM0_CH_2_IN             (PORT_INPUT3_MODE)
#define SIUL2_0_PORT8_FLEXTIMER_0_FTM0_CH_2_INOUT          (PORT_INOUT3_MODE)
#define SIUL2_0_PORT9_GPIO                                 (PORT_GPIO_MODE)
#define SIUL2_0_PORT9_FLEXTIMER_0_FTM0_CH_1_OUT            (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT9_BOOT_RCON0                           (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT9_SIUL_OFFCC_EIRQ_6                    (PORT_INPUT1_MODE)
#define SIUL2_0_PORT9_FLEXTIMER_0_FTM0_CH_1_IN             (PORT_INPUT2_MODE)
#define SIUL2_0_PORT9_GMAC_0_GMAC0_AUX_TRIG_3              (PORT_INPUT3_MODE)
#define SIUL2_0_PORT9_GMAC_0_GMAC0_PST_TS_TRIG_1           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT9_FLEXTIMER_0_FTM0_CH_1_INOUT          (PORT_INOUT3_MODE)
#define SIUL2_0_PORT10_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT10_FLEXTIMER_0_FTM0_CH_3_OUT           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT10_BOOT_RCON1                          (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT10_SIUL_OFFCC_EIRQ_7                   (PORT_INPUT1_MODE)
#define SIUL2_0_PORT10_FLEXTIMER_0_FTM0_CH_3_IN            (PORT_INPUT2_MODE)
#define SIUL2_0_PORT10_GMAC_0_GMAC0_AUX_TRIG_2             (PORT_INPUT3_MODE)
#define SIUL2_0_PORT10_GMAC_0_GMAC0_PST_TS_TRIG_0          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT10_FLEXTIMER_0_FTM0_CH_3_INOUT         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT11_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT11_GMAC_0_GMAC0_PPS_2                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT11_FLEXTIMER_0_FTM0_CH_4_OUT           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT11_BOOT_RCON2                          (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT11_FLEXTIMER_0_FTM0_CH_4_IN            (PORT_INPUT1_MODE)
#define SIUL2_0_PORT11_LINFLEX_1_LIN1_RX                   (PORT_INPUT2_MODE)
#define SIUL2_0_PORT11_SIUL_OFFCC_EIRQ_8                   (PORT_INPUT3_MODE)
#define SIUL2_0_PORT11_FLEXTIMER_0_FTM0_CH_4_INOUT         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT12_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT12_GMAC_0_GMAC0_PPS_3                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT12_FLEXTIMER_0_FTM0_CH_5_OUT           (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT12_LINFLEX_1_LIN1_TX                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT12_BOOT_RCON3                          (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT12_FLEXTIMER_0_FTM0_CH_5_IN            (PORT_INPUT1_MODE)
#define SIUL2_0_PORT12_FLEXTIMER_0_FTM0_CH_5_INOUT         (PORT_INOUT2_MODE)
#define SIUL2_0_PORT13_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT13_DSPI_3_DSPI3_PCS2                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT13_BOOT_RCON4                          (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT13_SIUL_OFFCC_EIRQ_9                   (PORT_INPUT1_MODE)
#define SIUL2_0_PORT13_FLEXTIMER_1_FTM1_EXT_CLK            (PORT_INPUT2_MODE)
#define SIUL2_0_PORT14_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT14_FLEXTIMER_1_FTM1_CH_0_OUT           (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT14_DSPI_0_DSPI0_SCK_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT14_I2C_1_I2C1_SCL_OUT                  (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT14_BOOT_RCON5                          (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT14_I2C_1_I2C1_SCL_IN                   (PORT_INPUT1_MODE)
#define SIUL2_0_PORT14_DSPI_0_DSPI0_SCK_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT14_FLEXTIMER_1_FTM1_CH_0_IN            (PORT_INPUT3_MODE)
#define SIUL2_0_PORT14_FLEXTIMER_1_FTM1_CH_0_INOUT         (PORT_INOUT1_MODE)
#define SIUL2_0_PORT14_DSPI_0_DSPI0_SCK_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT14_I2C_1_I2C1_SCL_INOUT                (PORT_INOUT4_MODE)
#define SIUL2_0_PORT15_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT15_FLEXTIMER_1_FTM1_CH_1_OUT           (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT15_DSPI_0_DSPI0_PCS1                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT15_I2C_1_I2C1_SDA_OUT                  (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT15_BOOT_RCON6                          (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT15_I2C_1_I2C1_SDA_IN                   (PORT_INPUT1_MODE)
#define SIUL2_0_PORT15_FLEXTIMER_1_FTM1_CH_1_IN            (PORT_INPUT2_MODE)
#define SIUL2_0_PORT15_FLEXTIMER_1_FTM1_CH_1_INOUT         (PORT_INOUT1_MODE)
#define SIUL2_0_PORT15_I2C_1_I2C1_SDA_INOUT                (PORT_INOUT3_MODE)
#define SIUL2_0_PORT16_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT16_I2C_0_I2C0_SDA_OUT                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT16_DSPI_1_DSPI1_PCS3                   (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT16_DSPI_0_DSPI0_SOUT                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT16_BOOT_RCON7                          (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT16_SIUL_OFFCC_EIRQ_10                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT16_I2C_0_I2C0_SDA_IN                   (PORT_INPUT2_MODE)
#define SIUL2_0_PORT16_FLEXCAN_2_CAN2_RX                   (PORT_INPUT3_MODE)
#define SIUL2_0_PORT16_DSPI_0_DSPI0_SIN                    (PORT_INPUT4_MODE)
#define SIUL2_0_PORT16_I2C_0_I2C0_SDA_INOUT                (PORT_INOUT1_MODE)
#define SIUL2_0_PORT17_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT17_I2C_0_I2C0_SCL_OUT                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT17_FLEXCAN_0_CAN0_TX                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT17_DSPI_0_DSPI0_PCS0_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT17_BOOT_RCON8                          (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT17_SIUL_OFFCC_EIRQ_11                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT17_I2C_0_I2C0_SCL_IN                   (PORT_INPUT2_MODE)
#define SIUL2_0_PORT17_DSPI_0_DSPI0_PCS0_IN                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT17_I2C_0_I2C0_SCL_INOUT                (PORT_INOUT1_MODE)
#define SIUL2_0_PORT17_DSPI_0_DSPI0_PCS0_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT18_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT18_DSPI_0_DSPI0_PCS2                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT18_FLEXCAN_3_CAN3_TX                   (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT18_BOOT_RCON9                          (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT18_FLEXTIMER_0_FTM0_TRIG_1             (PORT_INPUT1_MODE)
#define SIUL2_0_PORT18_SIUL_OFFCC_EIRQ_12                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT19_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT19_DSPI_0_DSPI0_PCS3                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT19_FLEXCAN_2_CAN2_TX                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT19_BOOT_RCON10                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT19_FLEXTIMER_0_FTM0_EXT_CLK            (PORT_INPUT1_MODE)
#define SIUL2_0_PORT20_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT20_DSPI_1_DSPI1_SCK_OUT                (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT20_BOOT_RCON11                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT20_SIUL_OFFCC_EIRQ_13                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT20_FLEXTIMER_1_FTM1_TRIG_1             (PORT_INPUT2_MODE)
#define SIUL2_0_PORT20_DSPI_1_DSPI1_SCK_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT20_DSPI_1_DSPI1_SCK_INOUT              (PORT_INOUT1_MODE)
#define SIUL2_0_PORT21_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT21_DSPI_4_DSPI4_PCS2                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT21_DSPI_1_DSPI1_SOUT                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT21_BOOT_RCON12                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT21_DSPI_1_DSPI1_SIN                    (PORT_INPUT1_MODE)
#define SIUL2_0_PORT22_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT22_DSPI_1_DSPI1_SOUT                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT22_BOOT_RCON13                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT22_SIUL_OFFCC_EIRQ_14                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT22_DSPI_1_DSPI1_SIN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT23_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT23_DSPI_1_DSPI1_PCS0_OUT               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT23_BOOT_RCON14                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT23_SIUL_OFFCC_EIRQ_15                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT23_DSPI_1_DSPI1_PCS0_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT23_DSPI_1_DSPI1_PCS0_INOUT             (PORT_INOUT1_MODE)
#define SIUL2_0_PORT24_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT24_DSPI_1_DSPI1_PCS1                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT24_BOOT_RCON15                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT25_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT25_DSPI_2_DSPI2_PCS2                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT25_BOOT_RCON16                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT25_CTE_RCS_SL                          (PORT_INPUT1_MODE)
#define SIUL2_0_PORT25_SIUL_OFFCC_EIRQ_16                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT26_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT26_DSPI_1_DSPI1_PCS3                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT26_BOOT_RCON17                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT26_SIUL_OFFCC_EIRQ_17                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT26_ADC1_ADCSAR1_INJ                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT27_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT27_DSPI_2_DSPI2_SCK_OUT                (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT27_MIPI_CSI_2_CSI0_TRIG                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT27_FLEXCAN_4_CAN4_TX                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT27_BOOT_RCON18                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT27_DSPI_2_DSPI2_SCK_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT27_SIUL_OFFCC_EIRQ_18                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT27_DSPI_2_DSPI2_SCK_INOUT              (PORT_INOUT1_MODE)
#define SIUL2_0_PORT28_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT28_DSPI_1_DSPI1_PCS1                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT28_MIPI_CSI_2_CSI1_TRIG                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT28_FLEXCAN_2_CAN2_TX                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT28_BOOT_RCON19                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT28_SIUL_OFFCC_EIRQ_19                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT28_ADC1_ADCSAR1_TRIG                   (PORT_INPUT2_MODE)
#define SIUL2_0_PORT29_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT29_DSPI_2_DSPI2_SOUT                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT29_MIPI_CSI_2_CSI2_TRIG                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT29_BOOT_RCON20                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT29_SIUL_OFFCC_EIRQ_20                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT29_FLEXCAN_5_CAN5_RX                   (PORT_INPUT2_MODE)
#define SIUL2_0_PORT29_DSPI_2_DSPI2_SIN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT30_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT30_DSPI_2_DSPI2_PCS0_OUT               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT30_MIPI_CSI_2_CSI3_TRIG                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT30_BOOT_RCON21                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT30_DSPI_2_DSPI2_PCS0_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT30_SIUL_OFFCC_EIRQ_21                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT30_ADC0_ADCSAR0_INJ                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT30_DSPI_2_DSPI2_PCS0_INOUT             (PORT_INOUT1_MODE)
#define SIUL2_0_PORT31_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT31_DSPI_2_DSPI2_PCS1                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT31_BOOT_RCON22                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT31_SIUL_OFFCC_EIRQ_22                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT31_ADC0_ADCSAR0_TRIG                   (PORT_INPUT2_MODE)
#define SIUL2_0_PORT32_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT32_CTE_RFS                             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT32_DSPI_0_DSPI0_SCK_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT32_CTE_RFS_SL                          (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT32_BOOT_RCON23                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT32_DSPI_0_DSPI0_SCK_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT32_SIUL_OFFCC_EIRQ_23                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT32_FLEXCAN_4_CAN4_RX                   (PORT_INPUT3_MODE)
#define SIUL2_0_PORT32_DSPI_0_DSPI0_SCK_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT33_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT33_CTE_RCS                             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT33_DSPI_2_DSPI2_SOUT                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT33_DSPI_0_DSPI0_PCS1                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT33_CTE_RCS_SL                          (PORT_INPUT1_MODE)
#define SIUL2_0_PORT33_SIUL_OFFCC_EIRQ_24                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT33_BOOT_RCON24                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT33_DSPI_2_DSPI2_SIN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT34_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT34_I2C_1_I2C1_SCL_OUT                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT34_DSPI_2_DSPI2_PCS3                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT34_FLEXCAN_5_CAN5_TX                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT34_BOOT_RCON25                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT34_I2C_1_I2C1_SCL_IN                   (PORT_INPUT1_MODE)
#define SIUL2_0_PORT34_I2C_1_I2C1_SCL_INOUT                (PORT_INOUT1_MODE)
#define SIUL2_0_PORT35_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT35_DSPI_1_DSPI1_PCS2                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT35_I2C_1_I2C1_SDA_OUT                  (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT35_BOOT_RCON26                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT35_SIUL_OFFCC_EIRQ_25                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT35_I2C_1_I2C1_SDA_IN                   (PORT_INPUT2_MODE)
#define SIUL2_0_PORT35_I2C_1_I2C1_SDA_INOUT                (PORT_INOUT2_MODE)
#define SIUL2_0_PORT36_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT36_DSPI_3_DSPI3_SCK_OUT                (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT36_BOOT_RCON27                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT36_DSPI_3_DSPI3_SCK_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT36_SIUL_OFFCC_EIRQ_26                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT36_FLEXCAN_3_CAN3_RX                   (PORT_INPUT3_MODE)
#define SIUL2_0_PORT36_DSPI_3_DSPI3_SCK_INOUT              (PORT_INOUT1_MODE)
#define SIUL2_0_PORT37_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT37_DSPI_1_DSPI1_SOUT                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT37_SIUL_OFFCC_EIRQ_27                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT37_BOOT_RCON28                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT37_DSPI_1_DSPI1_SIN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT38_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT38_DSPI_3_DSPI3_SOUT                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT38_BOOT_RCON29                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT38_SIUL_OFFCC_EIRQ_28                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT38_DSPI_3_DSPI3_SIN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT39_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT39_DSPI_3_DSPI3_PCS0_OUT               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT39_BOOT_RCON30                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT39_SIUL_OFFCC_EIRQ_29                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT39_DSPI_3_DSPI3_PCS0_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT39_DSPI_3_DSPI3_PCS0_INOUT             (PORT_INOUT1_MODE)
#define SIUL2_0_PORT40_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT40_DSPI_3_DSPI3_PCS1                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT40_BOOT_RCON31                         (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT40_CTE_RCS_SL                          (PORT_INPUT1_MODE)
#define SIUL2_0_PORT40_SIUL_OFFCC_EIRQ_30                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT41_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT41_LINFLEX_0_LIN0_TX                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT41_FLEXCAN_3_CAN3_TX                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT41_FLEXRAY_0_FR_DBG_0                  (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT41_DSPI_4_DSPI4_SCK_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT41_DSPI_4_DSPI4_SCK_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT41_DSPI_4_DSPI4_SCK_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT42_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT42_FLEXCAN_1_CAN1_TX                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT42_DSPI_1_DSPI1_SCK_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT42_DSPI_4_DSPI4_SOUT                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT42_FLEXRAY_0_FR_DBG_1                  (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT42_LINFLEX_0_LIN0_RX                   (PORT_INPUT1_MODE)
#define SIUL2_0_PORT42_DSPI_1_DSPI1_SCK_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT42_DSPI_4_DSPI4_SIN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT42_DSPI_1_DSPI1_SCK_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT43_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT43_DSPI_1_DSPI1_PCS0_OUT               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT43_DSPI_4_DSPI4_SOUT                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT43_FLEXRAY_0_FR_DBG_2                  (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT43_FLEXCAN_0_CAN0_RX                   (PORT_INPUT1_MODE)
#define SIUL2_0_PORT43_CTU_0_EXT_IN                        (PORT_INPUT2_MODE)
#define SIUL2_0_PORT43_DSPI_1_DSPI1_PCS0_IN                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT43_DSPI_4_DSPI4_SIN                    (PORT_INPUT4_MODE)
#define SIUL2_0_PORT43_DSPI_1_DSPI1_PCS0_INOUT             (PORT_INOUT1_MODE)
#define SIUL2_0_PORT44_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT44_FLEXCAN_0_CAN0_TX                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT44_DSPI_4_DSPI4_PCS0_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT44_I2C_0_I2C0_SCL_OUT                  (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT44_DSPI_2_DSPI2_PCS2                   (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT44_FLEXRAY_0_FR_DBG_3                  (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT44_I2C_1_I2C1_SCL_OUT                  (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT44_I2C_1_I2C1_SCL_IN                   (PORT_INPUT1_MODE)
#define SIUL2_0_PORT44_DSPI_4_DSPI4_PCS0_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT44_SIUL_OFFCC_EIRQ_31                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT44_I2C_0_I2C0_SCL_IN                   (PORT_INPUT4_MODE)
#define SIUL2_0_PORT44_DSPI_4_DSPI4_PCS0_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT44_I2C_0_I2C0_SCL_INOUT                (PORT_INOUT3_MODE)
#define SIUL2_0_PORT44_I2C_1_I2C1_SCL_INOUT                (PORT_INOUT5_MODE)
#define SIUL2_0_PORT45_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT45_DSPI_3_DSPI3_SOUT                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT45_I2C_0_I2C0_SDA_OUT                  (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT45_I2C_1_I2C1_SDA_OUT                  (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT45_I2C_1_I2C1_SDA_IN                   (PORT_INPUT1_MODE)
#define SIUL2_0_PORT45_I2C_0_I2C0_SDA_IN                   (PORT_INPUT2_MODE)
#define SIUL2_0_PORT45_DSPI_3_DSPI3_SIN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT45_I2C_0_I2C0_SDA_INOUT                (PORT_INOUT3_MODE)
#define SIUL2_0_PORT45_I2C_1_I2C1_SDA_INOUT                (PORT_INOUT5_MODE)
#define SIUL2_0_PORT46_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT46_QUADSPI_QSPI_DATA_B_0_OUT           (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT46_USDHC_0_SD0_CLK                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT46_DSPI_3_DSPI3_SCK_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT46_FLEXRAY_0_FR_TXD_A                  (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT46_DSPI_3_DSPI3_SCK_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT46_QUADSPI_QSPI_DATA_B_0_IN            (PORT_INPUT2_MODE)
#define SIUL2_0_PORT46_QUADSPI_QSPI_DATA_B_0_INOUT         (PORT_INOUT2_MODE)
#define SIUL2_0_PORT46_DSPI_3_DSPI3_SCK_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT47_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT47_USDHC_0_SD0_CMD_OUT                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT47_QUADSPI_QSPI_DATA_B_3_OUT           (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT47_FLEXRAY_0_FR_TXD_B                  (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT47_DSPI_3_DSPI3_SOUT                   (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT47_USDHC_0_SD0_CMD_IN                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT47_QUADSPI_QSPI_DATA_B_3_IN            (PORT_INPUT2_MODE)
#define SIUL2_0_PORT47_DSPI_3_DSPI3_SIN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT47_USDHC_0_SD0_CMD_INOUT               (PORT_INOUT1_MODE)
#define SIUL2_0_PORT47_QUADSPI_QSPI_DATA_B_3_INOUT         (PORT_INOUT2_MODE)
#define SIUL2_0_PORT48_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT48_USDHC_0_SD0_D_0_OUT                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT48_QUADSPI_QSPI_CS_B0                  (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT48_FLEXRAY_0_FR_TXE_B_B                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT48_DSPI_3_DSPI3_SOUT                   (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT48_USDHC_0_SD0_D_0_IN                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT48_DSPI_3_DSPI3_SIN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT48_USDHC_0_SD0_D_0_INOUT               (PORT_INOUT1_MODE)
#define SIUL2_0_PORT49_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT49_USDHC_0_SD0_D_1_OUT                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT49_QUADSPI_QSPI_CS_B1                  (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT49_FLEXRAY_0_FR_TXE_A_B                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT49_DSPI_3_DSPI3_PCS0_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT49_USDHC_0_SD0_D_1_IN                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT49_QUADSPI_QSPI_INTB_b                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT49_DSPI_3_DSPI3_PCS0_IN                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT49_USDHC_0_SD0_D_1_INOUT               (PORT_INOUT1_MODE)
#define SIUL2_0_PORT49_DSPI_3_DSPI3_PCS0_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT50_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT50_USDHC_0_SD0_D_2_OUT                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT50_QUADSPI_QSPI_DATA_B_4_OUT           (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT50_DSPI_3_DSPI3_PCS1                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT50_FLEXRAY_0_FR_RXD_B                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT50_USDHC_0_SD0_D_2_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT50_QUADSPI_QSPI_DATA_B_4_IN            (PORT_INPUT3_MODE)
#define SIUL2_0_PORT50_USDHC_0_SD0_D_2_INOUT               (PORT_INOUT1_MODE)
#define SIUL2_0_PORT50_QUADSPI_QSPI_DATA_B_4_INOUT         (PORT_INOUT2_MODE)
#define SIUL2_0_PORT51_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT51_USDHC_0_SD0_D_3_OUT                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT51_QUADSPI_QSPI_DATA_B_1_OUT           (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT51_FLEXCAN_6_CAN6_TX                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT51_DSPI_3_DSPI3_PCS2                   (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT51_FLEXRAY_0_FR_RXD_A                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT51_USDHC_0_SD0_D_3_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT51_QUADSPI_QSPI_DATA_B_1_IN            (PORT_INPUT3_MODE)
#define SIUL2_0_PORT51_USDHC_0_SD0_D_3_INOUT               (PORT_INOUT1_MODE)
#define SIUL2_0_PORT51_QUADSPI_QSPI_DATA_B_1_INOUT         (PORT_INOUT2_MODE)
#define SIUL2_0_PORT52_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT52_USDHC_0_SD0_D_4_OUT                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT52_QUADSPI_QSPI_DQS_B_OUT              (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT52_FLEXCAN_7_CAN7_TX                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT52_USDHC_0_SD0_D_4_IN                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT52_QUADSPI_QSPI_DQS_B_IN               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT52_USDHC_0_SD0_D_4_INOUT               (PORT_INOUT1_MODE)
#define SIUL2_0_PORT52_QUADSPI_QSPI_DQS_B_INOUT            (PORT_INOUT2_MODE)
#define SIUL2_0_PORT53_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT53_USDHC_0_SD0_D_5_OUT                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT53_QUADSPI_QSPI_DATA_B_7_OUT           (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT53_DSPI_5_DSPI5_SOUT                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT53_USDHC_0_SD0_D_5_IN                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT53_QUADSPI_QSPI_DATA_B_7_IN            (PORT_INPUT2_MODE)
#define SIUL2_0_PORT53_DSPI_5_DSPI5_SIN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT53_FLEXCAN_6_CAN6_RX                   (PORT_INPUT4_MODE)
#define SIUL2_0_PORT53_USDHC_0_SD0_D_5_INOUT               (PORT_INOUT1_MODE)
#define SIUL2_0_PORT53_QUADSPI_QSPI_DATA_B_7_INOUT         (PORT_INOUT2_MODE)
#define SIUL2_0_PORT54_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT54_USDHC_0_SD0_D_6_OUT                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT54_QUADSPI_QSPI_CK_B                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT54_DSPI_5_DSPI5_SOUT                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT54_USDHC_0_SD0_D_6_IN                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT54_DSPI_5_DSPI5_SIN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT54_FLEXCAN_7_CAN7_RX                   (PORT_INPUT3_MODE)
#define SIUL2_0_PORT54_USDHC_0_SD0_D_6_INOUT               (PORT_INOUT1_MODE)
#define SIUL2_0_PORT55_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT55_USDHC_0_SD0_D_7_OUT                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT55_QUADSPI_QSPI_CK_B_b                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT55_DSPI_5_DSPI5_PCS2                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT55_USDHC_0_SD0_D_7_IN                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT55_USDHC_0_SD0_D_7_INOUT               (PORT_INOUT1_MODE)
#define SIUL2_0_PORT56_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT56_USDHC_0_SD0_RST                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT56_QUADSPI_QSPI_DATA_B_5_OUT           (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT56_DSPI_5_DSPI5_PCS1                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT56_QUADSPI_QSPI_DATA_B_5_IN            (PORT_INPUT1_MODE)
#define SIUL2_0_PORT56_QUADSPI_QSPI_DATA_B_5_INOUT         (PORT_INOUT2_MODE)
#define SIUL2_0_PORT57_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT57_USDHC_0_SD0_VSELECT                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT57_QUADSPI_QSPI_DATA_B_2_OUT           (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT57_DSPI_5_DSPI5_PCS0_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT57_DSPI_5_DSPI5_PCS0_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT57_QUADSPI_QSPI_DATA_B_2_IN            (PORT_INPUT2_MODE)
#define SIUL2_0_PORT57_QUADSPI_QSPI_DATA_B_2_INOUT         (PORT_INOUT2_MODE)
#define SIUL2_0_PORT57_DSPI_5_DSPI5_PCS0_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT58_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT58_QUADSPI_QSPI_DATA_B_6_OUT           (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT58_DSPI_5_DSPI5_SCK_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT58_QUADSPI_QSPI_DATA_B_6_IN            (PORT_INPUT1_MODE)
#define SIUL2_0_PORT58_DSPI_5_DSPI5_SCK_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT58_QUADSPI_QSPI_DATA_B_6_INOUT         (PORT_INOUT2_MODE)
#define SIUL2_0_PORT58_DSPI_5_DSPI5_SCK_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT59_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT59_GMAC_0_GMAC0_RMII_REF_CLK           (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT60_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT60_GMAC_0_GMAC0_MDC                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT61_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT61_GMAC_0_GMAC0_MD_OUT                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT61_GMAC_0_GMAC0_MD_IN                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT61_GMAC_0_GMAC0_MD_INOUT               (PORT_INOUT1_MODE)
#define SIUL2_0_PORT62_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT62_DSPI_4_DSPI4_PCS1                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT62_DSPI_2_DSPI2_PCS2                   (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT62_FLEXCAN_1_CAN1_TX                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT63_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT63_GMAC_0_GMAC0_RX_ER                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT64_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT64_GMAC_0_GMAC0_COL                    (PORT_INPUT1_MODE)
#define SIUL2_0_PORT65_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT65_GMAC_0_GMAC0_CRS                    (PORT_INPUT1_MODE)
#define SIUL2_0_PORT66_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT66_GMAC_0_GMAC0_TX_CLK_OUT             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT66_GMAC_0_GMAC0_TX_CLK_IN              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT66_GMAC_0_GMAC0_TX_CLK_INOUT           (PORT_INOUT1_MODE)
#define SIUL2_0_PORT67_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT67_GMAC_0_GMAC0_TX_EN_OUT              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT67_GMAC_0_GMAC0_TX_EN_IN               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT67_GMAC_0_GMAC0_TX_EN_INOUT            (PORT_INOUT1_MODE)
#define SIUL2_0_PORT68_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT68_GMAC_0_GMAC0_TXD_0_OUT              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT68_GMAC_0_GMAC0_TXD_0_IN               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT68_GMAC_0_GMAC0_TXD_0_INOUT            (PORT_INOUT1_MODE)
#define SIUL2_0_PORT69_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT69_GMAC_0_GMAC0_TXD_1_OUT              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT69_GMAC_0_GMAC0_TXD_1_IN               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT69_GMAC_0_GMAC0_TXD_1_INOUT            (PORT_INOUT1_MODE)
#define SIUL2_0_PORT70_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT70_GMAC_0_GMAC0_TXD_2_OUT              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT70_GMAC_0_GMAC0_RX_ER                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT70_GMAC_0_GMAC0_TXD_2_IN               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT70_GMAC_0_GMAC0_TXD_2_INOUT            (PORT_INOUT1_MODE)
#define SIUL2_0_PORT71_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT71_GMAC_0_GMAC0_TXD_3_OUT              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT71_GMAC_0_GMAC0_RMII_REF_CLK_OUT       (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT71_GMAC_0_GMAC0_RMII_REF_CLK_IN        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT71_GMAC_0_GMAC0_TXD_3_IN               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT71_GMAC_0_GMAC0_TXD_3_INOUT            (PORT_INOUT1_MODE)
#define SIUL2_0_PORT71_GMAC_0_GMAC0_RMII_REF_CLK_INOUT     (PORT_INOUT2_MODE)
#define SIUL2_0_PORT72_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT72_GMAC_0_GMAC0_RX_CLK_OUT             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT72_GMAC_0_GMAC0_RX_CLK_IN              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT72_GMAC_0_GMAC0_RX_CLK_INOUT           (PORT_INOUT1_MODE)
#define SIUL2_0_PORT73_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT73_GMAC_0_GMAC0_RXDV_OUT               (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT73_GMAC_0_GMAC0_RXDV_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT73_GMAC_0_GMAC0_RXDV_INOUT             (PORT_INOUT6_MODE)
#define SIUL2_0_PORT74_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT74_GMAC_0_GMAC0_RXD_0_OUT              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT74_GMAC_0_GMAC0_RXD_0_IN               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT74_GMAC_0_GMAC0_RXD_0_INOUT            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT75_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT75_GMAC_0_GMAC0_RXD_1_OUT              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT75_GMAC_0_GMAC0_RXD_1_IN               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT75_GMAC_0_GMAC0_RXD_1_INOUT            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT76_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT76_GMAC_0_GMAC0_RXD_2_OUT              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT76_GMAC_0_GMAC0_RXD_2_IN               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT76_GMAC_0_GMAC0_RXD_2_INOUT            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT77_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT77_GMAC_0_GMAC0_RXD_3_OUT              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT77_GMAC_0_GMAC0_RXD_3_IN               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT77_GMAC_0_GMAC0_RXD_3_INOUT            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT78_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT79_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT80_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT81_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT81_GMAC_0_GMAC0_TS_CLK_OUT             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT81_GMAC_0_GMAC0_TS_CLK_IN              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT81_GMAC_0_GMAC0_TS_CLK_INOUT           (PORT_INOUT1_MODE)
#define SIUL2_0_PORT82_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT83_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT83_MISC_CLKOUT0                        (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT84_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT84_MISC_CLKOUT1                        (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT85_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT85_QUADSPI_QSPI_DATA_A_0_OUT           (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT85_QUADSPI_QSPI_DATA_A_0_IN            (PORT_INPUT1_MODE)
#define SIUL2_0_PORT85_QUADSPI_QSPI_DATA_A_0_INOUT         (PORT_INOUT1_MODE)
#define SIUL2_0_PORT86_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT86_QUADSPI_QSPI_DATA_A_1_OUT           (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT86_QUADSPI_QSPI_DATA_A_1_IN            (PORT_INPUT1_MODE)
#define SIUL2_0_PORT86_QUADSPI_QSPI_DATA_A_1_INOUT         (PORT_INOUT1_MODE)
#define SIUL2_0_PORT87_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT87_QUADSPI_QSPI_DATA_A_2_OUT           (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT87_QUADSPI_QSPI_DATA_A_2_IN            (PORT_INPUT1_MODE)
#define SIUL2_0_PORT87_QUADSPI_QSPI_DATA_A_2_INOUT         (PORT_INOUT1_MODE)
#define SIUL2_0_PORT88_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT88_QUADSPI_QSPI_DATA_A_3_OUT           (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT88_QUADSPI_QSPI_DATA_A_3_IN            (PORT_INPUT1_MODE)
#define SIUL2_0_PORT88_QUADSPI_QSPI_DATA_A_3_INOUT         (PORT_INOUT1_MODE)
#define SIUL2_0_PORT89_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT89_QUADSPI_QSPI_DATA_A_4_OUT           (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT89_QUADSPI_QSPI_DATA_A_4_IN            (PORT_INPUT1_MODE)
#define SIUL2_0_PORT89_QUADSPI_QSPI_DATA_A_4_INOUT         (PORT_INOUT1_MODE)
#define SIUL2_0_PORT90_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT90_QUADSPI_QSPI_DATA_A_5_OUT           (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT90_QUADSPI_QSPI_DATA_A_5_IN            (PORT_INPUT1_MODE)
#define SIUL2_0_PORT90_QUADSPI_QSPI_DATA_A_5_INOUT         (PORT_INOUT1_MODE)
#define SIUL2_0_PORT91_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT91_QUADSPI_QSPI_DATA_A_6_OUT           (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT91_QUADSPI_QSPI_DATA_A_6_IN            (PORT_INPUT1_MODE)
#define SIUL2_0_PORT91_QUADSPI_QSPI_DATA_A_6_INOUT         (PORT_INOUT1_MODE)
#define SIUL2_0_PORT92_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT92_QUADSPI_QSPI_DATA_A_7_OUT           (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT92_QUADSPI_QSPI_DATA_A_7_IN            (PORT_INPUT1_MODE)
#define SIUL2_0_PORT92_QUADSPI_QSPI_DATA_A_7_INOUT         (PORT_INOUT1_MODE)
#define SIUL2_0_PORT93_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT93_QUADSPI_QSPI_DQS_A_OUT              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT93_QUADSPI_QSPI_DQS_A_IN               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT93_QUADSPI_QSPI_DQS_A_INOUT            (PORT_INOUT1_MODE)
#define SIUL2_0_PORT94_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT94_QUADSPI_QSPI_INTA_b                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT95_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT96_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT96_QUADSPI_QSPI_CK_A                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT97_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT97_QUADSPI_QSPI_CK_A_b                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT98_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT98_QUADSPI_QSPI_CK_2A                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT99_GPIO                                (PORT_GPIO_MODE)
#define SIUL2_0_PORT99_QUADSPI_QSPI_CK_2A_b                (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT100_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_0_PORT100_QUADSPI_QSPI_CS_A0                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT101_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_0_PORT101_QUADSPI_QSPI_CS_A1                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_1_PORT102_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT102_GMAC_1_GMAC1_MDC                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_1_PORT102_FLEXCAN_6_CAN6_TX                  (PORT_ALT3_FUNC_MODE)
#define SIUL2_1_PORT103_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT103_GMAC_1_GMAC1_MD_OUT                (PORT_ALT1_FUNC_MODE)
#define SIUL2_1_PORT103_FLEXCAN_4_CAN4_RX                  (PORT_INPUT1_MODE)
#define SIUL2_1_PORT103_GMAC_1_GMAC1_MD_IN                 (PORT_INPUT2_MODE)
#define SIUL2_1_PORT103_GMAC_1_GMAC1_MD_INOUT              (PORT_INOUT1_MODE)
#define SIUL2_1_PORT104_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT104_GMAC_1_GMAC1_PPS_2                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_1_PORT104_FLEXCAN_6_CAN6_RX                  (PORT_INPUT1_MODE)
#define SIUL2_1_PORT105_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT105_GMAC_1_GMAC1_TXD_0_OUT             (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT105_GMAC_1_GMAC1_TXD_0_IN              (PORT_INPUT1_MODE)
#define SIUL2_1_PORT105_GMAC_1_GMAC1_TXD_0_INOUT           (PORT_INOUT2_MODE)
#define SIUL2_1_PORT106_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT106_GMAC_1_GMAC1_TXD_1_OUT             (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT106_FLEXCAN_2_CAN2_TX                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_1_PORT106_GMAC_1_GMAC1_TXD_1_IN              (PORT_INPUT1_MODE)
#define SIUL2_1_PORT106_GMAC_1_GMAC1_TXD_1_INOUT           (PORT_INOUT2_MODE)
#define SIUL2_1_PORT107_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT107_GMAC_1_GMAC1_TXD_2_OUT             (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT107_GMAC_1_GMAC1_TXD_2_IN              (PORT_INPUT1_MODE)
#define SIUL2_1_PORT107_GMAC_1_GMAC1_RX_ER                 (PORT_INPUT2_MODE)
#define SIUL2_1_PORT107_GMAC_1_GMAC1_TXD_2_INOUT           (PORT_INOUT2_MODE)
#define SIUL2_1_PORT108_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT108_GMAC_1_GMAC1_TXD_3_OUT             (PORT_ALT1_FUNC_MODE)
#define SIUL2_1_PORT108_GMAC_1_GMAC1_RMII_REF_CLK_OUT      (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT108_GMAC_1_GMAC1_RMII_REF_CLK_IN       (PORT_INPUT1_MODE)
#define SIUL2_1_PORT108_GMAC_1_GMAC1_TXD_3_IN              (PORT_INPUT2_MODE)
#define SIUL2_1_PORT108_GMAC_1_GMAC1_TXD_3_INOUT           (PORT_INOUT1_MODE)
#define SIUL2_1_PORT108_GMAC_1_GMAC1_RMII_REF_CLK_INOUT    (PORT_INOUT2_MODE)
#define SIUL2_1_PORT109_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT109_GMAC_1_GMAC1_TX_CLK_OUT            (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT109_GMAC_1_GMAC1_TX_CLK_IN             (PORT_INPUT1_MODE)
#define SIUL2_1_PORT109_GMAC_1_GMAC1_TX_CLK_INOUT          (PORT_INOUT2_MODE)
#define SIUL2_1_PORT110_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT110_GMAC_1_GMAC1_TX_EN_OUT             (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT110_GMAC_1_GMAC1_TX_EN_IN              (PORT_INPUT1_MODE)
#define SIUL2_1_PORT110_GMAC_1_GMAC1_TX_EN_INOUT           (PORT_INOUT2_MODE)
#define SIUL2_1_PORT111_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT111_CTE_CTEP7                          (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT112_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT112_CTE_CTEP6                          (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT112_FLEXCAN_5_CAN5_RX                  (PORT_INPUT1_MODE)
#define SIUL2_1_PORT112_GMAC_1_GMAC1_RX_ER                 (PORT_INPUT2_MODE)
#define SIUL2_1_PORT113_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT113_GMAC_1_GMAC1_RX_CLK_OUT            (PORT_ALT1_FUNC_MODE)
#define SIUL2_1_PORT113_CTE_CTEP5                          (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT113_GMAC_1_GMAC1_RX_CLK_IN             (PORT_INPUT1_MODE)
#define SIUL2_1_PORT113_GMAC_1_GMAC1_RX_CLK_INOUT          (PORT_INOUT1_MODE)
#define SIUL2_1_PORT114_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT114_GMAC_1_GMAC1_RXDV_OUT              (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT114_CTE_CTEP4                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_1_PORT114_GMAC_1_GMAC1_RXDV_IN               (PORT_INPUT1_MODE)
#define SIUL2_1_PORT114_GMAC_1_GMAC1_RXDV_INOUT            (PORT_INOUT2_MODE)
#define SIUL2_1_PORT115_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT115_GMAC_1_GMAC1_RXD_0_OUT             (PORT_ALT1_FUNC_MODE)
#define SIUL2_1_PORT115_FLEXCAN_5_CAN5_TX                  (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT115_CTE_CTEP3                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_1_PORT115_GMAC_1_GMAC1_RXD_0_IN              (PORT_INPUT1_MODE)
#define SIUL2_1_PORT115_GMAC_1_GMAC1_RXD_0_INOUT           (PORT_INOUT1_MODE)
#define SIUL2_1_PORT116_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT116_GMAC_1_GMAC1_RXD_1_OUT             (PORT_ALT1_FUNC_MODE)
#define SIUL2_1_PORT116_CTE_CTEP2                          (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT116_GMAC_1_GMAC1_RXD_1_IN              (PORT_INPUT1_MODE)
#define SIUL2_1_PORT116_GMAC_1_GMAC1_RXD_1_INOUT           (PORT_INOUT1_MODE)
#define SIUL2_1_PORT117_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT117_GMAC_1_GMAC1_RXD_2_OUT             (PORT_ALT1_FUNC_MODE)
#define SIUL2_1_PORT117_CTE_CTEP1                          (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT117_GMAC_1_GMAC1_RXD_2_IN              (PORT_INPUT1_MODE)
#define SIUL2_1_PORT117_GMAC_1_GMAC1_RXD_2_INOUT           (PORT_INOUT1_MODE)
#define SIUL2_1_PORT118_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT118_GMAC_1_GMAC1_RXD_3_OUT             (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT118_CTE_CTEP0                          (PORT_ALT4_FUNC_MODE)
#define SIUL2_1_PORT118_GMAC_1_GMAC1_RXD_3_IN              (PORT_INPUT1_MODE)
#define SIUL2_1_PORT118_GMAC_1_GMAC1_RXD_3_INOUT           (PORT_INOUT2_MODE)
#define SIUL2_1_PORT119_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT119_FLEXCAN_3_CAN3_RX                  (PORT_INPUT1_MODE)
#define SIUL2_1_PORT120_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT120_FLEXCAN_7_CAN7_TX                  (PORT_ALT3_FUNC_MODE)
#define SIUL2_1_PORT120_GMAC_1_GMAC1_AUX_TRIG_2            (PORT_INPUT1_MODE)
#define SIUL2_1_PORT120_GMAC_1_GMAC1_PST_TS_TRIG_0         (PORT_INPUT2_MODE)
#define SIUL2_1_PORT121_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT121_GMAC_1_GMAC1_RMII_REF_CLK          (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT121_FLEXCAN_4_CAN4_TX                  (PORT_ALT3_FUNC_MODE)
#define SIUL2_1_PORT122_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT122_GMAC_1_GMAC1_AUX_TRIG_3            (PORT_INPUT1_MODE)
#define SIUL2_1_PORT122_GMAC_1_GMAC1_PST_TS_TRIG_1         (PORT_INPUT2_MODE)
#define SIUL2_1_PORT123_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT123_GMAC_1_GMAC1_COL                   (PORT_INPUT1_MODE)
#define SIUL2_1_PORT123_FLEXCAN_7_CAN7_RX                  (PORT_INPUT2_MODE)
#define SIUL2_1_PORT124_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT124_GMAC_1_GMAC1_CRS                   (PORT_INPUT1_MODE)
#define SIUL2_1_PORT124_FLEXCAN_2_CAN2_RX                  (PORT_INPUT2_MODE)
#define SIUL2_1_PORT125_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT125_GMAC_1_GMAC1_PPS_3                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT126_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT126_CTI_CTI_TRIG_I_ACK_0               (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT127_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT127_CTI_CTI_TRIG_O_ACK_0               (PORT_INPUT1_MODE)
#define SIUL2_1_PORT128_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT128_DSPI_5_DSPI5_SCK_OUT               (PORT_ALT1_FUNC_MODE)
#define SIUL2_1_PORT128_CTI_CTI_TRIG_0                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT128_DSPI_5_DSPI5_SCK_IN                (PORT_INPUT1_MODE)
#define SIUL2_1_PORT128_DSPI_5_DSPI5_SCK_INOUT             (PORT_INOUT1_MODE)
#define SIUL2_1_PORT129_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT129_DSPI_5_DSPI5_PCS2                  (PORT_ALT3_FUNC_MODE)
#define SIUL2_1_PORT129_CTI_CTI_TRIG_0                     (PORT_INPUT1_MODE)
#define SIUL2_1_PORT130_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT130_DSPI_5_DSPI5_PCS1                  (PORT_ALT3_FUNC_MODE)
#define SIUL2_1_PORT130_CTI_CTI_TRIG_1                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT131_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT131_DSPI_5_DSPI5_PCS0_OUT              (PORT_ALT3_FUNC_MODE)
#define SIUL2_1_PORT131_CTI_CTI_TRIG_1                     (PORT_INPUT1_MODE)
#define SIUL2_1_PORT131_DSPI_5_DSPI5_PCS0_IN               (PORT_INPUT2_MODE)
#define SIUL2_1_PORT131_DSPI_5_DSPI5_PCS0_INOUT            (PORT_INOUT3_MODE)
#define SIUL2_1_PORT132_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT132_DSPI_0_DSPI0_SOUT                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_1_PORT132_DSPI_5_DSPI5_SOUT                  (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT132_CTI_CTI_TRIG_I_ACK_1               (PORT_ALT3_FUNC_MODE)
#define SIUL2_1_PORT132_DSPI_0_DSPI0_SIN                   (PORT_INPUT1_MODE)
#define SIUL2_1_PORT132_DSPI_5_DSPI5_SIN                   (PORT_INPUT2_MODE)
#define SIUL2_1_PORT133_GPIO                               (PORT_GPIO_MODE)
#define SIUL2_1_PORT133_DSPI_0_DSPI0_SOUT                  (PORT_ALT2_FUNC_MODE)
#define SIUL2_1_PORT133_DSPI_5_DSPI5_SOUT                  (PORT_ALT4_FUNC_MODE)
#define SIUL2_1_PORT133_DSPI_0_DSPI0_SIN                   (PORT_INPUT1_MODE)
#define SIUL2_1_PORT133_DSPI_5_DSPI5_SIN                   (PORT_INPUT2_MODE)
#define SIUL2_1_PORT133_CTI_CTI_TRIG_O_ACK_1               (PORT_INPUT3_MODE)
[!ENDVAR!]




[!VAR "INMUX0"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_LINFLEX_0_LIN0_RX;2:[!//
[!ENDVAR!]

[!VAR "INMUX1"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_FLEXCAN_0_CAN0_RX;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_FLEXCAN_0_CAN0_RX;2:[!//
[!ENDVAR!]

[!VAR "INMUX2"!]
[!ENDVAR!]

[!VAR "INMUX3"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_USDHC_0_SD0_CMD_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_USDHC_0_SD0_CMD_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX4"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_USDHC_0_SD0_D_0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_USDHC_0_SD0_D_0_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX5"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_USDHC_0_SD0_D_1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_USDHC_0_SD0_D_1_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX6"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_USDHC_0_SD0_D_7_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_USDHC_0_SD0_D_7_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX7"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_USDHC_0_SD0_D_6_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_USDHC_0_SD0_D_6_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX8"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_USDHC_0_SD0_D_2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_USDHC_0_SD0_D_2_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX9"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_USDHC_0_SD0_D_3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_USDHC_0_SD0_D_3_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX10"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_USDHC_0_SD0_D_4_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_USDHC_0_SD0_D_4_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX11"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_USDHC_0_SD0_D_5_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_USDHC_0_SD0_D_5_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX12"!]
[!ENDVAR!]

[!VAR "INMUX13"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_GMAC_0_GMAC0_COL;2:[!//
[!ENDVAR!]

[!VAR "INMUX14"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_GMAC_0_GMAC0_CRS;2:[!//
[!ENDVAR!]

[!VAR "INMUX15"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_GMAC_0_GMAC0_MD_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_GMAC_0_GMAC0_MD_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX16"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT63_GMAC_0_GMAC0_RX_ER;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_GMAC_0_GMAC0_RX_ER;3:[!//
[!ENDVAR!]

[!VAR "INMUX17"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_GMAC_0_GMAC0_RX_CLK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_GMAC_0_GMAC0_RX_CLK_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX18"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_GMAC_0_GMAC0_RXDV_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_GMAC_0_GMAC0_RXDV_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX19"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_GMAC_0_GMAC0_RXD_0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_GMAC_0_GMAC0_RXD_0_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX20"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_GMAC_0_GMAC0_RXD_1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_GMAC_0_GMAC0_RXD_1_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX21"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_GMAC_0_GMAC0_RXD_2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_GMAC_0_GMAC0_RXD_2_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX22"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_GMAC_0_GMAC0_RXD_3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_GMAC_0_GMAC0_RXD_3_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX23"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_GMAC_0_GMAC0_RMII_REF_CLK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_GMAC_0_GMAC0_RMII_REF_CLK_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX24"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT10_GMAC_0_GMAC0_AUX_TRIG_2;2:[!//
[!ENDVAR!]

[!VAR "INMUX25"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_GMAC_0_GMAC0_AUX_TRIG_3;2:[!//
[!ENDVAR!]

[!VAR "INMUX26"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_GMAC_0_GMAC0_TX_CLK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_GMAC_0_GMAC0_TX_CLK_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX27"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_GMAC_0_GMAC0_TS_CLK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_GMAC_0_GMAC0_TS_CLK_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX28"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_QUADSPI_QSPI_DATA_A_0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_QUADSPI_QSPI_DATA_A_0_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX29"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT86_QUADSPI_QSPI_DATA_A_1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT86_QUADSPI_QSPI_DATA_A_1_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX30"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT87_QUADSPI_QSPI_DATA_A_2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT87_QUADSPI_QSPI_DATA_A_2_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX31"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_QUADSPI_QSPI_DATA_A_3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_QUADSPI_QSPI_DATA_A_3_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX32"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_QUADSPI_QSPI_DATA_A_4_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_QUADSPI_QSPI_DATA_A_4_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX33"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_QUADSPI_QSPI_DATA_A_5_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_QUADSPI_QSPI_DATA_A_5_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX34"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_QUADSPI_QSPI_DATA_A_6_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_QUADSPI_QSPI_DATA_A_6_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX35"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_QUADSPI_QSPI_DATA_A_7_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_QUADSPI_QSPI_DATA_A_7_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX36"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_QUADSPI_QSPI_DQS_A_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_QUADSPI_QSPI_DQS_A_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX37"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_QUADSPI_QSPI_INTA_b;2:[!//
[!ENDVAR!]

[!VAR "INMUX38"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_QUADSPI_QSPI_DATA_B_5_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_QUADSPI_QSPI_DATA_B_5_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX39"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_QUADSPI_QSPI_DATA_B_2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_QUADSPI_QSPI_DATA_B_2_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX40"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_QUADSPI_QSPI_DATA_B_0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_QUADSPI_QSPI_DATA_B_0_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX41"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_QUADSPI_QSPI_DATA_B_3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_QUADSPI_QSPI_DATA_B_3_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX42"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_QUADSPI_QSPI_DATA_B_1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_QUADSPI_QSPI_DATA_B_1_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX43"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_QUADSPI_QSPI_DATA_B_7_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_QUADSPI_QSPI_DATA_B_7_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX44"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_QUADSPI_QSPI_DATA_B_6_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_QUADSPI_QSPI_DATA_B_6_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX45"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_QUADSPI_QSPI_DATA_B_4_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_QUADSPI_QSPI_DATA_B_4_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX46"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_QUADSPI_QSPI_DQS_B_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_QUADSPI_QSPI_DQS_B_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX47"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_QUADSPI_QSPI_INTB_b;2:[!//
[!ENDVAR!]

[!VAR "INMUX48"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_BOOT_BMODE1;0:[!//
[!ENDVAR!]

[!VAR "INMUX49"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_BOOT_BMODE2;0:[!//
[!ENDVAR!]

[!VAR "INMUX50"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT5_JTAGC_TMS;0:[!//
[!ENDVAR!]

[!VAR "INMUX51"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT10_GMAC_0_GMAC0_PST_TS_TRIG_0;2:[!//
[!ENDVAR!]

[!VAR "INMUX52"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_GMAC_0_GMAC0_PST_TS_TRIG_1;2:[!//
[!ENDVAR!]

[!VAR "INMUX53"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_I2C_0_I2C0_SDA_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_I2C_0_I2C0_SDA_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_I2C_0_I2C0_SDA_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_I2C_0_I2C0_SDA_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX54"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_I2C_0_I2C0_SCL_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_I2C_0_I2C0_SCL_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_I2C_0_I2C0_SCL_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_I2C_0_I2C0_SCL_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX55"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT67_GMAC_0_GMAC0_TX_EN_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT67_GMAC_0_GMAC0_TX_EN_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX56"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT68_GMAC_0_GMAC0_TXD_0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT68_GMAC_0_GMAC0_TXD_0_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX57"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_GMAC_0_GMAC0_TXD_2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_GMAC_0_GMAC0_TXD_2_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX58"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_GMAC_0_GMAC0_TXD_3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_GMAC_0_GMAC0_TXD_3_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX59"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT69_GMAC_0_GMAC0_TXD_1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT69_GMAC_0_GMAC0_TXD_1_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX60"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT4_JTAGC_TCK;0:[!//
[!ENDVAR!]

[!VAR "INMUX61"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_JTAGC_TDI;0:[!//
[!ENDVAR!]

[!VAR "INMUX62"!]
[!ENDVAR!]

[!VAR "INMUX63"!]
[!ENDVAR!]

[!VAR "INMUX64"!]
[!ENDVAR!]

[!VAR "INMUX65"!]
[!ENDVAR!]

[!VAR "INMUX66"!]
[!ENDVAR!]

[!VAR "INMUX67"!]
[!ENDVAR!]

[!VAR "INMUX68"!]
[!ENDVAR!]

[!VAR "INMUX69"!]
[!ENDVAR!]

[!VAR "INMUX70"!]
[!ENDVAR!]

[!VAR "INMUX71"!]
[!ENDVAR!]

[!VAR "INMUX72"!]
[!ENDVAR!]

[!VAR "INMUX73"!]
[!ENDVAR!]

[!VAR "INMUX74"!]
[!ENDVAR!]

[!VAR "INMUX75"!]
[!ENDVAR!]

[!VAR "INMUX76"!]
[!ENDVAR!]

[!VAR "INMUX77"!]
[!ENDVAR!]

[!VAR "INMUX78"!]
[!ENDVAR!]

[!VAR "INMUX79"!]
[!ENDVAR!]

[!VAR "INMUX80"!]
[!ENDVAR!]

[!VAR "INMUX81"!]
[!ENDVAR!]

[!VAR "INMUX82"!]
[!ENDVAR!]

[!VAR "INMUX83"!]
[!ENDVAR!]

[!VAR "INMUX84"!]
[!ENDVAR!]

[!VAR "INMUX85"!]
[!ENDVAR!]

[!VAR "INMUX86"!]
[!ENDVAR!]

[!VAR "INMUX87"!]
[!ENDVAR!]

[!VAR "INMUX88"!]
[!ENDVAR!]

[!VAR "INMUX89"!]
[!ENDVAR!]

[!VAR "INMUX90"!]
[!ENDVAR!]

[!VAR "INMUX91"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT9_FLEXTIMER_0_FTM0_CH_1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT9_FLEXTIMER_0_FTM0_CH_1_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX92"!]
[!ENDVAR!]

[!VAR "INMUX93"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT7_FLEXTIMER_0_FTM0_CH_0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT7_FLEXTIMER_0_FTM0_CH_0_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX94"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT7_DSPI_0_DSPI0_PCS0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT7_DSPI_0_DSPI0_PCS0_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT17_DSPI_0_DSPI0_PCS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT17_DSPI_0_DSPI0_PCS0_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX95"!]
[!ENDVAR!]

[!VAR "INMUX96"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT8_FLEXTIMER_0_FTM0_CH_2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT8_FLEXTIMER_0_FTM0_CH_2_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX97"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT10_FLEXTIMER_0_FTM0_CH_3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT10_FLEXTIMER_0_FTM0_CH_3_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX98"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT11_FLEXTIMER_0_FTM0_CH_4_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT11_FLEXTIMER_0_FTM0_CH_4_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX99"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT6_DSPI_0_DSPI0_SIN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT16_DSPI_0_DSPI0_SIN;4:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT132_DSPI_0_DSPI0_SIN;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT133_DSPI_0_DSPI0_SIN;3:[!//
[!ENDVAR!]

[!VAR "INMUX100"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT12_FLEXTIMER_0_FTM0_CH_5_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT12_FLEXTIMER_0_FTM0_CH_5_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX101"!]
[!ENDVAR!]

[!VAR "INMUX102"!]
[!ENDVAR!]

[!VAR "INMUX103"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT14_I2C_1_I2C1_SCL_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT14_I2C_1_I2C1_SCL_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT34_I2C_1_I2C1_SCL_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT34_I2C_1_I2C1_SCL_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT44_I2C_1_I2C1_SCL_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT44_I2C_1_I2C1_SCL_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX104"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT15_I2C_1_I2C1_SDA_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT15_I2C_1_I2C1_SDA_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT35_I2C_1_I2C1_SDA_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT35_I2C_1_I2C1_SDA_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT45_I2C_1_I2C1_SDA_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT45_I2C_1_I2C1_SDA_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX105"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT16_FLEXCAN_2_CAN2_RX;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT124_FLEXCAN_2_CAN2_RX;3:[!//
[!ENDVAR!]

[!VAR "INMUX106"!]
[!ENDVAR!]

[!VAR "INMUX107"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT36_FLEXCAN_3_CAN3_RX;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT119_FLEXCAN_3_CAN3_RX;3:[!//
[!ENDVAR!]

[!VAR "INMUX108"!]
[!ENDVAR!]

[!VAR "INMUX109"!]
[!ENDVAR!]

[!VAR "INMUX110"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT20_DSPI_1_DSPI1_SCK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT20_DSPI_1_DSPI1_SCK_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT42_DSPI_1_DSPI1_SCK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT42_DSPI_1_DSPI1_SCK_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX111"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT21_DSPI_1_DSPI1_SIN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT22_DSPI_1_DSPI1_SIN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT37_DSPI_1_DSPI1_SIN;3:[!//
[!ENDVAR!]

[!VAR "INMUX112"!]
[!ENDVAR!]

[!VAR "INMUX113"!]
[!ENDVAR!]

[!VAR "INMUX114"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT23_DSPI_1_DSPI1_PCS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT23_DSPI_1_DSPI1_PCS0_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT43_DSPI_1_DSPI1_PCS0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT43_DSPI_1_DSPI1_PCS0_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX115"!]
[!ENDVAR!]

[!VAR "INMUX116"!]
[!ENDVAR!]

[!VAR "INMUX117"!]
[!ENDVAR!]

[!VAR "INMUX118"!]
[!ENDVAR!]

[!VAR "INMUX119"!]
[!ENDVAR!]

[!VAR "INMUX120"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT27_DSPI_2_DSPI2_SCK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT27_DSPI_2_DSPI2_SCK_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX121"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT32_FLEXCAN_4_CAN4_RX;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT103_FLEXCAN_4_CAN4_RX;3:[!//
[!ENDVAR!]

[!VAR "INMUX122"!]
[!ENDVAR!]

[!VAR "INMUX123"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT29_FLEXCAN_5_CAN5_RX;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT112_FLEXCAN_5_CAN5_RX;3:[!//
[!ENDVAR!]

[!VAR "INMUX124"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT30_DSPI_2_DSPI2_PCS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT30_DSPI_2_DSPI2_PCS0_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX125"!]
[!ENDVAR!]

[!VAR "INMUX126"!]
[!ENDVAR!]

[!VAR "INMUX127"!]
[!ENDVAR!]

[!VAR "INMUX128"!]
[!ENDVAR!]

[!VAR "INMUX129"!]
[!ENDVAR!]

[!VAR "INMUX130"!]
[!ENDVAR!]

[!VAR "INMUX131"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT36_DSPI_3_DSPI3_SCK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT36_DSPI_3_DSPI3_SCK_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT46_DSPI_3_DSPI3_SCK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT46_DSPI_3_DSPI3_SCK_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX132"!]
[!ENDVAR!]

[!VAR "INMUX133"!]
[!ENDVAR!]

[!VAR "INMUX134"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT39_DSPI_3_DSPI3_PCS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT39_DSPI_3_DSPI3_PCS0_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT49_DSPI_3_DSPI3_PCS0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT49_DSPI_3_DSPI3_PCS0_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX135"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT41_DSPI_4_DSPI4_SCK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT41_DSPI_4_DSPI4_SCK_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX136"!]
[!ENDVAR!]

[!VAR "INMUX137"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT42_DSPI_4_DSPI4_SIN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT43_DSPI_4_DSPI4_SIN;3:[!//
[!ENDVAR!]

[!VAR "INMUX138"!]
[!ENDVAR!]

[!VAR "INMUX139"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT44_DSPI_4_DSPI4_PCS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT44_DSPI_4_DSPI4_PCS0_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX140"!]
[!ENDVAR!]

[!VAR "INMUX141"!]
[!ENDVAR!]

[!VAR "INMUX142"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT38_DSPI_3_DSPI3_SIN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT45_DSPI_3_DSPI3_SIN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT47_DSPI_3_DSPI3_SIN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT48_DSPI_3_DSPI3_SIN;5:[!//
[!ENDVAR!]

[!VAR "INMUX143"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT53_FLEXCAN_6_CAN6_RX;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT104_FLEXCAN_6_CAN6_RX;3:[!//
[!ENDVAR!]

[!VAR "INMUX144"!]
[!ENDVAR!]

[!VAR "INMUX145"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT54_FLEXCAN_7_CAN7_RX;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT123_FLEXCAN_7_CAN7_RX;3:[!//
[!ENDVAR!]

[!VAR "INMUX146"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT6_FLEXCAN_1_CAN1_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT7_FLEXCAN_1_CAN1_RX;3:[!//
[!ENDVAR!]

[!VAR "INMUX147"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT103_GMAC_1_GMAC1_MD_IN;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT103_GMAC_1_GMAC1_MD_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX148"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT109_GMAC_1_GMAC1_TX_CLK_IN;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT109_GMAC_1_GMAC1_TX_CLK_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX149"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT107_GMAC_1_GMAC1_RX_ER;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT112_GMAC_1_GMAC1_RX_ER;3:[!//
[!ENDVAR!]

[!VAR "INMUX150"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT113_GMAC_1_GMAC1_RX_CLK_IN;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT113_GMAC_1_GMAC1_RX_CLK_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX151"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT114_GMAC_1_GMAC1_RXDV_IN;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT114_GMAC_1_GMAC1_RXDV_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX152"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT115_GMAC_1_GMAC1_RXD_0_IN;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT115_GMAC_1_GMAC1_RXD_0_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX153"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT116_GMAC_1_GMAC1_RXD_1_IN;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT116_GMAC_1_GMAC1_RXD_1_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX154"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT117_GMAC_1_GMAC1_RXD_2_IN;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT117_GMAC_1_GMAC1_RXD_2_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX155"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT118_GMAC_1_GMAC1_RXD_3_IN;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT118_GMAC_1_GMAC1_RXD_3_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX156"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT108_GMAC_1_GMAC1_RMII_REF_CLK_IN;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT108_GMAC_1_GMAC1_RMII_REF_CLK_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX157"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT120_GMAC_1_GMAC1_AUX_TRIG_2;2:[!//
[!ENDVAR!]

[!VAR "INMUX158"!]
[!ENDVAR!]

[!VAR "INMUX159"!]
[!ENDVAR!]

[!VAR "INMUX160"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT123_GMAC_1_GMAC1_COL;2:[!//
[!ENDVAR!]

[!VAR "INMUX161"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT124_GMAC_1_GMAC1_CRS;2:[!//
[!ENDVAR!]

[!VAR "INMUX162"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT11_LINFLEX_1_LIN1_RX;2:[!//
[!ENDVAR!]

[!VAR "INMUX163"!]
[!ENDVAR!]

[!VAR "INMUX164"!]
[!ENDVAR!]

[!VAR "INMUX165"!]
[!ENDVAR!]

[!VAR "INMUX166"!]
[!ENDVAR!]

[!VAR "INMUX167"!]
[!ENDVAR!]

[!VAR "INMUX168"!]
[!ENDVAR!]

[!VAR "INMUX169"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT29_DSPI_2_DSPI2_SIN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT33_DSPI_2_DSPI2_SIN;2:[!//
[!ENDVAR!]

[!VAR "INMUX170"!]
[!ENDVAR!]

[!VAR "INMUX171"!]
[!ENDVAR!]

[!VAR "INMUX172"!]
[!ENDVAR!]

[!VAR "INMUX173"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT122_GMAC_1_GMAC1_AUX_TRIG_3;2:[!//
[!ENDVAR!]

[!VAR "INMUX174"!]
[!ENDVAR!]

[!VAR "INMUX175"!]
[!ENDVAR!]

[!VAR "INMUX176"!]
[!ENDVAR!]

[!VAR "INMUX177"!]
[!ENDVAR!]

[!VAR "INMUX178"!]
[!ENDVAR!]

[!VAR "INMUX179"!]
[!ENDVAR!]

[!VAR "INMUX180"!]
[!ENDVAR!]

[!VAR "INMUX181"!]
[!ENDVAR!]

[!VAR "INMUX182"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT50_FLEXRAY_0_FR_RXD_B;2:[!//
[!ENDVAR!]

[!VAR "INMUX183"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT51_FLEXRAY_0_FR_RXD_A;2:[!//
[!ENDVAR!]

[!VAR "INMUX184"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT0_SIUL_OFFCC_EIRQ_0;2:[!//
[!ENDVAR!]

[!VAR "INMUX185"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT3_SIUL_OFFCC_EIRQ_1;2:[!//
[!ENDVAR!]

[!VAR "INMUX186"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT4_SIUL_OFFCC_EIRQ_2;2:[!//
[!ENDVAR!]

[!VAR "INMUX187"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT5_SIUL_OFFCC_EIRQ_3;2:[!//
[!ENDVAR!]

[!VAR "INMUX188"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT6_SIUL_OFFCC_EIRQ_4;2:[!//
[!ENDVAR!]

[!VAR "INMUX189"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT8_SIUL_OFFCC_EIRQ_5;2:[!//
[!ENDVAR!]

[!VAR "INMUX190"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT9_SIUL_OFFCC_EIRQ_6;2:[!//
[!ENDVAR!]

[!VAR "INMUX191"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT10_SIUL_OFFCC_EIRQ_7;2:[!//
[!ENDVAR!]

[!VAR "INMUX192"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT11_SIUL_OFFCC_EIRQ_8;2:[!//
[!ENDVAR!]

[!VAR "INMUX193"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT13_SIUL_OFFCC_EIRQ_9;2:[!//
[!ENDVAR!]

[!VAR "INMUX194"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT16_SIUL_OFFCC_EIRQ_10;2:[!//
[!ENDVAR!]

[!VAR "INMUX195"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT17_SIUL_OFFCC_EIRQ_11;2:[!//
[!ENDVAR!]

[!VAR "INMUX196"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT18_SIUL_OFFCC_EIRQ_12;2:[!//
[!ENDVAR!]

[!VAR "INMUX197"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT20_SIUL_OFFCC_EIRQ_13;2:[!//
[!ENDVAR!]

[!VAR "INMUX198"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT22_SIUL_OFFCC_EIRQ_14;2:[!//
[!ENDVAR!]

[!VAR "INMUX199"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT23_SIUL_OFFCC_EIRQ_15;2:[!//
[!ENDVAR!]

[!VAR "INMUX200"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT25_SIUL_OFFCC_EIRQ_16;2:[!//
[!ENDVAR!]

[!VAR "INMUX201"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT26_SIUL_OFFCC_EIRQ_17;2:[!//
[!ENDVAR!]

[!VAR "INMUX202"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT27_SIUL_OFFCC_EIRQ_18;2:[!//
[!ENDVAR!]

[!VAR "INMUX203"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT28_SIUL_OFFCC_EIRQ_19;2:[!//
[!ENDVAR!]

[!VAR "INMUX204"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT29_SIUL_OFFCC_EIRQ_20;2:[!//
[!ENDVAR!]

[!VAR "INMUX205"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT30_SIUL_OFFCC_EIRQ_21;2:[!//
[!ENDVAR!]

[!VAR "INMUX206"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT31_SIUL_OFFCC_EIRQ_22;2:[!//
[!ENDVAR!]

[!VAR "INMUX207"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT32_SIUL_OFFCC_EIRQ_23;2:[!//
[!ENDVAR!]

[!VAR "INMUX208"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT33_SIUL_OFFCC_EIRQ_24;2:[!//
[!ENDVAR!]

[!VAR "INMUX209"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT35_SIUL_OFFCC_EIRQ_25;2:[!//
[!ENDVAR!]

[!VAR "INMUX210"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT36_SIUL_OFFCC_EIRQ_26;2:[!//
[!ENDVAR!]

[!VAR "INMUX211"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT37_SIUL_OFFCC_EIRQ_27;2:[!//
[!ENDVAR!]

[!VAR "INMUX212"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT38_SIUL_OFFCC_EIRQ_28;2:[!//
[!ENDVAR!]

[!VAR "INMUX213"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT39_SIUL_OFFCC_EIRQ_29;2:[!//
[!ENDVAR!]

[!VAR "INMUX214"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT40_SIUL_OFFCC_EIRQ_30;2:[!//
[!ENDVAR!]

[!VAR "INMUX215"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT44_SIUL_OFFCC_EIRQ_31;2:[!//
[!ENDVAR!]

[!VAR "INMUX216"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT43_CTU_0_EXT_IN;2:[!//
[!ENDVAR!]

[!VAR "INMUX217"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT14_DSPI_0_DSPI0_SCK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT14_DSPI_0_DSPI0_SCK_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT32_DSPI_0_DSPI0_SCK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT32_DSPI_0_DSPI0_SCK_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX218"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT120_GMAC_1_GMAC1_PST_TS_TRIG_0;2:[!//
[!ENDVAR!]

[!VAR "INMUX219"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT122_GMAC_1_GMAC1_PST_TS_TRIG_1;2:[!//
[!ENDVAR!]

[!VAR "INMUX220"!]
[!ENDVAR!]

[!VAR "INMUX221"!]
[!ENDVAR!]

[!VAR "INMUX222"!]
[!ENDVAR!]

[!VAR "INMUX223"!]
[!ENDVAR!]

[!VAR "INMUX224"!]
[!ENDVAR!]

[!VAR "INMUX225"!]
[!ENDVAR!]

[!VAR "INMUX226"!]
[!ENDVAR!]

[!VAR "INMUX227"!]
[!ENDVAR!]

[!VAR "INMUX228"!]
[!ENDVAR!]

[!VAR "INMUX229"!]
[!ENDVAR!]

[!VAR "INMUX230"!]
[!ENDVAR!]

[!VAR "INMUX231"!]
[!ENDVAR!]

[!VAR "INMUX232"!]
[!ENDVAR!]

[!VAR "INMUX233"!]
[!ENDVAR!]

[!VAR "INMUX234"!]
[!ENDVAR!]

[!VAR "INMUX235"!]
[!ENDVAR!]

[!VAR "INMUX236"!]
[!ENDVAR!]

[!VAR "INMUX237"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT58_DSPI_5_DSPI5_SCK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT58_DSPI_5_DSPI5_SCK_INOUT;3:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT128_DSPI_5_DSPI5_SCK_IN;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT128_DSPI_5_DSPI5_SCK_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX238"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT53_DSPI_5_DSPI5_SIN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT54_DSPI_5_DSPI5_SIN;5:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT132_DSPI_5_DSPI5_SIN;4:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT133_DSPI_5_DSPI5_SIN;3:[!//
[!ENDVAR!]

[!VAR "INMUX239"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT57_DSPI_5_DSPI5_PCS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT57_DSPI_5_DSPI5_PCS0_INOUT;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT131_DSPI_5_DSPI5_PCS0_IN;3:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT131_DSPI_5_DSPI5_PCS0_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX240"!]
[!ENDVAR!]

[!VAR "INMUX241"!]
[!ENDVAR!]

[!VAR "INMUX242"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT14_FLEXTIMER_1_FTM1_CH_0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT14_FLEXTIMER_1_FTM1_CH_0_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX243"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT15_FLEXTIMER_1_FTM1_CH_1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT15_FLEXTIMER_1_FTM1_CH_1_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX244"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT110_GMAC_1_GMAC1_TX_EN_IN;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT110_GMAC_1_GMAC1_TX_EN_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX245"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT105_GMAC_1_GMAC1_TXD_0_IN;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT105_GMAC_1_GMAC1_TXD_0_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX246"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT106_GMAC_1_GMAC1_TXD_1_IN;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT106_GMAC_1_GMAC1_TXD_1_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX247"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT107_GMAC_1_GMAC1_TXD_2_IN;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT107_GMAC_1_GMAC1_TXD_2_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX248"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT108_GMAC_1_GMAC1_TXD_3_IN;2:[!//
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT108_GMAC_1_GMAC1_TXD_3_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX249"!]
[!ENDVAR!]

[!VAR "INMUX250"!]
[!ENDVAR!]

[!VAR "INMUX251"!]
[!ENDVAR!]

[!VAR "INMUX252"!]
[!ENDVAR!]

[!VAR "INMUX253"!]
[!ENDVAR!]

[!VAR "INMUX254"!]
[!ENDVAR!]

[!VAR "INMUX255"!]
[!ENDVAR!]

[!VAR "INMUX256"!]
[!ENDVAR!]

[!VAR "INMUX257"!]
[!ENDVAR!]

[!VAR "INMUX258"!]
[!ENDVAR!]

[!VAR "INMUX259"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT30_ADC0_ADCSAR0_INJ;2:[!//
[!ENDVAR!]

[!VAR "INMUX260"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT31_ADC0_ADCSAR0_TRIG;2:[!//
[!ENDVAR!]

[!VAR "INMUX261"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT26_ADC1_ADCSAR1_INJ;2:[!//
[!ENDVAR!]

[!VAR "INMUX262"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT28_ADC1_ADCSAR1_TRIG;2:[!//
[!ENDVAR!]

[!VAR "INMUX263"!]
[!ENDVAR!]

[!VAR "INMUX264"!]
[!ENDVAR!]

[!VAR "INMUX265"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT19_FLEXTIMER_0_FTM0_EXT_CLK;2:[!//
[!ENDVAR!]

[!VAR "INMUX266"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT13_FLEXTIMER_1_FTM1_EXT_CLK;2:[!//
[!ENDVAR!]

[!VAR "INMUX267"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT25_CTE_RCS_SL;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT33_CTE_RCS_SL;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT40_CTE_RCS_SL;4:[!//
[!ENDVAR!]

[!VAR "INMUX268"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT18_FLEXTIMER_0_FTM0_TRIG_1;2:[!//
[!ENDVAR!]

[!VAR "INMUX269"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_1_PORT20_FLEXTIMER_1_FTM1_TRIG_1;2:[!//
[!ENDVAR!]

[!VAR "INMUX270"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT129_CTI_CTI_TRIG_0;2:[!//
[!ENDVAR!]

[!VAR "INMUX271"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT131_CTI_CTI_TRIG_1;2:[!//
[!ENDVAR!]

[!VAR "INMUX272"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT127_CTI_CTI_TRIG_O_ACK_0;2:[!//
[!ENDVAR!]

[!VAR "INMUX273"!]
MSCR_ON_SIUL2_1_IMCR_ON_SIUL2_1_PORT133_CTI_CTI_TRIG_O_ACK_1;2:[!//
[!ENDVAR!]


[!VAR "SIUL2_0_PIN_MODE_AVAILABILITY_ON_SUBDERIV1"!]
    /*  Mode PORT_GPIO_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_GPIO |
        SIUL2_0_PORT1_GPIO |
        SIUL2_0_PORT2_GPIO |
        SIUL2_0_PORT3_GPIO |
        SIUL2_0_PORT4_GPIO |
        SIUL2_0_PORT5_GPIO |
        SIUL2_0_PORT6_GPIO |
        SIUL2_0_PORT7_GPIO |
        SIUL2_0_PORT8_GPIO |
        SIUL2_0_PORT9_GPIO |
        SIUL2_0_PORT10_GPIO |
        SIUL2_0_PORT11_GPIO |
        SIUL2_0_PORT12_GPIO |
        SIUL2_0_PORT13_GPIO |
        SIUL2_0_PORT14_GPIO |
        SIUL2_0_PORT15_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_GPIO |
        SIUL2_0_PORT17_GPIO |
        SIUL2_0_PORT18_GPIO |
        SIUL2_0_PORT19_GPIO |
        SIUL2_0_PORT20_GPIO |
        SIUL2_0_PORT21_GPIO |
        SIUL2_0_PORT22_GPIO |
        SIUL2_0_PORT23_GPIO |
        SIUL2_0_PORT24_GPIO |
        SIUL2_0_PORT25_GPIO |
        SIUL2_0_PORT26_GPIO |
        SIUL2_0_PORT27_GPIO |
        SIUL2_0_PORT28_GPIO |
        SIUL2_0_PORT29_GPIO |
        SIUL2_0_PORT30_GPIO |
        SIUL2_0_PORT31_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_GPIO |
        SIUL2_0_PORT33_GPIO |
        SIUL2_0_PORT34_GPIO |
        SIUL2_0_PORT35_GPIO |
        SIUL2_0_PORT36_GPIO |
        SIUL2_0_PORT37_GPIO |
        SIUL2_0_PORT38_GPIO |
        SIUL2_0_PORT39_GPIO |
        SIUL2_0_PORT40_GPIO |
        SIUL2_0_PORT41_GPIO |
        SIUL2_0_PORT42_GPIO |
        SIUL2_0_PORT43_GPIO |
        SIUL2_0_PORT44_GPIO |
        SIUL2_0_PORT45_GPIO |
        SIUL2_0_PORT46_GPIO |
        SIUL2_0_PORT47_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_GPIO |
        SIUL2_0_PORT49_GPIO |
        SIUL2_0_PORT50_GPIO |
        SIUL2_0_PORT51_GPIO |
        SIUL2_0_PORT52_GPIO |
        SIUL2_0_PORT53_GPIO |
        SIUL2_0_PORT54_GPIO |
        SIUL2_0_PORT55_GPIO |
        SIUL2_0_PORT56_GPIO |
        SIUL2_0_PORT57_GPIO |
        SIUL2_0_PORT58_GPIO |
        SIUL2_0_PORT59_GPIO |
        SIUL2_0_PORT60_GPIO |
        SIUL2_0_PORT61_GPIO |
        SIUL2_0_PORT62_GPIO |
        SIUL2_0_PORT63_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_GPIO |
        SIUL2_0_PORT65_GPIO |
        SIUL2_0_PORT66_GPIO |
        SIUL2_0_PORT67_GPIO |
        SIUL2_0_PORT68_GPIO |
        SIUL2_0_PORT69_GPIO |
        SIUL2_0_PORT70_GPIO |
        SIUL2_0_PORT71_GPIO |
        SIUL2_0_PORT72_GPIO |
        SIUL2_0_PORT73_GPIO |
        SIUL2_0_PORT74_GPIO |
        SIUL2_0_PORT75_GPIO |
        SIUL2_0_PORT76_GPIO |
        SIUL2_0_PORT77_GPIO |
        SIUL2_0_PORT78_GPIO |
        SIUL2_0_PORT79_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_GPIO |
        SIUL2_0_PORT81_GPIO |
        SIUL2_0_PORT82_GPIO |
        SIUL2_0_PORT83_GPIO |
        SIUL2_0_PORT84_GPIO |
        SIUL2_0_PORT85_GPIO |
        SIUL2_0_PORT86_GPIO |
        SIUL2_0_PORT87_GPIO |
        SIUL2_0_PORT88_GPIO |
        SIUL2_0_PORT89_GPIO |
        SIUL2_0_PORT90_GPIO |
        SIUL2_0_PORT91_GPIO |
        SIUL2_0_PORT92_GPIO |
        SIUL2_0_PORT93_GPIO |
        SIUL2_0_PORT94_GPIO |
        SIUL2_0_PORT95_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_GPIO |
        SIUL2_0_PORT97_GPIO |
        SIUL2_0_PORT98_GPIO |
        SIUL2_0_PORT99_GPIO |
        SIUL2_0_PORT100_GPIO |
        SIUL2_0_PORT101_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U)
                ),
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT1_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT1_JTAGC_TDO |
        SIUL2_0_PORT11_GMAC_0_GMAC0_PPS_2 |
        SIUL2_0_PORT12_GMAC_0_GMAC0_PPS_3 |
        SIUL2_0_PORT13_DSPI_3_DSPI3_PCS2 |
        SIUL2_0_PORT14_FLEXTIMER_1_FTM1_CH_0_OUT |
        SIUL2_0_PORT15_FLEXTIMER_1_FTM1_CH_1_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_I2C_0_I2C0_SDA_OUT |
        SIUL2_0_PORT17_I2C_0_I2C0_SCL_OUT |
        SIUL2_0_PORT19_FLEXCAN_2_CAN2_TX |
        SIUL2_0_PORT20_DSPI_1_DSPI1_SCK_OUT |
        SIUL2_0_PORT21_DSPI_4_DSPI4_PCS2 |
        SIUL2_0_PORT22_DSPI_1_DSPI1_SOUT |
        SIUL2_0_PORT23_DSPI_1_DSPI1_PCS0_OUT |
        SIUL2_0_PORT24_DSPI_1_DSPI1_PCS1 |
        SIUL2_0_PORT26_DSPI_1_DSPI1_PCS3 |
        SIUL2_0_PORT27_DSPI_2_DSPI2_SCK_OUT |
        SIUL2_0_PORT28_DSPI_1_DSPI1_PCS1 |
        SIUL2_0_PORT29_DSPI_2_DSPI2_SOUT |
        SIUL2_0_PORT30_DSPI_2_DSPI2_PCS0_OUT |
        SIUL2_0_PORT31_DSPI_2_DSPI2_PCS1 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_CTE_RFS |
        SIUL2_0_PORT33_CTE_RCS |
        SIUL2_0_PORT34_I2C_1_I2C1_SCL_OUT |
        SIUL2_0_PORT35_DSPI_1_DSPI1_PCS2 |
        SIUL2_0_PORT36_DSPI_3_DSPI3_SCK_OUT |
        SIUL2_0_PORT37_DSPI_1_DSPI1_SOUT |
        SIUL2_0_PORT38_DSPI_3_DSPI3_SOUT |
        SIUL2_0_PORT39_DSPI_3_DSPI3_PCS0_OUT |
        SIUL2_0_PORT40_DSPI_3_DSPI3_PCS1 |
        SIUL2_0_PORT41_LINFLEX_0_LIN0_TX |
        SIUL2_0_PORT42_FLEXCAN_1_CAN1_TX |
        SIUL2_0_PORT43_DSPI_1_DSPI1_PCS0_OUT |
        SIUL2_0_PORT44_FLEXCAN_0_CAN0_TX |
        SIUL2_0_PORT45_DSPI_3_DSPI3_SOUT |
        SIUL2_0_PORT46_USDHC_0_SD0_CLK |
        SIUL2_0_PORT47_USDHC_0_SD0_CMD_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_USDHC_0_SD0_D_0_OUT |
        SIUL2_0_PORT49_USDHC_0_SD0_D_1_OUT |
        SIUL2_0_PORT50_USDHC_0_SD0_D_2_OUT |
        SIUL2_0_PORT51_USDHC_0_SD0_D_3_OUT |
        SIUL2_0_PORT52_USDHC_0_SD0_D_4_OUT |
        SIUL2_0_PORT53_USDHC_0_SD0_D_5_OUT |
        SIUL2_0_PORT54_USDHC_0_SD0_D_6_OUT |
        SIUL2_0_PORT55_USDHC_0_SD0_D_7_OUT |
        SIUL2_0_PORT56_USDHC_0_SD0_RST |
        SIUL2_0_PORT57_USDHC_0_SD0_VSELECT |
        SIUL2_0_PORT59_GMAC_0_GMAC0_RMII_REF_CLK |
        SIUL2_0_PORT60_GMAC_0_GMAC0_MDC |
        SIUL2_0_PORT61_GMAC_0_GMAC0_MD_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT66_GMAC_0_GMAC0_TX_CLK_OUT |
        SIUL2_0_PORT67_GMAC_0_GMAC0_TX_EN_OUT |
        SIUL2_0_PORT68_GMAC_0_GMAC0_TXD_0_OUT |
        SIUL2_0_PORT69_GMAC_0_GMAC0_TXD_1_OUT |
        SIUL2_0_PORT70_GMAC_0_GMAC0_TXD_2_OUT |
        SIUL2_0_PORT71_GMAC_0_GMAC0_TXD_3_OUT |
        SIUL2_0_PORT72_GMAC_0_GMAC0_RX_CLK_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT81_GMAC_0_GMAC0_TS_CLK_OUT |
        SIUL2_0_PORT83_MISC_CLKOUT0 |
        SIUL2_0_PORT84_MISC_CLKOUT1 |
        SIUL2_0_PORT85_QUADSPI_QSPI_DATA_A_0_OUT |
        SIUL2_0_PORT86_QUADSPI_QSPI_DATA_A_1_OUT |
        SIUL2_0_PORT87_QUADSPI_QSPI_DATA_A_2_OUT |
        SIUL2_0_PORT88_QUADSPI_QSPI_DATA_A_3_OUT |
        SIUL2_0_PORT89_QUADSPI_QSPI_DATA_A_4_OUT |
        SIUL2_0_PORT90_QUADSPI_QSPI_DATA_A_5_OUT |
        SIUL2_0_PORT91_QUADSPI_QSPI_DATA_A_6_OUT |
        SIUL2_0_PORT92_QUADSPI_QSPI_DATA_A_7_OUT |
        SIUL2_0_PORT93_QUADSPI_QSPI_DQS_A_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_QUADSPI_QSPI_CK_A |
        SIUL2_0_PORT97_QUADSPI_QSPI_CK_A_b |
        SIUL2_0_PORT98_QUADSPI_QSPI_CK_2A |
        SIUL2_0_PORT99_QUADSPI_QSPI_CK_2A_b |
        SIUL2_0_PORT100_QUADSPI_QSPI_CS_A0 |
        SIUL2_0_PORT101_QUADSPI_QSPI_CS_A1 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U)
                ),
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT2_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT6_DSPI_0_DSPI0_SOUT |
        SIUL2_0_PORT7_DSPI_0_DSPI0_PCS0_OUT |
        SIUL2_0_PORT12_FLEXTIMER_0_FTM0_CH_5_OUT |
        SIUL2_0_PORT15_DSPI_0_DSPI0_PCS1 */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_DSPI_0_DSPI0_SOUT |
        SIUL2_0_PORT17_DSPI_0_DSPI0_PCS0_OUT |
        SIUL2_0_PORT19_DSPI_0_DSPI0_PCS3 |
        SIUL2_0_PORT25_DSPI_2_DSPI2_PCS2 |
        SIUL2_0_PORT27_MIPI_CSI_2_CSI0_TRIG |
        SIUL2_0_PORT28_MIPI_CSI_2_CSI1_TRIG |
        SIUL2_0_PORT30_MIPI_CSI_2_CSI3_TRIG */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_DSPI_0_DSPI0_SCK_OUT |
        SIUL2_0_PORT33_DSPI_0_DSPI0_PCS1 |
        SIUL2_0_PORT34_DSPI_2_DSPI2_PCS3 |
        SIUL2_0_PORT35_I2C_1_I2C1_SDA_OUT |
        SIUL2_0_PORT41_FLEXCAN_3_CAN3_TX |
        SIUL2_0_PORT42_DSPI_1_DSPI1_SCK_OUT |
        SIUL2_0_PORT43_DSPI_4_DSPI4_SOUT |
        SIUL2_0_PORT44_DSPI_4_DSPI4_PCS0_OUT |
        SIUL2_0_PORT46_QUADSPI_QSPI_DATA_B_0_OUT |
        SIUL2_0_PORT47_QUADSPI_QSPI_DATA_B_3_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_QUADSPI_QSPI_CS_B0 |
        SIUL2_0_PORT49_QUADSPI_QSPI_CS_B1 |
        SIUL2_0_PORT50_QUADSPI_QSPI_DATA_B_4_OUT |
        SIUL2_0_PORT51_QUADSPI_QSPI_DATA_B_1_OUT |
        SIUL2_0_PORT52_QUADSPI_QSPI_DQS_B_OUT |
        SIUL2_0_PORT53_QUADSPI_QSPI_DATA_B_7_OUT |
        SIUL2_0_PORT54_QUADSPI_QSPI_CK_B |
        SIUL2_0_PORT55_QUADSPI_QSPI_CK_B_b |
        SIUL2_0_PORT56_QUADSPI_QSPI_DATA_B_5_OUT |
        SIUL2_0_PORT57_QUADSPI_QSPI_DATA_B_2_OUT |
        SIUL2_0_PORT58_QUADSPI_QSPI_DATA_B_6_OUT |
        SIUL2_0_PORT62_DSPI_4_DSPI4_PCS1 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT71_GMAC_0_GMAC0_RMII_REF_CLK_OUT */
        (uint16)( SHL_PAD_U32(7U)
                ),
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT3_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT7_FLEXTIMER_0_FTM0_CH_0_OUT |
        SIUL2_0_PORT8_FLEXTIMER_0_FTM0_CH_2_OUT |
        SIUL2_0_PORT9_FLEXTIMER_0_FTM0_CH_1_OUT |
        SIUL2_0_PORT10_FLEXTIMER_0_FTM0_CH_3_OUT |
        SIUL2_0_PORT11_FLEXTIMER_0_FTM0_CH_4_OUT |
        SIUL2_0_PORT12_LINFLEX_1_LIN1_TX |
        SIUL2_0_PORT14_DSPI_0_DSPI0_SCK_OUT |
        SIUL2_0_PORT15_I2C_1_I2C1_SDA_OUT */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT17_FLEXCAN_0_CAN0_TX |
        SIUL2_0_PORT18_DSPI_0_DSPI0_PCS2 |
        SIUL2_0_PORT21_DSPI_1_DSPI1_SOUT |
        SIUL2_0_PORT27_FLEXCAN_4_CAN4_TX |
        SIUL2_0_PORT28_FLEXCAN_2_CAN2_TX |
        SIUL2_0_PORT29_MIPI_CSI_2_CSI2_TRIG */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT33_DSPI_2_DSPI2_SOUT |
        SIUL2_0_PORT34_FLEXCAN_5_CAN5_TX |
        SIUL2_0_PORT41_FLEXRAY_0_FR_DBG_0 |
        SIUL2_0_PORT42_DSPI_4_DSPI4_SOUT |
        SIUL2_0_PORT43_FLEXRAY_0_FR_DBG_2 |
        SIUL2_0_PORT44_I2C_0_I2C0_SCL_OUT |
        SIUL2_0_PORT45_I2C_0_I2C0_SDA_OUT |
        SIUL2_0_PORT46_DSPI_3_DSPI3_SCK_OUT |
        SIUL2_0_PORT47_FLEXRAY_0_FR_TXD_B */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_FLEXRAY_0_FR_TXE_B_B |
        SIUL2_0_PORT49_FLEXRAY_0_FR_TXE_A_B |
        SIUL2_0_PORT50_DSPI_3_DSPI3_PCS1 |
        SIUL2_0_PORT51_FLEXCAN_6_CAN6_TX |
        SIUL2_0_PORT52_FLEXCAN_7_CAN7_TX |
        SIUL2_0_PORT53_DSPI_5_DSPI5_SOUT |
        SIUL2_0_PORT54_DSPI_5_DSPI5_SOUT |
        SIUL2_0_PORT55_DSPI_5_DSPI5_PCS2 |
        SIUL2_0_PORT56_DSPI_5_DSPI5_PCS1 |
        SIUL2_0_PORT57_DSPI_5_DSPI5_PCS0_OUT |
        SIUL2_0_PORT58_DSPI_5_DSPI5_SCK_OUT |
        SIUL2_0_PORT62_FLEXCAN_1_CAN1_TX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT4_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT8_DSPI_2_DSPI2_PCS2 |
        SIUL2_0_PORT14_I2C_1_I2C1_SCL_OUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_DSPI_1_DSPI1_PCS3 |
        SIUL2_0_PORT18_FLEXCAN_3_CAN3_TX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT41_DSPI_4_DSPI4_SCK_OUT |
        SIUL2_0_PORT42_FLEXRAY_0_FR_DBG_1 |
        SIUL2_0_PORT44_DSPI_2_DSPI2_PCS2 |
        SIUL2_0_PORT46_FLEXRAY_0_FR_TXD_A |
        SIUL2_0_PORT47_DSPI_3_DSPI3_SOUT */
        (uint16)( SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_DSPI_3_DSPI3_SOUT |
        SIUL2_0_PORT49_DSPI_3_DSPI3_PCS0_OUT |
        SIUL2_0_PORT51_DSPI_3_DSPI3_PCS2 |
        SIUL2_0_PORT62_DSPI_2_DSPI2_PCS2 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT5_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT8_DSPI_0_DSPI0_PCS3 */
        (uint16)( SHL_PAD_U32(8U)
                ),
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47
        SIUL2_0_PORT44_I2C_1_I2C1_SCL_OUT |
        SIUL2_0_PORT45_I2C_1_I2C1_SDA_OUT */
        (uint16)( SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT6_FUNC_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47
        SIUL2_0_PORT44_FLEXRAY_0_FR_DBG_3 */
        (uint16)( SHL_PAD_U32(12U)
                ),
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79
        SIUL2_0_PORT73_GMAC_0_GMAC0_RXDV_OUT |
        SIUL2_0_PORT74_GMAC_0_GMAC0_RXD_0_OUT |
        SIUL2_0_PORT75_GMAC_0_GMAC0_RXD_1_OUT |
        SIUL2_0_PORT76_GMAC_0_GMAC0_RXD_2_OUT |
        SIUL2_0_PORT77_GMAC_0_GMAC0_RXD_3_OUT */
        (uint16)( SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ONLY_INPUT_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT9_BOOT_RCON0 |
        SIUL2_0_PORT10_BOOT_RCON1 |
        SIUL2_0_PORT11_BOOT_RCON2 |
        SIUL2_0_PORT12_BOOT_RCON3 |
        SIUL2_0_PORT13_BOOT_RCON4 |
        SIUL2_0_PORT14_BOOT_RCON5 |
        SIUL2_0_PORT15_BOOT_RCON6 */
        (uint16)( SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_BOOT_RCON7 |
        SIUL2_0_PORT17_BOOT_RCON8 |
        SIUL2_0_PORT18_BOOT_RCON9 |
        SIUL2_0_PORT19_BOOT_RCON10 |
        SIUL2_0_PORT20_BOOT_RCON11 |
        SIUL2_0_PORT21_BOOT_RCON12 |
        SIUL2_0_PORT22_BOOT_RCON13 |
        SIUL2_0_PORT23_BOOT_RCON14 |
        SIUL2_0_PORT24_BOOT_RCON15 |
        SIUL2_0_PORT25_BOOT_RCON16 |
        SIUL2_0_PORT26_BOOT_RCON17 |
        SIUL2_0_PORT27_BOOT_RCON18 |
        SIUL2_0_PORT28_BOOT_RCON19 |
        SIUL2_0_PORT29_BOOT_RCON20 |
        SIUL2_0_PORT30_BOOT_RCON21 |
        SIUL2_0_PORT31_BOOT_RCON22 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_CTE_RFS_SL |
        SIUL2_0_PORT32_BOOT_RCON23 |
        SIUL2_0_PORT33_BOOT_RCON24 |
        SIUL2_0_PORT34_BOOT_RCON25 |
        SIUL2_0_PORT35_BOOT_RCON26 |
        SIUL2_0_PORT36_BOOT_RCON27 |
        SIUL2_0_PORT37_BOOT_RCON28 |
        SIUL2_0_PORT38_BOOT_RCON29 |
        SIUL2_0_PORT39_BOOT_RCON30 |
        SIUL2_0_PORT40_BOOT_RCON31 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT1_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_JTAGC_TDI |
        SIUL2_0_PORT2_BOOT_BMODE1 |
        SIUL2_0_PORT3_BOOT_BMODE2 |
        SIUL2_0_PORT4_JTAGC_TCK |
        SIUL2_0_PORT5_JTAGC_TMS |
        SIUL2_0_PORT6_FLEXCAN_1_CAN1_RX |
        SIUL2_0_PORT7_FLEXCAN_1_CAN1_RX |
        SIUL2_0_PORT8_FLEXCAN_0_CAN0_RX |
        SIUL2_0_PORT9_SIUL_OFFCC_EIRQ_6 |
        SIUL2_0_PORT10_SIUL_OFFCC_EIRQ_7 |
        SIUL2_0_PORT11_FLEXTIMER_0_FTM0_CH_4_IN |
        SIUL2_0_PORT12_FLEXTIMER_0_FTM0_CH_5_IN |
        SIUL2_0_PORT13_SIUL_OFFCC_EIRQ_9 |
        SIUL2_0_PORT14_I2C_1_I2C1_SCL_IN |
        SIUL2_0_PORT15_I2C_1_I2C1_SDA_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_SIUL_OFFCC_EIRQ_10 |
        SIUL2_0_PORT17_SIUL_OFFCC_EIRQ_11 |
        SIUL2_0_PORT18_FLEXTIMER_0_FTM0_TRIG_1 |
        SIUL2_0_PORT19_FLEXTIMER_0_FTM0_EXT_CLK |
        SIUL2_0_PORT20_SIUL_OFFCC_EIRQ_13 |
        SIUL2_0_PORT21_DSPI_1_DSPI1_SIN |
        SIUL2_0_PORT22_SIUL_OFFCC_EIRQ_14 |
        SIUL2_0_PORT23_SIUL_OFFCC_EIRQ_15 |
        SIUL2_0_PORT25_CTE_RCS_SL |
        SIUL2_0_PORT26_SIUL_OFFCC_EIRQ_17 |
        SIUL2_0_PORT27_DSPI_2_DSPI2_SCK_IN |
        SIUL2_0_PORT28_SIUL_OFFCC_EIRQ_19 |
        SIUL2_0_PORT29_SIUL_OFFCC_EIRQ_20 |
        SIUL2_0_PORT30_DSPI_2_DSPI2_PCS0_IN |
        SIUL2_0_PORT31_SIUL_OFFCC_EIRQ_22 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_DSPI_0_DSPI0_SCK_IN |
        SIUL2_0_PORT33_CTE_RCS_SL |
        SIUL2_0_PORT34_I2C_1_I2C1_SCL_IN |
        SIUL2_0_PORT35_SIUL_OFFCC_EIRQ_25 |
        SIUL2_0_PORT36_DSPI_3_DSPI3_SCK_IN |
        SIUL2_0_PORT37_SIUL_OFFCC_EIRQ_27 |
        SIUL2_0_PORT38_SIUL_OFFCC_EIRQ_28 |
        SIUL2_0_PORT39_SIUL_OFFCC_EIRQ_29 |
        SIUL2_0_PORT40_CTE_RCS_SL |
        SIUL2_0_PORT41_DSPI_4_DSPI4_SCK_IN |
        SIUL2_0_PORT42_LINFLEX_0_LIN0_RX |
        SIUL2_0_PORT43_FLEXCAN_0_CAN0_RX |
        SIUL2_0_PORT44_I2C_1_I2C1_SCL_IN |
        SIUL2_0_PORT45_I2C_1_I2C1_SDA_IN |
        SIUL2_0_PORT46_DSPI_3_DSPI3_SCK_IN |
        SIUL2_0_PORT47_USDHC_0_SD0_CMD_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_USDHC_0_SD0_D_0_IN |
        SIUL2_0_PORT49_USDHC_0_SD0_D_1_IN |
        SIUL2_0_PORT50_FLEXRAY_0_FR_RXD_B |
        SIUL2_0_PORT51_FLEXRAY_0_FR_RXD_A |
        SIUL2_0_PORT52_USDHC_0_SD0_D_4_IN |
        SIUL2_0_PORT53_USDHC_0_SD0_D_5_IN |
        SIUL2_0_PORT54_USDHC_0_SD0_D_6_IN |
        SIUL2_0_PORT55_USDHC_0_SD0_D_7_IN |
        SIUL2_0_PORT56_QUADSPI_QSPI_DATA_B_5_IN |
        SIUL2_0_PORT57_DSPI_5_DSPI5_PCS0_IN |
        SIUL2_0_PORT58_QUADSPI_QSPI_DATA_B_6_IN |
        SIUL2_0_PORT61_GMAC_0_GMAC0_MD_IN |
        SIUL2_0_PORT63_GMAC_0_GMAC0_RX_ER */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_GMAC_0_GMAC0_COL |
        SIUL2_0_PORT65_GMAC_0_GMAC0_CRS |
        SIUL2_0_PORT66_GMAC_0_GMAC0_TX_CLK_IN |
        SIUL2_0_PORT67_GMAC_0_GMAC0_TX_EN_IN |
        SIUL2_0_PORT68_GMAC_0_GMAC0_TXD_0_IN |
        SIUL2_0_PORT69_GMAC_0_GMAC0_TXD_1_IN |
        SIUL2_0_PORT70_GMAC_0_GMAC0_RX_ER |
        SIUL2_0_PORT71_GMAC_0_GMAC0_RMII_REF_CLK_IN |
        SIUL2_0_PORT72_GMAC_0_GMAC0_RX_CLK_IN |
        SIUL2_0_PORT73_GMAC_0_GMAC0_RXDV_IN |
        SIUL2_0_PORT74_GMAC_0_GMAC0_RXD_0_IN |
        SIUL2_0_PORT75_GMAC_0_GMAC0_RXD_1_IN |
        SIUL2_0_PORT76_GMAC_0_GMAC0_RXD_2_IN |
        SIUL2_0_PORT77_GMAC_0_GMAC0_RXD_3_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT81_GMAC_0_GMAC0_TS_CLK_IN |
        SIUL2_0_PORT85_QUADSPI_QSPI_DATA_A_0_IN |
        SIUL2_0_PORT86_QUADSPI_QSPI_DATA_A_1_IN |
        SIUL2_0_PORT87_QUADSPI_QSPI_DATA_A_2_IN |
        SIUL2_0_PORT88_QUADSPI_QSPI_DATA_A_3_IN |
        SIUL2_0_PORT89_QUADSPI_QSPI_DATA_A_4_IN |
        SIUL2_0_PORT90_QUADSPI_QSPI_DATA_A_5_IN |
        SIUL2_0_PORT91_QUADSPI_QSPI_DATA_A_6_IN |
        SIUL2_0_PORT92_QUADSPI_QSPI_DATA_A_7_IN |
        SIUL2_0_PORT93_QUADSPI_QSPI_DQS_A_IN |
        SIUL2_0_PORT94_QUADSPI_QSPI_INTA_b */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT2_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_SIUL_OFFCC_EIRQ_0 |
        SIUL2_0_PORT3_SIUL_OFFCC_EIRQ_1 |
        SIUL2_0_PORT4_SIUL_OFFCC_EIRQ_2 |
        SIUL2_0_PORT5_SIUL_OFFCC_EIRQ_3 |
        SIUL2_0_PORT6_SIUL_OFFCC_EIRQ_4 |
        SIUL2_0_PORT7_FLEXTIMER_0_FTM0_CH_0_IN |
        SIUL2_0_PORT8_SIUL_OFFCC_EIRQ_5 |
        SIUL2_0_PORT9_FLEXTIMER_0_FTM0_CH_1_IN |
        SIUL2_0_PORT10_FLEXTIMER_0_FTM0_CH_3_IN |
        SIUL2_0_PORT11_LINFLEX_1_LIN1_RX |
        SIUL2_0_PORT13_FLEXTIMER_1_FTM1_EXT_CLK |
        SIUL2_0_PORT14_DSPI_0_DSPI0_SCK_IN |
        SIUL2_0_PORT15_FLEXTIMER_1_FTM1_CH_1_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_I2C_0_I2C0_SDA_IN |
        SIUL2_0_PORT17_I2C_0_I2C0_SCL_IN |
        SIUL2_0_PORT18_SIUL_OFFCC_EIRQ_12 |
        SIUL2_0_PORT20_FLEXTIMER_1_FTM1_TRIG_1 |
        SIUL2_0_PORT22_DSPI_1_DSPI1_SIN |
        SIUL2_0_PORT23_DSPI_1_DSPI1_PCS0_IN |
        SIUL2_0_PORT25_SIUL_OFFCC_EIRQ_16 |
        SIUL2_0_PORT26_ADC1_ADCSAR1_INJ |
        SIUL2_0_PORT27_SIUL_OFFCC_EIRQ_18 |
        SIUL2_0_PORT28_ADC1_ADCSAR1_TRIG |
        SIUL2_0_PORT29_FLEXCAN_5_CAN5_RX |
        SIUL2_0_PORT30_SIUL_OFFCC_EIRQ_21 |
        SIUL2_0_PORT31_ADC0_ADCSAR0_TRIG */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_SIUL_OFFCC_EIRQ_23 |
        SIUL2_0_PORT33_SIUL_OFFCC_EIRQ_24 |
        SIUL2_0_PORT35_I2C_1_I2C1_SDA_IN |
        SIUL2_0_PORT36_SIUL_OFFCC_EIRQ_26 |
        SIUL2_0_PORT37_DSPI_1_DSPI1_SIN |
        SIUL2_0_PORT38_DSPI_3_DSPI3_SIN |
        SIUL2_0_PORT39_DSPI_3_DSPI3_PCS0_IN |
        SIUL2_0_PORT40_SIUL_OFFCC_EIRQ_30 |
        SIUL2_0_PORT42_DSPI_1_DSPI1_SCK_IN |
        SIUL2_0_PORT43_CTU_0_EXT_IN |
        SIUL2_0_PORT44_DSPI_4_DSPI4_PCS0_IN |
        SIUL2_0_PORT45_I2C_0_I2C0_SDA_IN |
        SIUL2_0_PORT46_QUADSPI_QSPI_DATA_B_0_IN |
        SIUL2_0_PORT47_QUADSPI_QSPI_DATA_B_3_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_DSPI_3_DSPI3_SIN |
        SIUL2_0_PORT49_QUADSPI_QSPI_INTB_b |
        SIUL2_0_PORT50_USDHC_0_SD0_D_2_IN |
        SIUL2_0_PORT51_USDHC_0_SD0_D_3_IN |
        SIUL2_0_PORT52_QUADSPI_QSPI_DQS_B_IN |
        SIUL2_0_PORT53_QUADSPI_QSPI_DATA_B_7_IN |
        SIUL2_0_PORT54_DSPI_5_DSPI5_SIN |
        SIUL2_0_PORT57_QUADSPI_QSPI_DATA_B_2_IN |
        SIUL2_0_PORT58_DSPI_5_DSPI5_SCK_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT70_GMAC_0_GMAC0_TXD_2_IN |
        SIUL2_0_PORT71_GMAC_0_GMAC0_TXD_3_IN */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT3_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT6_DSPI_0_DSPI0_SIN |
        SIUL2_0_PORT7_DSPI_0_DSPI0_PCS0_IN |
        SIUL2_0_PORT8_FLEXTIMER_0_FTM0_CH_2_IN |
        SIUL2_0_PORT9_GMAC_0_GMAC0_AUX_TRIG_3 |
        SIUL2_0_PORT10_GMAC_0_GMAC0_AUX_TRIG_2 |
        SIUL2_0_PORT11_SIUL_OFFCC_EIRQ_8 |
        SIUL2_0_PORT14_FLEXTIMER_1_FTM1_CH_0_IN */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_FLEXCAN_2_CAN2_RX |
        SIUL2_0_PORT17_DSPI_0_DSPI0_PCS0_IN |
        SIUL2_0_PORT20_DSPI_1_DSPI1_SCK_IN |
        SIUL2_0_PORT29_DSPI_2_DSPI2_SIN |
        SIUL2_0_PORT30_ADC0_ADCSAR0_INJ */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_FLEXCAN_4_CAN4_RX |
        SIUL2_0_PORT33_DSPI_2_DSPI2_SIN |
        SIUL2_0_PORT36_FLEXCAN_3_CAN3_RX |
        SIUL2_0_PORT42_DSPI_4_DSPI4_SIN |
        SIUL2_0_PORT43_DSPI_1_DSPI1_PCS0_IN |
        SIUL2_0_PORT44_SIUL_OFFCC_EIRQ_31 |
        SIUL2_0_PORT45_DSPI_3_DSPI3_SIN |
        SIUL2_0_PORT47_DSPI_3_DSPI3_SIN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT49_DSPI_3_DSPI3_PCS0_IN |
        SIUL2_0_PORT50_QUADSPI_QSPI_DATA_B_4_IN |
        SIUL2_0_PORT51_QUADSPI_QSPI_DATA_B_1_IN |
        SIUL2_0_PORT53_DSPI_5_DSPI5_SIN |
        SIUL2_0_PORT54_FLEXCAN_7_CAN7_RX */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U)
                ),
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT4_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT9_GMAC_0_GMAC0_PST_TS_TRIG_1 |
        SIUL2_0_PORT10_GMAC_0_GMAC0_PST_TS_TRIG_0 */
        (uint16)( SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_DSPI_0_DSPI0_SIN */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT43_DSPI_4_DSPI4_SIN |
        SIUL2_0_PORT44_I2C_0_I2C0_SCL_IN */
        (uint16)( SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT53_FLEXCAN_6_CAN6_RX */
        (uint16)( SHL_PAD_U32(5U)
                ),
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT5_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT6_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT7_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT1_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT14_FLEXTIMER_1_FTM1_CH_0_INOUT |
        SIUL2_0_PORT15_FLEXTIMER_1_FTM1_CH_1_INOUT */
        (uint16)( SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_I2C_0_I2C0_SDA_INOUT |
        SIUL2_0_PORT17_I2C_0_I2C0_SCL_INOUT |
        SIUL2_0_PORT20_DSPI_1_DSPI1_SCK_INOUT |
        SIUL2_0_PORT23_DSPI_1_DSPI1_PCS0_INOUT |
        SIUL2_0_PORT27_DSPI_2_DSPI2_SCK_INOUT |
        SIUL2_0_PORT30_DSPI_2_DSPI2_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT34_I2C_1_I2C1_SCL_INOUT |
        SIUL2_0_PORT36_DSPI_3_DSPI3_SCK_INOUT |
        SIUL2_0_PORT39_DSPI_3_DSPI3_PCS0_INOUT |
        SIUL2_0_PORT43_DSPI_1_DSPI1_PCS0_INOUT |
        SIUL2_0_PORT47_USDHC_0_SD0_CMD_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_USDHC_0_SD0_D_0_INOUT |
        SIUL2_0_PORT49_USDHC_0_SD0_D_1_INOUT |
        SIUL2_0_PORT50_USDHC_0_SD0_D_2_INOUT |
        SIUL2_0_PORT51_USDHC_0_SD0_D_3_INOUT |
        SIUL2_0_PORT52_USDHC_0_SD0_D_4_INOUT |
        SIUL2_0_PORT53_USDHC_0_SD0_D_5_INOUT |
        SIUL2_0_PORT54_USDHC_0_SD0_D_6_INOUT |
        SIUL2_0_PORT55_USDHC_0_SD0_D_7_INOUT |
        SIUL2_0_PORT61_GMAC_0_GMAC0_MD_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT66_GMAC_0_GMAC0_TX_CLK_INOUT |
        SIUL2_0_PORT67_GMAC_0_GMAC0_TX_EN_INOUT |
        SIUL2_0_PORT68_GMAC_0_GMAC0_TXD_0_INOUT |
        SIUL2_0_PORT69_GMAC_0_GMAC0_TXD_1_INOUT |
        SIUL2_0_PORT70_GMAC_0_GMAC0_TXD_2_INOUT |
        SIUL2_0_PORT71_GMAC_0_GMAC0_TXD_3_INOUT |
        SIUL2_0_PORT72_GMAC_0_GMAC0_RX_CLK_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT81_GMAC_0_GMAC0_TS_CLK_INOUT |
        SIUL2_0_PORT85_QUADSPI_QSPI_DATA_A_0_INOUT |
        SIUL2_0_PORT86_QUADSPI_QSPI_DATA_A_1_INOUT |
        SIUL2_0_PORT87_QUADSPI_QSPI_DATA_A_2_INOUT |
        SIUL2_0_PORT88_QUADSPI_QSPI_DATA_A_3_INOUT |
        SIUL2_0_PORT89_QUADSPI_QSPI_DATA_A_4_INOUT |
        SIUL2_0_PORT90_QUADSPI_QSPI_DATA_A_5_INOUT |
        SIUL2_0_PORT91_QUADSPI_QSPI_DATA_A_6_INOUT |
        SIUL2_0_PORT92_QUADSPI_QSPI_DATA_A_7_INOUT |
        SIUL2_0_PORT93_QUADSPI_QSPI_DQS_A_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT2_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT7_DSPI_0_DSPI0_PCS0_INOUT |
        SIUL2_0_PORT12_FLEXTIMER_0_FTM0_CH_5_INOUT */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT17_DSPI_0_DSPI0_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(1U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_DSPI_0_DSPI0_SCK_INOUT |
        SIUL2_0_PORT35_I2C_1_I2C1_SDA_INOUT |
        SIUL2_0_PORT42_DSPI_1_DSPI1_SCK_INOUT |
        SIUL2_0_PORT44_DSPI_4_DSPI4_PCS0_INOUT |
        SIUL2_0_PORT46_QUADSPI_QSPI_DATA_B_0_INOUT |
        SIUL2_0_PORT47_QUADSPI_QSPI_DATA_B_3_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT50_QUADSPI_QSPI_DATA_B_4_INOUT |
        SIUL2_0_PORT51_QUADSPI_QSPI_DATA_B_1_INOUT |
        SIUL2_0_PORT52_QUADSPI_QSPI_DQS_B_INOUT |
        SIUL2_0_PORT53_QUADSPI_QSPI_DATA_B_7_INOUT |
        SIUL2_0_PORT56_QUADSPI_QSPI_DATA_B_5_INOUT |
        SIUL2_0_PORT57_QUADSPI_QSPI_DATA_B_2_INOUT |
        SIUL2_0_PORT58_QUADSPI_QSPI_DATA_B_6_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT71_GMAC_0_GMAC0_RMII_REF_CLK_INOUT */
        (uint16)( SHL_PAD_U32(7U)
                ),
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT3_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT7_FLEXTIMER_0_FTM0_CH_0_INOUT |
        SIUL2_0_PORT8_FLEXTIMER_0_FTM0_CH_2_INOUT |
        SIUL2_0_PORT9_FLEXTIMER_0_FTM0_CH_1_INOUT |
        SIUL2_0_PORT10_FLEXTIMER_0_FTM0_CH_3_INOUT |
        SIUL2_0_PORT11_FLEXTIMER_0_FTM0_CH_4_INOUT |
        SIUL2_0_PORT14_DSPI_0_DSPI0_SCK_INOUT |
        SIUL2_0_PORT15_I2C_1_I2C1_SDA_INOUT */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47
        SIUL2_0_PORT44_I2C_0_I2C0_SCL_INOUT |
        SIUL2_0_PORT45_I2C_0_I2C0_SDA_INOUT |
        SIUL2_0_PORT46_DSPI_3_DSPI3_SCK_INOUT */
        (uint16)( SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT57_DSPI_5_DSPI5_PCS0_INOUT |
        SIUL2_0_PORT58_DSPI_5_DSPI5_SCK_INOUT */
        (uint16)( SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT4_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT14_I2C_1_I2C1_SCL_INOUT */
        (uint16)( SHL_PAD_U32(14U)
                ),
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47
        SIUL2_0_PORT41_DSPI_4_DSPI4_SCK_INOUT */
        (uint16)( SHL_PAD_U32(9U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT49_DSPI_3_DSPI3_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(1U)
                ),
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT5_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47
        SIUL2_0_PORT44_I2C_1_I2C1_SCL_INOUT |
        SIUL2_0_PORT45_I2C_1_I2C1_SDA_INOUT */
        (uint16)( SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT6_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79
        SIUL2_0_PORT73_GMAC_0_GMAC0_RXDV_INOUT |
        SIUL2_0_PORT74_GMAC_0_GMAC0_RXD_0_INOUT |
        SIUL2_0_PORT75_GMAC_0_GMAC0_RXD_1_INOUT |
        SIUL2_0_PORT76_GMAC_0_GMAC0_RXD_2_INOUT |
        SIUL2_0_PORT77_GMAC_0_GMAC0_RXD_3_INOUT */
        (uint16)( SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
[!ENDVAR!]




[!VAR "SIUL2_1_PIN_MODE_AVAILABILITY_ON_SUBDERIV1"!]
    /*  Mode PORT_GPIO_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111
        SIUL2_1_PORT102_GPIO |
        SIUL2_1_PORT103_GPIO |
        SIUL2_1_PORT104_GPIO |
        SIUL2_1_PORT105_GPIO |
        SIUL2_1_PORT106_GPIO |
        SIUL2_1_PORT107_GPIO |
        SIUL2_1_PORT108_GPIO |
        SIUL2_1_PORT109_GPIO |
        SIUL2_1_PORT110_GPIO |
        SIUL2_1_PORT111_GPIO */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_1_PORT112_GPIO |
        SIUL2_1_PORT113_GPIO |
        SIUL2_1_PORT114_GPIO |
        SIUL2_1_PORT115_GPIO |
        SIUL2_1_PORT116_GPIO |
        SIUL2_1_PORT117_GPIO |
        SIUL2_1_PORT118_GPIO |
        SIUL2_1_PORT119_GPIO |
        SIUL2_1_PORT120_GPIO |
        SIUL2_1_PORT121_GPIO |
        SIUL2_1_PORT122_GPIO |
        SIUL2_1_PORT123_GPIO |
        SIUL2_1_PORT124_GPIO |
        SIUL2_1_PORT125_GPIO |
        SIUL2_1_PORT126_GPIO |
        SIUL2_1_PORT127_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_1_PORT128_GPIO |
        SIUL2_1_PORT129_GPIO |
        SIUL2_1_PORT130_GPIO |
        SIUL2_1_PORT131_GPIO |
        SIUL2_1_PORT132_GPIO |
        SIUL2_1_PORT133_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U)
                )
    }
    ,
    /*  Mode PORT_ALT1_FUNC_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111
        SIUL2_1_PORT102_GMAC_1_GMAC1_MDC |
        SIUL2_1_PORT103_GMAC_1_GMAC1_MD_OUT |
        SIUL2_1_PORT104_GMAC_1_GMAC1_PPS_2 |
        SIUL2_1_PORT106_FLEXCAN_2_CAN2_TX |
        SIUL2_1_PORT108_GMAC_1_GMAC1_TXD_3_OUT */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 112 - 127
        SIUL2_1_PORT113_GMAC_1_GMAC1_RX_CLK_OUT |
        SIUL2_1_PORT115_GMAC_1_GMAC1_RXD_0_OUT |
        SIUL2_1_PORT116_GMAC_1_GMAC1_RXD_1_OUT |
        SIUL2_1_PORT117_GMAC_1_GMAC1_RXD_2_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U)
                ),
        /* Pads 128 - 143
        SIUL2_1_PORT128_DSPI_5_DSPI5_SCK_OUT |
        SIUL2_1_PORT132_DSPI_0_DSPI0_SOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(4U)
                )
    }
    ,
    /*  Mode PORT_ALT2_FUNC_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111
        SIUL2_1_PORT105_GMAC_1_GMAC1_TXD_0_OUT |
        SIUL2_1_PORT106_GMAC_1_GMAC1_TXD_1_OUT |
        SIUL2_1_PORT107_GMAC_1_GMAC1_TXD_2_OUT |
        SIUL2_1_PORT108_GMAC_1_GMAC1_RMII_REF_CLK_OUT |
        SIUL2_1_PORT109_GMAC_1_GMAC1_TX_CLK_OUT |
        SIUL2_1_PORT110_GMAC_1_GMAC1_TX_EN_OUT |
        SIUL2_1_PORT111_CTE_CTEP7 */
        (uint16)( SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_1_PORT112_CTE_CTEP6 |
        SIUL2_1_PORT113_CTE_CTEP5 |
        SIUL2_1_PORT114_GMAC_1_GMAC1_RXDV_OUT |
        SIUL2_1_PORT115_FLEXCAN_5_CAN5_TX |
        SIUL2_1_PORT116_CTE_CTEP2 |
        SIUL2_1_PORT117_CTE_CTEP1 |
        SIUL2_1_PORT118_GMAC_1_GMAC1_RXD_3_OUT |
        SIUL2_1_PORT121_GMAC_1_GMAC1_RMII_REF_CLK |
        SIUL2_1_PORT125_GMAC_1_GMAC1_PPS_3 |
        SIUL2_1_PORT126_CTI_CTI_TRIG_I_ACK_0 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 128 - 143
        SIUL2_1_PORT128_CTI_CTI_TRIG_0 |
        SIUL2_1_PORT130_CTI_CTI_TRIG_1 |
        SIUL2_1_PORT132_DSPI_5_DSPI5_SOUT |
        SIUL2_1_PORT133_DSPI_0_DSPI0_SOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U)
                )
    }
    ,
    /*  Mode PORT_ALT3_FUNC_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111
        SIUL2_1_PORT102_FLEXCAN_6_CAN6_TX */
        (uint16)( SHL_PAD_U32(6U)
                ),
        /* Pads 112 - 127
        SIUL2_1_PORT114_CTE_CTEP4 |
        SIUL2_1_PORT115_CTE_CTEP3 |
        SIUL2_1_PORT120_FLEXCAN_7_CAN7_TX |
        SIUL2_1_PORT121_FLEXCAN_4_CAN4_TX */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 128 - 143
        SIUL2_1_PORT129_DSPI_5_DSPI5_PCS2 |
        SIUL2_1_PORT130_DSPI_5_DSPI5_PCS1 |
        SIUL2_1_PORT131_DSPI_5_DSPI5_PCS0_OUT |
        SIUL2_1_PORT132_CTI_CTI_TRIG_I_ACK_1 */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U)
                )
    }
    ,
    /*  Mode PORT_ALT4_FUNC_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127
        SIUL2_1_PORT118_CTE_CTEP0 */
        (uint16)( SHL_PAD_U32(6U)
                ),
        /* Pads 128 - 143
        SIUL2_1_PORT133_DSPI_5_DSPI5_SOUT */
        (uint16)( SHL_PAD_U32(5U)
                )
    }
    ,
    /*  Mode PORT_ALT5_FUNC_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT6_FUNC_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ONLY_INPUT_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT1_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111
        SIUL2_1_PORT103_FLEXCAN_4_CAN4_RX |
        SIUL2_1_PORT104_FLEXCAN_6_CAN6_RX |
        SIUL2_1_PORT105_GMAC_1_GMAC1_TXD_0_IN |
        SIUL2_1_PORT106_GMAC_1_GMAC1_TXD_1_IN |
        SIUL2_1_PORT107_GMAC_1_GMAC1_TXD_2_IN |
        SIUL2_1_PORT108_GMAC_1_GMAC1_RMII_REF_CLK_IN |
        SIUL2_1_PORT109_GMAC_1_GMAC1_TX_CLK_IN |
        SIUL2_1_PORT110_GMAC_1_GMAC1_TX_EN_IN */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 112 - 127
        SIUL2_1_PORT112_FLEXCAN_5_CAN5_RX |
        SIUL2_1_PORT113_GMAC_1_GMAC1_RX_CLK_IN |
        SIUL2_1_PORT114_GMAC_1_GMAC1_RXDV_IN |
        SIUL2_1_PORT115_GMAC_1_GMAC1_RXD_0_IN |
        SIUL2_1_PORT116_GMAC_1_GMAC1_RXD_1_IN |
        SIUL2_1_PORT117_GMAC_1_GMAC1_RXD_2_IN |
        SIUL2_1_PORT118_GMAC_1_GMAC1_RXD_3_IN |
        SIUL2_1_PORT119_FLEXCAN_3_CAN3_RX |
        SIUL2_1_PORT120_GMAC_1_GMAC1_AUX_TRIG_2 |
        SIUL2_1_PORT122_GMAC_1_GMAC1_AUX_TRIG_3 |
        SIUL2_1_PORT123_GMAC_1_GMAC1_COL |
        SIUL2_1_PORT124_GMAC_1_GMAC1_CRS |
        SIUL2_1_PORT127_CTI_CTI_TRIG_O_ACK_0 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_1_PORT128_DSPI_5_DSPI5_SCK_IN |
        SIUL2_1_PORT129_CTI_CTI_TRIG_0 |
        SIUL2_1_PORT131_CTI_CTI_TRIG_1 |
        SIUL2_1_PORT132_DSPI_0_DSPI0_SIN |
        SIUL2_1_PORT133_DSPI_0_DSPI0_SIN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U)
                )
    }
    ,
    /*  Mode PORT_INPUT2_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111
        SIUL2_1_PORT103_GMAC_1_GMAC1_MD_IN |
        SIUL2_1_PORT107_GMAC_1_GMAC1_RX_ER |
        SIUL2_1_PORT108_GMAC_1_GMAC1_TXD_3_IN */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 112 - 127
        SIUL2_1_PORT112_GMAC_1_GMAC1_RX_ER |
        SIUL2_1_PORT120_GMAC_1_GMAC1_PST_TS_TRIG_0 |
        SIUL2_1_PORT122_GMAC_1_GMAC1_PST_TS_TRIG_1 |
        SIUL2_1_PORT123_FLEXCAN_7_CAN7_RX |
        SIUL2_1_PORT124_FLEXCAN_2_CAN2_RX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 128 - 143
        SIUL2_1_PORT131_DSPI_5_DSPI5_PCS0_IN |
        SIUL2_1_PORT132_DSPI_5_DSPI5_SIN |
        SIUL2_1_PORT133_DSPI_5_DSPI5_SIN */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U)
                )
    }
    ,
    /*  Mode PORT_INPUT3_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143
        SIUL2_1_PORT133_CTI_CTI_TRIG_O_ACK_1 */
        (uint16)( SHL_PAD_U32(5U)
                )
    }
    ,
    /*  Mode PORT_INPUT4_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT5_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT6_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT7_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT1_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111
        SIUL2_1_PORT103_GMAC_1_GMAC1_MD_INOUT |
        SIUL2_1_PORT108_GMAC_1_GMAC1_TXD_3_INOUT */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 112 - 127
        SIUL2_1_PORT113_GMAC_1_GMAC1_RX_CLK_INOUT |
        SIUL2_1_PORT115_GMAC_1_GMAC1_RXD_0_INOUT |
        SIUL2_1_PORT116_GMAC_1_GMAC1_RXD_1_INOUT |
        SIUL2_1_PORT117_GMAC_1_GMAC1_RXD_2_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U)
                ),
        /* Pads 128 - 143
        SIUL2_1_PORT128_DSPI_5_DSPI5_SCK_INOUT */
        (uint16)( SHL_PAD_U32(0U)
                )
    }
    ,
    /*  Mode PORT_INOUT2_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111
        SIUL2_1_PORT105_GMAC_1_GMAC1_TXD_0_INOUT |
        SIUL2_1_PORT106_GMAC_1_GMAC1_TXD_1_INOUT |
        SIUL2_1_PORT107_GMAC_1_GMAC1_TXD_2_INOUT |
        SIUL2_1_PORT108_GMAC_1_GMAC1_RMII_REF_CLK_INOUT |
        SIUL2_1_PORT109_GMAC_1_GMAC1_TX_CLK_INOUT |
        SIUL2_1_PORT110_GMAC_1_GMAC1_TX_EN_INOUT */
        (uint16)( SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 112 - 127
        SIUL2_1_PORT114_GMAC_1_GMAC1_RXDV_INOUT |
        SIUL2_1_PORT118_GMAC_1_GMAC1_RXD_3_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U)
                ),
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT3_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143
        SIUL2_1_PORT131_DSPI_5_DSPI5_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(3U)
                )
    }
    ,
    /*  Mode PORT_INOUT4_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT5_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT6_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000
    }
[!ENDVAR!]




[!VAR "SIUL2_0_INOUT_SETTINGS_ON_SUBDERIV1"!]
    /* Inout settings for pad PORT7 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* DSPI_0_DSPI0_PCS0_INOUT inout functionality */
    {7U, 16U, 94U, 3U, 1U}, 
    /* FLEXTIMER_0_FTM0_CH_0_INOUT inout functionality */
    {7U, 17U, 93U, 2U, 1U}, 
    /* Inout settings for pad PORT8 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FLEXTIMER_0_FTM0_CH_2_INOUT inout functionality */
    {8U, 17U, 96U, 2U, 1U}, 
    /* Inout settings for pad PORT9 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FLEXTIMER_0_FTM0_CH_1_INOUT inout functionality */
    {9U, 17U, 91U, 2U, 1U}, 
    /* Inout settings for pad PORT10 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FLEXTIMER_0_FTM0_CH_3_INOUT inout functionality */
    {10U, 17U, 97U, 2U, 1U}, 
    /* Inout settings for pad PORT11 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FLEXTIMER_0_FTM0_CH_4_INOUT inout functionality */
    {11U, 17U, 98U, 2U, 1U}, 
    /* Inout settings for pad PORT12 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FLEXTIMER_0_FTM0_CH_5_INOUT inout functionality */
    {12U, 16U, 100U, 2U, 1U}, 
    /* Inout settings for pad PORT14 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FLEXTIMER_1_FTM1_CH_0_INOUT inout functionality */
    {14U, 15U, 242U, 2U, 1U}, 
    /* DSPI_0_DSPI0_SCK_INOUT inout functionality */
    {14U, 17U, 217U, 3U, 1U}, 
    /* I2C_1_I2C1_SCL_INOUT inout functionality */
    {14U, 18U, 103U, 2U, 1U}, 
    /* Inout settings for pad PORT15 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FLEXTIMER_1_FTM1_CH_1_INOUT inout functionality */
    {15U, 15U, 243U, 2U, 1U}, 
    /* I2C_1_I2C1_SDA_INOUT inout functionality */
    {15U, 17U, 104U, 2U, 1U}, 
    /* Inout settings for pad PORT16 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* I2C_0_I2C0_SDA_INOUT inout functionality */
    {16U, 15U, 53U, 2U, 0U}, 
    /* Inout settings for pad PORT17 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* I2C_0_I2C0_SCL_INOUT inout functionality */
    {17U, 15U, 54U, 2U, 0U}, 
    /* DSPI_0_DSPI0_PCS0_INOUT inout functionality */
    {17U, 16U, 94U, 2U, 1U}, 
    /* Inout settings for pad PORT20 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* DSPI_1_DSPI1_SCK_INOUT inout functionality */
    {20U, 15U, 110U, 2U, 1U}, 
    /* Inout settings for pad PORT23 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* DSPI_1_DSPI1_PCS0_INOUT inout functionality */
    {23U, 15U, 114U, 2U, 1U}, 
    /* Inout settings for pad PORT27 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* DSPI_2_DSPI2_SCK_INOUT inout functionality */
    {27U, 15U, 120U, 2U, 1U}, 
    /* Inout settings for pad PORT30 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* DSPI_2_DSPI2_PCS0_INOUT inout functionality */
    {30U, 15U, 124U, 2U, 1U}, 
    /* Inout settings for pad PORT32 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* DSPI_0_DSPI0_SCK_INOUT inout functionality */
    {32U, 16U, 217U, 2U, 1U}, 
    /* Inout settings for pad PORT34 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* I2C_1_I2C1_SCL_INOUT inout functionality */
    {34U, 15U, 103U, 3U, 1U}, 
    /* Inout settings for pad PORT35 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* I2C_1_I2C1_SDA_INOUT inout functionality */
    {35U, 16U, 104U, 3U, 1U}, 
    /* Inout settings for pad PORT36 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* DSPI_3_DSPI3_SCK_INOUT inout functionality */
    {36U, 15U, 131U, 2U, 1U}, 
    /* Inout settings for pad PORT39 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* DSPI_3_DSPI3_PCS0_INOUT inout functionality */
    {39U, 15U, 134U, 2U, 1U}, 
    /* Inout settings for pad PORT41 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* DSPI_4_DSPI4_SCK_INOUT inout functionality */
    {41U, 18U, 135U, 2U, 1U}, 
    /* Inout settings for pad PORT42 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* DSPI_1_DSPI1_SCK_INOUT inout functionality */
    {42U, 16U, 110U, 3U, 1U}, 
    /* Inout settings for pad PORT43 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* DSPI_1_DSPI1_PCS0_INOUT inout functionality */
    {43U, 15U, 114U, 3U, 1U}, 
    /* Inout settings for pad PORT44 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* DSPI_4_DSPI4_PCS0_INOUT inout functionality */
    {44U, 16U, 139U, 2U, 1U}, 
    /* I2C_0_I2C0_SCL_INOUT inout functionality */
    {44U, 17U, 54U, 3U, 0U}, 
    /* I2C_1_I2C1_SCL_INOUT inout functionality */
    {44U, 19U, 103U, 4U, 1U}, 
    /* Inout settings for pad PORT45 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* I2C_0_I2C0_SDA_INOUT inout functionality */
    {45U, 17U, 53U, 3U, 0U}, 
    /* I2C_1_I2C1_SDA_INOUT inout functionality */
    {45U, 19U, 104U, 4U, 1U}, 
    /* Inout settings for pad PORT46 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* QUADSPI_QSPI_DATA_B_0_INOUT inout functionality */
    {46U, 16U, 40U, 2U, 0U}, 
    /* DSPI_3_DSPI3_SCK_INOUT inout functionality */
    {46U, 17U, 131U, 3U, 1U}, 
    /* Inout settings for pad PORT47 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* USDHC_0_SD0_CMD_INOUT inout functionality */
    {47U, 15U, 3U, 2U, 0U}, 
    /* QUADSPI_QSPI_DATA_B_3_INOUT inout functionality */
    {47U, 16U, 41U, 2U, 0U}, 
    /* Inout settings for pad PORT48 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* USDHC_0_SD0_D_0_INOUT inout functionality */
    {48U, 15U, 4U, 2U, 0U}, 
    /* Inout settings for pad PORT49 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* USDHC_0_SD0_D_1_INOUT inout functionality */
    {49U, 15U, 5U, 2U, 0U}, 
    /* DSPI_3_DSPI3_PCS0_INOUT inout functionality */
    {49U, 18U, 134U, 3U, 1U}, 
    /* Inout settings for pad PORT50 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* USDHC_0_SD0_D_2_INOUT inout functionality */
    {50U, 15U, 8U, 2U, 0U}, 
    /* QUADSPI_QSPI_DATA_B_4_INOUT inout functionality */
    {50U, 16U, 45U, 2U, 0U}, 
    /* Inout settings for pad PORT51 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* USDHC_0_SD0_D_3_INOUT inout functionality */
    {51U, 15U, 9U, 2U, 0U}, 
    /* QUADSPI_QSPI_DATA_B_1_INOUT inout functionality */
    {51U, 16U, 42U, 2U, 0U}, 
    /* Inout settings for pad PORT52 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* USDHC_0_SD0_D_4_INOUT inout functionality */
    {52U, 15U, 10U, 2U, 0U}, 
    /* QUADSPI_QSPI_DQS_B_INOUT inout functionality */
    {52U, 16U, 46U, 2U, 0U}, 
    /* Inout settings for pad PORT53 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* USDHC_0_SD0_D_5_INOUT inout functionality */
    {53U, 15U, 11U, 2U, 0U}, 
    /* QUADSPI_QSPI_DATA_B_7_INOUT inout functionality */
    {53U, 16U, 43U, 2U, 0U}, 
    /* Inout settings for pad PORT54 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* USDHC_0_SD0_D_6_INOUT inout functionality */
    {54U, 15U, 7U, 2U, 0U}, 
    /* Inout settings for pad PORT55 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* USDHC_0_SD0_D_7_INOUT inout functionality */
    {55U, 15U, 6U, 2U, 0U}, 
    /* Inout settings for pad PORT56 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* QUADSPI_QSPI_DATA_B_5_INOUT inout functionality */
    {56U, 16U, 38U, 2U, 0U}, 
    /* Inout settings for pad PORT57 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* QUADSPI_QSPI_DATA_B_2_INOUT inout functionality */
    {57U, 16U, 39U, 2U, 0U}, 
    /* DSPI_5_DSPI5_PCS0_INOUT inout functionality */
    {57U, 17U, 239U, 2U, 1U}, 
    /* Inout settings for pad PORT58 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* QUADSPI_QSPI_DATA_B_6_INOUT inout functionality */
    {58U, 16U, 44U, 2U, 0U}, 
    /* DSPI_5_DSPI5_SCK_INOUT inout functionality */
    {58U, 17U, 237U, 3U, 1U}, 
    /* Inout settings for pad PORT61 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_0_GMAC0_MD_INOUT inout functionality */
    {61U, 15U, 15U, 2U, 0U}, 
    /* Inout settings for pad PORT66 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_0_GMAC0_TX_CLK_INOUT inout functionality */
    {66U, 15U, 26U, 2U, 0U}, 
    /* Inout settings for pad PORT67 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_0_GMAC0_TX_EN_INOUT inout functionality */
    {67U, 15U, 55U, 2U, 0U}, 
    /* Inout settings for pad PORT68 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_0_GMAC0_TXD_0_INOUT inout functionality */
    {68U, 15U, 56U, 2U, 0U}, 
    /* Inout settings for pad PORT69 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_0_GMAC0_TXD_1_INOUT inout functionality */
    {69U, 15U, 59U, 2U, 0U}, 
    /* Inout settings for pad PORT70 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_0_GMAC0_TXD_2_INOUT inout functionality */
    {70U, 15U, 57U, 2U, 0U}, 
    /* Inout settings for pad PORT71 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_0_GMAC0_TXD_3_INOUT inout functionality */
    {71U, 15U, 58U, 2U, 0U}, 
    /* GMAC_0_GMAC0_RMII_REF_CLK_INOUT inout functionality */
    {71U, 16U, 23U, 2U, 0U}, 
    /* Inout settings for pad PORT72 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_0_GMAC0_RX_CLK_INOUT inout functionality */
    {72U, 15U, 17U, 2U, 0U}, 
    /* Inout settings for pad PORT73 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_0_GMAC0_RXDV_INOUT inout functionality */
    {73U, 20U, 18U, 2U, 0U}, 
    /* Inout settings for pad PORT74 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_0_GMAC0_RXD_0_INOUT inout functionality */
    {74U, 20U, 19U, 2U, 0U}, 
    /* Inout settings for pad PORT75 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_0_GMAC0_RXD_1_INOUT inout functionality */
    {75U, 20U, 20U, 2U, 0U}, 
    /* Inout settings for pad PORT76 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_0_GMAC0_RXD_2_INOUT inout functionality */
    {76U, 20U, 21U, 2U, 0U}, 
    /* Inout settings for pad PORT77 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_0_GMAC0_RXD_3_INOUT inout functionality */
    {77U, 20U, 22U, 2U, 0U}, 
    /* Inout settings for pad PORT81 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_0_GMAC0_TS_CLK_INOUT inout functionality */
    {81U, 15U, 27U, 2U, 0U}, 
    /* Inout settings for pad PORT85 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* QUADSPI_QSPI_DATA_A_0_INOUT inout functionality */
    {85U, 15U, 28U, 2U, 0U}, 
    /* Inout settings for pad PORT86 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* QUADSPI_QSPI_DATA_A_1_INOUT inout functionality */
    {86U, 15U, 29U, 2U, 0U}, 
    /* Inout settings for pad PORT87 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* QUADSPI_QSPI_DATA_A_2_INOUT inout functionality */
    {87U, 15U, 30U, 2U, 0U}, 
    /* Inout settings for pad PORT88 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* QUADSPI_QSPI_DATA_A_3_INOUT inout functionality */
    {88U, 15U, 31U, 2U, 0U}, 
    /* Inout settings for pad PORT89 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* QUADSPI_QSPI_DATA_A_4_INOUT inout functionality */
    {89U, 15U, 32U, 2U, 0U}, 
    /* Inout settings for pad PORT90 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* QUADSPI_QSPI_DATA_A_5_INOUT inout functionality */
    {90U, 15U, 33U, 2U, 0U}, 
    /* Inout settings for pad PORT91 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* QUADSPI_QSPI_DATA_A_6_INOUT inout functionality */
    {91U, 15U, 34U, 2U, 0U}, 
    /* Inout settings for pad PORT92 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* QUADSPI_QSPI_DATA_A_7_INOUT inout functionality */
    {92U, 15U, 35U, 2U, 0U}, 
    /* Inout settings for pad PORT93 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* QUADSPI_QSPI_DQS_A_INOUT inout functionality */
    {93U, 15U, 36U, 2U, 0U}
[!ENDVAR!]


[!VAR "SIUL2_0_SIZE_OF_INOUT_SETTINGS_ON_SUBDERIV1"!][!//
78[!//
[!ENDVAR!]


[!VAR "SIUL2_1_INOUT_SETTINGS_ON_SUBDERIV1"!]
    /* Inout settings for pad PORT103 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_1_GMAC1_MD_INOUT inout functionality */
    {103U, 15U, 147U, 2U, 1U}, 
    /* Inout settings for pad PORT105 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_1_GMAC1_TXD_0_INOUT inout functionality */
    {105U, 16U, 245U, 2U, 1U}, 
    /* Inout settings for pad PORT106 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_1_GMAC1_TXD_1_INOUT inout functionality */
    {106U, 16U, 246U, 2U, 1U}, 
    /* Inout settings for pad PORT107 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_1_GMAC1_TXD_2_INOUT inout functionality */
    {107U, 16U, 247U, 2U, 1U}, 
    /* Inout settings for pad PORT108 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_1_GMAC1_TXD_3_INOUT inout functionality */
    {108U, 15U, 248U, 2U, 1U}, 
    /* GMAC_1_GMAC1_RMII_REF_CLK_INOUT inout functionality */
    {108U, 16U, 156U, 2U, 1U}, 
    /* Inout settings for pad PORT109 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_1_GMAC1_TX_CLK_INOUT inout functionality */
    {109U, 16U, 148U, 2U, 1U}, 
    /* Inout settings for pad PORT110 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_1_GMAC1_TX_EN_INOUT inout functionality */
    {110U, 16U, 244U, 2U, 1U}, 
    /* Inout settings for pad PORT113 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_1_GMAC1_RX_CLK_INOUT inout functionality */
    {113U, 15U, 150U, 2U, 1U}, 
    /* Inout settings for pad PORT114 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_1_GMAC1_RXDV_INOUT inout functionality */
    {114U, 16U, 151U, 2U, 1U}, 
    /* Inout settings for pad PORT115 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_1_GMAC1_RXD_0_INOUT inout functionality */
    {115U, 15U, 152U, 2U, 1U}, 
    /* Inout settings for pad PORT116 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_1_GMAC1_RXD_1_INOUT inout functionality */
    {116U, 15U, 153U, 2U, 1U}, 
    /* Inout settings for pad PORT117 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_1_GMAC1_RXD_2_INOUT inout functionality */
    {117U, 15U, 154U, 2U, 1U}, 
    /* Inout settings for pad PORT118 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC_1_GMAC1_RXD_3_INOUT inout functionality */
    {118U, 16U, 155U, 2U, 1U}, 
    /* Inout settings for pad PORT128 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* DSPI_5_DSPI5_SCK_INOUT inout functionality */
    {128U, 15U, 237U, 2U, 1U}, 
    /* Inout settings for pad PORT131 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* DSPI_5_DSPI5_PCS0_INOUT inout functionality */
    {131U, 17U, 239U, 3U, 1U}
[!ENDVAR!]


[!VAR "SIUL2_1_SIZE_OF_INOUT_SETTINGS_ON_SUBDERIV1"!][!//
16[!//
[!ENDVAR!]


[!VAR "SIUL2_0_IN_SETTINGS_ON_SUBDERIV1"!]
    /* INMUX settings for pad not available: */
    { NO_INPUTMUX_U16, 0U, 0U},
    /* INMUX settings for pad PORT0:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* JTAGC_TDI input func */
    {61U, 0U, 0U},
    /* SIUL_OFFCC_EIRQ_0 input func */
    {184U, 2U, 1U},
    /* INMUX settings for pad PORT4:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* BOOT_BMODE1 input func */
    {48U, 0U, 0U},
    /* INMUX settings for pad PORT6:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* BOOT_BMODE2 input func */
    {49U, 0U, 0U},
    /* SIUL_OFFCC_EIRQ_1 input func */
    {185U, 2U, 1U},
    /* INMUX settings for pad PORT8:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* JTAGC_TCK input func */
    {60U, 0U, 0U},
    /* SIUL_OFFCC_EIRQ_2 input func */
    {186U, 2U, 1U},
    /* INMUX settings for pad PORT10:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* JTAGC_TMS input func */
    {50U, 0U, 0U},
    /* SIUL_OFFCC_EIRQ_3 input func */
    {187U, 2U, 1U},
    /* INMUX settings for pad PORT12:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXCAN_1_CAN1_RX input func */
    {146U, 2U, 1U},
    /* SIUL_OFFCC_EIRQ_4 input func */
    {188U, 2U, 1U},
    /* DSPI_0_DSPI0_SIN input func */
    {99U, 5U, 1U},
    /* INMUX settings for pad PORT14:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXCAN_1_CAN1_RX input func */
    {146U, 3U, 1U},
    /* FLEXTIMER_0_FTM0_CH_0_IN input func */
    {93U, 2U, 1U},
    /* DSPI_0_DSPI0_PCS0_IN input func */
    {94U, 3U, 1U},
    /* INMUX settings for pad PORT16:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXCAN_0_CAN0_RX input func */
    {1U, 3U, 0U},
    /* SIUL_OFFCC_EIRQ_5 input func */
    {189U, 2U, 1U},
    /* FLEXTIMER_0_FTM0_CH_2_IN input func */
    {96U, 2U, 1U},
    /* INMUX settings for pad PORT18:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_OFFCC_EIRQ_6 input func */
    {190U, 2U, 1U},
    /* FLEXTIMER_0_FTM0_CH_1_IN input func */
    {91U, 2U, 1U},
    /* GMAC_0_GMAC0_AUX_TRIG_3 input func */
    {25U, 2U, 0U},
    /* GMAC_0_GMAC0_PST_TS_TRIG_1 input func */
    {52U, 2U, 0U},
    /* INMUX settings for pad PORT20:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_OFFCC_EIRQ_7 input func */
    {191U, 2U, 1U},
    /* FLEXTIMER_0_FTM0_CH_3_IN input func */
    {97U, 2U, 1U},
    /* GMAC_0_GMAC0_AUX_TRIG_2 input func */
    {24U, 2U, 0U},
    /* GMAC_0_GMAC0_PST_TS_TRIG_0 input func */
    {51U, 2U, 0U},
    /* INMUX settings for pad PORT22:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXTIMER_0_FTM0_CH_4_IN input func */
    {98U, 2U, 1U},
    /* LINFLEX_1_LIN1_RX input func */
    {162U, 2U, 1U},
    /* SIUL_OFFCC_EIRQ_8 input func */
    {192U, 2U, 1U},
    /* INMUX settings for pad PORT24:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXTIMER_0_FTM0_CH_5_IN input func */
    {100U, 2U, 1U},
    /* INMUX settings for pad PORT26:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_OFFCC_EIRQ_9 input func */
    {193U, 2U, 1U},
    /* FLEXTIMER_1_FTM1_EXT_CLK input func */
    {266U, 2U, 1U},
    /* INMUX settings for pad PORT28:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* I2C_1_I2C1_SCL_IN input func */
    {103U, 2U, 1U},
    /* DSPI_0_DSPI0_SCK_IN input func */
    {217U, 3U, 1U},
    /* FLEXTIMER_1_FTM1_CH_0_IN input func */
    {242U, 2U, 1U},
    /* INMUX settings for pad PORT30:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* I2C_1_I2C1_SDA_IN input func */
    {104U, 2U, 1U},
    /* FLEXTIMER_1_FTM1_CH_1_IN input func */
    {243U, 2U, 1U},
    /* INMUX settings for pad PORT32:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_OFFCC_EIRQ_10 input func */
    {194U, 2U, 1U},
    /* I2C_0_I2C0_SDA_IN input func */
    {53U, 2U, 0U},
    /* FLEXCAN_2_CAN2_RX input func */
    {105U, 2U, 1U},
    /* DSPI_0_DSPI0_SIN input func */
    {99U, 4U, 1U},
    /* INMUX settings for pad PORT34:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_OFFCC_EIRQ_11 input func */
    {195U, 2U, 1U},
    /* I2C_0_I2C0_SCL_IN input func */
    {54U, 2U, 0U},
    /* DSPI_0_DSPI0_PCS0_IN input func */
    {94U, 2U, 1U},
    /* INMUX settings for pad PORT36:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXTIMER_0_FTM0_TRIG_1 input func */
    {268U, 2U, 1U},
    /* SIUL_OFFCC_EIRQ_12 input func */
    {196U, 2U, 1U},
    /* INMUX settings for pad PORT38:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXTIMER_0_FTM0_EXT_CLK input func */
    {265U, 2U, 1U},
    /* INMUX settings for pad PORT40:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_OFFCC_EIRQ_13 input func */
    {197U, 2U, 1U},
    /* FLEXTIMER_1_FTM1_TRIG_1 input func */
    {269U, 2U, 1U},
    /* DSPI_1_DSPI1_SCK_IN input func */
    {110U, 2U, 1U},
    /* INMUX settings for pad PORT42:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* DSPI_1_DSPI1_SIN input func */
    {111U, 4U, 1U},
    /* INMUX settings for pad PORT44:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_OFFCC_EIRQ_14 input func */
    {198U, 2U, 1U},
    /* DSPI_1_DSPI1_SIN input func */
    {111U, 2U, 1U},
    /* INMUX settings for pad PORT46:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_OFFCC_EIRQ_15 input func */
    {199U, 2U, 1U},
    /* DSPI_1_DSPI1_PCS0_IN input func */
    {114U, 2U, 1U},
    /* INMUX settings for pad PORT50:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CTE_RCS_SL input func */
    {267U, 3U, 1U},
    /* SIUL_OFFCC_EIRQ_16 input func */
    {200U, 2U, 1U},
    /* INMUX settings for pad PORT52:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_OFFCC_EIRQ_17 input func */
    {201U, 2U, 1U},
    /* ADC1_ADCSAR1_INJ input func */
    {261U, 2U, 1U},
    /* INMUX settings for pad PORT54:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* DSPI_2_DSPI2_SCK_IN input func */
    {120U, 2U, 1U},
    /* SIUL_OFFCC_EIRQ_18 input func */
    {202U, 2U, 1U},
    /* INMUX settings for pad PORT56:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_OFFCC_EIRQ_19 input func */
    {203U, 2U, 1U},
    /* ADC1_ADCSAR1_TRIG input func */
    {262U, 2U, 1U},
    /* INMUX settings for pad PORT58:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_OFFCC_EIRQ_20 input func */
    {204U, 2U, 1U},
    /* FLEXCAN_5_CAN5_RX input func */
    {123U, 2U, 1U},
    /* DSPI_2_DSPI2_SIN input func */
    {169U, 3U, 1U},
    /* INMUX settings for pad PORT60:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* DSPI_2_DSPI2_PCS0_IN input func */
    {124U, 2U, 1U},
    /* SIUL_OFFCC_EIRQ_21 input func */
    {205U, 2U, 1U},
    /* ADC0_ADCSAR0_INJ input func */
    {259U, 2U, 1U},
    /* INMUX settings for pad PORT62:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_OFFCC_EIRQ_22 input func */
    {206U, 2U, 1U},
    /* ADC0_ADCSAR0_TRIG input func */
    {260U, 2U, 1U},
    /* INMUX settings for pad PORT64:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* DSPI_0_DSPI0_SCK_IN input func */
    {217U, 2U, 1U},
    /* SIUL_OFFCC_EIRQ_23 input func */
    {207U, 2U, 1U},
    /* FLEXCAN_4_CAN4_RX input func */
    {121U, 2U, 1U},
    /* INMUX settings for pad PORT66:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CTE_RCS_SL input func */
    {267U, 2U, 1U},
    /* SIUL_OFFCC_EIRQ_24 input func */
    {208U, 2U, 1U},
    /* DSPI_2_DSPI2_SIN input func */
    {169U, 2U, 1U},
    /* INMUX settings for pad PORT68:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* I2C_1_I2C1_SCL_IN input func */
    {103U, 3U, 1U},
    /* INMUX settings for pad PORT70:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_OFFCC_EIRQ_25 input func */
    {209U, 2U, 1U},
    /* I2C_1_I2C1_SDA_IN input func */
    {104U, 3U, 1U},
    /* INMUX settings for pad PORT72:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* DSPI_3_DSPI3_SCK_IN input func */
    {131U, 2U, 1U},
    /* SIUL_OFFCC_EIRQ_26 input func */
    {210U, 2U, 1U},
    /* FLEXCAN_3_CAN3_RX input func */
    {107U, 2U, 1U},
    /* INMUX settings for pad PORT74:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_OFFCC_EIRQ_27 input func */
    {211U, 2U, 1U},
    /* DSPI_1_DSPI1_SIN input func */
    {111U, 3U, 1U},
    /* INMUX settings for pad PORT76:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_OFFCC_EIRQ_28 input func */
    {212U, 2U, 1U},
    /* DSPI_3_DSPI3_SIN input func */
    {142U, 2U, 1U},
    /* INMUX settings for pad PORT78:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_OFFCC_EIRQ_29 input func */
    {213U, 2U, 1U},
    /* DSPI_3_DSPI3_PCS0_IN input func */
    {134U, 2U, 1U},
    /* INMUX settings for pad PORT80:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CTE_RCS_SL input func */
    {267U, 4U, 1U},
    /* SIUL_OFFCC_EIRQ_30 input func */
    {214U, 2U, 1U},
    /* INMUX settings for pad PORT82:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* DSPI_4_DSPI4_SCK_IN input func */
    {135U, 2U, 1U},
    /* INMUX settings for pad PORT84:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* LINFLEX_0_LIN0_RX input func */
    {0U, 2U, 0U},
    /* DSPI_1_DSPI1_SCK_IN input func */
    {110U, 3U, 1U},
    /* DSPI_4_DSPI4_SIN input func */
    {137U, 2U, 1U},
    /* INMUX settings for pad PORT86:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXCAN_0_CAN0_RX input func */
    {1U, 2U, 0U},
    /* CTU_0_EXT_IN input func */
    {216U, 2U, 1U},
    /* DSPI_1_DSPI1_PCS0_IN input func */
    {114U, 3U, 1U},
    /* DSPI_4_DSPI4_SIN input func */
    {137U, 3U, 1U},
    /* INMUX settings for pad PORT88:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* I2C_1_I2C1_SCL_IN input func */
    {103U, 4U, 1U},
    /* DSPI_4_DSPI4_PCS0_IN input func */
    {139U, 2U, 1U},
    /* SIUL_OFFCC_EIRQ_31 input func */
    {215U, 2U, 1U},
    /* I2C_0_I2C0_SCL_IN input func */
    {54U, 3U, 0U},
    /* INMUX settings for pad PORT90:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* I2C_1_I2C1_SDA_IN input func */
    {104U, 4U, 1U},
    /* I2C_0_I2C0_SDA_IN input func */
    {53U, 3U, 0U},
    /* DSPI_3_DSPI3_SIN input func */
    {142U, 3U, 1U},
    /* INMUX settings for pad PORT92:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* DSPI_3_DSPI3_SCK_IN input func */
    {131U, 3U, 1U},
    /* QUADSPI_QSPI_DATA_B_0_IN input func */
    {40U, 2U, 0U},
    /* INMUX settings for pad PORT94:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* USDHC_0_SD0_CMD_IN input func */
    {3U, 2U, 0U},
    /* QUADSPI_QSPI_DATA_B_3_IN input func */
    {41U, 2U, 0U},
    /* DSPI_3_DSPI3_SIN input func */
    {142U, 4U, 1U},
    /* INMUX settings for pad PORT96:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* USDHC_0_SD0_D_0_IN input func */
    {4U, 2U, 0U},
    /* DSPI_3_DSPI3_SIN input func */
    {142U, 5U, 1U},
    /* INMUX settings for pad PORT98:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* USDHC_0_SD0_D_1_IN input func */
    {5U, 2U, 0U},
    /* QUADSPI_QSPI_INTB_b input func */
    {47U, 2U, 0U},
    /* DSPI_3_DSPI3_PCS0_IN input func */
    {134U, 3U, 1U},
    /* INMUX settings for pad PORT100:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXRAY_0_FR_RXD_B input func */
    {182U, 2U, 1U},
    /* USDHC_0_SD0_D_2_IN input func */
    {8U, 2U, 0U},
    /* QUADSPI_QSPI_DATA_B_4_IN input func */
    {45U, 2U, 0U},
    /* INMUX settings for pad PORT102:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXRAY_0_FR_RXD_A input func */
    {183U, 2U, 1U},
    /* USDHC_0_SD0_D_3_IN input func */
    {9U, 2U, 0U},
    /* QUADSPI_QSPI_DATA_B_1_IN input func */
    {42U, 2U, 0U},
    /* INMUX settings for pad PORT104:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* USDHC_0_SD0_D_4_IN input func */
    {10U, 2U, 0U},
    /* QUADSPI_QSPI_DQS_B_IN input func */
    {46U, 2U, 0U},
    /* INMUX settings for pad PORT106:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* USDHC_0_SD0_D_5_IN input func */
    {11U, 2U, 0U},
    /* QUADSPI_QSPI_DATA_B_7_IN input func */
    {43U, 2U, 0U},
    /* DSPI_5_DSPI5_SIN input func */
    {238U, 2U, 1U},
    /* FLEXCAN_6_CAN6_RX input func */
    {143U, 2U, 1U},
    /* INMUX settings for pad PORT108:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* USDHC_0_SD0_D_6_IN input func */
    {7U, 2U, 0U},
    /* DSPI_5_DSPI5_SIN input func */
    {238U, 5U, 1U},
    /* FLEXCAN_7_CAN7_RX input func */
    {145U, 2U, 1U},
    /* INMUX settings for pad PORT110:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* USDHC_0_SD0_D_7_IN input func */
    {6U, 2U, 0U},
    /* INMUX settings for pad PORT112:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* QUADSPI_QSPI_DATA_B_5_IN input func */
    {38U, 2U, 0U},
    /* INMUX settings for pad PORT114:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* DSPI_5_DSPI5_PCS0_IN input func */
    {239U, 2U, 1U},
    /* QUADSPI_QSPI_DATA_B_2_IN input func */
    {39U, 2U, 0U},
    /* INMUX settings for pad PORT116:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* QUADSPI_QSPI_DATA_B_6_IN input func */
    {44U, 2U, 0U},
    /* DSPI_5_DSPI5_SCK_IN input func */
    {237U, 3U, 1U},
    /* INMUX settings for pad PORT122:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_0_GMAC0_MD_IN input func */
    {15U, 2U, 0U},
    /* INMUX settings for pad PORT126:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_0_GMAC0_RX_ER input func */
    {16U, 2U, 0U},
    /* INMUX settings for pad PORT128:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_0_GMAC0_COL input func */
    {13U, 2U, 0U},
    /* INMUX settings for pad PORT130:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_0_GMAC0_CRS input func */
    {14U, 2U, 0U},
    /* INMUX settings for pad PORT132:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_0_GMAC0_TX_CLK_IN input func */
    {26U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_0_GMAC0_TX_EN_IN input func */
    {55U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_0_GMAC0_TXD_0_IN input func */
    {56U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_0_GMAC0_TXD_1_IN input func */
    {59U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_0_GMAC0_RX_ER input func */
    {16U, 3U, 0U},
    /* GMAC_0_GMAC0_TXD_2_IN input func */
    {57U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_0_GMAC0_RMII_REF_CLK_IN input func */
    {23U, 2U, 0U},
    /* GMAC_0_GMAC0_TXD_3_IN input func */
    {58U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_0_GMAC0_RX_CLK_IN input func */
    {17U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_0_GMAC0_RXDV_IN input func */
    {18U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_0_GMAC0_RXD_0_IN input func */
    {19U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_0_GMAC0_RXD_1_IN input func */
    {20U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_0_GMAC0_RXD_2_IN input func */
    {21U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_0_GMAC0_RXD_3_IN input func */
    {22U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_0_GMAC0_TS_CLK_IN input func */
    {27U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* QUADSPI_QSPI_DATA_A_0_IN input func */
    {28U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* QUADSPI_QSPI_DATA_A_1_IN input func */
    {29U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* QUADSPI_QSPI_DATA_A_2_IN input func */
    {30U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* QUADSPI_QSPI_DATA_A_3_IN input func */
    {31U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* QUADSPI_QSPI_DATA_A_4_IN input func */
    {32U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* QUADSPI_QSPI_DATA_A_5_IN input func */
    {33U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* QUADSPI_QSPI_DATA_A_6_IN input func */
    {34U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* QUADSPI_QSPI_DATA_A_7_IN input func */
    {35U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* QUADSPI_QSPI_DQS_A_IN input func */
    {36U, 2U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* QUADSPI_QSPI_INTA_b input func */
    {37U, 2U, 0U}
[!ENDVAR!]


[!VAR "SIUL2_1_IN_SETTINGS_ON_SUBDERIV1"!]
    /* INMUX settings for pad not available: */
    { NO_INPUTMUX_U16, 0U, 0U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXCAN_4_CAN4_RX input func */
    {121U, 3U, 1U},
    /* GMAC_1_GMAC1_MD_IN input func */
    {147U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXCAN_6_CAN6_RX input func */
    {143U, 3U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_1_GMAC1_TXD_0_IN input func */
    {245U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_1_GMAC1_TXD_1_IN input func */
    {246U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_1_GMAC1_TXD_2_IN input func */
    {247U, 2U, 1U},
    /* GMAC_1_GMAC1_RX_ER input func */
    {149U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_1_GMAC1_RMII_REF_CLK_IN input func */
    {156U, 2U, 1U},
    /* GMAC_1_GMAC1_TXD_3_IN input func */
    {248U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_1_GMAC1_TX_CLK_IN input func */
    {148U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_1_GMAC1_TX_EN_IN input func */
    {244U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXCAN_5_CAN5_RX input func */
    {123U, 3U, 1U},
    /* GMAC_1_GMAC1_RX_ER input func */
    {149U, 3U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_1_GMAC1_RX_CLK_IN input func */
    {150U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_1_GMAC1_RXDV_IN input func */
    {151U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_1_GMAC1_RXD_0_IN input func */
    {152U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_1_GMAC1_RXD_1_IN input func */
    {153U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_1_GMAC1_RXD_2_IN input func */
    {154U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_1_GMAC1_RXD_3_IN input func */
    {155U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXCAN_3_CAN3_RX input func */
    {107U, 3U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_1_GMAC1_AUX_TRIG_2 input func */
    {157U, 2U, 1U},
    /* GMAC_1_GMAC1_PST_TS_TRIG_0 input func */
    {218U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_1_GMAC1_AUX_TRIG_3 input func */
    {173U, 2U, 1U},
    /* GMAC_1_GMAC1_PST_TS_TRIG_1 input func */
    {219U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_1_GMAC1_COL input func */
    {160U, 2U, 1U},
    /* FLEXCAN_7_CAN7_RX input func */
    {145U, 3U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* GMAC_1_GMAC1_CRS input func */
    {161U, 2U, 1U},
    /* FLEXCAN_2_CAN2_RX input func */
    {105U, 3U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CTI_CTI_TRIG_O_ACK_0 input func */
    {272U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* DSPI_5_DSPI5_SCK_IN input func */
    {237U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CTI_CTI_TRIG_0 input func */
    {270U, 2U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CTI_CTI_TRIG_1 input func */
    {271U, 2U, 1U},
    /* DSPI_5_DSPI5_PCS0_IN input func */
    {239U, 3U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* DSPI_0_DSPI0_SIN input func */
    {99U, 2U, 1U},
    /* DSPI_5_DSPI5_SIN input func */
    {238U, 4U, 1U},
    /* INMUX settings for pad :         {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* DSPI_0_DSPI0_SIN input func */
    {99U, 3U, 1U},
    /* DSPI_5_DSPI5_SIN input func */
    {238U, 3U, 1U},
    /* CTI_CTI_TRIG_O_ACK_1 input func */
    {273U, 2U, 1U}
[!ENDVAR!]


[!VAR "SIUL2_0_IN_SETTINGS_INDEX_ON_SUBDERIV1"!]
    /* Index to address the input settings for pad 0 */
    (uint16)1, 
    /* Index to address the input settings for pad 1 */
    (uint16)0, 
    /* Index to address the input settings for pad 2 */
    (uint16)3, 
    /* Index to address the input settings for pad 3 */
    (uint16)4, 
    /* Index to address the input settings for pad 4 */
    (uint16)6, 
    /* Index to address the input settings for pad 5 */
    (uint16)8, 
    /* Index to address the input settings for pad 6 */
    (uint16)10, 
    /* Index to address the input settings for pad 7 */
    (uint16)13, 
    /* Index to address the input settings for pad 8 */
    (uint16)16, 
    /* Index to address the input settings for pad 9 */
    (uint16)19, 
    /* Index to address the input settings for pad 10 */
    (uint16)23, 
    /* Index to address the input settings for pad 11 */
    (uint16)27, 
    /* Index to address the input settings for pad 12 */
    (uint16)30, 
    /* Index to address the input settings for pad 13 */
    (uint16)31, 
    /* Index to address the input settings for pad 14 */
    (uint16)33, 
    /* Index to address the input settings for pad 15 */
    (uint16)36, 
    /* Index to address the input settings for pad 16 */
    (uint16)38, 
    /* Index to address the input settings for pad 17 */
    (uint16)42, 
    /* Index to address the input settings for pad 18 */
    (uint16)45, 
    /* Index to address the input settings for pad 19 */
    (uint16)47, 
    /* Index to address the input settings for pad 20 */
    (uint16)48, 
    /* Index to address the input settings for pad 21 */
    (uint16)51, 
    /* Index to address the input settings for pad 22 */
    (uint16)52, 
    /* Index to address the input settings for pad 23 */
    (uint16)54, 
    /* Index to address the input settings for pad 24 */
    (uint16)0, 
    /* Index to address the input settings for pad 25 */
    (uint16)56, 
    /* Index to address the input settings for pad 26 */
    (uint16)58, 
    /* Index to address the input settings for pad 27 */
    (uint16)60, 
    /* Index to address the input settings for pad 28 */
    (uint16)62, 
    /* Index to address the input settings for pad 29 */
    (uint16)64, 
    /* Index to address the input settings for pad 30 */
    (uint16)67, 
    /* Index to address the input settings for pad 31 */
    (uint16)70, 
    /* Index to address the input settings for pad 32 */
    (uint16)72, 
    /* Index to address the input settings for pad 33 */
    (uint16)75, 
    /* Index to address the input settings for pad 34 */
    (uint16)78, 
    /* Index to address the input settings for pad 35 */
    (uint16)79, 
    /* Index to address the input settings for pad 36 */
    (uint16)81, 
    /* Index to address the input settings for pad 37 */
    (uint16)84, 
    /* Index to address the input settings for pad 38 */
    (uint16)86, 
    /* Index to address the input settings for pad 39 */
    (uint16)88, 
    /* Index to address the input settings for pad 40 */
    (uint16)90, 
    /* Index to address the input settings for pad 41 */
    (uint16)92, 
    /* Index to address the input settings for pad 42 */
    (uint16)93, 
    /* Index to address the input settings for pad 43 */
    (uint16)96, 
    /* Index to address the input settings for pad 44 */
    (uint16)100, 
    /* Index to address the input settings for pad 45 */
    (uint16)104, 
    /* Index to address the input settings for pad 46 */
    (uint16)107, 
    /* Index to address the input settings for pad 47 */
    (uint16)109, 
    /* Index to address the input settings for pad 48 */
    (uint16)112, 
    /* Index to address the input settings for pad 49 */
    (uint16)114, 
    /* Index to address the input settings for pad 50 */
    (uint16)117, 
    /* Index to address the input settings for pad 51 */
    (uint16)120, 
    /* Index to address the input settings for pad 52 */
    (uint16)123, 
    /* Index to address the input settings for pad 53 */
    (uint16)125, 
    /* Index to address the input settings for pad 54 */
    (uint16)129, 
    /* Index to address the input settings for pad 55 */
    (uint16)132, 
    /* Index to address the input settings for pad 56 */
    (uint16)133, 
    /* Index to address the input settings for pad 57 */
    (uint16)134, 
    /* Index to address the input settings for pad 58 */
    (uint16)136, 
    /* Index to address the input settings for pad 59 */
    (uint16)0, 
    /* Index to address the input settings for pad 60 */
    (uint16)0, 
    /* Index to address the input settings for pad 61 */
    (uint16)138, 
    /* Index to address the input settings for pad 62 */
    (uint16)0, 
    /* Index to address the input settings for pad 63 */
    (uint16)139, 
    /* Index to address the input settings for pad 64 */
    (uint16)140, 
    /* Index to address the input settings for pad 65 */
    (uint16)141, 
    /* Index to address the input settings for pad 66 */
    (uint16)142, 
    /* Index to address the input settings for pad 67 */
    (uint16)143, 
    /* Index to address the input settings for pad 68 */
    (uint16)144, 
    /* Index to address the input settings for pad 69 */
    (uint16)145, 
    /* Index to address the input settings for pad 70 */
    (uint16)146, 
    /* Index to address the input settings for pad 71 */
    (uint16)148, 
    /* Index to address the input settings for pad 72 */
    (uint16)150, 
    /* Index to address the input settings for pad 73 */
    (uint16)151, 
    /* Index to address the input settings for pad 74 */
    (uint16)152, 
    /* Index to address the input settings for pad 75 */
    (uint16)153, 
    /* Index to address the input settings for pad 76 */
    (uint16)154, 
    /* Index to address the input settings for pad 77 */
    (uint16)155, 
    /* Index to address the input settings for pad 78 */
    (uint16)0, 
    /* Index to address the input settings for pad 79 */
    (uint16)0, 
    /* Index to address the input settings for pad 80 */
    (uint16)0, 
    /* Index to address the input settings for pad 81 */
    (uint16)156, 
    /* Index to address the input settings for pad 82 */
    (uint16)0, 
    /* Index to address the input settings for pad 83 */
    (uint16)0, 
    /* Index to address the input settings for pad 84 */
    (uint16)0, 
    /* Index to address the input settings for pad 85 */
    (uint16)157, 
    /* Index to address the input settings for pad 86 */
    (uint16)158, 
    /* Index to address the input settings for pad 87 */
    (uint16)159, 
    /* Index to address the input settings for pad 88 */
    (uint16)160, 
    /* Index to address the input settings for pad 89 */
    (uint16)161, 
    /* Index to address the input settings for pad 90 */
    (uint16)162, 
    /* Index to address the input settings for pad 91 */
    (uint16)163, 
    /* Index to address the input settings for pad 92 */
    (uint16)164, 
    /* Index to address the input settings for pad 93 */
    (uint16)165, 
    /* Index to address the input settings for pad 94 */
    (uint16)166
[!ENDVAR!]


[!VAR "SIUL2_0_SIZE_OF_IN_SETTINGS_ON_SUBDERIV1"!][!//
167[!//
[!ENDVAR!]


[!VAR "SIUL2_1_IN_SETTINGS_INDEX_ON_SUBDERIV1"!]
    /* Index to address the input settings for pad 0 */
    (uint16)0, 
    /* Index to address the input settings for pad 1 */
    (uint16)0, 
    /* Index to address the input settings for pad 2 */
    (uint16)0, 
    /* Index to address the input settings for pad 3 */
    (uint16)0, 
    /* Index to address the input settings for pad 4 */
    (uint16)0, 
    /* Index to address the input settings for pad 5 */
    (uint16)0, 
    /* Index to address the input settings for pad 6 */
    (uint16)0, 
    /* Index to address the input settings for pad 7 */
    (uint16)0, 
    /* Index to address the input settings for pad 8 */
    (uint16)0, 
    /* Index to address the input settings for pad 9 */
    (uint16)0, 
    /* Index to address the input settings for pad 10 */
    (uint16)0, 
    /* Index to address the input settings for pad 11 */
    (uint16)0, 
    /* Index to address the input settings for pad 12 */
    (uint16)0, 
    /* Index to address the input settings for pad 13 */
    (uint16)0, 
    /* Index to address the input settings for pad 14 */
    (uint16)0, 
    /* Index to address the input settings for pad 15 */
    (uint16)0, 
    /* Index to address the input settings for pad 16 */
    (uint16)0, 
    /* Index to address the input settings for pad 17 */
    (uint16)0, 
    /* Index to address the input settings for pad 18 */
    (uint16)0, 
    /* Index to address the input settings for pad 19 */
    (uint16)0, 
    /* Index to address the input settings for pad 20 */
    (uint16)0, 
    /* Index to address the input settings for pad 21 */
    (uint16)0, 
    /* Index to address the input settings for pad 22 */
    (uint16)0, 
    /* Index to address the input settings for pad 23 */
    (uint16)0, 
    /* Index to address the input settings for pad 24 */
    (uint16)0, 
    /* Index to address the input settings for pad 25 */
    (uint16)0, 
    /* Index to address the input settings for pad 26 */
    (uint16)0, 
    /* Index to address the input settings for pad 27 */
    (uint16)0, 
    /* Index to address the input settings for pad 28 */
    (uint16)0, 
    /* Index to address the input settings for pad 29 */
    (uint16)0, 
    /* Index to address the input settings for pad 30 */
    (uint16)0, 
    /* Index to address the input settings for pad 31 */
    (uint16)0, 
    /* Index to address the input settings for pad 32 */
    (uint16)0, 
    /* Index to address the input settings for pad 33 */
    (uint16)0, 
    /* Index to address the input settings for pad 34 */
    (uint16)0, 
    /* Index to address the input settings for pad 35 */
    (uint16)0, 
    /* Index to address the input settings for pad 36 */
    (uint16)0, 
    /* Index to address the input settings for pad 37 */
    (uint16)0, 
    /* Index to address the input settings for pad 38 */
    (uint16)0, 
    /* Index to address the input settings for pad 39 */
    (uint16)0, 
    /* Index to address the input settings for pad 40 */
    (uint16)0, 
    /* Index to address the input settings for pad 41 */
    (uint16)0, 
    /* Index to address the input settings for pad 42 */
    (uint16)0, 
    /* Index to address the input settings for pad 43 */
    (uint16)0, 
    /* Index to address the input settings for pad 44 */
    (uint16)0, 
    /* Index to address the input settings for pad 45 */
    (uint16)0, 
    /* Index to address the input settings for pad 46 */
    (uint16)0, 
    /* Index to address the input settings for pad 47 */
    (uint16)0, 
    /* Index to address the input settings for pad 48 */
    (uint16)0, 
    /* Index to address the input settings for pad 49 */
    (uint16)0, 
    /* Index to address the input settings for pad 50 */
    (uint16)0, 
    /* Index to address the input settings for pad 51 */
    (uint16)0, 
    /* Index to address the input settings for pad 52 */
    (uint16)0, 
    /* Index to address the input settings for pad 53 */
    (uint16)0, 
    /* Index to address the input settings for pad 54 */
    (uint16)0, 
    /* Index to address the input settings for pad 55 */
    (uint16)0, 
    /* Index to address the input settings for pad 56 */
    (uint16)0, 
    /* Index to address the input settings for pad 57 */
    (uint16)0, 
    /* Index to address the input settings for pad 58 */
    (uint16)0, 
    /* Index to address the input settings for pad 59 */
    (uint16)0, 
    /* Index to address the input settings for pad 60 */
    (uint16)0, 
    /* Index to address the input settings for pad 61 */
    (uint16)0, 
    /* Index to address the input settings for pad 62 */
    (uint16)0, 
    /* Index to address the input settings for pad 63 */
    (uint16)0, 
    /* Index to address the input settings for pad 64 */
    (uint16)0, 
    /* Index to address the input settings for pad 65 */
    (uint16)0, 
    /* Index to address the input settings for pad 66 */
    (uint16)0, 
    /* Index to address the input settings for pad 67 */
    (uint16)0, 
    /* Index to address the input settings for pad 68 */
    (uint16)0, 
    /* Index to address the input settings for pad 69 */
    (uint16)0, 
    /* Index to address the input settings for pad 70 */
    (uint16)0, 
    /* Index to address the input settings for pad 71 */
    (uint16)0, 
    /* Index to address the input settings for pad 72 */
    (uint16)0, 
    /* Index to address the input settings for pad 73 */
    (uint16)0, 
    /* Index to address the input settings for pad 74 */
    (uint16)0, 
    /* Index to address the input settings for pad 75 */
    (uint16)0, 
    /* Index to address the input settings for pad 76 */
    (uint16)0, 
    /* Index to address the input settings for pad 77 */
    (uint16)0, 
    /* Index to address the input settings for pad 78 */
    (uint16)0, 
    /* Index to address the input settings for pad 79 */
    (uint16)0, 
    /* Index to address the input settings for pad 80 */
    (uint16)0, 
    /* Index to address the input settings for pad 81 */
    (uint16)0, 
    /* Index to address the input settings for pad 82 */
    (uint16)0, 
    /* Index to address the input settings for pad 83 */
    (uint16)0, 
    /* Index to address the input settings for pad 84 */
    (uint16)0, 
    /* Index to address the input settings for pad 85 */
    (uint16)0, 
    /* Index to address the input settings for pad 86 */
    (uint16)0, 
    /* Index to address the input settings for pad 87 */
    (uint16)0, 
    /* Index to address the input settings for pad 88 */
    (uint16)0, 
    /* Index to address the input settings for pad 89 */
    (uint16)0, 
    /* Index to address the input settings for pad 90 */
    (uint16)0, 
    /* Index to address the input settings for pad 91 */
    (uint16)0, 
    /* Index to address the input settings for pad 92 */
    (uint16)0, 
    /* Index to address the input settings for pad 93 */
    (uint16)0, 
    /* Index to address the input settings for pad 94 */
    (uint16)0, 
    /* Index to address the input settings for pad 95 */
    (uint16)0, 
    /* Index to address the input settings for pad 96 */
    (uint16)0, 
    /* Index to address the input settings for pad 97 */
    (uint16)0, 
    /* Index to address the input settings for pad 98 */
    (uint16)0, 
    /* Index to address the input settings for pad 99 */
    (uint16)0, 
    /* Index to address the input settings for pad 100 */
    (uint16)0, 
    /* Index to address the input settings for pad 101 */
    (uint16)0, 
    /* Index to address the input settings for pad 102 */
    (uint16)0, 
    /* Index to address the input settings for pad 103 */
    (uint16)1, 
    /* Index to address the input settings for pad 104 */
    (uint16)3, 
    /* Index to address the input settings for pad 105 */
    (uint16)4, 
    /* Index to address the input settings for pad 106 */
    (uint16)5, 
    /* Index to address the input settings for pad 107 */
    (uint16)6, 
    /* Index to address the input settings for pad 108 */
    (uint16)8, 
    /* Index to address the input settings for pad 109 */
    (uint16)10, 
    /* Index to address the input settings for pad 110 */
    (uint16)11, 
    /* Index to address the input settings for pad 111 */
    (uint16)0, 
    /* Index to address the input settings for pad 112 */
    (uint16)12, 
    /* Index to address the input settings for pad 113 */
    (uint16)14, 
    /* Index to address the input settings for pad 114 */
    (uint16)15, 
    /* Index to address the input settings for pad 115 */
    (uint16)16, 
    /* Index to address the input settings for pad 116 */
    (uint16)17, 
    /* Index to address the input settings for pad 117 */
    (uint16)18, 
    /* Index to address the input settings for pad 118 */
    (uint16)19, 
    /* Index to address the input settings for pad 119 */
    (uint16)20, 
    /* Index to address the input settings for pad 120 */
    (uint16)21, 
    /* Index to address the input settings for pad 121 */
    (uint16)0, 
    /* Index to address the input settings for pad 122 */
    (uint16)23, 
    /* Index to address the input settings for pad 123 */
    (uint16)25, 
    /* Index to address the input settings for pad 124 */
    (uint16)27, 
    /* Index to address the input settings for pad 125 */
    (uint16)0, 
    /* Index to address the input settings for pad 126 */
    (uint16)0, 
    /* Index to address the input settings for pad 127 */
    (uint16)29, 
    /* Index to address the input settings for pad 128 */
    (uint16)30, 
    /* Index to address the input settings for pad 129 */
    (uint16)31, 
    /* Index to address the input settings for pad 130 */
    (uint16)0, 
    /* Index to address the input settings for pad 131 */
    (uint16)32, 
    /* Index to address the input settings for pad 132 */
    (uint16)34, 
    /* Index to address the input settings for pad 133 */
    (uint16)36
[!ENDVAR!]


[!VAR "SIUL2_1_SIZE_OF_IN_SETTINGS_ON_SUBDERIV1"!][!//
39[!//
[!ENDVAR!]


[!VAR "SIUL2_0_SIZE_OF_IN_INDEX_TABLE_ON_SUBDERIV1"!][!//
95[!//
[!ENDVAR!]


[!VAR "SIUL2_1_SIZE_OF_IN_INDEX_TABLE_ON_SUBDERIV1"!][!//
134[!//
[!ENDVAR!]

[!ENDIF!][!//avoid multiple inclusion
