--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
E:/MIPS_final_project_edited/MIPS_final_project/MIPS_processor/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml MIPS_design_preroute.twx
MIPS_design_map.ncd -o MIPS_design_preroute.twr MIPS_design.pcf -ucf
MIPS_design.ucf

Design file:              MIPS_design_map.ncd
Physical constraint file: MIPS_design.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 22192810 paths analyzed, 2427 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.351ns.
--------------------------------------------------------------------------------

Paths for end point U_REG/register_file_3_12 (SLICE_X15Y39.AX), 106748 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_9 (FF)
  Destination:          U_REG/register_file_3_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      14.316ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_9 to U_REG/register_file_3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.CQ       Tcko                  0.447   U_PC/output_sig<10>
                                                       U_PC/output_sig_9
    SLICE_X9Y34.C4       net (fanout=43)    e  1.496   U_PC/output_sig<9>
    SLICE_X9Y34.C        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211112
    SLICE_X9Y34.D6       net (fanout=1)     e  0.341   U_IR/Mram_instruction211111
    SLICE_X9Y34.D        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211113
    SLICE_X7Y34.C5       net (fanout=1)     e  0.571   U_IR/Mram_instruction211112
    SLICE_X7Y34.C        Tilo                  0.259   U_IR/Mram_instruction211110
                                                       U_IR/Mram_instruction211114
    SLICE_X4Y21.D6       net (fanout=33)    e  1.192   instruction_sig<10>
    SLICE_X4Y21.CMUX     Topdc                 0.368   U_output_port/output<0>
                                                       U_REG/mux_4
                                                       U_REG/mux_2_f7
    SLICE_X8Y32.A1       net (fanout=5)     e  1.801   read_data1<0>
    SLICE_X8Y32.CMUX     Topac                 0.537   U_ALU/Mmux_result1_rs_cy<3>
                                                       U_ALU/Mmux_result1_rs_lut<0>
                                                       U_ALU/Mmux_result1_rs_cy<3>
    SLICE_X12Y15.A6      net (fanout=13)    e  1.573   U_ALU/Mmux_result1_split<2>
    SLICE_X12Y15.A       Tilo                  0.203   U_ALU/Mmux_result11184
                                                       U_ALU/Mmux_result11184_6
    SLICE_X22Y27.C6      net (fanout=11)    e  1.766   U_ALU/Mmux_result11184_1
    SLICE_X22Y27.CMUX    Tilo                  0.343   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_43
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f7_2
    SLICE_X17Y43.A5      net (fanout=1)     e  1.787   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
    SLICE_X17Y43.A       Tilo                  0.259   U_REG/register_file_0<15>
                                                       U_input_port_MUX/Mmux_mux_out42
    SLICE_X15Y39.AX      net (fanout=7)     e  0.792   write_data_level2<12>
    SLICE_X15Y39.CLK     Tdick                 0.063   U_REG/register_file_3<15>
                                                       U_REG/register_file_3_12
    -------------------------------------------------  ---------------------------
    Total                                     14.316ns (2.997ns logic, 11.319ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_9 (FF)
  Destination:          U_REG/register_file_3_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      14.314ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_9 to U_REG/register_file_3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.CQ       Tcko                  0.447   U_PC/output_sig<10>
                                                       U_PC/output_sig_9
    SLICE_X9Y34.C4       net (fanout=43)    e  1.496   U_PC/output_sig<9>
    SLICE_X9Y34.C        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211112
    SLICE_X9Y34.D6       net (fanout=1)     e  0.341   U_IR/Mram_instruction211111
    SLICE_X9Y34.D        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211113
    SLICE_X7Y34.C5       net (fanout=1)     e  0.571   U_IR/Mram_instruction211112
    SLICE_X7Y34.C        Tilo                  0.259   U_IR/Mram_instruction211110
                                                       U_IR/Mram_instruction211114
    SLICE_X4Y21.D6       net (fanout=33)    e  1.192   instruction_sig<10>
    SLICE_X4Y21.CMUX     Topdc                 0.368   U_output_port/output<0>
                                                       U_REG/mux_4
                                                       U_REG/mux_2_f7
    SLICE_X8Y32.A1       net (fanout=5)     e  1.801   read_data1<0>
    SLICE_X8Y32.CMUX     Topac                 0.535   U_ALU/Mmux_result1_rs_cy<3>
                                                       read_data1<0>_rt
                                                       U_ALU/Mmux_result1_rs_cy<3>
    SLICE_X12Y15.A6      net (fanout=13)    e  1.573   U_ALU/Mmux_result1_split<2>
    SLICE_X12Y15.A       Tilo                  0.203   U_ALU/Mmux_result11184
                                                       U_ALU/Mmux_result11184_6
    SLICE_X22Y27.C6      net (fanout=11)    e  1.766   U_ALU/Mmux_result11184_1
    SLICE_X22Y27.CMUX    Tilo                  0.343   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_43
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f7_2
    SLICE_X17Y43.A5      net (fanout=1)     e  1.787   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
    SLICE_X17Y43.A       Tilo                  0.259   U_REG/register_file_0<15>
                                                       U_input_port_MUX/Mmux_mux_out42
    SLICE_X15Y39.AX      net (fanout=7)     e  0.792   write_data_level2<12>
    SLICE_X15Y39.CLK     Tdick                 0.063   U_REG/register_file_3<15>
                                                       U_REG/register_file_3_12
    -------------------------------------------------  ---------------------------
    Total                                     14.314ns (2.995ns logic, 11.319ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_9 (FF)
  Destination:          U_REG/register_file_3_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      14.311ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_9 to U_REG/register_file_3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.CQ       Tcko                  0.447   U_PC/output_sig<10>
                                                       U_PC/output_sig_9
    SLICE_X9Y34.C4       net (fanout=43)    e  1.496   U_PC/output_sig<9>
    SLICE_X9Y34.C        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211112
    SLICE_X9Y34.D6       net (fanout=1)     e  0.341   U_IR/Mram_instruction211111
    SLICE_X9Y34.D        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211113
    SLICE_X7Y34.C5       net (fanout=1)     e  0.571   U_IR/Mram_instruction211112
    SLICE_X7Y34.C        Tilo                  0.259   U_IR/Mram_instruction211110
                                                       U_IR/Mram_instruction211114
    SLICE_X4Y21.D6       net (fanout=33)    e  1.192   instruction_sig<10>
    SLICE_X4Y21.CMUX     Topdc                 0.368   U_output_port/output<0>
                                                       U_REG/mux_4
                                                       U_REG/mux_2_f7
    SLICE_X8Y32.A1       net (fanout=5)     e  1.801   read_data1<0>
    SLICE_X8Y32.CMUX     Topac                 0.537   U_ALU/Mmux_result1_rs_cy<3>
                                                       U_ALU/Mmux_result1_rs_lut<0>
                                                       U_ALU/Mmux_result1_rs_cy<3>
    SLICE_X12Y15.B6      net (fanout=13)    e  1.573   U_ALU/Mmux_result1_split<2>
    SLICE_X12Y15.B       Tilo                  0.203   U_ALU/Mmux_result11184
                                                       U_ALU/Mmux_result11184_1
    SLICE_X22Y27.D6      net (fanout=12)    e  1.766   U_ALU/Mmux_result11184
    SLICE_X22Y27.CMUX    Topdc                 0.338   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_56
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f7_2
    SLICE_X17Y43.A5      net (fanout=1)     e  1.787   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
    SLICE_X17Y43.A       Tilo                  0.259   U_REG/register_file_0<15>
                                                       U_input_port_MUX/Mmux_mux_out42
    SLICE_X15Y39.AX      net (fanout=7)     e  0.792   write_data_level2<12>
    SLICE_X15Y39.CLK     Tdick                 0.063   U_REG/register_file_3<15>
                                                       U_REG/register_file_3_12
    -------------------------------------------------  ---------------------------
    Total                                     14.311ns (2.992ns logic, 11.319ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point U_REG/register_file_7_12 (SLICE_X13Y41.CX), 106748 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_9 (FF)
  Destination:          U_REG/register_file_7_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      14.287ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_9 to U_REG/register_file_7_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.CQ       Tcko                  0.447   U_PC/output_sig<10>
                                                       U_PC/output_sig_9
    SLICE_X9Y34.C4       net (fanout=43)    e  1.496   U_PC/output_sig<9>
    SLICE_X9Y34.C        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211112
    SLICE_X9Y34.D6       net (fanout=1)     e  0.341   U_IR/Mram_instruction211111
    SLICE_X9Y34.D        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211113
    SLICE_X7Y34.C5       net (fanout=1)     e  0.571   U_IR/Mram_instruction211112
    SLICE_X7Y34.C        Tilo                  0.259   U_IR/Mram_instruction211110
                                                       U_IR/Mram_instruction211114
    SLICE_X4Y21.D6       net (fanout=33)    e  1.192   instruction_sig<10>
    SLICE_X4Y21.CMUX     Topdc                 0.368   U_output_port/output<0>
                                                       U_REG/mux_4
                                                       U_REG/mux_2_f7
    SLICE_X8Y32.A1       net (fanout=5)     e  1.801   read_data1<0>
    SLICE_X8Y32.CMUX     Topac                 0.537   U_ALU/Mmux_result1_rs_cy<3>
                                                       U_ALU/Mmux_result1_rs_lut<0>
                                                       U_ALU/Mmux_result1_rs_cy<3>
    SLICE_X12Y15.A6      net (fanout=13)    e  1.573   U_ALU/Mmux_result1_split<2>
    SLICE_X12Y15.A       Tilo                  0.203   U_ALU/Mmux_result11184
                                                       U_ALU/Mmux_result11184_6
    SLICE_X22Y27.C6      net (fanout=11)    e  1.766   U_ALU/Mmux_result11184_1
    SLICE_X22Y27.CMUX    Tilo                  0.343   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_43
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f7_2
    SLICE_X17Y43.A5      net (fanout=1)     e  1.787   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
    SLICE_X17Y43.A       Tilo                  0.259   U_REG/register_file_0<15>
                                                       U_input_port_MUX/Mmux_mux_out42
    SLICE_X13Y41.CX      net (fanout=7)     e  0.763   write_data_level2<12>
    SLICE_X13Y41.CLK     Tdick                 0.063   U_REG/register_file_7<13>
                                                       U_REG/register_file_7_12
    -------------------------------------------------  ---------------------------
    Total                                     14.287ns (2.997ns logic, 11.290ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_9 (FF)
  Destination:          U_REG/register_file_7_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      14.285ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_9 to U_REG/register_file_7_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.CQ       Tcko                  0.447   U_PC/output_sig<10>
                                                       U_PC/output_sig_9
    SLICE_X9Y34.C4       net (fanout=43)    e  1.496   U_PC/output_sig<9>
    SLICE_X9Y34.C        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211112
    SLICE_X9Y34.D6       net (fanout=1)     e  0.341   U_IR/Mram_instruction211111
    SLICE_X9Y34.D        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211113
    SLICE_X7Y34.C5       net (fanout=1)     e  0.571   U_IR/Mram_instruction211112
    SLICE_X7Y34.C        Tilo                  0.259   U_IR/Mram_instruction211110
                                                       U_IR/Mram_instruction211114
    SLICE_X4Y21.D6       net (fanout=33)    e  1.192   instruction_sig<10>
    SLICE_X4Y21.CMUX     Topdc                 0.368   U_output_port/output<0>
                                                       U_REG/mux_4
                                                       U_REG/mux_2_f7
    SLICE_X8Y32.A1       net (fanout=5)     e  1.801   read_data1<0>
    SLICE_X8Y32.CMUX     Topac                 0.535   U_ALU/Mmux_result1_rs_cy<3>
                                                       read_data1<0>_rt
                                                       U_ALU/Mmux_result1_rs_cy<3>
    SLICE_X12Y15.A6      net (fanout=13)    e  1.573   U_ALU/Mmux_result1_split<2>
    SLICE_X12Y15.A       Tilo                  0.203   U_ALU/Mmux_result11184
                                                       U_ALU/Mmux_result11184_6
    SLICE_X22Y27.C6      net (fanout=11)    e  1.766   U_ALU/Mmux_result11184_1
    SLICE_X22Y27.CMUX    Tilo                  0.343   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_43
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f7_2
    SLICE_X17Y43.A5      net (fanout=1)     e  1.787   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
    SLICE_X17Y43.A       Tilo                  0.259   U_REG/register_file_0<15>
                                                       U_input_port_MUX/Mmux_mux_out42
    SLICE_X13Y41.CX      net (fanout=7)     e  0.763   write_data_level2<12>
    SLICE_X13Y41.CLK     Tdick                 0.063   U_REG/register_file_7<13>
                                                       U_REG/register_file_7_12
    -------------------------------------------------  ---------------------------
    Total                                     14.285ns (2.995ns logic, 11.290ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_9 (FF)
  Destination:          U_REG/register_file_7_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      14.282ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_9 to U_REG/register_file_7_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.CQ       Tcko                  0.447   U_PC/output_sig<10>
                                                       U_PC/output_sig_9
    SLICE_X9Y34.C4       net (fanout=43)    e  1.496   U_PC/output_sig<9>
    SLICE_X9Y34.C        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211112
    SLICE_X9Y34.D6       net (fanout=1)     e  0.341   U_IR/Mram_instruction211111
    SLICE_X9Y34.D        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211113
    SLICE_X7Y34.C5       net (fanout=1)     e  0.571   U_IR/Mram_instruction211112
    SLICE_X7Y34.C        Tilo                  0.259   U_IR/Mram_instruction211110
                                                       U_IR/Mram_instruction211114
    SLICE_X4Y21.D6       net (fanout=33)    e  1.192   instruction_sig<10>
    SLICE_X4Y21.CMUX     Topdc                 0.368   U_output_port/output<0>
                                                       U_REG/mux_4
                                                       U_REG/mux_2_f7
    SLICE_X8Y32.A1       net (fanout=5)     e  1.801   read_data1<0>
    SLICE_X8Y32.CMUX     Topac                 0.537   U_ALU/Mmux_result1_rs_cy<3>
                                                       U_ALU/Mmux_result1_rs_lut<0>
                                                       U_ALU/Mmux_result1_rs_cy<3>
    SLICE_X12Y15.B6      net (fanout=13)    e  1.573   U_ALU/Mmux_result1_split<2>
    SLICE_X12Y15.B       Tilo                  0.203   U_ALU/Mmux_result11184
                                                       U_ALU/Mmux_result11184_1
    SLICE_X22Y27.D6      net (fanout=12)    e  1.766   U_ALU/Mmux_result11184
    SLICE_X22Y27.CMUX    Topdc                 0.338   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_56
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f7_2
    SLICE_X17Y43.A5      net (fanout=1)     e  1.787   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
    SLICE_X17Y43.A       Tilo                  0.259   U_REG/register_file_0<15>
                                                       U_input_port_MUX/Mmux_mux_out42
    SLICE_X13Y41.CX      net (fanout=7)     e  0.763   write_data_level2<12>
    SLICE_X13Y41.CLK     Tdick                 0.063   U_REG/register_file_7<13>
                                                       U_REG/register_file_7_12
    -------------------------------------------------  ---------------------------
    Total                                     14.282ns (2.992ns logic, 11.290ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point U_REG/register_file_6_12 (SLICE_X14Y40.AX), 106748 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_9 (FF)
  Destination:          U_REG/register_file_6_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      14.221ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_9 to U_REG/register_file_6_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.CQ       Tcko                  0.447   U_PC/output_sig<10>
                                                       U_PC/output_sig_9
    SLICE_X9Y34.C4       net (fanout=43)    e  1.496   U_PC/output_sig<9>
    SLICE_X9Y34.C        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211112
    SLICE_X9Y34.D6       net (fanout=1)     e  0.341   U_IR/Mram_instruction211111
    SLICE_X9Y34.D        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211113
    SLICE_X7Y34.C5       net (fanout=1)     e  0.571   U_IR/Mram_instruction211112
    SLICE_X7Y34.C        Tilo                  0.259   U_IR/Mram_instruction211110
                                                       U_IR/Mram_instruction211114
    SLICE_X4Y21.D6       net (fanout=33)    e  1.192   instruction_sig<10>
    SLICE_X4Y21.CMUX     Topdc                 0.368   U_output_port/output<0>
                                                       U_REG/mux_4
                                                       U_REG/mux_2_f7
    SLICE_X8Y32.A1       net (fanout=5)     e  1.801   read_data1<0>
    SLICE_X8Y32.CMUX     Topac                 0.537   U_ALU/Mmux_result1_rs_cy<3>
                                                       U_ALU/Mmux_result1_rs_lut<0>
                                                       U_ALU/Mmux_result1_rs_cy<3>
    SLICE_X12Y15.A6      net (fanout=13)    e  1.573   U_ALU/Mmux_result1_split<2>
    SLICE_X12Y15.A       Tilo                  0.203   U_ALU/Mmux_result11184
                                                       U_ALU/Mmux_result11184_6
    SLICE_X22Y27.C6      net (fanout=11)    e  1.766   U_ALU/Mmux_result11184_1
    SLICE_X22Y27.CMUX    Tilo                  0.343   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_43
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f7_2
    SLICE_X17Y43.A5      net (fanout=1)     e  1.787   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
    SLICE_X17Y43.A       Tilo                  0.259   U_REG/register_file_0<15>
                                                       U_input_port_MUX/Mmux_mux_out42
    SLICE_X14Y40.AX      net (fanout=7)     e  0.624   write_data_level2<12>
    SLICE_X14Y40.CLK     Tdick                 0.136   U_REG/register_file_6<15>
                                                       U_REG/register_file_6_12
    -------------------------------------------------  ---------------------------
    Total                                     14.221ns (3.070ns logic, 11.151ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_9 (FF)
  Destination:          U_REG/register_file_6_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      14.219ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_9 to U_REG/register_file_6_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.CQ       Tcko                  0.447   U_PC/output_sig<10>
                                                       U_PC/output_sig_9
    SLICE_X9Y34.C4       net (fanout=43)    e  1.496   U_PC/output_sig<9>
    SLICE_X9Y34.C        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211112
    SLICE_X9Y34.D6       net (fanout=1)     e  0.341   U_IR/Mram_instruction211111
    SLICE_X9Y34.D        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211113
    SLICE_X7Y34.C5       net (fanout=1)     e  0.571   U_IR/Mram_instruction211112
    SLICE_X7Y34.C        Tilo                  0.259   U_IR/Mram_instruction211110
                                                       U_IR/Mram_instruction211114
    SLICE_X4Y21.D6       net (fanout=33)    e  1.192   instruction_sig<10>
    SLICE_X4Y21.CMUX     Topdc                 0.368   U_output_port/output<0>
                                                       U_REG/mux_4
                                                       U_REG/mux_2_f7
    SLICE_X8Y32.A1       net (fanout=5)     e  1.801   read_data1<0>
    SLICE_X8Y32.CMUX     Topac                 0.535   U_ALU/Mmux_result1_rs_cy<3>
                                                       read_data1<0>_rt
                                                       U_ALU/Mmux_result1_rs_cy<3>
    SLICE_X12Y15.A6      net (fanout=13)    e  1.573   U_ALU/Mmux_result1_split<2>
    SLICE_X12Y15.A       Tilo                  0.203   U_ALU/Mmux_result11184
                                                       U_ALU/Mmux_result11184_6
    SLICE_X22Y27.C6      net (fanout=11)    e  1.766   U_ALU/Mmux_result11184_1
    SLICE_X22Y27.CMUX    Tilo                  0.343   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_43
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f7_2
    SLICE_X17Y43.A5      net (fanout=1)     e  1.787   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
    SLICE_X17Y43.A       Tilo                  0.259   U_REG/register_file_0<15>
                                                       U_input_port_MUX/Mmux_mux_out42
    SLICE_X14Y40.AX      net (fanout=7)     e  0.624   write_data_level2<12>
    SLICE_X14Y40.CLK     Tdick                 0.136   U_REG/register_file_6<15>
                                                       U_REG/register_file_6_12
    -------------------------------------------------  ---------------------------
    Total                                     14.219ns (3.068ns logic, 11.151ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_9 (FF)
  Destination:          U_REG/register_file_6_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      14.216ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_9 to U_REG/register_file_6_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.CQ       Tcko                  0.447   U_PC/output_sig<10>
                                                       U_PC/output_sig_9
    SLICE_X9Y34.C4       net (fanout=43)    e  1.496   U_PC/output_sig<9>
    SLICE_X9Y34.C        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211112
    SLICE_X9Y34.D6       net (fanout=1)     e  0.341   U_IR/Mram_instruction211111
    SLICE_X9Y34.D        Tilo                  0.259   U_IR/Mram_instruction211112
                                                       U_IR/Mram_instruction211113
    SLICE_X7Y34.C5       net (fanout=1)     e  0.571   U_IR/Mram_instruction211112
    SLICE_X7Y34.C        Tilo                  0.259   U_IR/Mram_instruction211110
                                                       U_IR/Mram_instruction211114
    SLICE_X4Y21.D6       net (fanout=33)    e  1.192   instruction_sig<10>
    SLICE_X4Y21.CMUX     Topdc                 0.368   U_output_port/output<0>
                                                       U_REG/mux_4
                                                       U_REG/mux_2_f7
    SLICE_X8Y32.A1       net (fanout=5)     e  1.801   read_data1<0>
    SLICE_X8Y32.CMUX     Topac                 0.537   U_ALU/Mmux_result1_rs_cy<3>
                                                       U_ALU/Mmux_result1_rs_lut<0>
                                                       U_ALU/Mmux_result1_rs_cy<3>
    SLICE_X12Y15.B6      net (fanout=13)    e  1.573   U_ALU/Mmux_result1_split<2>
    SLICE_X12Y15.B       Tilo                  0.203   U_ALU/Mmux_result11184
                                                       U_ALU/Mmux_result11184_1
    SLICE_X22Y27.D6      net (fanout=12)    e  1.766   U_ALU/Mmux_result11184
    SLICE_X22Y27.CMUX    Topdc                 0.338   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_56
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f7_2
    SLICE_X17Y43.A5      net (fanout=1)     e  1.787   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_3_f73
    SLICE_X17Y43.A       Tilo                  0.259   U_REG/register_file_0<15>
                                                       U_input_port_MUX/Mmux_mux_out42
    SLICE_X14Y40.AX      net (fanout=7)     e  0.624   write_data_level2<12>
    SLICE_X14Y40.CLK     Tdick                 0.136   U_REG/register_file_6<15>
                                                       U_REG/register_file_6_12
    -------------------------------------------------  ---------------------------
    Total                                     14.216ns (3.065ns logic, 11.151ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clock" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_datamemory/data_memory_3_7 (SLICE_X2Y22.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_datamemory/data_memory_3_7 (FF)
  Destination:          U_datamemory/data_memory_3_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 50.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_datamemory/data_memory_3_7 to U_datamemory/data_memory_3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y22.DQ       Tcko                  0.200   U_datamemory/data_memory_3<7>
                                                       U_datamemory/data_memory_3_7
    SLICE_X2Y22.D4       net (fanout=2)     e  0.397   U_datamemory/data_memory_3<7>
    SLICE_X2Y22.CLK      Tah         (-Th)    -0.190   U_datamemory/data_memory_3<7>
                                                       U_datamemory/data_memory_3_7_dpot
                                                       U_datamemory/data_memory_3_7
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.390ns logic, 0.397ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point U_datamemory/data_memory_7_7 (SLICE_X2Y25.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_datamemory/data_memory_7_7 (FF)
  Destination:          U_datamemory/data_memory_7_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 50.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_datamemory/data_memory_7_7 to U_datamemory/data_memory_7_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y25.DQ       Tcko                  0.200   U_datamemory/data_memory_7<7>
                                                       U_datamemory/data_memory_7_7
    SLICE_X2Y25.D4       net (fanout=2)     e  0.397   U_datamemory/data_memory_7<7>
    SLICE_X2Y25.CLK      Tah         (-Th)    -0.190   U_datamemory/data_memory_7<7>
                                                       U_datamemory/data_memory_7_7_dpot
                                                       U_datamemory/data_memory_7_7
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.390ns logic, 0.397ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point U_datamemory/data_memory_7_3 (SLICE_X10Y15.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_datamemory/data_memory_7_3 (FF)
  Destination:          U_datamemory/data_memory_7_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 50.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_datamemory/data_memory_7_3 to U_datamemory/data_memory_7_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.DQ      Tcko                  0.200   U_datamemory/data_memory_7<3>
                                                       U_datamemory/data_memory_7_3
    SLICE_X10Y15.D4      net (fanout=2)     e  0.397   U_datamemory/data_memory_7<3>
    SLICE_X10Y15.CLK     Tah         (-Th)    -0.190   U_datamemory/data_memory_7<3>
                                                       U_datamemory/data_memory_7_3_dpot
                                                       U_datamemory/data_memory_7_3
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.390ns logic, 0.397ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clock_BUFGP/BUFG/I0
  Logical resource: clock_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y15.I0
  Clock network: clock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U_REG/register_file_4<3>/CLK
  Logical resource: U_REG/register_file_4_0/CK
  Location pin: SLICE_X2Y21.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 49.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: U_REG/register_file_4<3>/SR
  Logical resource: U_REG/register_file_4_0/SR
  Location pin: SLICE_X2Y21.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   14.351|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 22192810 paths, 0 nets, and 5210 connections

Design statistics:
   Minimum period:  14.351ns{1}   (Maximum frequency:  69.682MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 28 00:50:30 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



