-p
xc5vtx240tff1759-2
-lang
verilog
-intstyle
default
-lp
/home/matheus/Documents/SDN-KEYFLOW/git-matheus/NetFPGA-10G-live/lib/hw/
-pe
microblaze_0
bootloops/microblaze_0.elf
-msg
__xps/ise/xmsgprops.lst
-s
isim
-tb
-m
behavioral
axi_simulation/system.mhs
-od
axi_simulation/
-lp
../
