// Seed: 1950283128
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule : SymbolIdentifier
module module_2 (
    input  uwire id_0,
    id_6,
    input  wor   id_1,
    input  wor   id_2,
    output uwire id_3,
    id_7,
    input  tri0  id_4
);
  assign id_6 = -1;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11, id_12;
  tri1 id_13, id_14, id_15 = 1;
endmodule
module module_3 (
    output uwire id_0,
    input supply1 void id_1,
    input tri id_2,
    output wand id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3,
      id_2
  );
  wire id_6, id_7;
  wire id_8;
  assign id_3 = 1;
endmodule
