
`include "defines.v"

`define CLK_DIV  1

module openmips_min_sopc(

	input clk,
	input rst,
	input [15:0] sw,
	//input [5:0] choose_regfile, // [0]è¡¨æ˜æ˜¯å¦é‡‡ç”¨å¼?å…³å¯»å?æ–¹å¼
	
	// ä¸ƒæ®µæ•°ç ç®¡ç›¸å…?
	output [7:0] o_seg,
	output [7:0] o_sel,
	
	// vgaç›¸å…³ ä¸‰çº§å­˜å‚¨æ— ç”¨
	// input [3:0]choose,//choose mode,binary code, 
	// output  HSYNC,
	// output  VSYNC,
	// output [12-1:0] VGA_data,

	output [15:0]led,
	
	// sdç›¸å…³
	output SD_clk, //25Mhz SD SPI æ—¶é’Ÿ
	output SD_cs, //SD SPI ç‰‡é??
	output SD_datain, //SD SPI æ•°æ®è¾“å…¥
	input SD_dataout//, //SD SPI æ•°æ®è¾“å‡º
);

	//ï¿½ï¿½ï¿½ï¿½Ö¸ï¿½ï¿½æ´¢ï¿½ï¿?
	wire[`InstAddrBus] inst_addr;
	wire[`InstBus] inst;
	wire rom_ce;
	wire mem_we_i;
	wire[`RegBus] mem_addr_i;
	wire[`RegBus] mem_data_i;
	wire[`RegBus] mem_data_o;
	wire[3:0] mem_sel_i; 
	wire mem_ce_i;   
	wire[5:0] int;
	wire timer_int;

	// debug
	wire [31:0] debug_i_data;
 
  //assign int = {5'b00000, timer_int, gpio_int, uart_int};
  	assign int = {5'b00000, timer_int};
	wire clk_cpu;
	wire clk_100m;
//#ifdef CLK_DIV
	// clk_div #(5)
	// cpu_clk(
	// 	.clk_in(clk),
	// 	.rst(rst),
	// 	.clk_out(clk_cpu)
	// 	);
	clk_wiz_1 U_clk_div (
		// Clock out ports
		.clk_100m(clk_100m),     // output clk_100m
		.clk_10m(clk_cpu),     // output clk_10m
		// Status and control signals
		.reset(rst), // input reset
		// Clock in ports
		.clk_board(clk)
	);      // input clk_board
//#else
	//assign clk_cpu = clk;
//#endif

 	openmips openmips0(
		.clk(clk_cpu),
		.rst(rst),
	
		.rom_addr_o(inst_addr),
		.rom_data_i(inst),
		.rom_ce_o(rom_ce),

    	.int_i(int),

		.ram_we_o(mem_we_i),
		.ram_addr_o(mem_addr_i),
		.ram_sel_o(mem_sel_i),
		.ram_data_o(mem_data_i),
		.ram_data_i(mem_data_o),
		.ram_ce_o(mem_ce_i),
		
		.timer_int_o(timer_int)			
	
	);
	
	// é€»è¾‘åœ°å€ ï¼? inst_addr
	wire [`InstAddrBus] inst_addr_rom;  // bootloader
	wire [`InstAddrBus] inst_addr_ram;	// è¯»åˆ°çš?
	//assign inst_addr_ram = inst_addr;
	//assign inst_addr_rom = inst_addr;
	reg debug_once_was;

	assign led = sw[0] ? 
				(sw[1] ? {debug_once_was, debug_i_data[14:0]} : inst_addr[15:0]): inst_addr[31:16];
	// çœŸå®æŒ‡ä»¤æ¥æºï¼šinst
	wire [`InstBus] inst_rom;
	wire [`InstBus] inst_ram;
	reg [`InstBus] reg_inst;
	assign inst = reg_inst;
	// å¯¹äºinstçš„è·å–æœ‰ä¸¤ç§æ¥æºï¼Œæ ¹æ®åœ°å?èŒƒå›´é€‰æ‹©
	always @ (*) begin
		if (rst) begin
			reg_inst <= 0;
		end
		else begin
			//if (mem_addr_i)
			if (inst_addr >= `InstRom_ADDR_BEG
				&& inst_addr < `InstRam_ADDR_BEG) begin
				reg_inst <= inst_rom;
			end
			else if (inst_addr >= `InstRam_ADDR_BEG
				&& inst_addr < `DataRam_ADDR_BEG)begin
				reg_inst <= inst_ram;
			end
		end
	end

	reg [`DataBus] reg_mem_data_o;
	assign mem_data_o = reg_mem_data_o;
	wire [`DataBus] iram_mem_data_o;
	wire [`DataBus] sd_mem_data_o;
	wire [`DataBus] seg7_mem_data_o;
	wire [`DataBus] dram_mem_data_o;

	reg iram_we, sd_we, seg7_we, dram_we;

	always @ (*) begin
		if (rst) begin
			reg_mem_data_o <= 0;
			iram_we <= 0;
			sd_we <= 0;
			seg7_we <= 0;
			dram_we <= 0;
		end
		else begin
			//if (mem_addr_i)
			// if (mem_addr_i >= `InstRom_ADDR_BEG
			// 	&& mem_addr_i < `InstRam_ADDR_BEG) begin
			// 	reg_mem_data_o <= inst_rom;
			// end
			iram_we <= 0;
			sd_we <= 0;
			seg7_we <= 0;
			dram_we <= 0;
			if (mem_addr_i >= `InstRam_ADDR_BEG
				&& mem_addr_i < `DataRam_ADDR_BEG)begin
				reg_mem_data_o <= iram_mem_data_o;
				iram_we <= mem_we_i;
			end
			else if (mem_addr_i >= `DataRam_ADDR_BEG
				&& mem_addr_i < `Seg7_ADDR_BEG) begin
				reg_mem_data_o <= dram_mem_data_o;
				dram_we <= mem_we_i;
			end
			else if (mem_addr_i >= `Seg7_ADDR_BEG
				&& mem_addr_i < `Seg7_ADDR_BEG + `Seg7_ADDR_LEN) begin
				reg_mem_data_o <= seg7_mem_data_o;
				seg7_we <= mem_we_i;
			end
			else if (mem_addr_i >= `SD_ADDR_BEG
				&& mem_addr_i < `SD_ADDR_BEG + `SD_ADDR_LEN) begin
				reg_mem_data_o <= sd_mem_data_o;
				sd_we <= mem_we_i;
			end
			else begin
				reg_mem_data_o <= 0;
			end
		end
	end

	// origin
	// imem_ip U_imem_bootloader (
	//     .a(inst_addr[`InstMemNumLog2 + 1:2]),              // input wire [10 : 0] a
	//     //.qspo_ce(IM_R),  // input wire qspo_ce
	//     .spo(inst)          // output wire [31 : 0] spo
	// );

	// ä¸“é—¨ç”¨äºbootloader,rom
	assign inst_addr_rom = inst_addr - `InstRom_ADDR_BEG;
	imem_ip U_imem_rom (
		// [:2]çš„æ–¹å¼ä¸é€‚ç”¨äºåšäº†è¿ç®—çš„ç«¯å£
		.a(inst_addr_rom[11:2]),              // input wire [10 : 0] a
		//.qspo_ce(IM_R),  // input wire qspo_ce
		.spo(inst_rom)          // output wire [31 : 0] spo
	);
	
	assign inst_addr_ram = inst_addr - `InstRam_ADDR_BEG;
	ip_iram_dual_port U_imem_ram (
		// è¯»å†™æŒ‡ä»¤åœ°å€
		.a((mem_addr_i-`InstRam_ADDR_BEG) >> 2),        // input wire [10 : 0] a
		.d(mem_data_i),        // input wire [31 : 0] d
		
		// å–æŒ‡åœ°å€
		.dpra(inst_addr_ram[12:2]),  // input wire [10 : 0] dpra
		.clk(clk_cpu),    // input wire clk

		// bootloaderæ—¶å†™æŒ‡ä»¤
		.we(iram_we),      // input wire we
		.spo(iram_mem_data_o),    // output wire [31 : 0] spo

		// å–åˆ°çš„æŒ‡ä»?
		.dpo(inst_ram)    // output wire [31 : 0] dpo
	);

	// origin
	// inst_rom inst_rom0(
	// 	.ce(rom_ce),
	// 	.addr(inst_addr),
	// 	.inst(inst)	
	// );
	reg TEST_UNIT;
	always @ (*) begin
		if (rst) begin
			TEST_UNIT <= 0;
		end
		else begin
			//if (mem_addr_i)
			if (mem_addr_i == 32'h3000_0000) begin
				TEST_UNIT <= 1;
			end
			else begin
				TEST_UNIT <= TEST_UNIT;
			end
		end
	end


	data_ram data_ram0(
		.clk(clk_cpu),
		.ce(mem_ce_i),
		//.we(mem_we_i),
		.we(dram_we),
		//.addr(mem_addr_i),
		.addr((mem_addr_i - `DataRam_ADDR_BEG)>>2),
		.sel(mem_sel_i),
		.data_i(mem_data_i),
		//.data_o(mem_data_o)	
		.data_o(dram_mem_data_o)	
	);

	SD_soft SD_soft0(
		.clk(clk_cpu),//å†™å…¥æ—¶é’Ÿ
		.rst(rst),
		//.we(mem_we_i),//å†™ä½¿èƒ?  ä¸data_ramä½¿ç”¨ç›¸åŒçš„ce
		.sel_i(mem_sel_i),
		.we(sd_we),
		.data_i(mem_data_i),//å†™å…¥æ•°æ®
		//.data_o(mem_data_o), // å°†å®ƒè§†ä½œä¸?ä¸?4å­—èŠ‚çš„å­˜å‚¨å•å…ƒï¼Œæ ¹æ®åœ¨bootloaderé‡Œçš„çº¦å®š
		.data_o(sd_mem_data_o),

		// sdç›¸å…³
		.SD_cs(SD_cs), //SD SPI ç‰‡é??, addr = 0
		.SD_clk(SD_clk), //25Mhz SD SPI æ—¶é’Ÿ, addr = 1
		.SD_datain(SD_datain), //SD SPI æ•°æ®è¾“å…¥, addr = 2
		.SD_dataout(SD_dataout) //SD SPI æ•°æ®è¾“å‡º, addr = 3
	);

	
	always @ (*) begin
		if (rst) begin
			debug_once_was <= 0;
		end
		else if (seg7_we) begin
			debug_once_was <= 1;
		end
		else begin
			debug_once_was <= debug_once_was;
		end
	end
	
	seg7 U_seg7(
		.clk_cpu(clk_cpu),//å†™å…¥æ—¶é’Ÿ
		.rst(rst),
		.we(seg7_we), //å†™ä½¿èƒ?
		.clk_seg(clk_cpu), //100M çš„æ•°ç ç®¡æ˜¾ç¤ºæ—¶é’Ÿ æˆ‘è§‰å¾—æ²¡å¿…è¦
		.addr_i(mem_addr_i[2]), //è®¿å­˜åœ°å€ 1 ä½?
		.data_i(mem_data_i), //å†™å…¥æ•°æ®
		.data_o(seg7_mem_data_o),
		.sel_i(mem_sel_i),
		.o_seg(o_seg), // ç›´è¿æ¿å­
		.o_sel(o_sel), // ç›´è¿æ¿å­

		.debug_i_data(debug_i_data)
	);
	

endmodule