$date
	Mon Jul 14 17:10:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_results_based $end
$var wire 32 ! debug_signature [31:0] $end
$var wire 1 " store_enable $end
$var wire 1 # reg_write $end
$var wire 32 $ pc [31:0] $end
$var wire 1 % mem_to_reg $end
$var wire 1 & jump $end
$var wire 32 ' instruction_out [31:0] $end
$var wire 32 ( debug_reg_r9 [31:0] $end
$var wire 32 ) debug_reg_r2 [31:0] $end
$var wire 32 * debug_reg_r10 [31:0] $end
$var wire 32 + debug_reg_r1 [31:0] $end
$var wire 32 , debug_mem_addr_16 [31:0] $end
$var wire 32 - debug_cycle_counter [31:0] $end
$var wire 32 . current_pc [31:0] $end
$var wire 1 / bneq $end
$var wire 1 0 blt $end
$var wire 1 1 bgeq $end
$var wire 1 2 beq $end
$var wire 32 3 alu_result [31:0] $end
$var wire 32 4 alu_branch_result [31:0] $end
$var reg 1 5 all_tests_complete $end
$var reg 1 6 clk $end
$var reg 32 7 cycle_count [31:0] $end
$var reg 32 8 fail_count [31:0] $end
$var reg 32 9 pass_count [31:0] $end
$var reg 1 : rst $end
$var reg 1 ; test_addi_r1_done $end
$var reg 1 < test_addi_r2_done $end
$var reg 32 = test_count [31:0] $end
$var reg 1 > test_load_r10_done $end
$var reg 1 ? test_load_r9_done $end
$var reg 1 @ test_store_done $end
$scope module dut $end
$var wire 32 A alu_branch_result [31:0] $end
$var wire 32 B alu_result [31:0] $end
$var wire 1 2 beq $end
$var wire 1 1 bgeq $end
$var wire 1 0 blt $end
$var wire 1 / bneq $end
$var wire 1 6 clk $end
$var wire 1 C control_transfer $end
$var wire 32 D current_pc [31:0] $end
$var wire 32 E debug_cycle_counter [31:0] $end
$var wire 32 F debug_mem_addr_16 [31:0] $end
$var wire 32 G debug_r10_internal [31:0] $end
$var wire 32 H debug_r1_internal [31:0] $end
$var wire 32 I debug_r2_internal [31:0] $end
$var wire 32 J debug_r9_internal [31:0] $end
$var wire 32 K debug_reg_r1 [31:0] $end
$var wire 32 L debug_reg_r10 [31:0] $end
$var wire 32 M debug_reg_r2 [31:0] $end
$var wire 32 N debug_reg_r9 [31:0] $end
$var wire 32 O debug_signature [31:0] $end
$var wire 32 P instruction_out [31:0] $end
$var wire 1 & jump $end
$var wire 1 % mem_to_reg $end
$var wire 32 Q pc [31:0] $end
$var wire 1 # reg_write $end
$var wire 1 : rst $end
$var wire 1 " store_enable $end
$var wire 32 R wb_write_data [31:0] $end
$var wire 1 S stall_pc $end
$var wire 1 T stall_if_id $end
$var wire 1 U mem_wb_reg_write $end
$var wire 5 V mem_wb_rd [4:0] $end
$var wire 32 W mem_wb_pc_plus_4 [31:0] $end
$var wire 1 X mem_wb_mem_to_reg $end
$var wire 32 Y mem_wb_mem_data [31:0] $end
$var wire 32 Z mem_wb_lui_imm [31:0] $end
$var wire 1 [ mem_wb_lui_control $end
$var wire 1 \ mem_wb_jump $end
$var wire 1 ] mem_wb_jalr $end
$var wire 32 ^ mem_wb_alu_result [31:0] $end
$var wire 1 _ mem_reg_write $end
$var wire 5 ` mem_rd [4:0] $end
$var wire 32 a mem_pc_plus_4 [31:0] $end
$var wire 1 b mem_mem_to_reg $end
$var wire 32 c mem_lui_imm [31:0] $end
$var wire 1 d mem_lui_control $end
$var wire 1 e mem_jump $end
$var wire 1 f mem_jalr $end
$var wire 32 g mem_data [31:0] $end
$var wire 32 h mem_branch_target [31:0] $end
$var wire 1 i mem_branch_taken $end
$var wire 32 j mem_alu_result [31:0] $end
$var wire 32 k if_pc_plus_4 [31:0] $end
$var wire 32 l if_pc [31:0] $end
$var wire 32 m if_instruction [31:0] $end
$var wire 32 n if_id_pc_plus_4 [31:0] $end
$var wire 32 o if_id_pc [31:0] $end
$var wire 32 p if_id_instruction [31:0] $end
$var wire 1 q if_id_flush $end
$var wire 1 r id_store_enable $end
$var wire 32 s id_selected_immediate [31:0] $end
$var wire 1 t id_reg_write $end
$var wire 32 u id_read_data2 [31:0] $end
$var wire 32 v id_read_data1 [31:0] $end
$var wire 1 w id_mem_to_reg $end
$var wire 2 x id_mem_size [1:0] $end
$var wire 1 y id_lui_control $end
$var wire 1 z id_jump $end
$var wire 1 { id_jalr $end
$var wire 1 | id_is_unsigned $end
$var wire 1 } id_ex_store_enable $end
$var wire 5 ~ id_ex_shamt [4:0] $end
$var wire 5 !" id_ex_rs2 [4:0] $end
$var wire 5 "" id_ex_rs1 [4:0] $end
$var wire 1 #" id_ex_reg_write $end
$var wire 32 $" id_ex_read_data2 [31:0] $end
$var wire 32 %" id_ex_read_data1 [31:0] $end
$var wire 5 &" id_ex_rd [4:0] $end
$var wire 32 '" id_ex_pc_plus_4 [31:0] $end
$var wire 32 (" id_ex_pc [31:0] $end
$var wire 1 )" id_ex_mem_to_reg $end
$var wire 2 *" id_ex_mem_size [1:0] $end
$var wire 1 +" id_ex_lui_control $end
$var wire 1 ," id_ex_lb $end
$var wire 1 -" id_ex_jump $end
$var wire 1 ." id_ex_jalr $end
$var wire 1 /" id_ex_is_unsigned $end
$var wire 32 0" id_ex_immediate [31:0] $end
$var wire 1 1" id_ex_flush $end
$var wire 1 2" id_ex_bneq_control $end
$var wire 1 3" id_ex_blt_control $end
$var wire 1 4" id_ex_bgeq_control $end
$var wire 1 5" id_ex_beq_control $end
$var wire 1 6" id_ex_alu_src $end
$var wire 6 7" id_ex_alu_control [5:0] $end
$var wire 1 8" id_bneq_control $end
$var wire 1 9" id_blt_control $end
$var wire 1 :" id_bgeq_control $end
$var wire 1 ;" id_beq_control $end
$var wire 1 <" id_alu_src $end
$var wire 6 =" id_alu_control [5:0] $end
$var wire 32 >" ex_write_data [31:0] $end
$var wire 5 ?" ex_rd [4:0] $end
$var wire 32 @" ex_pc_plus_4 [31:0] $end
$var wire 32 A" ex_mem_write_data [31:0] $end
$var wire 1 B" ex_mem_store_enable $end
$var wire 1 C" ex_mem_reg_write $end
$var wire 5 D" ex_mem_rd [4:0] $end
$var wire 32 E" ex_mem_pc_plus_4 [31:0] $end
$var wire 1 F" ex_mem_mem_to_reg $end
$var wire 2 G" ex_mem_mem_size [1:0] $end
$var wire 32 H" ex_mem_lui_imm [31:0] $end
$var wire 1 I" ex_mem_lui_control $end
$var wire 1 J" ex_mem_lb $end
$var wire 1 K" ex_mem_jump $end
$var wire 1 L" ex_mem_jalr $end
$var wire 1 M" ex_mem_is_unsigned $end
$var wire 32 N" ex_mem_branch_target [31:0] $end
$var wire 1 O" ex_mem_branch_taken $end
$var wire 1 P" ex_mem_branch_resolved $end
$var wire 32 Q" ex_mem_alu_result [31:0] $end
$var wire 32 R" ex_branch_target [31:0] $end
$var wire 1 S" ex_branch_taken $end
$var wire 1 T" ex_branch_resolved $end
$var wire 32 U" ex_alu_result [31:0] $end
$var wire 32 V" debug_mem_internal [31:0] $end
$var reg 32 W" cycle_counter [31:0] $end
$scope module EX_MEM_reg $end
$var wire 1 6 clk $end
$var wire 1 : rst $end
$var wire 32 X" write_data_in [31:0] $end
$var wire 1 } store_enable_in $end
$var wire 1 #" reg_write_in $end
$var wire 5 Y" rd_in [4:0] $end
$var wire 32 Z" pc_plus_4_in [31:0] $end
$var wire 1 )" mem_to_reg_in $end
$var wire 2 [" mem_size_in [1:0] $end
$var wire 32 \" lui_imm_in [31:0] $end
$var wire 1 +" lui_control_in $end
$var wire 1 ," lb_in $end
$var wire 1 -" jump_in $end
$var wire 1 ." jalr_in $end
$var wire 1 /" is_unsigned_in $end
$var wire 32 ]" branch_target_in [31:0] $end
$var wire 1 S" branch_taken_in $end
$var wire 1 T" branch_resolved_in $end
$var wire 32 ^" alu_result_in [31:0] $end
$var reg 32 _" alu_result_out [31:0] $end
$var reg 1 P" branch_resolved_out $end
$var reg 1 O" branch_taken_out $end
$var reg 32 `" branch_target_out [31:0] $end
$var reg 1 M" is_unsigned_out $end
$var reg 1 L" jalr_out $end
$var reg 1 K" jump_out $end
$var reg 1 J" lb_out $end
$var reg 1 I" lui_control_out $end
$var reg 32 a" lui_imm_out [31:0] $end
$var reg 2 b" mem_size_out [1:0] $end
$var reg 1 F" mem_to_reg_out $end
$var reg 32 c" pc_plus_4_out [31:0] $end
$var reg 5 d" rd_out [4:0] $end
$var reg 1 C" reg_write_out $end
$var reg 1 B" store_enable_out $end
$var reg 32 e" write_data_out [31:0] $end
$upscope $end
$scope module EX_stage $end
$var wire 1 T" branch_resolved $end
$var wire 1 S" branch_taken_out $end
$var wire 1 6 clk $end
$var wire 32 f" ex_mem_alu_result [31:0] $end
$var wire 5 g" ex_mem_rd [4:0] $end
$var wire 1 C" ex_mem_reg_write $end
$var wire 1 h" is_branch $end
$var wire 32 i" pc_plus_4_out [31:0] $end
$var wire 5 j" rd_out [4:0] $end
$var wire 1 : rst $end
$var wire 32 k" write_data_out [31:0] $end
$var wire 5 l" shamt_in [4:0] $end
$var wire 5 m" rs2_in [4:0] $end
$var wire 5 n" rs1_in [4:0] $end
$var wire 32 o" read_data2_in [31:0] $end
$var wire 32 p" read_data1_in [31:0] $end
$var wire 5 q" rd_in [4:0] $end
$var wire 32 r" pc_plus_4_in [31:0] $end
$var wire 32 s" pc_in [31:0] $end
$var wire 32 t" mem_wb_result [31:0] $end
$var wire 1 U mem_wb_reg_write $end
$var wire 5 u" mem_wb_rd [4:0] $end
$var wire 1 -" jump_in $end
$var wire 1 ." jalr_in $end
$var wire 32 v" immediate_in [31:0] $end
$var wire 2 w" forward_b [1:0] $end
$var wire 2 x" forward_a [1:0] $end
$var wire 32 y" branch_target_out [31:0] $end
$var wire 1 z" branch_condition_met $end
$var wire 1 2" bneq_control_in $end
$var wire 1 3" blt_control_in $end
$var wire 1 4" bgeq_control_in $end
$var wire 1 5" beq_control_in $end
$var wire 1 6" alu_src_in $end
$var wire 32 {" alu_result_out [31:0] $end
$var wire 6 |" alu_control_in [5:0] $end
$scope module alu $end
$var wire 32 }" ex_mem_alu_result_in [31:0] $end
$var wire 5 ~" shamt [4:0] $end
$var wire 32 !# read_data2_in [31:0] $end
$var wire 32 "# read_data1_in [31:0] $end
$var wire 32 ## mem_wb_result_in [31:0] $end
$var wire 32 $# imm_val_r [31:0] $end
$var wire 32 %# forwarded_src2_reg [31:0] $end
$var wire 32 &# forwarded_src1 [31:0] $end
$var wire 2 '# forwardB [1:0] $end
$var wire 2 (# forwardA [1:0] $end
$var wire 32 )# final_src2 [31:0] $end
$var wire 1 6" alu_src $end
$var wire 6 *# alu_control [5:0] $end
$var reg 32 +# result [31:0] $end
$upscope $end
$scope module fu $end
$var wire 5 ,# ex_mem_rd [4:0] $end
$var wire 1 C" ex_mem_reg_write $end
$var wire 1 U mem_wb_reg_write $end
$var wire 5 -# mem_wb_rd [4:0] $end
$var wire 5 .# id_ex_rs2 [4:0] $end
$var wire 5 /# id_ex_rs1 [4:0] $end
$var reg 2 0# forwardA [1:0] $end
$var reg 2 1# forwardB [1:0] $end
$upscope $end
$upscope $end
$scope module ID_EX_reg $end
$var wire 1 6 clk $end
$var wire 5 2# rd_in [4:0] $end
$var wire 5 3# rs1_in [4:0] $end
$var wire 5 4# rs2_in [4:0] $end
$var wire 1 : rst $end
$var wire 5 5# shamt_in [4:0] $end
$var wire 1 r store_enable_in $end
$var wire 1 t reg_write_in $end
$var wire 32 6# read_data2_in [31:0] $end
$var wire 32 7# read_data1_in [31:0] $end
$var wire 32 8# pc_plus_4_in [31:0] $end
$var wire 32 9# pc_in [31:0] $end
$var wire 1 w mem_to_reg_in $end
$var wire 2 :# mem_size_in [1:0] $end
$var wire 1 y lui_control_in $end
$var wire 1 w lb_in $end
$var wire 1 z jump_in $end
$var wire 1 { jalr_in $end
$var wire 1 | is_unsigned_in $end
$var wire 32 ;# immediate_in [31:0] $end
$var wire 1 1" flush $end
$var wire 1 8" bneq_control_in $end
$var wire 1 9" blt_control_in $end
$var wire 1 :" bgeq_control_in $end
$var wire 1 ;" beq_control_in $end
$var wire 1 <" alu_src_in $end
$var wire 6 <# alu_control_in [5:0] $end
$var reg 6 =# alu_control_out [5:0] $end
$var reg 1 6" alu_src_out $end
$var reg 1 5" beq_control_out $end
$var reg 1 4" bgeq_control_out $end
$var reg 1 3" blt_control_out $end
$var reg 1 2" bneq_control_out $end
$var reg 32 ># immediate_out [31:0] $end
$var reg 1 /" is_unsigned_out $end
$var reg 1 ." jalr_out $end
$var reg 1 -" jump_out $end
$var reg 1 ," lb_out $end
$var reg 1 +" lui_control_out $end
$var reg 2 ?# mem_size_out [1:0] $end
$var reg 1 )" mem_to_reg_out $end
$var reg 32 @# pc_out [31:0] $end
$var reg 32 A# pc_plus_4_out [31:0] $end
$var reg 5 B# rd_out [4:0] $end
$var reg 32 C# read_data1_out [31:0] $end
$var reg 32 D# read_data2_out [31:0] $end
$var reg 1 #" reg_write_out $end
$var reg 5 E# rs1_out [4:0] $end
$var reg 5 F# rs2_out [4:0] $end
$var reg 5 G# shamt_out [4:0] $end
$var reg 1 } store_enable_out $end
$upscope $end
$scope module ID_stage $end
$var wire 1 H# branch_prediction $end
$var wire 1 6 clk $end
$var wire 32 I# debug_r1 [31:0] $end
$var wire 32 J# debug_r10 [31:0] $end
$var wire 32 K# debug_r2 [31:0] $end
$var wire 32 L# debug_r9 [31:0] $end
$var wire 1 P" ex_mem_branch_resolved $end
$var wire 1 O" ex_mem_branch_taken_actual $end
$var wire 32 M# ex_mem_branch_target_actual [31:0] $end
$var wire 1 F" ex_mem_mem_read $end
$var wire 5 N# ex_mem_rd [4:0] $end
$var wire 1 ," id_ex_mem_read $end
$var wire 5 O# id_ex_rd [4:0] $end
$var wire 1 P# is_branch_instruction $end
$var wire 1 Q# is_jump_instruction $end
$var wire 32 R# predicted_target [31:0] $end
$var wire 1 : rst $end
$var wire 5 S# write_reg_num [4:0] $end
$var wire 32 T# write_data [31:0] $end
$var wire 1 r store_enable $end
$var wire 1 S stall_pc $end
$var wire 1 T stall_if_id $end
$var wire 32 U# selected_immediate [31:0] $end
$var wire 1 t reg_write_out $end
$var wire 1 U reg_write $end
$var wire 32 V# read_data2 [31:0] $end
$var wire 32 W# read_data1 [31:0] $end
$var wire 5 X# rd [4:0] $end
$var wire 32 Y# pc_plus_4_in [31:0] $end
$var wire 32 Z# pc_in [31:0] $end
$var wire 7 [# opcode [6:0] $end
$var wire 1 w mem_to_reg $end
$var wire 2 \# mem_size [1:0] $end
$var wire 1 y lui_control $end
$var wire 1 z jump $end
$var wire 1 { jalr $end
$var wire 1 | is_unsigned $end
$var wire 32 ]# instruction_in [31:0] $end
$var wire 32 ^# imm_val_store [31:0] $end
$var wire 32 _# imm_val_lui [31:0] $end
$var wire 32 `# imm_val_jump [31:0] $end
$var wire 32 a# imm_val_i [31:0] $end
$var wire 32 b# imm_val_branch [31:0] $end
$var wire 1 q if_id_flush $end
$var wire 1 1" id_ex_flush $end
$var wire 1 8" bneq_control $end
$var wire 1 9" blt_control $end
$var wire 1 :" bgeq_control $end
$var wire 1 ;" beq_control $end
$var wire 1 <" alu_src $end
$var wire 6 c# alu_control [5:0] $end
$scope module cu $end
$var wire 3 d# funct3 [2:0] $end
$var wire 7 e# funct7 [6:0] $end
$var wire 7 f# opcode [6:0] $end
$var reg 6 g# alu_control [5:0] $end
$var reg 1 <" alu_src $end
$var reg 1 ;" beq_control $end
$var reg 1 :" bgeq_control $end
$var reg 1 9" blt_control $end
$var reg 1 8" bneq_control $end
$var reg 1 | is_unsigned $end
$var reg 1 { jalr $end
$var reg 1 z jump $end
$var reg 1 y lui_control $end
$var reg 2 h# mem_size [1:0] $end
$var reg 1 w mem_to_reg $end
$var reg 1 t reg_write $end
$var reg 1 r store_enable $end
$upscope $end
$scope module hdu $end
$var wire 1 P" branch_resolved $end
$var wire 1 O" branch_taken_actual $end
$var wire 32 i# branch_target_actual [31:0] $end
$var wire 1 ," id_ex_mem_read $end
$var wire 5 j# id_ex_rd [4:0] $end
$var wire 5 k# id_rs1 [4:0] $end
$var wire 5 l# id_rs2 [4:0] $end
$var wire 1 m# misprediction $end
$var wire 32 n# pc_plus_4 [31:0] $end
$var reg 1 1" id_ex_flush $end
$var reg 1 q if_id_flush $end
$var reg 1 T stall_if_id $end
$var reg 1 S stall_pc $end
$upscope $end
$scope module rfu $end
$var wire 1 6 clk $end
$var wire 32 o# debug_r1 [31:0] $end
$var wire 32 p# debug_r10 [31:0] $end
$var wire 32 q# debug_r2 [31:0] $end
$var wire 32 r# debug_r9 [31:0] $end
$var wire 5 s# read_reg_num1 [4:0] $end
$var wire 5 t# read_reg_num2 [4:0] $end
$var wire 1 : rst $end
$var wire 5 u# write_reg_num1 [4:0] $end
$var wire 32 v# write_data [31:0] $end
$var wire 1 U reg_write $end
$var wire 32 w# read_data2 [31:0] $end
$var wire 32 x# read_data1 [31:0] $end
$var integer 32 y# i [31:0] $end
$upscope $end
$upscope $end
$scope module IF_ID_reg $end
$var wire 1 6 clk $end
$var wire 1 q flush $end
$var wire 1 : rst $end
$var wire 1 T stall $end
$var wire 32 z# pc_plus_4_in [31:0] $end
$var wire 32 {# pc_in [31:0] $end
$var wire 32 |# instruction_in [31:0] $end
$var reg 32 }# instruction_out [31:0] $end
$var reg 32 ~# pc_out [31:0] $end
$var reg 32 !$ pc_plus_4_out [31:0] $end
$upscope $end
$scope module IF_stage $end
$var wire 1 C branch_taken $end
$var wire 32 "$ branch_target [31:0] $end
$var wire 1 6 clk $end
$var wire 1 #$ jalr_taken $end
$var wire 1 $$ jump_taken $end
$var wire 32 %$ pc_out [31:0] $end
$var wire 32 &$ pc_plus_4_out [31:0] $end
$var wire 1 : rst $end
$var wire 1 S stall_pc $end
$var wire 32 '$ pc_plus_4 [31:0] $end
$var wire 32 ($ next_pc [31:0] $end
$var wire 32 )$ instruction_out [31:0] $end
$var reg 32 *$ pc [31:0] $end
$scope module imem $end
$var wire 1 6 clk $end
$var wire 32 +$ pc [31:0] $end
$var wire 1 : reset $end
$var wire 32 ,$ instruction_code [31:0] $end
$var integer 32 -$ i [31:0] $end
$upscope $end
$upscope $end
$scope module MEM_WB_reg $end
$var wire 1 6 clk $end
$var wire 1 : rst $end
$var wire 1 _ reg_write_in $end
$var wire 5 .$ rd_in [4:0] $end
$var wire 32 /$ pc_plus_4_in [31:0] $end
$var wire 1 b mem_to_reg_in $end
$var wire 32 0$ mem_data_in [31:0] $end
$var wire 32 1$ lui_imm_in [31:0] $end
$var wire 1 d lui_control_in $end
$var wire 1 e jump_in $end
$var wire 1 f jalr_in $end
$var wire 32 2$ alu_result_in [31:0] $end
$var reg 32 3$ alu_result_out [31:0] $end
$var reg 1 ] jalr_out $end
$var reg 1 \ jump_out $end
$var reg 1 [ lui_control_out $end
$var reg 32 4$ lui_imm_out [31:0] $end
$var reg 32 5$ mem_data_out [31:0] $end
$var reg 1 X mem_to_reg_out $end
$var reg 32 6$ pc_plus_4_out [31:0] $end
$var reg 5 7$ rd_out [4:0] $end
$var reg 1 U reg_write_out $end
$upscope $end
$scope module MEM_stage $end
$var wire 32 8$ alu_result_in [31:0] $end
$var wire 32 9$ alu_result_out [31:0] $end
$var wire 1 O" branch_taken_in $end
$var wire 1 i branch_taken_out $end
$var wire 32 :$ branch_target_in [31:0] $end
$var wire 32 ;$ branch_target_out [31:0] $end
$var wire 1 6 clk $end
$var wire 1 M" is_unsigned_in $end
$var wire 1 L" jalr_in $end
$var wire 1 f jalr_out $end
$var wire 1 K" jump_in $end
$var wire 1 e jump_out $end
$var wire 1 I" lui_control_in $end
$var wire 1 d lui_control_out $end
$var wire 32 <$ lui_imm_in [31:0] $end
$var wire 32 =$ lui_imm_out [31:0] $end
$var wire 2 >$ mem_size_in [1:0] $end
$var wire 1 F" mem_to_reg_in $end
$var wire 1 b mem_to_reg_out $end
$var wire 32 ?$ pc_plus_4_in [31:0] $end
$var wire 32 @$ pc_plus_4_out [31:0] $end
$var wire 5 A$ rd_in [4:0] $end
$var wire 5 B$ rd_out [4:0] $end
$var wire 1 C" reg_write_in $end
$var wire 1 _ reg_write_out $end
$var wire 1 : rst $end
$var wire 1 B" store_enable_in $end
$var wire 32 C$ write_data_in [31:0] $end
$var wire 32 D$ mem_data_out [31:0] $end
$var wire 32 E$ debug_mem_addr_16 [31:0] $end
$scope module dmu $end
$var wire 1 6 clk $end
$var wire 1 M" is_unsigned $end
$var wire 2 F$ mem_size [1:0] $end
$var wire 32 G$ read_addr [31:0] $end
$var wire 1 : rst $end
$var wire 32 H$ write_addr [31:0] $end
$var wire 32 I$ write_data [31:0] $end
$var wire 1 B" write_enable $end
$var wire 32 J$ read_data [31:0] $end
$var wire 32 K$ debug_mem_addr_16 [31:0] $end
$var integer 32 L$ i [31:0] $end
$upscope $end
$upscope $end
$scope module WB_stage $end
$var wire 32 M$ alu_result_in [31:0] $end
$var wire 1 ] jalr_in $end
$var wire 1 \ jump_in $end
$var wire 1 [ lui_control_in $end
$var wire 32 N$ lui_imm_in [31:0] $end
$var wire 32 O$ mem_data_in [31:0] $end
$var wire 1 X mem_to_reg_in $end
$var wire 32 P$ pc_plus_4_in [31:0] $end
$var wire 5 Q$ rd_register [4:0] $end
$var wire 1 U reg_write_in $end
$var wire 32 R$ write_data [31:0] $end
$upscope $end
$upscope $end
$scope task generate_final_report $end
$var real 1 S$ success_rate $end
$upscope $end
$scope task test_addi_r1 $end
$upscope $end
$scope task test_addi_r2 $end
$upscope $end
$scope task test_basic_functionality $end
$upscope $end
$scope task test_load_r10 $end
$upscope $end
$scope task test_load_r9 $end
$upscope $end
$scope task test_store_operation $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
r0 S$
bx R$
bz Q$
bx P$
bx O$
bx N$
bx M$
bx L$
bx K$
bx J$
bx I$
bx H$
bx G$
bx F$
bx E$
bx D$
bx C$
bx B$
bx A$
bx @$
bx ?$
bx >$
bx =$
bx <$
bx ;$
bx :$
bx 9$
bx 8$
bx 7$
bx 6$
bx 5$
bx 4$
bx 3$
bx 2$
bx 1$
bx 0$
bx /$
bx .$
bx -$
bx ,$
bx +$
bx *$
bx )$
bx ($
bx '$
bx &$
bx %$
0$$
0#$
bx "$
bx !$
bx ~#
bx }#
bx |#
bx {#
bx z#
bx y#
bx x#
bx w#
bx v#
bx u#
bx t#
bx s#
bx r#
bx q#
bx p#
bx o#
bx n#
xm#
bx l#
bx k#
bx j#
bx i#
bx h#
bx g#
bx f#
bx e#
bx d#
bx c#
bx0 b#
bx a#
bx0 `#
bx000000000000 _#
bx ^#
bx ]#
bx \#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
bx U#
bx T#
bx S#
bx R#
0Q#
0P#
bx O#
bx N#
bx M#
bx L#
bx K#
bx J#
bx I#
0H#
bx G#
bx F#
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
bx {"
xz"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
xh"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
xT"
xS"
bx R"
bx Q"
xP"
xO"
bx N"
xM"
xL"
xK"
xJ"
xI"
bx H"
bx G"
xF"
bx E"
bx D"
xC"
xB"
bx A"
bx @"
bx ?"
bx >"
bx ="
x<"
x;"
x:"
x9"
x8"
bx 7"
x6"
x5"
x4"
x3"
x2"
x1"
bx 0"
x/"
x."
x-"
x,"
x+"
bx *"
x)"
bx ("
bx '"
bx &"
bx %"
bx $"
x#"
bx ""
bx !"
bx ~
x}
x|
x{
xz
xy
bx x
xw
bx v
bx u
xt
bx s
xr
xq
bx p
bx o
bx n
bx m
bx l
bx k
bx j
xi
bx h
bx g
xf
xe
xd
bx c
xb
bx a
bx `
x_
bx ^
x]
x\
x[
bx Z
bx Y
xX
bx W
bx V
xU
xT
xS
bx R
bx Q
bx P
b11011110101011011011111011101111 O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
xC
bx B
bx A
0@
0?
0>
b0 =
0<
0;
1:
b0 9
b0 8
b0 7
06
05
bx 4
bx 3
x2
x1
x0
x/
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
x&
x%
bx $
x#
x"
b11011110101011011011111011101111 !
$end
#5000
0T"
0S"
b0 R"
b0 ]"
b0 y"
b0 g
b0 0$
b0 D$
b0 J$
b0 x
b0 :#
b0 \#
b0 h#
0{
0|
0y
0r
0z
09"
0:"
08"
0;"
0w
0t
0<"
b0 ="
b0 <#
b0 c#
b0 g#
b0 u
b0 6#
b0 V#
b0 w#
b0 v
b0 7#
b0 W#
b0 x#
b0 s
b0 ;#
b0 U#
0h"
b0 ^#
b0 `#
b0 _#
b0 b#
b0 a#
b0 l#
b0 k#
b0 f#
b0 d#
b0 e#
b0 t#
b0 s#
b0 X#
b0 [#
b0 5#
b0 2#
b0 4#
b0 3#
b0 )#
b0 %#
b0 >"
b0 X"
b0 k"
b0 &#
01"
0q
0T
0S
0&
00
01
0/
02
0z"
b0 4
b0 A
b0 3
b0 B
b0 U"
b0 ^"
b0 {"
b0 +#
b100 ($
0m#
0C
b0 R
b0 t"
b0 ##
b0 T#
b0 v#
b0 R$
b0 w"
b0 '#
b0 1#
b0 x"
b0 (#
b0 0#
b100 k
b100 z#
b100 &$
b100 '$
b101000000000000010010011 '
b101000000000000010010011 P
b101000000000000010010011 m
b101000000000000010010011 |#
b101000000000000010010011 )$
b101000000000000010010011 ,$
b0 .
b0 D
b0 $
b0 Q
b0 l
b0 {#
b0 %$
b0 *$
b0 +$
b0 R#
b0 n
b0 8#
b0 Y#
b0 n#
b0 !$
b0 p
b0 ]#
b0 }#
b0 o
b0 9#
b0 Z#
b0 ~#
b0 *
b0 L
b0 G
b0 J#
b0 p#
b0 (
b0 N
b0 J
b0 L#
b0 r#
b0 )
b0 M
b0 I
b0 K#
b0 q#
b0 +
b0 K
b0 H
b0 I#
b0 o#
06"
b0 ~
b0 l"
b0 ~"
b0 G#
b0 ?"
b0 Y"
b0 j"
b0 &"
b0 q"
b0 B#
b0 O#
b0 j#
b0 !"
b0 m"
b0 .#
b0 F#
b0 ""
b0 n"
b0 /#
b0 E#
b0 0"
b0 \"
b0 v"
b0 $#
b0 >#
b0 $"
b0 o"
b0 !#
b0 D#
b0 %"
b0 p"
b0 "#
b0 C#
b0 @"
b0 Z"
b0 i"
b0 '"
b0 r"
b0 A#
b0 ("
b0 s"
b0 @#
b0 *"
b0 ["
b0 ?#
0/"
0,"
0+"
0."
0-"
03"
04"
02"
05"
0}
b0 7"
b0 |"
b0 *#
b0 =#
0)"
0#"
b0 h
b0 ;$
b0 N"
b0 `"
b0 M#
b0 i#
b0 "$
b0 :$
0i
0O"
0P"
b0 `
b0 .$
b0 B$
b0 D"
b0 d"
b0 g"
b0 ,#
b0 N#
b0 A$
b0 c
b0 1$
b0 =$
b0 H"
b0 a"
b0 <$
b0 a
b0 /$
b0 @$
b0 E"
b0 c"
b0 ?$
b0 A"
b0 e"
b0 C$
b0 I$
b0 j
b0 2$
b0 9$
b0 Q"
b0 _"
b0 f"
b0 }"
b0 8$
b0 G$
b0 H$
b0 G"
b0 b"
b0 >$
b0 F$
0M"
0f
0L"
0e
0K"
0d
0I"
0J"
0"
0B"
0b
0%
0F"
0_
0C"
b0 V
b0 u"
b0 -#
b0 S#
b0 u#
b0 7$
b0 Z
b0 4$
b0 N$
b0 W
b0 6$
b0 P$
b0 Y
b0 5$
b0 O$
b0 ^
b0 3$
b0 M$
0]
0\
0[
0X
0#
0U
b0 -
b0 E
b0 W"
b100000000 -$
b100000 y#
b0 ,
b0 F
b0 V"
b0 E$
b0 K$
b10000000000 L$
16
#10000
06
#15000
b10000000000 L$
b100000 y#
b101000000000000010010011 '
b101000000000000010010011 P
b101000000000000010010011 m
b101000000000000010010011 |#
b101000000000000010010011 )$
b101000000000000010010011 ,$
b100000000 -$
16
#20000
06
#25000
b101000000000000010010011 '
b101000000000000010010011 P
b101000000000000010010011 m
b101000000000000010010011 |#
b101000000000000010010011 )$
b101000000000000010010011 ,$
b100000000 -$
b100000 y#
b10000000000 L$
16
#30000
06
#35000
b10000000000 L$
b100000 y#
b101000000000000010010011 '
b101000000000000010010011 P
b101000000000000010010011 m
b101000000000000010010011 |#
b101000000000000010010011 )$
b101000000000000010010011 ,$
b100000000 -$
16
#40000
06
#45000
b101000000000000010010011 '
b101000000000000010010011 P
b101000000000000010010011 m
b101000000000000010010011 |#
b101000000000000010010011 )$
b101000000000000010010011 ,$
b100000000 -$
b100000 y#
b10000000000 L$
16
#50000
06
#55000
b10000000000 L$
b100000 y#
b101000000000000010010011 '
b101000000000000010010011 P
b101000000000000010010011 m
b101000000000000010010011 |#
b101000000000000010010011 )$
b101000000000000010010011 ,$
b100000000 -$
16
#60000
06
#65000
b101000000000000010010011 '
b101000000000000010010011 P
b101000000000000010010011 m
b101000000000000010010011 |#
b101000000000000010010011 )$
b101000000000000010010011 ,$
b100000000 -$
b100000 y#
b10000000000 L$
16
#70000
06
#75000
b10000000000 L$
b100000 y#
b101000000000000010010011 '
b101000000000000010010011 P
b101000000000000010010011 m
b101000000000000010010011 |#
b101000000000000010010011 )$
b101000000000000010010011 ,$
b100000000 -$
16
#80000
06
#85000
b101000000000000010010011 '
b101000000000000010010011 P
b101000000000000010010011 m
b101000000000000010010011 |#
b101000000000000010010011 )$
b101000000000000010010011 ,$
b100000000 -$
b100000 y#
b10000000000 L$
16
#90000
06
#95000
b1 7
0:
b10000000000 L$
b100000 y#
b101000000000000010010011 '
b101000000000000010010011 P
b101000000000000010010011 m
b101000000000000010010011 |#
b101000000000000010010011 )$
b101000000000000010010011 ,$
b100000000 -$
16
#100000
06
#105000
b1011 ="
b1011 <#
b1011 c#
b1011 g#
1<"
1t
b1010 s
b1010 ;#
b1010 U#
b1000 ($
b1 ^#
b1010 `#
b101000000000000000000000 _#
b100000000000 b#
b1010 a#
b1010 l#
b10011 f#
b1010 t#
b1 X#
b10011 [#
b1010 5#
b1 2#
b1010 4#
b1000 k
b1000 z#
b1000 &$
b1000 '$
b10100000000000100010011 '
b10100000000000100010011 P
b10100000000000100010011 m
b10100000000000100010011 |#
b10100000000000100010011 )$
b10100000000000100010011 ,$
b100 .
b100 D
b100 $
b100 Q
b100 l
b100 {#
b100 %$
b100 *$
b100 +$
b100 R#
b100 n
b100 8#
b100 Y#
b100 n#
b100 !$
b101000000000000010010011 p
b101000000000000010010011 ]#
b101000000000000010010011 }#
b1 -
b1 E
b1 W"
b10 7
16
#110000
06
#115000
b100 R"
b100 ]"
b100 y"
b101 s
b101 ;#
b101 U#
b1010 )#
1z"
b1010 4
b1010 A
b1010 3
b1010 B
b1010 U"
b1010 ^"
b1010 {"
b1010 +#
b10 ^#
b100000000100 `#
b10100000000000000000000 _#
b10 b#
b101 a#
b101 l#
b101 t#
b10 X#
b101 5#
b10 2#
b101 4#
b1100 ($
b10 -
b10 E
b10 W"
16"
b1010 ~
b1010 l"
b1010 ~"
b1010 G#
b1 ?"
b1 Y"
b1 j"
b1 &"
b1 q"
b1 B#
b1 O#
b1 j#
b1010 !"
b1010 m"
b1010 .#
b1010 F#
b1010 0"
b1010 \"
b1010 v"
b1010 $#
b1010 >#
b100 @"
b100 Z"
b100 i"
b100 '"
b100 r"
b100 A#
b1011 7"
b1011 |"
b1011 *#
b1011 =#
1#"
b1000 R#
b1000 n
b1000 8#
b1000 Y#
b1000 n#
b1000 !$
b10100000000000100010011 p
b10100000000000100010011 ]#
b10100000000000100010011 }#
b100 o
b100 9#
b100 Z#
b100 ~#
b1100 k
b1100 z#
b1100 &$
b1100 '$
b111100000000000110010011 '
b111100000000000110010011 P
b111100000000000110010011 m
b111100000000000110010011 |#
b111100000000000110010011 )$
b111100000000000110010011 ,$
b1000 .
b1000 D
b1000 $
b1000 Q
b1000 l
b1000 {#
b1000 %$
b1000 *$
b1000 +$
b11 7
16
#120000
06
#125000
b1000 R"
b1000 ]"
b1000 y"
b1111 s
b1111 ;#
b1111 U#
b10000 ($
b11 ^#
b100000001110 `#
b111100000000000000000000 _#
b100000000010 b#
b1111 a#
b1111 l#
b1111 t#
b11 X#
b1111 5#
b11 2#
b1111 4#
b101 )#
b101 4
b101 A
b101 3
b101 B
b101 U"
b101 ^"
b101 {"
b101 +#
b10000 k
b10000 z#
b10000 &$
b10000 '$
b1000001000010010110011 '
b1000001000010010110011 P
b1000001000010010110011 m
b1000001000010010110011 |#
b1000001000010010110011 )$
b1000001000010010110011 ,$
b1100 .
b1100 D
b1100 $
b1100 Q
b1100 l
b1100 {#
b1100 %$
b1100 *$
b1100 +$
b1100 R#
b1100 n
b1100 8#
b1100 Y#
b1100 n#
b1100 !$
b111100000000000110010011 p
b111100000000000110010011 ]#
b111100000000000110010011 }#
b1000 o
b1000 9#
b1000 Z#
b1000 ~#
b101 ~
b101 l"
b101 ~"
b101 G#
b10 ?"
b10 Y"
b10 j"
b10 &"
b10 q"
b10 B#
b10 O#
b10 j#
b101 !"
b101 m"
b101 .#
b101 F#
b101 0"
b101 \"
b101 v"
b101 $#
b101 >#
b1000 @"
b1000 Z"
b1000 i"
b1000 '"
b1000 r"
b1000 A#
b100 ("
b100 s"
b100 @#
b100 h
b100 ;$
b100 N"
b100 `"
b100 M#
b100 i#
b100 "$
b100 :$
b1 `
b1 .$
b1 B$
b1 D"
b1 d"
b1 g"
b1 ,#
b1 N#
b1 A$
b1010 c
b1010 1$
b1010 =$
b1010 H"
b1010 a"
b1010 <$
b100 a
b100 /$
b100 @$
b100 E"
b100 c"
b100 ?$
b1010 j
b1010 2$
b1010 9$
b1010 Q"
b1010 _"
b1010 f"
b1010 }"
b1010 8$
b1010 G$
b1010 H$
1_
1C"
b11 -
b11 E
b11 W"
b100 7
16
#130000
06
#135000
b1010 R
b1010 t"
b1010 ##
b1010 T#
b1010 v#
b1010 R$
b1100 R"
b1100 ]"
b1100 y"
1t
0<"
b1 ="
b1 <#
b1 c#
b1 g#
b0 s
b0 ;#
b0 U#
b1111 )#
b1111 4
b1111 A
b1111 3
b1111 B
b1111 U"
b1111 ^"
b1111 {"
b1111 +#
b1001 ^#
b1000000000000010 `#
b1000001000000000000000 _#
b100000001000 b#
b10 a#
b10 l#
b1 k#
b110011 f#
b10 t#
b1 s#
b1001 X#
b110011 [#
b10 5#
b1001 2#
b10 4#
b1 3#
b10100 ($
b100 -
b100 E
b100 W"
b1 V
b1 u"
b1 -#
b1 S#
b1 u#
b1 7$
b1010 Z
b1010 4$
b1010 N$
b100 W
b100 6$
b100 P$
b1010 ^
b1010 3$
b1010 M$
1#
1U
b1000 h
b1000 ;$
b1000 N"
b1000 `"
b1000 M#
b1000 i#
b1000 "$
b1000 :$
b10 `
b10 .$
b10 B$
b10 D"
b10 d"
b10 g"
b10 ,#
b10 N#
b10 A$
b101 c
b101 1$
b101 =$
b101 H"
b101 a"
b101 <$
b1000 a
b1000 /$
b1000 @$
b1000 E"
b1000 c"
b1000 ?$
b101 j
b101 2$
b101 9$
b101 Q"
b101 _"
b101 f"
b101 }"
b101 8$
b101 G$
b101 H$
b1111 ~
b1111 l"
b1111 ~"
b1111 G#
b11 ?"
b11 Y"
b11 j"
b11 &"
b11 q"
b11 B#
b11 O#
b11 j#
b1111 !"
b1111 m"
b1111 .#
b1111 F#
b1111 0"
b1111 \"
b1111 v"
b1111 $#
b1111 >#
b1100 @"
b1100 Z"
b1100 i"
b1100 '"
b1100 r"
b1100 A#
b1000 ("
b1000 s"
b1000 @#
b10000 R#
b10000 n
b10000 8#
b10000 Y#
b10000 n#
b10000 !$
b1000001000010010110011 p
b1000001000010010110011 ]#
b1000001000010010110011 }#
b1100 o
b1100 9#
b1100 Z#
b1100 ~#
b10100 k
b10100 z#
b10100 &$
b10100 '$
b1000000001000011000010100110011 '
b1000000001000011000010100110011 P
b1000000001000011000010100110011 m
b1000000001000011000010100110011 |#
b1000000001000011000010100110011 )$
b1000000001000011000010100110011 ,$
b10000 .
b10000 D
b10000 $
b10000 Q
b10000 l
b10000 {#
b10000 %$
b10000 *$
b10000 +$
b101 7
16
#140000
06
#145000
b101 R
b101 t"
b101 ##
b101 T#
b101 v#
b101 R$
b10000 R"
b10000 ]"
b10000 y"
b101 %#
b101 >"
b101 X"
b101 k"
1t
b10 ="
b10 <#
b10 c#
b10 g#
1z"
b101 4
b101 A
b101 3
b101 B
b101 U"
b101 ^"
b101 {"
b101 +#
b11000 ($
b10000001010 ^#
b11000010000000010 `#
b1000000001000011000000000000000 _#
b10000001010 b#
b10000000010 a#
b11 k#
b100000 e#
b11 s#
b1010 X#
b1010 2#
b11 3#
b0 v
b0 7#
b0 W#
b0 x#
b101 )#
b1 w"
b1 '#
b1 1#
b11000 k
b11000 z#
b11000 &$
b11000 '$
b1000001100001100110011 '
b1000001100001100110011 P
b1000001100001100110011 m
b1000001100001100110011 |#
b1000001100001100110011 )$
b1000001100001100110011 ,$
b10100 .
b10100 D
b10100 $
b10100 Q
b10100 l
b10100 {#
b10100 %$
b10100 *$
b10100 +$
b10100 R#
b10100 n
b10100 8#
b10100 Y#
b10100 n#
b10100 !$
b1000000001000011000010100110011 p
b1000000001000011000010100110011 ]#
b1000000001000011000010100110011 }#
b10000 o
b10000 9#
b10000 Z#
b10000 ~#
b1010 +
b1010 K
b1010 H
b1010 I#
b1010 o#
06"
b10 ~
b10 l"
b10 ~"
b10 G#
b1001 ?"
b1001 Y"
b1001 j"
b1001 &"
b1001 q"
b1001 B#
b1001 O#
b1001 j#
b10 !"
b10 m"
b10 .#
b10 F#
b1 ""
b1 n"
b1 /#
b1 E#
b0 0"
b0 \"
b0 v"
b0 $#
b0 >#
b10000 @"
b10000 Z"
b10000 i"
b10000 '"
b10000 r"
b10000 A#
b1100 ("
b1100 s"
b1100 @#
b1 7"
b1 |"
b1 *#
b1 =#
b1100 h
b1100 ;$
b1100 N"
b1100 `"
b1100 M#
b1100 i#
b1100 "$
b1100 :$
b11 `
b11 .$
b11 B$
b11 D"
b11 d"
b11 g"
b11 ,#
b11 N#
b11 A$
b1111 c
b1111 1$
b1111 =$
b1111 H"
b1111 a"
b1111 <$
b1100 a
b1100 /$
b1100 @$
b1100 E"
b1100 c"
b1100 ?$
b1111 j
b1111 2$
b1111 9$
b1111 Q"
b1111 _"
b1111 f"
b1111 }"
b1111 8$
b1111 G$
b1111 H$
b10 V
b10 u"
b10 -#
b10 S#
b10 u#
b10 7$
b101 Z
b101 4$
b101 N$
b1000 W
b1000 6$
b1000 P$
b101 ^
b101 3$
b101 M$
b101 -
b101 E
b101 W"
b1 =
b1 9
b110 7
16
#150000
06
#155000
b1111 R
b1111 t"
b1111 ##
b1111 T#
b1111 v#
b1111 R$
b1111 &#
b0 )#
b10100 R"
b10100 ]"
b10100 y"
b0 %#
b0 >"
b0 X"
b0 k"
1t
b110 ="
b110 <#
b110 c#
b110 g#
b1010 v
b1010 7#
b1010 W#
b1010 x#
b1 x"
b1 (#
b1 0#
b0 w"
b0 '#
b0 1#
b1111 4
b1111 A
b1111 3
b1111 B
b1111 U"
b1111 ^"
b1111 {"
b1111 +#
b101 u
b101 6#
b101 V#
b101 w#
b110 ^#
b1100000000000010 `#
b1000001100000000000000 _#
b110 b#
b10 a#
b1 k#
b100 d#
b0 e#
b1 s#
b110 X#
b110 2#
b1 3#
b11100 ($
b110 -
b110 E
b110 W"
b11 V
b11 u"
b11 -#
b11 S#
b11 u#
b11 7$
b1111 Z
b1111 4$
b1111 N$
b1100 W
b1100 6$
b1100 P$
b1111 ^
b1111 3$
b1111 M$
b10000 h
b10000 ;$
b10000 N"
b10000 `"
b10000 M#
b10000 i#
b10000 "$
b10000 :$
b1001 `
b1001 .$
b1001 B$
b1001 D"
b1001 d"
b1001 g"
b1001 ,#
b1001 N#
b1001 A$
b0 c
b0 1$
b0 =$
b0 H"
b0 a"
b0 <$
b10000 a
b10000 /$
b10000 @$
b10000 E"
b10000 c"
b10000 ?$
b101 A"
b101 e"
b101 C$
b101 I$
b101 j
b101 2$
b101 9$
b101 Q"
b101 _"
b101 f"
b101 }"
b101 8$
b101 G$
b101 H$
b1010 ?"
b1010 Y"
b1010 j"
b1010 &"
b1010 q"
b1010 B#
b1010 O#
b1010 j#
b11 ""
b11 n"
b11 /#
b11 E#
b10100 @"
b10100 Z"
b10100 i"
b10100 '"
b10100 r"
b10100 A#
b10000 ("
b10000 s"
b10000 @#
b10 7"
b10 |"
b10 *#
b10 =#
b101 )
b101 M
b101 I
b101 K#
b101 q#
b11000 R#
b11000 n
b11000 8#
b11000 Y#
b11000 n#
b11000 !$
b1000001100001100110011 p
b1000001100001100110011 ]#
b1000001100001100110011 }#
b10100 o
b10100 9#
b10100 Z#
b10100 ~#
b11100 k
b11100 z#
b11100 &$
b11100 '$
b1100001110001110110011 '
b1100001110001110110011 P
b1100001110001110110011 m
b1100001110001110110011 |#
b1100001110001110110011 )$
b1100001110001110110011 ,$
b11000 .
b11000 D
b11000 $
b11000 Q
b11000 l
b11000 {#
b11000 %$
b11000 *$
b11000 +$
1;
b10 =
b10 9
b111 7
16
#160000
06
#165000
b101 R
b101 t"
b101 ##
b101 T#
b101 v#
b101 R$
b11000 R"
b11000 ]"
b11000 y"
1t
b1001 ="
b1001 <#
b1001 c#
b1001 g#
b1111 u
b1111 6#
b1111 V#
b1111 w#
b101 )#
b1111 4
b1111 A
b1111 3
b1111 B
b1111 U"
b1111 ^"
b1111 {"
b1111 +#
b1010 &#
b100000 ($
b111 ^#
b1110100000000010 `#
b1100001110000000000000 _#
b100000000110 b#
b11 a#
b11 l#
b110 d#
b11 t#
b111 X#
b11 5#
b111 2#
b11 4#
b101 %#
b101 >"
b101 X"
b101 k"
b0 x"
b0 (#
b0 0#
b100000 k
b100000 z#
b100000 &$
b100000 '$
b1100001111010000110011 '
b1100001111010000110011 P
b1100001111010000110011 m
b1100001111010000110011 |#
b1100001111010000110011 )$
b1100001111010000110011 ,$
b11100 .
b11100 D
b11100 $
b11100 Q
b11100 l
b11100 {#
b11100 %$
b11100 *$
b11100 +$
b11100 R#
b11100 n
b11100 8#
b11100 Y#
b11100 n#
b11100 !$
b1100001110001110110011 p
b1100001110001110110011 ]#
b1100001110001110110011 }#
b11000 o
b11000 9#
b11000 Z#
b11000 ~#
b110 ?"
b110 Y"
b110 j"
b110 &"
b110 q"
b110 B#
b110 O#
b110 j#
b1 ""
b1 n"
b1 /#
b1 E#
b101 $"
b101 o"
b101 !#
b101 D#
b1010 %"
b1010 p"
b1010 "#
b1010 C#
b11000 @"
b11000 Z"
b11000 i"
b11000 '"
b11000 r"
b11000 A#
b10100 ("
b10100 s"
b10100 @#
b110 7"
b110 |"
b110 *#
b110 =#
b10100 h
b10100 ;$
b10100 N"
b10100 `"
b10100 M#
b10100 i#
b10100 "$
b10100 :$
b1010 `
b1010 .$
b1010 B$
b1010 D"
b1010 d"
b1010 g"
b1010 ,#
b1010 N#
b1010 A$
b10100 a
b10100 /$
b10100 @$
b10100 E"
b10100 c"
b10100 ?$
b0 A"
b0 e"
b0 C$
b0 I$
b1111 j
b1111 2$
b1111 9$
b1111 Q"
b1111 _"
b1111 f"
b1111 }"
b1111 8$
b1111 G$
b1111 H$
b1001 V
b1001 u"
b1001 -#
b1001 S#
b1001 u#
b1001 7$
b0 Z
b0 4$
b0 N$
b10000 W
b10000 6$
b10000 P$
b101 ^
b101 3$
b101 M$
b111 -
b111 E
b111 W"
1<
b11 =
b11 9
b1000 7
16
#170000
06
#175000
b1111 R
b1111 t"
b1111 ##
b1111 T#
b1111 v#
b1111 R$
b11100 R"
b11100 ]"
b11100 y"
b1111 )#
1t
b1010 ="
b1010 <#
b1010 c#
b1010 g#
b1111 %#
b1111 >"
b1111 X"
b1111 k"
b1000 ^#
b1111100000000010 `#
b1100001111000000000000 _#
b1000 b#
b111 d#
b1000 X#
b1000 2#
b100100 ($
b1000 -
b1000 E
b1000 W"
b1010 V
b1010 u"
b1010 -#
b1010 S#
b1010 u#
b1010 7$
b10100 W
b10100 6$
b10100 P$
b1111 ^
b1111 3$
b1111 M$
b11000 h
b11000 ;$
b11000 N"
b11000 `"
b11000 M#
b11000 i#
b11000 "$
b11000 :$
b110 `
b110 .$
b110 B$
b110 D"
b110 d"
b110 g"
b110 ,#
b110 N#
b110 A$
b11000 a
b11000 /$
b11000 @$
b11000 E"
b11000 c"
b11000 ?$
b101 A"
b101 e"
b101 C$
b101 I$
b11 ~
b11 l"
b11 ~"
b11 G#
b111 ?"
b111 Y"
b111 j"
b111 &"
b111 q"
b111 B#
b111 O#
b111 j#
b11 !"
b11 m"
b11 .#
b11 F#
b1111 $"
b1111 o"
b1111 !#
b1111 D#
b11100 @"
b11100 Z"
b11100 i"
b11100 '"
b11100 r"
b11100 A#
b11000 ("
b11000 s"
b11000 @#
b1001 7"
b1001 |"
b1001 *#
b1001 =#
b101 (
b101 N
b101 J
b101 L#
b101 r#
b100000 R#
b100000 n
b100000 8#
b100000 Y#
b100000 n#
b100000 !$
b1100001111010000110011 p
b1100001111010000110011 ]#
b1100001111010000110011 }#
b11100 o
b11100 9#
b11100 Z#
b11100 ~#
b100100 k
b100100 z#
b100100 &$
b100100 '$
b100000010100000100011 '
b100000010100000100011 P
b100000010100000100011 m
b100000010100000100011 |#
b100000010100000100011 )$
b100000010100000100011 ,$
b100000 .
b100000 D
b100000 $
b100000 Q
b100000 l
b100000 {#
b100000 %$
b100000 *$
b100000 +$
b1001 7
16
#180000
06
#185000
b10000 s
b10000 ;#
b10000 U#
b100000 R"
b100000 ]"
b100000 y"
b10 x
b10 :#
b10 \#
b10 h#
1<"
1r
0t
b11011 ="
b11011 <#
b11011 c#
b11011 g#
b1010 u
b1010 6#
b1010 V#
b1010 w#
b0 v
b0 7#
b0 W#
b0 x#
b101000 ($
b10000 ^#
b10100000000000 `#
b100000010000000000000 _#
b10000 b#
b1 a#
b1 l#
b0 k#
b100011 f#
b10 d#
b1 t#
b0 s#
b10000 X#
b100011 [#
b1 5#
b10000 2#
b1 4#
b0 3#
b1010 4
b1010 A
b1010 3
b1010 B
b1010 U"
b1010 ^"
b1010 {"
b1010 +#
b101000 k
b101000 z#
b101000 &$
b101000 '$
b1000000000010010010000011 '
b1000000000010010010000011 P
b1000000000010010010000011 m
b1000000000010010010000011 |#
b1000000000010010010000011 )$
b1000000000010010010000011 ,$
b100100 .
b100100 D
b100100 $
b100100 Q
b100100 l
b100100 {#
b100100 %$
b100100 *$
b100100 +$
b100100 R#
b100100 n
b100100 8#
b100100 Y#
b100100 n#
b100100 !$
b100000010100000100011 p
b100000010100000100011 ]#
b100000010100000100011 }#
b100000 o
b100000 9#
b100000 Z#
b100000 ~#
b1111 *
b1111 L
b1111 G
b1111 J#
b1111 p#
b1000 ?"
b1000 Y"
b1000 j"
b1000 &"
b1000 q"
b1000 B#
b1000 O#
b1000 j#
b100000 @"
b100000 Z"
b100000 i"
b100000 '"
b100000 r"
b100000 A#
b11100 ("
b11100 s"
b11100 @#
b1010 7"
b1010 |"
b1010 *#
b1010 =#
b11100 h
b11100 ;$
b11100 N"
b11100 `"
b11100 M#
b11100 i#
b11100 "$
b11100 :$
b111 `
b111 .$
b111 B$
b111 D"
b111 d"
b111 g"
b111 ,#
b111 N#
b111 A$
b11100 a
b11100 /$
b11100 @$
b11100 E"
b11100 c"
b11100 ?$
b1111 A"
b1111 e"
b1111 C$
b1111 I$
b110 V
b110 u"
b110 -#
b110 S#
b110 u#
b110 7$
b11000 W
b11000 6$
b11000 P$
b1001 -
b1001 E
b1001 W"
b1010 7
16
#190000
06
#195000
b100100 R"
b100100 ]"
b100100 y"
1w
1t
b10 x
b10 :#
b10 \#
b10 h#
0r
1<"
b10110 ="
b10110 <#
b10110 c#
b10110 g#
b0 u
b0 6#
b0 V#
b0 w#
b10000 )#
b1010 %#
b1010 >"
b1010 X"
b1010 k"
b0 &#
b10000 4
b10000 A
b10000 3
b10000 B
b10000 U"
b10000 ^"
b10000 {"
b10000 +#
b1001 ^#
b10000000010000 `#
b1000000000010000000000000 _#
b100000001000 b#
b10000 a#
b10000 l#
b11 f#
b10000 t#
b1001 X#
b11 [#
b10000 5#
b1001 2#
b10000 4#
b101100 ($
b1010 -
b1010 E
b1010 W"
b111 V
b111 u"
b111 -#
b111 S#
b111 u#
b111 7$
b11100 W
b11100 6$
b11100 P$
b100000 h
b100000 ;$
b100000 N"
b100000 `"
b100000 M#
b100000 i#
b100000 "$
b100000 :$
b1000 `
b1000 .$
b1000 B$
b1000 D"
b1000 d"
b1000 g"
b1000 ,#
b1000 N#
b1000 A$
b100000 a
b100000 /$
b100000 @$
b100000 E"
b100000 c"
b100000 ?$
b1010 j
b1010 2$
b1010 9$
b1010 Q"
b1010 _"
b1010 f"
b1010 }"
b1010 8$
b1010 G$
b1010 H$
16"
b1 ~
b1 l"
b1 ~"
b1 G#
b10000 ?"
b10000 Y"
b10000 j"
b10000 &"
b10000 q"
b10000 B#
b10000 O#
b10000 j#
b1 !"
b1 m"
b1 .#
b1 F#
b0 ""
b0 n"
b0 /#
b0 E#
b10000 0"
b10000 \"
b10000 v"
b10000 $#
b10000 >#
b1010 $"
b1010 o"
b1010 !#
b1010 D#
b0 %"
b0 p"
b0 "#
b0 C#
b100100 @"
b100100 Z"
b100100 i"
b100100 '"
b100100 r"
b100100 A#
b100000 ("
b100000 s"
b100000 @#
b10 *"
b10 ["
b10 ?#
1}
b11011 7"
b11011 |"
b11011 *#
b11011 =#
0#"
b101000 R#
b101000 n
b101000 8#
b101000 Y#
b101000 n#
b101000 !$
b1000000000010010010000011 p
b1000000000010010010000011 ]#
b1000000000010010010000011 }#
b100100 o
b100100 9#
b100100 Z#
b100100 ~#
b101100 k
b101100 z#
b101100 &$
b101100 '$
b1000000010101000100011 '
b1000000010101000100011 P
b1000000010101000100011 m
b1000000010101000100011 |#
b1000000010101000100011 )$
b1000000010101000100011 ,$
b101000 .
b101000 D
b101000 $
b101000 Q
b101000 l
b101000 {#
b101000 %$
b101000 *$
b101000 +$
b1011 7
16
#200000
06
#205000
b1010 R
b1010 t"
b1010 ##
b1010 T#
b1010 v#
b1010 R$
b10100 s
b10100 ;#
b10100 U#
b101000 R"
b101000 ]"
b101000 y"
1r
b10 x
b10 :#
b10 \#
b10 h#
0w
0t
1<"
b11011 ="
b11011 <#
b11011 c#
b11011 g#
b101 u
b101 6#
b101 V#
b101 w#
b110000 ($
b10100 ^#
b10000000000010 `#
b1000000010000000000000 _#
b10100 b#
b10 a#
b10 l#
b100011 f#
b10 t#
b10100 X#
b100011 [#
b10 5#
b10100 2#
b10 4#
b0 %#
b0 >"
b0 X"
b0 k"
b110000 k
b110000 z#
b110000 &$
b110000 '$
b1010000000010010100000011 '
b1010000000010010100000011 P
b1010000000010010100000011 m
b1010000000010010100000011 |#
b1010000000010010100000011 )$
b1010000000010010100000011 ,$
b101100 .
b101100 D
b101100 $
b101100 Q
b101100 l
b101100 {#
b101100 %$
b101100 *$
b101100 +$
b101100 R#
b101100 n
b101100 8#
b101100 Y#
b101100 n#
b101100 !$
b1000000010101000100011 p
b1000000010101000100011 ]#
b1000000010101000100011 }#
b101000 o
b101000 9#
b101000 Z#
b101000 ~#
b10000 ~
b10000 l"
b10000 ~"
b10000 G#
b1001 ?"
b1001 Y"
b1001 j"
b1001 &"
b1001 q"
b1001 B#
b1001 O#
b1001 j#
b10000 !"
b10000 m"
b10000 .#
b10000 F#
b0 $"
b0 o"
b0 !#
b0 D#
b101000 @"
b101000 Z"
b101000 i"
b101000 '"
b101000 r"
b101000 A#
b100100 ("
b100100 s"
b100100 @#
1,"
0}
b10110 7"
b10110 |"
b10110 *#
b10110 =#
1)"
1#"
b100100 h
b100100 ;$
b100100 N"
b100100 `"
b100100 M#
b100100 i#
b100100 "$
b100100 :$
b10000 `
b10000 .$
b10000 B$
b10000 D"
b10000 d"
b10000 g"
b10000 ,#
b10000 N#
b10000 A$
b10000 c
b10000 1$
b10000 =$
b10000 H"
b10000 a"
b10000 <$
b100100 a
b100100 /$
b100100 @$
b100100 E"
b100100 c"
b100100 ?$
b1010 A"
b1010 e"
b1010 C$
b1010 I$
b10000 j
b10000 2$
b10000 9$
b10000 Q"
b10000 _"
b10000 f"
b10000 }"
b10000 8$
b10000 G$
b10000 H$
b10 G"
b10 b"
b10 >$
b10 F$
1"
1B"
0_
0C"
b1000 V
b1000 u"
b1000 -#
b1000 S#
b1000 u#
b1000 7$
b100000 W
b100000 6$
b100000 P$
b1010 ^
b1010 3$
b1010 M$
b1011 -
b1011 E
b1011 W"
b1100 7
16
#210000
06
#215000
b1010 g
b1010 0$
b1010 D$
b1010 J$
b101100 R"
b101100 ]"
b101100 y"
1w
1t
b10 x
b10 :#
b10 \#
b10 h#
0r
1<"
b10110 ="
b10110 <#
b10110 c#
b10110 g#
b0 u
b0 6#
b0 V#
b0 w#
b0 R
b0 t"
b0 ##
b0 T#
b0 v#
b0 R$
b10100 )#
b101 %#
b101 >"
b101 X"
b101 k"
b10100 4
b10100 A
b10100 3
b10100 B
b10100 U"
b10100 ^"
b10100 {"
b10100 +#
b1010 ^#
b10000000010100 `#
b1010000000010000000000000 _#
b1010 b#
b10100 a#
b10100 l#
b11 f#
b10100 t#
b1010 X#
b11 [#
b10100 5#
b1010 2#
b10100 4#
b110100 ($
b1100 -
b1100 E
b1100 W"
b10000 V
b10000 u"
b10000 -#
b10000 S#
b10000 u#
b10000 7$
b10000 Z
b10000 4$
b10000 N$
b100100 W
b100100 6$
b100100 P$
b10000 ^
b10000 3$
b10000 M$
0#
0U
b1010 ,
b1010 F
b1010 V"
b1010 E$
b1010 K$
b101000 h
b101000 ;$
b101000 N"
b101000 `"
b101000 M#
b101000 i#
b101000 "$
b101000 :$
b1001 `
b1001 .$
b1001 B$
b1001 D"
b1001 d"
b1001 g"
b1001 ,#
b1001 N#
b1001 A$
b101000 a
b101000 /$
b101000 @$
b101000 E"
b101000 c"
b101000 ?$
b0 A"
b0 e"
b0 C$
b0 I$
1J"
0"
0B"
1b
1%
1F"
1_
1C"
b10 ~
b10 l"
b10 ~"
b10 G#
b10100 ?"
b10100 Y"
b10100 j"
b10100 &"
b10100 q"
b10100 B#
b10100 O#
b10100 j#
b10 !"
b10 m"
b10 .#
b10 F#
b10100 0"
b10100 \"
b10100 v"
b10100 $#
b10100 >#
b101 $"
b101 o"
b101 !#
b101 D#
b101100 @"
b101100 Z"
b101100 i"
b101100 '"
b101100 r"
b101100 A#
b101000 ("
b101000 s"
b101000 @#
0,"
1}
b11011 7"
b11011 |"
b11011 *#
b11011 =#
0)"
0#"
b110000 R#
b110000 n
b110000 8#
b110000 Y#
b110000 n#
b110000 !$
b1010000000010010100000011 p
b1010000000010010100000011 ]#
b1010000000010010100000011 }#
b101100 o
b101100 9#
b101100 Z#
b101100 ~#
b110100 k
b110100 z#
b110100 &$
b110100 '$
b1100100000000010110010011 '
b1100100000000010110010011 P
b1100100000000010110010011 m
b1100100000000010110010011 |#
b1100100000000010110010011 )$
b1100100000000010110010011 ,$
b110000 .
b110000 D
b110000 $
b110000 Q
b110000 l
b110000 {#
b110000 %$
b110000 *$
b110000 +$
b1101 7
16
#220000
06
#225000
b0 g
b0 0$
b0 D$
b0 J$
b110000 R"
b110000 ]"
b110000 y"
b0 x
b0 :#
b0 \#
b0 h#
0w
1t
1<"
b1011 ="
b1011 <#
b1011 c#
b1011 g#
b11001 s
b11001 ;#
b11001 U#
b111000 ($
b1011 ^#
b100000011000 `#
b1100100000000000000000000 _#
b100000001010 b#
b11001 a#
b11001 l#
b10011 f#
b0 d#
b11001 t#
b1011 X#
b10011 [#
b11001 5#
b1011 2#
b11001 4#
b0 %#
b0 >"
b0 X"
b0 k"
b1010 R
b1010 t"
b1010 ##
b1010 T#
b1010 v#
b1010 R$
b111000 k
b111000 z#
b111000 &$
b111000 '$
b101001001000011000110011 '
b101001001000011000110011 P
b101001001000011000110011 m
b101001001000011000110011 |#
b101001001000011000110011 )$
b101001001000011000110011 ,$
b110100 .
b110100 D
b110100 $
b110100 Q
b110100 l
b110100 {#
b110100 %$
b110100 *$
b110100 +$
b110100 R#
b110100 n
b110100 8#
b110100 Y#
b110100 n#
b110100 !$
b1100100000000010110010011 p
b1100100000000010110010011 ]#
b1100100000000010110010011 }#
b110000 o
b110000 9#
b110000 Z#
b110000 ~#
b10100 ~
b10100 l"
b10100 ~"
b10100 G#
b1010 ?"
b1010 Y"
b1010 j"
b1010 &"
b1010 q"
b1010 B#
b1010 O#
b1010 j#
b10100 !"
b10100 m"
b10100 .#
b10100 F#
b0 $"
b0 o"
b0 !#
b0 D#
b110000 @"
b110000 Z"
b110000 i"
b110000 '"
b110000 r"
b110000 A#
b101100 ("
b101100 s"
b101100 @#
1,"
0}
b10110 7"
b10110 |"
b10110 *#
b10110 =#
1)"
1#"
b101100 h
b101100 ;$
b101100 N"
b101100 `"
b101100 M#
b101100 i#
b101100 "$
b101100 :$
b10100 `
b10100 .$
b10100 B$
b10100 D"
b10100 d"
b10100 g"
b10100 ,#
b10100 N#
b10100 A$
b10100 c
b10100 1$
b10100 =$
b10100 H"
b10100 a"
b10100 <$
b101100 a
b101100 /$
b101100 @$
b101100 E"
b101100 c"
b101100 ?$
b101 A"
b101 e"
b101 C$
b101 I$
b10100 j
b10100 2$
b10100 9$
b10100 Q"
b10100 _"
b10100 f"
b10100 }"
b10100 8$
b10100 G$
b10100 H$
0J"
1"
1B"
0b
0%
0F"
0_
0C"
b1001 V
b1001 u"
b1001 -#
b1001 S#
b1001 u#
b1001 7$
b101000 W
b101000 6$
b101000 P$
b1010 Y
b1010 5$
b1010 O$
1X
1#
1U
b1101 -
b1101 E
b1101 W"
1@
b100 =
b100 9
b1110 7
16
#230000
06
#235000
b101 g
b101 0$
b101 D$
b101 J$
b110100 R"
b110100 ]"
b110100 y"
1t
0<"
b1 ="
b1 <#
b1 c#
b1 g#
b1111 u
b1111 6#
b1111 V#
b1111 w#
b1010 v
b1010 7#
b1010 W#
b1010 x#
b0 s
b0 ;#
b0 U#
b0 R
b0 t"
b0 ##
b0 T#
b0 v#
b0 R$
b11001 )#
b11001 4
b11001 A
b11001 3
b11001 B
b11001 U"
b11001 ^"
b11001 {"
b11001 +#
b1100 ^#
b1001000000000001010 `#
b101001001000000000000000 _#
b1100 b#
b1010 a#
b1010 l#
b1001 k#
b110011 f#
b1010 t#
b1001 s#
b1100 X#
b110011 [#
b1010 5#
b1100 2#
b1010 4#
b1001 3#
b111100 ($
b1110 -
b1110 E
b1110 W"
b10100 V
b10100 u"
b10100 -#
b10100 S#
b10100 u#
b10100 7$
b10100 Z
b10100 4$
b10100 N$
b101100 W
b101100 6$
b101100 P$
b0 Y
b0 5$
b0 O$
b10100 ^
b10100 3$
b10100 M$
0X
0#
0U
b110000 h
b110000 ;$
b110000 N"
b110000 `"
b110000 M#
b110000 i#
b110000 "$
b110000 :$
b1010 `
b1010 .$
b1010 B$
b1010 D"
b1010 d"
b1010 g"
b1010 ,#
b1010 N#
b1010 A$
b110000 a
b110000 /$
b110000 @$
b110000 E"
b110000 c"
b110000 ?$
b0 A"
b0 e"
b0 C$
b0 I$
1J"
0"
0B"
1b
1%
1F"
1_
1C"
b11001 ~
b11001 l"
b11001 ~"
b11001 G#
b1011 ?"
b1011 Y"
b1011 j"
b1011 &"
b1011 q"
b1011 B#
b1011 O#
b1011 j#
b11001 !"
b11001 m"
b11001 .#
b11001 F#
b11001 0"
b11001 \"
b11001 v"
b11001 $#
b11001 >#
b110100 @"
b110100 Z"
b110100 i"
b110100 '"
b110100 r"
b110100 A#
b110000 ("
b110000 s"
b110000 @#
b0 *"
b0 ["
b0 ?#
0,"
b1011 7"
b1011 |"
b1011 *#
b1011 =#
0)"
b1010 (
b1010 N
b1010 J
b1010 L#
b1010 r#
b111000 R#
b111000 n
b111000 8#
b111000 Y#
b111000 n#
b111000 !$
b101001001000011000110011 p
b101001001000011000110011 ]#
b101001001000011000110011 }#
b110100 o
b110100 9#
b110100 Z#
b110100 ~#
b111100 k
b111100 z#
b111100 &$
b111100 '$
b10011 '
b10011 P
b10011 m
b10011 |#
b10011 )$
b10011 ,$
b111000 .
b111000 D
b111000 $
b111000 Q
b111000 l
b111000 {#
b111000 %$
b111000 *$
b111000 +$
b1111 7
16
#240000
06
#245000
b111000 R"
b111000 ]"
b111000 y"
b0 g
b0 0$
b0 D$
b0 J$
b101 %#
b101 >"
b101 X"
b101 k"
1<"
1t
b1011 ="
b1011 <#
b1011 c#
b1011 g#
b0 u
b0 6#
b0 V#
b0 w#
b0 v
b0 7#
b0 W#
b0 x#
b1111 4
b1111 A
b1111 3
b1111 B
b1111 U"
b1111 ^"
b1111 {"
b1111 +#
b1000000 ($
b0 ^#
b0 `#
b0 _#
b0 b#
b0 a#
b0 l#
b0 k#
b10011 f#
b0 t#
b0 s#
b0 X#
b10011 [#
b0 5#
b0 2#
b0 4#
b0 3#
b101 )#
b1010 &#
b101 R
b101 t"
b101 ##
b101 T#
b101 v#
b101 R$
b1 w"
b1 '#
b1 1#
b1000000 k
b1000000 z#
b1000000 &$
b1000000 '$
b111100 .
b111100 D
b111100 $
b111100 Q
b111100 l
b111100 {#
b111100 %$
b111100 *$
b111100 +$
b111100 R#
b111100 n
b111100 8#
b111100 Y#
b111100 n#
b111100 !$
b10011 p
b10011 ]#
b10011 }#
b111000 o
b111000 9#
b111000 Z#
b111000 ~#
06"
b1010 ~
b1010 l"
b1010 ~"
b1010 G#
b1100 ?"
b1100 Y"
b1100 j"
b1100 &"
b1100 q"
b1100 B#
b1100 O#
b1100 j#
b1010 !"
b1010 m"
b1010 .#
b1010 F#
b1001 ""
b1001 n"
b1001 /#
b1001 E#
b0 0"
b0 \"
b0 v"
b0 $#
b0 >#
b1111 $"
b1111 o"
b1111 !#
b1111 D#
b1010 %"
b1010 p"
b1010 "#
b1010 C#
b111000 @"
b111000 Z"
b111000 i"
b111000 '"
b111000 r"
b111000 A#
b110100 ("
b110100 s"
b110100 @#
b1 7"
b1 |"
b1 *#
b1 =#
b110100 h
b110100 ;$
b110100 N"
b110100 `"
b110100 M#
b110100 i#
b110100 "$
b110100 :$
b1011 `
b1011 .$
b1011 B$
b1011 D"
b1011 d"
b1011 g"
b1011 ,#
b1011 N#
b1011 A$
b11001 c
b11001 1$
b11001 =$
b11001 H"
b11001 a"
b11001 <$
b110100 a
b110100 /$
b110100 @$
b110100 E"
b110100 c"
b110100 ?$
b11001 j
b11001 2$
b11001 9$
b11001 Q"
b11001 _"
b11001 f"
b11001 }"
b11001 8$
b11001 G$
b11001 H$
b0 G"
b0 b"
b0 >$
b0 F$
0J"
0b
0%
0F"
b1010 V
b1010 u"
b1010 -#
b1010 S#
b1010 u#
b1010 7$
b110000 W
b110000 6$
b110000 P$
b101 Y
b101 5$
b101 O$
1X
1#
1U
b1111 -
b1111 E
b1111 W"
1?
b101 =
b101 9
b10000 7
16
#250000
06
#255000
b111100 R"
b111100 ]"
b111100 y"
b11001 R
b11001 t"
b11001 ##
b11001 T#
b11001 v#
b11001 R$
b0 %#
b0 >"
b0 X"
b0 k"
0z"
b0 )#
b0 w"
b0 '#
b0 1#
b0 &#
b0 4
b0 A
b0 3
b0 B
b0 U"
b0 ^"
b0 {"
b0 +#
b1000100 ($
b10000 -
b10000 E
b10000 W"
b1011 V
b1011 u"
b1011 -#
b1011 S#
b1011 u#
b1011 7$
b11001 Z
b11001 4$
b11001 N$
b110100 W
b110100 6$
b110100 P$
b0 Y
b0 5$
b0 O$
b11001 ^
b11001 3$
b11001 M$
0X
b111000 h
b111000 ;$
b111000 N"
b111000 `"
b111000 M#
b111000 i#
b111000 "$
b111000 :$
b1100 `
b1100 .$
b1100 B$
b1100 D"
b1100 d"
b1100 g"
b1100 ,#
b1100 N#
b1100 A$
b0 c
b0 1$
b0 =$
b0 H"
b0 a"
b0 <$
b111000 a
b111000 /$
b111000 @$
b111000 E"
b111000 c"
b111000 ?$
b101 A"
b101 e"
b101 C$
b101 I$
b1111 j
b1111 2$
b1111 9$
b1111 Q"
b1111 _"
b1111 f"
b1111 }"
b1111 8$
b1111 G$
b1111 H$
16"
b0 ~
b0 l"
b0 ~"
b0 G#
b0 ?"
b0 Y"
b0 j"
b0 &"
b0 q"
b0 B#
b0 O#
b0 j#
b0 !"
b0 m"
b0 .#
b0 F#
b0 ""
b0 n"
b0 /#
b0 E#
b0 $"
b0 o"
b0 !#
b0 D#
b0 %"
b0 p"
b0 "#
b0 C#
b111100 @"
b111100 Z"
b111100 i"
b111100 '"
b111100 r"
b111100 A#
b111000 ("
b111000 s"
b111000 @#
b1011 7"
b1011 |"
b1011 *#
b1011 =#
b101 *
b101 L
b101 G
b101 J#
b101 p#
b1000000 R#
b1000000 n
b1000000 8#
b1000000 Y#
b1000000 n#
b1000000 !$
b111100 o
b111100 9#
b111100 Z#
b111100 ~#
b1000100 k
b1000100 z#
b1000100 &$
b1000100 '$
b1000000 .
b1000000 D
b1000000 $
b1000000 Q
b1000000 l
b1000000 {#
b1000000 %$
b1000000 *$
b1000000 +$
b10001 7
16
#260000
06
#265000
b1111 R
b1111 t"
b1111 ##
b1111 T#
b1111 v#
b1111 R$
b1000000 R"
b1000000 ]"
b1000000 y"
b1001000 ($
b1001000 k
b1001000 z#
b1001000 &$
b1001000 '$
b1000100 .
b1000100 D
b1000100 $
b1000100 Q
b1000100 l
b1000100 {#
b1000100 %$
b1000100 *$
b1000100 +$
b1000100 R#
b1000100 n
b1000100 8#
b1000100 Y#
b1000100 n#
b1000100 !$
b1000000 o
b1000000 9#
b1000000 Z#
b1000000 ~#
b1000000 @"
b1000000 Z"
b1000000 i"
b1000000 '"
b1000000 r"
b1000000 A#
b111100 ("
b111100 s"
b111100 @#
b111100 h
b111100 ;$
b111100 N"
b111100 `"
b111100 M#
b111100 i#
b111100 "$
b111100 :$
b0 `
b0 .$
b0 B$
b0 D"
b0 d"
b0 g"
b0 ,#
b0 N#
b0 A$
b111100 a
b111100 /$
b111100 @$
b111100 E"
b111100 c"
b111100 ?$
b0 A"
b0 e"
b0 C$
b0 I$
b0 j
b0 2$
b0 9$
b0 Q"
b0 _"
b0 f"
b0 }"
b0 8$
b0 G$
b0 H$
b1100 V
b1100 u"
b1100 -#
b1100 S#
b1100 u#
b1100 7$
b0 Z
b0 4$
b0 N$
b111000 W
b111000 6$
b111000 P$
b1111 ^
b1111 3$
b1111 M$
b10001 -
b10001 E
b10001 W"
15
1>
b110 =
b110 9
b10010 7
16
#270000
06
#275000
b0 R
b0 t"
b0 ##
b0 T#
b0 v#
b0 R$
b1000100 R"
b1000100 ]"
b1000100 y"
b1001100 ($
b10010 -
b10010 E
b10010 W"
b0 V
b0 u"
b0 -#
b0 S#
b0 u#
b0 7$
b111100 W
b111100 6$
b111100 P$
b0 ^
b0 3$
b0 M$
b1000000 h
b1000000 ;$
b1000000 N"
b1000000 `"
b1000000 M#
b1000000 i#
b1000000 "$
b1000000 :$
b1000000 a
b1000000 /$
b1000000 @$
b1000000 E"
b1000000 c"
b1000000 ?$
b1000100 @"
b1000100 Z"
b1000100 i"
b1000100 '"
b1000100 r"
b1000100 A#
b1000000 ("
b1000000 s"
b1000000 @#
b1001000 R#
b1001000 n
b1001000 8#
b1001000 Y#
b1001000 n#
b1001000 !$
b1000100 o
b1000100 9#
b1000100 Z#
b1000100 ~#
b1001100 k
b1001100 z#
b1001100 &$
b1001100 '$
b1001000 .
b1001000 D
b1001000 $
b1001000 Q
b1001000 l
b1001000 {#
b1001000 %$
b1001000 *$
b1001000 +$
16
r100 S$
