// Seed: 3629052623
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  tri id_14;
  final $display(1, 1, 1'h0, 1, id_4[1], (id_14), 'b0);
  supply1 id_15;
  wire id_16;
  wire id_17;
  always @(posedge 1'h0 or posedge id_10) begin : LABEL_0
    id_8 <= 1'd0;
  end
  assign id_15 = 1;
  module_0 modCall_1 (
      id_6,
      id_17,
      id_3,
      id_17,
      id_16
  );
endmodule
