ARM GAS  /tmp/cczD1aNJ.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"dma.c"
  12              		.text
  13              		.section	.text.dma_init,"ax",%progbits
  14              		.align	1
  15              		.global	dma_init
  16              		.arch armv7-m
  17              		.syntax unified
  18              		.thumb
  19              		.thumb_func
  20              		.fpu softvfp
  22              	dma_init:
  23              		@ args = 0, pretend = 0, frame = 8
  24              		@ frame_needed = 0, uses_anonymous_args = 0
  25              		@ link register save eliminated.
  26 0000 0120     		movs	r0, #1
  27 0002 064B     		ldr	r3, .L2
  28 0004 82B0     		sub	sp, sp, #8
  29 0006 5A69     		ldr	r2, [r3, #20]
  30 0008 42F00102 		orr	r2, r2, #1
  31 000c 5A61     		str	r2, [r3, #20]
  32 000e 5B69     		ldr	r3, [r3, #20]
  33 0010 03F00103 		and	r3, r3, #1
  34 0014 0193     		str	r3, [sp, #4]
  35 0016 019B     		ldr	r3, [sp, #4]
  36 0018 02B0     		add	sp, sp, #8
  37              		@ sp needed
  38 001a 7047     		bx	lr
  39              	.L3:
  40              		.align	2
  41              	.L2:
  42 001c 00100240 		.word	1073876992
  44              		.section	.text.dma_init_spi_rx,"ax",%progbits
  45              		.align	1
  46              		.global	dma_init_spi_rx
  47              		.syntax unified
  48              		.thumb
  49              		.thumb_func
  50              		.fpu softvfp
  52              	dma_init_spi_rx:
  53              		@ args = 0, pretend = 0, frame = 0
  54              		@ frame_needed = 0, uses_anonymous_args = 0
  55              		@ link register save eliminated.
  56 0000 8022     		movs	r2, #128
  57 0002 0021     		movs	r1, #0
  58 0004 054B     		ldr	r3, .L5
  59 0006 0C20     		movs	r0, #12
  60 0008 D961     		str	r1, [r3, #28]
ARM GAS  /tmp/cczD1aNJ.s 			page 2


  61 000a DA61     		str	r2, [r3, #28]
  62 000c DA69     		ldr	r2, [r3, #28]
  63 000e 42F00202 		orr	r2, r2, #2
  64 0012 DA61     		str	r2, [r3, #28]
  65 0014 024A     		ldr	r2, .L5+4
  66 0016 5A62     		str	r2, [r3, #36]
  67 0018 FFF7FEBF 		b	irq_enable
  68              	.L6:
  69              		.align	2
  70              	.L5:
  71 001c 00000240 		.word	1073872896
  72 0020 0C300140 		.word	1073819660
  74              		.section	.text.dma_init_spi_tx,"ax",%progbits
  75              		.align	1
  76              		.global	dma_init_spi_tx
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  80              		.fpu softvfp
  82              	dma_init_spi_tx:
  83              		@ args = 0, pretend = 0, frame = 0
  84              		@ frame_needed = 0, uses_anonymous_args = 0
  85              		@ link register save eliminated.
  86 0000 9022     		movs	r2, #144
  87 0002 0021     		movs	r1, #0
  88 0004 054B     		ldr	r3, .L8
  89 0006 0D20     		movs	r0, #13
  90 0008 1963     		str	r1, [r3, #48]
  91 000a 1A63     		str	r2, [r3, #48]
  92 000c 1A6B     		ldr	r2, [r3, #48]
  93 000e 42F00202 		orr	r2, r2, #2
  94 0012 1A63     		str	r2, [r3, #48]
  95 0014 024A     		ldr	r2, .L8+4
  96 0016 9A63     		str	r2, [r3, #56]
  97 0018 FFF7FEBF 		b	irq_enable
  98              	.L9:
  99              		.align	2
 100              	.L8:
 101 001c 00000240 		.word	1073872896
 102 0020 0C300140 		.word	1073819660
 104              		.section	.text.dma_spi_rx_start,"ax",%progbits
 105              		.align	1
 106              		.global	dma_spi_rx_start
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 110              		.fpu softvfp
 112              	dma_spi_rx_start:
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115              		@ link register save eliminated.
 116 0000 0022     		movs	r2, #0
 117 0002 074B     		ldr	r3, .L11
 118 0004 1A70     		strb	r2, [r3]
 119 0006 074B     		ldr	r3, .L11+4
 120 0008 5A68     		ldr	r2, [r3, #4]
 121 000a 42F0F002 		orr	r2, r2, #240
ARM GAS  /tmp/cczD1aNJ.s 			page 3


 122 000e 5A60     		str	r2, [r3, #4]
 123 0010 9862     		str	r0, [r3, #40]
 124 0012 1962     		str	r1, [r3, #32]
 125 0014 DA69     		ldr	r2, [r3, #28]
 126 0016 42F00102 		orr	r2, r2, #1
 127 001a DA61     		str	r2, [r3, #28]
 128 001c 7047     		bx	lr
 129              	.L12:
 130 001e 00BF     		.align	2
 131              	.L11:
 132 0020 00000000 		.word	.LANCHOR0
 133 0024 00000240 		.word	1073872896
 135              		.section	.text.dma_spi_tx_start,"ax",%progbits
 136              		.align	1
 137              		.global	dma_spi_tx_start
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 141              		.fpu softvfp
 143              	dma_spi_tx_start:
 144              		@ args = 0, pretend = 0, frame = 0
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146              		@ link register save eliminated.
 147 0000 0022     		movs	r2, #0
 148 0002 074B     		ldr	r3, .L14
 149 0004 1A70     		strb	r2, [r3]
 150 0006 074B     		ldr	r3, .L14+4
 151 0008 5A68     		ldr	r2, [r3, #4]
 152 000a 42F47062 		orr	r2, r2, #3840
 153 000e 5A60     		str	r2, [r3, #4]
 154 0010 D863     		str	r0, [r3, #60]
 155 0012 5963     		str	r1, [r3, #52]
 156 0014 1A6B     		ldr	r2, [r3, #48]
 157 0016 42F00102 		orr	r2, r2, #1
 158 001a 1A63     		str	r2, [r3, #48]
 159 001c 7047     		bx	lr
 160              	.L15:
 161 001e 00BF     		.align	2
 162              	.L14:
 163 0020 00000000 		.word	.LANCHOR1
 164 0024 00000240 		.word	1073872896
 166              		.section	.text.dma_spi_rx_done,"ax",%progbits
 167              		.align	1
 168              		.global	dma_spi_rx_done
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 172              		.fpu softvfp
 174              	dma_spi_rx_done:
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		@ link register save eliminated.
 178 0000 014B     		ldr	r3, .L17
 179 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 180 0004 7047     		bx	lr
 181              	.L18:
 182 0006 00BF     		.align	2
ARM GAS  /tmp/cczD1aNJ.s 			page 4


 183              	.L17:
 184 0008 00000000 		.word	.LANCHOR0
 186              		.section	.text.dma_spi_tx_done,"ax",%progbits
 187              		.align	1
 188              		.global	dma_spi_tx_done
 189              		.syntax unified
 190              		.thumb
 191              		.thumb_func
 192              		.fpu softvfp
 194              	dma_spi_tx_done:
 195              		@ args = 0, pretend = 0, frame = 0
 196              		@ frame_needed = 0, uses_anonymous_args = 0
 197              		@ link register save eliminated.
 198 0000 014B     		ldr	r3, .L20
 199 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 200 0004 7047     		bx	lr
 201              	.L21:
 202 0006 00BF     		.align	2
 203              	.L20:
 204 0008 00000000 		.word	.LANCHOR1
 206              		.section	.text.DMA1_Channel2_IRQHandler,"ax",%progbits
 207              		.align	1
 208              		.global	DMA1_Channel2_IRQHandler
 209              		.syntax unified
 210              		.thumb
 211              		.thumb_func
 212              		.fpu softvfp
 214              	DMA1_Channel2_IRQHandler:
 215              		@ args = 0, pretend = 0, frame = 0
 216              		@ frame_needed = 0, uses_anonymous_args = 0
 217              		@ link register save eliminated.
 218 0000 124B     		ldr	r3, .L44
 219 0002 1968     		ldr	r1, [r3]
 220 0004 DA69     		ldr	r2, [r3, #28]
 221 0006 4806     		lsls	r0, r1, #25
 222 0008 05D5     		bpl	.L23
 223 000a 5007     		lsls	r0, r2, #29
 224 000c 42BF     		ittt	mi
 225 000e 5868     		ldrmi	r0, [r3, #4]
 226 0010 40F04000 		orrmi	r0, r0, #64
 227 0014 5860     		strmi	r0, [r3, #4]
 228              	.L23:
 229 0016 8B06     		lsls	r3, r1, #26
 230 0018 0DD5     		bpl	.L24
 231 001a 9007     		lsls	r0, r2, #30
 232 001c 0BD5     		bpl	.L24
 233 001e 0B4B     		ldr	r3, .L44
 234 0020 D869     		ldr	r0, [r3, #28]
 235 0022 20F00100 		bic	r0, r0, #1
 236 0026 D861     		str	r0, [r3, #28]
 237 0028 5868     		ldr	r0, [r3, #4]
 238 002a 40F02000 		orr	r0, r0, #32
 239 002e 5860     		str	r0, [r3, #4]
 240 0030 0120     		movs	r0, #1
 241 0032 074B     		ldr	r3, .L44+4
 242 0034 1870     		strb	r0, [r3]
 243              	.L24:
ARM GAS  /tmp/cczD1aNJ.s 			page 5


 244 0036 0906     		lsls	r1, r1, #24
 245 0038 06D5     		bpl	.L22
 246 003a 1307     		lsls	r3, r2, #28
 247 003c 41BF     		itttt	mi
 248 003e 034A     		ldrmi	r2, .L44
 249 0040 5368     		ldrmi	r3, [r2, #4]
 250 0042 43F08003 		orrmi	r3, r3, #128
 251 0046 5360     		strmi	r3, [r2, #4]
 252              	.L22:
 253 0048 7047     		bx	lr
 254              	.L45:
 255 004a 00BF     		.align	2
 256              	.L44:
 257 004c 00000240 		.word	1073872896
 258 0050 00000000 		.word	.LANCHOR0
 260              		.section	.text.DMA1_Channel3_IRQHandler,"ax",%progbits
 261              		.align	1
 262              		.global	DMA1_Channel3_IRQHandler
 263              		.syntax unified
 264              		.thumb
 265              		.thumb_func
 266              		.fpu softvfp
 268              	DMA1_Channel3_IRQHandler:
 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              		@ link register save eliminated.
 272 0000 124B     		ldr	r3, .L68
 273 0002 1968     		ldr	r1, [r3]
 274 0004 1A6B     		ldr	r2, [r3, #48]
 275 0006 4805     		lsls	r0, r1, #21
 276 0008 05D5     		bpl	.L47
 277 000a 5007     		lsls	r0, r2, #29
 278 000c 42BF     		ittt	mi
 279 000e 5868     		ldrmi	r0, [r3, #4]
 280 0010 40F48060 		orrmi	r0, r0, #1024
 281 0014 5860     		strmi	r0, [r3, #4]
 282              	.L47:
 283 0016 8B05     		lsls	r3, r1, #22
 284 0018 0DD5     		bpl	.L48
 285 001a 9007     		lsls	r0, r2, #30
 286 001c 0BD5     		bpl	.L48
 287 001e 0B4B     		ldr	r3, .L68
 288 0020 186B     		ldr	r0, [r3, #48]
 289 0022 20F00100 		bic	r0, r0, #1
 290 0026 1863     		str	r0, [r3, #48]
 291 0028 5868     		ldr	r0, [r3, #4]
 292 002a 40F40070 		orr	r0, r0, #512
 293 002e 5860     		str	r0, [r3, #4]
 294 0030 0120     		movs	r0, #1
 295 0032 074B     		ldr	r3, .L68+4
 296 0034 1870     		strb	r0, [r3]
 297              	.L48:
 298 0036 0905     		lsls	r1, r1, #20
 299 0038 06D5     		bpl	.L46
 300 003a 1307     		lsls	r3, r2, #28
 301 003c 41BF     		itttt	mi
 302 003e 034A     		ldrmi	r2, .L68
ARM GAS  /tmp/cczD1aNJ.s 			page 6


 303 0040 5368     		ldrmi	r3, [r2, #4]
 304 0042 43F40063 		orrmi	r3, r3, #2048
 305 0046 5360     		strmi	r3, [r2, #4]
 306              	.L46:
 307 0048 7047     		bx	lr
 308              	.L69:
 309 004a 00BF     		.align	2
 310              	.L68:
 311 004c 00000240 		.word	1073872896
 312 0050 00000000 		.word	.LANCHOR1
 314              		.section	.bss._dma_spi_rx_done,"aw",%nobits
 315              		.set	.LANCHOR0,. + 0
 318              	_dma_spi_rx_done:
 319 0000 00       		.space	1
 320              		.section	.bss._dma_spi_tx_done,"aw",%nobits
 321              		.set	.LANCHOR1,. + 0
 324              	_dma_spi_tx_done:
 325 0000 00       		.space	1
 326              		.ident	"GCC: (15:10.3-2021.07-4) 10.3.1 20210621 (release)"
ARM GAS  /tmp/cczD1aNJ.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dma.c
     /tmp/cczD1aNJ.s:14     .text.dma_init:0000000000000000 $t
     /tmp/cczD1aNJ.s:22     .text.dma_init:0000000000000000 dma_init
     /tmp/cczD1aNJ.s:42     .text.dma_init:000000000000001c $d
     /tmp/cczD1aNJ.s:45     .text.dma_init_spi_rx:0000000000000000 $t
     /tmp/cczD1aNJ.s:52     .text.dma_init_spi_rx:0000000000000000 dma_init_spi_rx
     /tmp/cczD1aNJ.s:71     .text.dma_init_spi_rx:000000000000001c $d
     /tmp/cczD1aNJ.s:75     .text.dma_init_spi_tx:0000000000000000 $t
     /tmp/cczD1aNJ.s:82     .text.dma_init_spi_tx:0000000000000000 dma_init_spi_tx
     /tmp/cczD1aNJ.s:101    .text.dma_init_spi_tx:000000000000001c $d
     /tmp/cczD1aNJ.s:105    .text.dma_spi_rx_start:0000000000000000 $t
     /tmp/cczD1aNJ.s:112    .text.dma_spi_rx_start:0000000000000000 dma_spi_rx_start
     /tmp/cczD1aNJ.s:132    .text.dma_spi_rx_start:0000000000000020 $d
     /tmp/cczD1aNJ.s:136    .text.dma_spi_tx_start:0000000000000000 $t
     /tmp/cczD1aNJ.s:143    .text.dma_spi_tx_start:0000000000000000 dma_spi_tx_start
     /tmp/cczD1aNJ.s:163    .text.dma_spi_tx_start:0000000000000020 $d
     /tmp/cczD1aNJ.s:167    .text.dma_spi_rx_done:0000000000000000 $t
     /tmp/cczD1aNJ.s:174    .text.dma_spi_rx_done:0000000000000000 dma_spi_rx_done
     /tmp/cczD1aNJ.s:184    .text.dma_spi_rx_done:0000000000000008 $d
     /tmp/cczD1aNJ.s:187    .text.dma_spi_tx_done:0000000000000000 $t
     /tmp/cczD1aNJ.s:194    .text.dma_spi_tx_done:0000000000000000 dma_spi_tx_done
     /tmp/cczD1aNJ.s:204    .text.dma_spi_tx_done:0000000000000008 $d
     /tmp/cczD1aNJ.s:207    .text.DMA1_Channel2_IRQHandler:0000000000000000 $t
     /tmp/cczD1aNJ.s:214    .text.DMA1_Channel2_IRQHandler:0000000000000000 DMA1_Channel2_IRQHandler
     /tmp/cczD1aNJ.s:257    .text.DMA1_Channel2_IRQHandler:000000000000004c $d
     /tmp/cczD1aNJ.s:261    .text.DMA1_Channel3_IRQHandler:0000000000000000 $t
     /tmp/cczD1aNJ.s:268    .text.DMA1_Channel3_IRQHandler:0000000000000000 DMA1_Channel3_IRQHandler
     /tmp/cczD1aNJ.s:311    .text.DMA1_Channel3_IRQHandler:000000000000004c $d
     /tmp/cczD1aNJ.s:318    .bss._dma_spi_rx_done:0000000000000000 _dma_spi_rx_done
     /tmp/cczD1aNJ.s:319    .bss._dma_spi_rx_done:0000000000000000 $d
     /tmp/cczD1aNJ.s:324    .bss._dma_spi_tx_done:0000000000000000 _dma_spi_tx_done
     /tmp/cczD1aNJ.s:325    .bss._dma_spi_tx_done:0000000000000000 $d

UNDEFINED SYMBOLS
irq_enable
