<h1 align="center">Hi there, I'm Murilo Mantovani 👋</h1>

<p align="center">
  🎓 Studying Computer Engineering at <strong>UFSCar</strong><br>
  💻 Focused on C, C++ and Python Development<br>
  🔧 Enthusiast of Hardware Description Languages (VHDL, Verilog, SystemVerilog)<br>
  🚀 Passionate about technology, embedded systems, and digital design
</p>

---

## 🔧 Technologies & Tools

<div align="center">
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/c/c-original.svg" alt="C" width="40" height="40"/>
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/cplusplus/cplusplus-original.svg" alt="C++" width="40" height="40"/>
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/python/python-original.svg" alt="Python" width="40" height="40"/>
</div>

---

## 📊 GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Mantovaniii&layout=compact&theme=tokyonight" >
</p>

---

## 📫 How to reach me

- ✉️ Email: murilomntvn@gmail.com
- 💼 [LinkedIn](https://www.linkedin.com/in/murilo-mantovani-169909306/)

---

<p align="center">
  🚀 Always learning, always growing!
</p>
