ISim log file
Running: D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\testmem_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/facu/Arquitecturas de las computadoras/Practico/tpfinal/PracticoFinal_MIPS/MIPS/testmem_isim_beh.wdb 
ISim P.15xf (signature 0xc3576ebc)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/facu/Arquitecturas de las computadoras/Practico/tpfinal/PracticoFinal_MIPS/MIPS/testmem.v" Line 30.  For instance testmem/uut/, width 13 of formal port addra is not equal to width 11 of actual variable addra. 
WARNING: File "D:/facu/Arquitecturas de las computadoras/Practico/tpfinal/PracticoFinal_MIPS/MIPS/testmem.v" Line 31.  For instance testmem/uut/, width 32 of formal port dina is not equal to width 16 of actual variable dina. 
WARNING: File "D:/facu/Arquitecturas de las computadoras/Practico/tpfinal/PracticoFinal_MIPS/MIPS/testmem.v" Line 34.  For instance testmem/uut/, width 32 of formal port douta is not equal to width 16 of actual signal douta.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module testmem.uut.inst.\native_mem_module.blk_mem_gen_v7_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
