module avsdpll (
    output wire CLK,
    input  wire VCO_IN,
    input  wire ENb_CP,
    input  wire ENb_VCO,
    input  wire REF
);
    // No internals â€“ black box for synthesis
endmodule

