[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/HierBitSelect/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 104
LIB: work
FILE: ${SURELOG_DIR}/tests/HierBitSelect/dut.sv
n<> u<103> t<Top_level_rule> c<1> l<1:1> el<7:1>
  n<> u<1> t<Null_rule> p<103> s<102> l<1:1>
  n<> u<102> t<Source_text> p<103> c<101> l<1:1> el<6:10>
    n<> u<101> t<Description> p<102> c<100> l<1:1> el<6:10>
      n<> u<100> t<Module_declaration> p<101> c<6> l<1:1> el<6:10>
        n<> u<6> t<Module_nonansi_header> p<100> c<2> s<34> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:11> el<1:11>
          n<> u<5> t<Port_list> p<6> l<1:11> el<1:13>
        n<> u<34> t<Module_item> p<100> c<33> s<72> l<3:1> el<3:38>
          n<> u<33> t<Non_port_module_item> p<34> c<32> l<3:1> el<3:38>
            n<> u<32> t<Module_or_generate_item> p<33> c<31> l<3:1> el<3:38>
              n<> u<31> t<Module_common_item> p<32> c<30> l<3:1> el<3:38>
                n<> u<30> t<Continuous_assign> p<31> c<29> l<3:1> el<3:38>
                  n<> u<29> t<Net_assignment_list> p<30> c<28> l<3:8> el<3:37>
                    n<> u<28> t<Net_assignment> p<29> c<23> l<3:8> el<3:37>
                      n<> u<23> t<Net_lvalue> p<28> c<8> s<27> l<3:8> el<3:30>
                        n<> u<8> t<Ps_or_hierarchical_identifier> p<23> c<7> s<22> l<3:8> el<3:21>
                          n<mido_bytes_in> u<7> t<STRING_CONST> p<8> l<3:8> el<3:21>
                        n<> u<22> t<Constant_select> p<23> c<21> l<3:21> el<3:30>
                          n<> u<21> t<Constant_bit_select> p<22> c<12> l<3:21> el<3:30>
                            n<> u<12> t<Constant_expression> p<21> c<11> s<16> l<3:22> el<3:23>
                              n<> u<11> t<Constant_primary> p<12> c<10> l<3:22> el<3:23>
                                n<> u<10> t<Primary_literal> p<11> c<9> l<3:22> el<3:23>
                                  n<1> u<9> t<INT_CONST> p<10> l<3:22> el<3:23>
                            n<> u<16> t<Constant_expression> p<21> c<15> s<20> l<3:25> el<3:26>
                              n<> u<15> t<Constant_primary> p<16> c<14> l<3:25> el<3:26>
                                n<> u<14> t<Primary_literal> p<15> c<13> l<3:25> el<3:26>
                                  n<2> u<13> t<INT_CONST> p<14> l<3:25> el<3:26>
                            n<> u<20> t<Constant_expression> p<21> c<19> l<3:28> el<3:29>
                              n<> u<19> t<Constant_primary> p<20> c<18> l<3:28> el<3:29>
                                n<> u<18> t<Primary_literal> p<19> c<17> l<3:28> el<3:29>
                                  n<3> u<17> t<INT_CONST> p<18> l<3:28> el<3:29>
                      n<> u<27> t<Expression> p<28> c<26> l<3:33> el<3:37>
                        n<> u<26> t<Primary> p<27> c<25> l<3:33> el<3:37>
                          n<> u<25> t<Primary_literal> p<26> c<24> l<3:33> el<3:37>
                            n<> u<24> t<Number_1Tickb0> p<25> l<3:33> el<3:37>
        n<> u<72> t<Module_item> p<100> c<71> s<98> l<4:1> el<4:44>
          n<> u<71> t<Non_port_module_item> p<72> c<70> l<4:1> el<4:44>
            n<> u<70> t<Module_or_generate_item> p<71> c<69> l<4:1> el<4:44>
              n<> u<69> t<Module_common_item> p<70> c<68> l<4:1> el<4:44>
                n<> u<68> t<Continuous_assign> p<69> c<67> l<4:1> el<4:44>
                  n<> u<67> t<Net_assignment_list> p<68> c<66> l<4:8> el<4:43>
                    n<> u<66> t<Net_assignment> p<67> c<61> l<4:8> el<4:43>
                      n<> u<61> t<Net_lvalue> p<66> c<36> s<65> l<4:8> el<4:29>
                        n<> u<36> t<Ps_or_hierarchical_identifier> p<61> c<35> s<60> l<4:8> el<4:15>
                          n<state_d> u<35> t<STRING_CONST> p<36> l<4:8> el<4:15>
                        n<> u<60> t<Constant_select> p<61> c<49> l<4:15> el<4:29>
                          n<> u<49> t<Constant_bit_select> p<60> c<40> s<59> l<4:15> el<4:24>
                            n<> u<40> t<Constant_expression> p<49> c<39> s<44> l<4:16> el<4:17>
                              n<> u<39> t<Constant_primary> p<40> c<38> l<4:16> el<4:17>
                                n<> u<38> t<Primary_literal> p<39> c<37> l<4:16> el<4:17>
                                  n<2> u<37> t<INT_CONST> p<38> l<4:16> el<4:17>
                            n<> u<44> t<Constant_expression> p<49> c<43> s<48> l<4:19> el<4:20>
                              n<> u<43> t<Constant_primary> p<44> c<42> l<4:19> el<4:20>
                                n<> u<42> t<Primary_literal> p<43> c<41> l<4:19> el<4:20>
                                  n<3> u<41> t<INT_CONST> p<42> l<4:19> el<4:20>
                            n<> u<48> t<Constant_expression> p<49> c<47> l<4:22> el<4:23>
                              n<> u<47> t<Constant_primary> p<48> c<46> l<4:22> el<4:23>
                                n<> u<46> t<Primary_literal> p<47> c<45> l<4:22> el<4:23>
                                  n<4> u<45> t<INT_CONST> p<46> l<4:22> el<4:23>
                          n<> u<59> t<Constant_part_select_range> p<60> c<58> l<4:25> el<4:28>
                            n<> u<58> t<Constant_range> p<59> c<53> l<4:25> el<4:28>
                              n<> u<53> t<Constant_expression> p<58> c<52> s<57> l<4:25> el<4:26>
                                n<> u<52> t<Constant_primary> p<53> c<51> l<4:25> el<4:26>
                                  n<> u<51> t<Primary_literal> p<52> c<50> l<4:25> el<4:26>
                                    n<5> u<50> t<INT_CONST> p<51> l<4:25> el<4:26>
                              n<> u<57> t<Constant_expression> p<58> c<56> l<4:27> el<4:28>
                                n<> u<56> t<Constant_primary> p<57> c<55> l<4:27> el<4:28>
                                  n<> u<55> t<Primary_literal> p<56> c<54> l<4:27> el<4:28>
                                    n<6> u<54> t<INT_CONST> p<55> l<4:27> el<4:28>
                      n<> u<65> t<Expression> p<66> c<64> l<4:32> el<4:43>
                        n<> u<64> t<Primary> p<65> c<63> l<4:32> el<4:43>
                          n<> u<63> t<Primary_literal> p<64> c<62> l<4:32> el<4:43>
                            n<8'b10101010> u<62> t<INT_CONST> p<63> l<4:32> el<4:43>
        n<> u<98> t<Module_item> p<100> c<97> s<99> l<5:1> el<5:38>
          n<> u<97> t<Non_port_module_item> p<98> c<96> l<5:1> el<5:38>
            n<> u<96> t<Module_or_generate_item> p<97> c<95> l<5:1> el<5:38>
              n<> u<95> t<Module_common_item> p<96> c<94> l<5:1> el<5:38>
                n<> u<94> t<Continuous_assign> p<95> c<93> l<5:1> el<5:38>
                  n<> u<93> t<Net_assignment_list> p<94> c<92> l<5:8> el<5:37>
                    n<> u<92> t<Net_assignment> p<93> c<87> l<5:8> el<5:37>
                      n<> u<87> t<Net_lvalue> p<92> c<74> s<91> l<5:8> el<5:23>
                        n<> u<74> t<Ps_or_hierarchical_identifier> p<87> c<73> s<86> l<5:8> el<5:16>
                          n<state_d1> u<73> t<STRING_CONST> p<74> l<5:8> el<5:16>
                        n<> u<86> t<Constant_select> p<87> c<75> l<5:16> el<5:23>
                          n<> u<75> t<Constant_bit_select> p<86> s<85> l<5:16> el<5:16>
                          n<> u<85> t<Constant_part_select_range> p<86> c<84> l<5:17> el<5:22>
                            n<> u<84> t<Constant_range> p<85> c<79> l<5:17> el<5:22>
                              n<> u<79> t<Constant_expression> p<84> c<78> s<83> l<5:17> el<5:19>
                                n<> u<78> t<Constant_primary> p<79> c<77> l<5:17> el<5:19>
                                  n<> u<77> t<Primary_literal> p<78> c<76> l<5:17> el<5:19>
                                    n<10> u<76> t<INT_CONST> p<77> l<5:17> el<5:19>
                              n<> u<83> t<Constant_expression> p<84> c<82> l<5:20> el<5:22>
                                n<> u<82> t<Constant_primary> p<83> c<81> l<5:20> el<5:22>
                                  n<> u<81> t<Primary_literal> p<82> c<80> l<5:20> el<5:22>
                                    n<11> u<80> t<INT_CONST> p<81> l<5:20> el<5:22>
                      n<> u<91> t<Expression> p<92> c<90> l<5:26> el<5:37>
                        n<> u<90> t<Primary> p<91> c<89> l<5:26> el<5:37>
                          n<> u<89> t<Primary_literal> p<90> c<88> l<5:26> el<5:37>
                            n<8'b10101010> u<88> t<INT_CONST> p<89> l<5:26> el<5:37>
        n<> u<99> t<ENDMODULE> p<100> l<6:1> el<6:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HierBitSelect/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/HierBitSelect/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              13
ContAssign                                             3
Design                                                 1
Identifier                                             1
Module                                                 1
ModuleTypespec                                         1
PartSelect                                             2
SourceFile                                             1
VarSelect                                              2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierBitSelect/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
    |vpiName:work@dut
  |vpiImportTypespec:
  \_LogicNet: (work@dut.mido_bytes_in), line:3:8, endln:3:30
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
    |vpiName:mido_bytes_in
    |vpiFullName:work@dut.mido_bytes_in
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.state_d), line:4:8, endln:4:29
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
    |vpiName:state_d
    |vpiFullName:work@dut.state_d
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.state_d1), line:5:17, endln:5:22
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
    |vpiName:state_d1
    |vpiFullName:work@dut.state_d1
    |vpiNetType:1
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.mido_bytes_in), line:3:8, endln:3:30
  |vpiNet:
  \_LogicNet: (work@dut.state_d), line:4:8, endln:4:29
  |vpiNet:
  \_LogicNet: (work@dut.state_d1), line:5:17, endln:5:22
  |vpiContAssign:
  \_ContAssign: , line:3:8, endln:3:37
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
    |vpiRhs:
    \_Constant: , line:3:33, endln:3:37
      |vpiParent:
      \_ContAssign: , line:3:8, endln:3:37
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_VarSelect: (work@dut.mido_bytes_in), line:3:8, endln:3:30
      |vpiParent:
      \_ContAssign: , line:3:8, endln:3:37
      |vpiName:mido_bytes_in
      |vpiFullName:work@dut.mido_bytes_in
      |vpiActual:
      \_LogicNet: (work@dut.mido_bytes_in), line:3:8, endln:3:30
      |vpiIndex:
      \_Constant: , line:3:22, endln:3:23
        |vpiParent:
        \_VarSelect: (work@dut.mido_bytes_in), line:3:8, endln:3:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiIndex:
      \_Constant: , line:3:25, endln:3:26
        |vpiParent:
        \_VarSelect: (work@dut.mido_bytes_in), line:3:8, endln:3:30
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiIndex:
      \_Constant: , line:3:28, endln:3:29
        |vpiParent:
        \_VarSelect: (work@dut.mido_bytes_in), line:3:8, endln:3:30
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:4:8, endln:4:43
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
    |vpiRhs:
    \_Constant: , line:4:32, endln:4:43
      |vpiParent:
      \_ContAssign: , line:4:8, endln:4:43
      |vpiDecompile:8'b10101010
      |vpiSize:8
      |BIN:10101010
      |vpiConstType:3
    |vpiLhs:
    \_VarSelect: (work@dut.state_d), line:4:8, endln:4:29
      |vpiParent:
      \_ContAssign: , line:4:8, endln:4:43
      |vpiName:state_d
      |vpiFullName:work@dut.state_d
      |vpiActual:
      \_LogicNet: (work@dut.state_d), line:4:8, endln:4:29
      |vpiIndex:
      \_Constant: , line:4:16, endln:4:17
        |vpiParent:
        \_VarSelect: (work@dut.state_d), line:4:8, endln:4:29
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiIndex:
      \_Constant: , line:4:19, endln:4:20
        |vpiParent:
        \_VarSelect: (work@dut.state_d), line:4:8, endln:4:29
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiIndex:
      \_Constant: , line:4:22, endln:4:23
        |vpiParent:
        \_VarSelect: (work@dut.state_d), line:4:8, endln:4:29
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiIndex:
      \_PartSelect: state_d (work@dut.state_d.state_d), line:4:25, endln:4:28
        |vpiParent:
        \_VarSelect: (work@dut.state_d), line:4:8, endln:4:29
        |vpiName:state_d
        |vpiFullName:work@dut.state_d.state_d
        |vpiDefName:state_d
        |vpiActual:
        \_LogicNet: (work@dut.state_d), line:4:8, endln:4:29
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_Constant: , line:4:25, endln:4:26
          |vpiParent:
          \_PartSelect: state_d (work@dut.state_d.state_d), line:4:25, endln:4:28
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:4:27, endln:4:28
          |vpiParent:
          \_PartSelect: state_d (work@dut.state_d.state_d), line:4:25, endln:4:28
          |vpiDecompile:6
          |vpiSize:64
          |UINT:6
          |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:5:8, endln:5:37
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
    |vpiRhs:
    \_Constant: , line:5:26, endln:5:37
      |vpiParent:
      \_ContAssign: , line:5:8, endln:5:37
      |vpiDecompile:8'b10101010
      |vpiSize:8
      |BIN:10101010
      |vpiConstType:3
    |vpiLhs:
    \_PartSelect: state_d1 (work@dut.state_d1), line:5:17, endln:5:22
      |vpiParent:
      \_ContAssign: , line:5:8, endln:5:37
      |vpiName:state_d1
      |vpiFullName:work@dut.state_d1
      |vpiDefName:state_d1
      |vpiActual:
      \_LogicNet: (work@dut.state_d1), line:5:17, endln:5:22
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:5:17, endln:5:19
        |vpiParent:
        \_PartSelect: state_d1 (work@dut.state_d1), line:5:17, endln:5:22
        |vpiDecompile:10
        |vpiSize:64
        |UINT:10
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:20, endln:5:22
        |vpiParent:
        \_PartSelect: state_d1 (work@dut.state_d1), line:5:17, endln:5:22
        |vpiDecompile:11
        |vpiSize:64
        |UINT:11
        |vpiConstType:9
|vpiTypedef:
\_ModuleTypespec: (dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierBitSelect/dut.sv, line:1:1, endln:6:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
