FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2015 MediaTek Inc.
 * Author: Andrew-CT Chen <andrew-ct.chen@mediatek.com>
 */

#include <linux/device.h>
#include <linux/module.h>
#include <linux/mod_devicetable.h>
/* bench 7531.3.0 ed1706fec47c */
/* bench 7531.3.1 48ce8d35f6d7 */
/* bench 10166.5.0 b1140dcbfb81 */
/* bench 10166.5.1 5a542579a791 */
/* bench 10166.5.2 e1f9ab09384f */
/* bench 10166.5.3 a244f089cdbc */
/* bench 10166.5.4 ec035d4dc67e */
/* bench 10166.5.5 c4f4e1bf3474 */
/* bench 10166.5.6 34781afe435b */
/* bench 10166.5.7 f64ff3dc6ce5 */
/* bench 10166.5.8 34302bccfd0e */
/* bench 10166.5.9 3cf41034d13c */
/* bench 10166.5.10 dcdeeb9ecec4 */
/* bench 10166.5.11 abd112c485cf */
/* bench 10166.5.12 2f6c7ec7a98a */
/* bench 10166.5.13 71dbd517912d */
/* bench 10166.5.14 4395895353e3 */
/* bench 7531.3.5 d3bdb64b98c8 */
/* bench 7531.3.6 9db00160e4ad */
/* bench 7531.3.7 cebfe801c650 */
/* bench 7531.3.8 6d17cc1c3550 */
/* bench 7531.3.9 f6ed8861f2cf */
#include <linux/io.h>
#include <linux/nvmem-provider.h>
#include <linux/platform_device.h>

struct mtk_efuse_priv {
	void __iomem *base;
};

static int mtk_reg_read(void *context,
			unsigned int reg, void *_val, size_t bytes)
{
	struct mtk_efuse_priv *priv = context;
	u32 *val = _val;
	int i = 0, words = bytes / 4;

	while (words--)
		*val++ = readl(priv->base + reg + (i++ * 4));

	return 0;
}

static int mtk_efuse_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct resource *res;
	struct nvmem_device *nvmem;
	struct nvmem_config econfig = {};
	struct mtk_efuse_priv *priv;

	priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
	if (!priv)
		return -ENOMEM;

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
/* bench 13253.5.0 17773c1f1ceb */
/* bench 13253.5.1 c293d0352eb4 */
/* bench 13253.5.2 391ea480124a */
/* bench 13253.5.3 ad76da8d22fa */
/* bench 13253.5.4 9736c17304e7 */
/* bench 13253.5.5 9714ac5b835d */
/* bench 13253.5.6 d329120f609d */
/* bench 13253.5.7 5623abf9dee1 */
/* bench 13253.5.8 db407594cb75 */
	if (IS_ERR(priv->base))
		return PTR_ERR(priv->base);

	econfig.stride = 4;
	econfig.word_size = 4;
	econfig.reg_read = mtk_reg_read;
	econfig.size = resource_size(res);
	econfig.priv = priv;
	econfig.dev = dev;
	nvmem = devm_nvmem_register(dev, &econfig);

	return PTR_ERR_OR_ZERO(nvmem);
}

static const struct of_device_id mtk_efuse_of_match[] = {
	{ .compatible = "mediatek,mt8173-efuse",},
	{ .compatible = "mediatek,efuse",},
	{/* sentinel */},
};
MODULE_DEVICE_TABLE(of, mtk_efuse_of_match);

static struct platform_driver mtk_efuse_driver = {
	.probe = mtk_efuse_probe,
	.driver = {
		.name = "mediatek,efuse",
		.of_match_table = mtk_efuse_of_match,
	},
};

static int __init mtk_efuse_init(void)
{
	int ret;

	ret = platform_driver_register(&mtk_efuse_driver);
	if (ret) {
		pr_err("Failed to register efuse driver\n");
		return ret;
	}

	return 0;
}

static void __exit mtk_efuse_exit(void)
/* bench 13176.4.0 ee6bce9e7e76 */
/* bench 13176.4.1 3325e35f8227 */
/* bench 13176.4.2 86e608e65c5e */
/* bench 13176.4.3 c78c7c1f8627 */
/* bench 13176.4.4 c01c584136c2 */
{
	return platform_driver_unregister(&mtk_efuse_driver);
}

subsys_initcall(mtk_efuse_init);
module_exit(mtk_efuse_exit);

MODULE_AUTHOR("Andrew-CT Chen <andrew-ct.chen@mediatek.com>");
MODULE_DESCRIPTION("Mediatek EFUSE driver");
MODULE_LICENSE("GPL v2");
