// Seed: 1512113980
module module_0 #(
    parameter id_31 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire module_0;
  wire  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  _id_31  ,  id_32  ;
  wire [id_31 : 1] id_33;
endmodule
module module_0 #(
    parameter id_1  = 32'd27,
    parameter id_17 = 32'd4,
    parameter id_23 = 32'd54,
    parameter id_30 = 32'd80,
    parameter id_4  = 32'd75
) (
    _id_1,
    module_1,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    _id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    _id_30,
    id_31,
    id_32
);
  inout logic [7:0] id_32;
  output wire id_31;
  input wire _id_30;
  inout wire id_29;
  inout wire id_28;
  output wire id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  input wire _id_23;
  input logic [7:0] id_22;
  inout wire id_21;
  output wire id_20;
  module_0 modCall_1 (
      id_24,
      id_12,
      id_5,
      id_9,
      id_11,
      id_21,
      id_25,
      id_21,
      id_28,
      id_26,
      id_21,
      id_5
  );
  output wire id_19;
  output wire id_18;
  input wire _id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire _id_4;
  output wire id_3;
  input wire id_2;
  inout wire _id_1;
  wire [1 : id_30] id_33;
  assign id_19 = id_32[id_4+id_17];
  localparam id_34 = 1;
  logic [id_23 : -1] id_35;
endmodule
