# Low-power-RTL-design-using-clock-gating-
The objective of this project is to introduce a smart, two-level power-saving system includes clock gating and frequency scaling for digital circuits called a "unified adaptive clock gating methodology".
