<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p124" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_124{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_124{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_124{left:110px;bottom:1082px;letter-spacing:-0.14px;}
#t4_124{left:129px;bottom:1082px;letter-spacing:-0.17px;}
#t5_124{left:173px;bottom:1082px;letter-spacing:-0.18px;word-spacing:1.18px;}
#t6_124{left:110px;bottom:1062px;letter-spacing:-0.17px;}
#t7_124{left:159px;bottom:1062px;letter-spacing:-0.14px;word-spacing:1.41px;}
#t8_124{left:110px;bottom:1041px;letter-spacing:-0.17px;}
#t9_124{left:154px;bottom:1041px;}
#ta_124{left:152px;bottom:996px;letter-spacing:0.03px;word-spacing:2.71px;}
#tb_124{left:395px;bottom:996px;letter-spacing:0.12px;}
#tc_124{left:441px;bottom:996px;letter-spacing:-0.02px;word-spacing:2.8px;}
#td_124{left:152px;bottom:978px;letter-spacing:0.01px;word-spacing:2.78px;}
#te_124{left:152px;bottom:960px;letter-spacing:0.05px;word-spacing:1.89px;}
#tf_124{left:362px;bottom:960px;letter-spacing:0.12px;}
#tg_124{left:407px;bottom:960px;word-spacing:2.22px;}
#th_124{left:152px;bottom:941px;letter-spacing:-0.01px;word-spacing:1.5px;}
#ti_124{left:152px;bottom:923px;letter-spacing:-0.01px;}
#tj_124{left:211px;bottom:923px;letter-spacing:0.1px;}
#tk_124{left:231px;bottom:923px;letter-spacing:0.03px;word-spacing:1.77px;}
#tl_124{left:478px;bottom:923px;letter-spacing:0.1px;}
#tm_124{left:498px;bottom:923px;}
#tn_124{left:508px;bottom:923px;letter-spacing:0.1px;}
#to_124{left:528px;bottom:923px;}
#tp_124{left:538px;bottom:923px;letter-spacing:0.1px;}
#tq_124{left:559px;bottom:923px;letter-spacing:0.1px;word-spacing:1.64px;}
#tr_124{left:598px;bottom:923px;letter-spacing:0.1px;}
#ts_124{left:619px;bottom:923px;letter-spacing:0.08px;}
#tt_124{left:177px;bottom:905px;word-spacing:3.61px;}
#tu_124{left:152px;bottom:887px;letter-spacing:0.03px;word-spacing:1.68px;}
#tv_124{left:739px;bottom:887px;letter-spacing:0.12px;}
#tw_124{left:779px;bottom:887px;}
#tx_124{left:152px;bottom:868px;letter-spacing:0.01px;word-spacing:1.15px;}
#ty_124{left:152px;bottom:850px;letter-spacing:-0.04px;word-spacing:2.07px;}
#tz_124{left:152px;bottom:832px;letter-spacing:0.12px;}
#t10_124{left:200px;bottom:832px;}
#t11_124{left:110px;bottom:795px;letter-spacing:-0.17px;}
#t12_124{left:159px;bottom:795px;letter-spacing:-0.13px;word-spacing:1.4px;}
#t13_124{left:190px;bottom:795px;letter-spacing:-1px;}
#t14_124{left:254px;bottom:795px;letter-spacing:-0.15px;word-spacing:1.4px;}
#t15_124{left:110px;bottom:775px;letter-spacing:-0.18px;word-spacing:1.47px;}
#t16_124{left:152px;bottom:730px;letter-spacing:0.05px;word-spacing:1.92px;}
#t17_124{left:152px;bottom:712px;letter-spacing:0.09px;word-spacing:1.64px;}
#t18_124{left:209px;bottom:712px;letter-spacing:0.12px;}
#t19_124{left:255px;bottom:712px;letter-spacing:-0.12px;word-spacing:2.09px;}
#t1a_124{left:404px;bottom:712px;letter-spacing:0.12px;}
#t1b_124{left:449px;bottom:712px;letter-spacing:-0.03px;word-spacing:1.9px;}
#t1c_124{left:110px;bottom:650px;letter-spacing:0.12px;}
#t1d_124{left:173px;bottom:650px;letter-spacing:0.1px;word-spacing:2.36px;}
#t1e_124{left:525px;bottom:650px;letter-spacing:0.14px;}
#t1f_124{left:581px;bottom:650px;}
#t1g_124{left:110px;bottom:605px;letter-spacing:-0.19px;}
#t1h_124{left:146px;bottom:605px;letter-spacing:-0.17px;}
#t1i_124{left:206px;bottom:605px;letter-spacing:-0.16px;word-spacing:3.46px;}
#t1j_124{left:791px;bottom:605px;letter-spacing:-0.15px;}
#t1k_124{left:820px;bottom:605px;}
#t1l_124{left:110px;bottom:584px;letter-spacing:-0.19px;word-spacing:3.37px;}
#t1m_124{left:395px;bottom:584px;letter-spacing:-0.18px;}
#t1n_124{left:455px;bottom:584px;letter-spacing:-0.19px;word-spacing:3.53px;}
#t1o_124{left:110px;bottom:563px;letter-spacing:-0.16px;word-spacing:1.01px;}
#t1p_124{left:110px;bottom:542px;letter-spacing:-0.15px;word-spacing:1.38px;}
#t1q_124{left:284px;bottom:542px;letter-spacing:-0.17px;}
#t1r_124{left:342px;bottom:542px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t1s_124{left:614px;bottom:542px;letter-spacing:-0.14px;}
#t1t_124{left:648px;bottom:542px;}
#t1u_124{left:220px;bottom:511px;letter-spacing:0.12px;}
#t1v_124{left:704px;bottom:511px;}
#t1w_124{left:446px;bottom:493px;letter-spacing:-0.16px;}
#t1x_124{left:434px;bottom:476px;letter-spacing:-0.21px;}
#t1y_124{left:253px;bottom:433px;letter-spacing:-0.13px;word-spacing:1.67px;}
#t1z_124{left:619px;bottom:433px;letter-spacing:-0.18px;}
#t20_124{left:671px;bottom:433px;letter-spacing:-0.11px;}
#t21_124{left:110px;bottom:393px;letter-spacing:-0.17px;}
#t22_124{left:169px;bottom:393px;letter-spacing:-0.13px;word-spacing:2.63px;}
#t23_124{left:202px;bottom:393px;letter-spacing:-1px;}
#t24_124{left:267px;bottom:393px;letter-spacing:-0.17px;word-spacing:2.67px;}
#t25_124{left:110px;bottom:372px;letter-spacing:-0.17px;word-spacing:1.43px;}
#t26_124{left:110px;bottom:312px;letter-spacing:0.13px;}
#t27_124{left:183px;bottom:312px;letter-spacing:0.11px;word-spacing:2.33px;}
#t28_124{left:768px;bottom:312px;letter-spacing:0.14px;}
#t29_124{left:815px;bottom:312px;}
#t2a_124{left:110px;bottom:266px;letter-spacing:-0.19px;}
#t2b_124{left:145px;bottom:266px;letter-spacing:-0.17px;}
#t2c_124{left:195px;bottom:266px;letter-spacing:-0.16px;word-spacing:2.12px;}
#t2d_124{left:769px;bottom:266px;letter-spacing:-0.15px;}
#t2e_124{left:805px;bottom:266px;letter-spacing:-0.13px;}
#t2f_124{left:110px;bottom:245px;letter-spacing:-0.19px;word-spacing:2.71px;}
#t2g_124{left:303px;bottom:245px;letter-spacing:-0.15px;}
#t2h_124{left:339px;bottom:245px;letter-spacing:-0.18px;word-spacing:2.8px;}
#t2i_124{left:110px;bottom:224px;letter-spacing:-0.16px;word-spacing:1.95px;}
#t2j_124{left:793px;bottom:224px;letter-spacing:-0.14px;}
#t2k_124{left:814px;bottom:224px;letter-spacing:-0.11px;}
#t2l_124{left:110px;bottom:204px;letter-spacing:-0.16px;word-spacing:0.43px;}
#t2m_124{left:224px;bottom:204px;letter-spacing:-0.17px;}
#t2n_124{left:259px;bottom:204px;letter-spacing:-0.16px;word-spacing:0.48px;}
#t2o_124{left:110px;bottom:183px;letter-spacing:-0.17px;word-spacing:2.22px;}
#t2p_124{left:110px;bottom:162px;letter-spacing:-0.17px;word-spacing:2.48px;}
#t2q_124{left:110px;bottom:142px;letter-spacing:-0.17px;word-spacing:1.27px;}
#t2r_124{left:343px;bottom:142px;letter-spacing:-0.17px;}
#t2s_124{left:404px;bottom:142px;letter-spacing:-0.16px;word-spacing:0.43px;}
#t2t_124{left:665px;bottom:142px;letter-spacing:-0.18px;}
#t2u_124{left:713px;bottom:142px;letter-spacing:-0.15px;word-spacing:0.38px;}
#t2v_124{left:110px;bottom:121px;letter-spacing:-0.13px;word-spacing:1.36px;}

.s1_124{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_124{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_124{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s4_124{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s5_124{font-size:15px;font-family:CMTT10_1gl;color:#000;}
.s6_124{font-size:15px;font-family:CMTI10_1gf;color:#000080;}
.s7_124{font-size:17px;font-family:CMBX10_1fg;color:#000;}
.s8_124{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s9_124{font-size:18px;font-family:CMTT12_1gn;color:#000;}
.sa_124{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.sb_124{font-size:12px;font-family:CMR8_1g3;color:#000;}
.sc_124{font-size:14px;font-family:CMTT9_1gr;color:#000;}
.sd_124{font-size:14px;font-family:CMR9_1g5;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts124" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT12_1gn;
	src: url("fonts/CMTT12_1gn.woff") format("woff");
}

@font-face {
	font-family: CMTT9_1gr;
	src: url("fonts/CMTT9_1gr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg124Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg124" style="-webkit-user-select: none;"><object width="935" height="1210" data="124/124.svg" type="image/svg+xml" id="pdf124" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_124" class="t s1_124">110 </span><span id="t2_124" class="t s2_124">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_124" class="t s1_124">in </span><span id="t4_124" class="t s3_124">stval</span><span id="t5_124" class="t s1_124">. For instruction guest-page faults on systems with variable-length instructions, a nonzero </span>
<span id="t6_124" class="t s3_124">htval </span><span id="t7_124" class="t s1_124">corresponds to the faulting portion of the instruction as indicated by the virtual address in </span>
<span id="t8_124" class="t s3_124">stval</span><span id="t9_124" class="t s1_124">. </span>
<span id="ta_124" class="t s4_124">A guest physical address written to </span><span id="tb_124" class="t s5_124">htval </span><span id="tc_124" class="t s4_124">is shifted right by 2 bits to accommodate addresses </span>
<span id="td_124" class="t s4_124">wider than the current XLEN. For RV32, the hypervisor extension permits guest physical ad- </span>
<span id="te_124" class="t s4_124">dresses as wide as 34 bits, and </span><span id="tf_124" class="t s5_124">htval </span><span id="tg_124" class="t s4_124">reports bits 33:2 of the address. This shift-by-2 encoding </span>
<span id="th_124" class="t s4_124">of guest physical addresses matches the encoding of physical addresses in PMP address registers </span>
<span id="ti_124" class="t s4_124">(Section </span><span id="tj_124" class="t s6_124">3.7</span><span id="tk_124" class="t s4_124">) and in page table entries (Sections </span><span id="tl_124" class="t s6_124">4.3</span><span id="tm_124" class="t s4_124">, </span><span id="tn_124" class="t s6_124">4.4</span><span id="to_124" class="t s4_124">, </span><span id="tp_124" class="t s6_124">4.5</span><span id="tq_124" class="t s4_124">, and </span><span id="tr_124" class="t s6_124">4.6</span><span id="ts_124" class="t s4_124">). </span>
<span id="tt_124" class="t s4_124" data-mappings='[[18,"fi"]]'>If the least-signiﬁcant two bits of a faulting guest physical address are needed, these bits </span>
<span id="tu_124" class="t s4_124" data-mappings='[[42,"fi"]]'>are ordinarily the same as the least-signiﬁcant two bits of the faulting virtual address in </span><span id="tv_124" class="t s5_124">stval</span><span id="tw_124" class="t s4_124">. </span>
<span id="tx_124" class="t s4_124" data-mappings='[[92,"fi"]]'>For faults due to implicit memory accesses for VS-stage address translation, the least-signiﬁcant </span>
<span id="ty_124" class="t s4_124">two bits are instead zeros. These cases can be distinguished using the value provided in register </span>
<span id="tz_124" class="t s5_124">htinst</span><span id="t10_124" class="t s4_124">. </span>
<span id="t11_124" class="t s3_124">htval </span><span id="t12_124" class="t s1_124">is a </span><span id="t13_124" class="t s7_124">WARL </span><span id="t14_124" class="t s1_124">register that must be able to hold zero and may be capable of holding only an </span>
<span id="t15_124" class="t s1_124">arbitrary subset of other 2-bit-shifted guest physical addresses, if any. </span>
<span id="t16_124" class="t s4_124">Unless it has reason to assume otherwise (such as a platform standard), software that writes a </span>
<span id="t17_124" class="t s4_124">value to </span><span id="t18_124" class="t s5_124">htval </span><span id="t19_124" class="t s4_124">should read back from </span><span id="t1a_124" class="t s5_124">htval </span><span id="t1b_124" class="t s4_124" data-mappings='[[6,"fi"]]'>to conﬁrm the stored value. </span>
<span id="t1c_124" class="t s8_124">8.2.9 </span><span id="t1d_124" class="t s8_124">Hypervisor Trap Instruction Register (</span><span id="t1e_124" class="t s9_124">htinst</span><span id="t1f_124" class="t s8_124">) </span>
<span id="t1g_124" class="t s1_124">The </span><span id="t1h_124" class="t s3_124">htinst </span><span id="t1i_124" class="t s1_124">register is an HSXLEN-bit read/write register formatted as shown in Figure </span><span id="t1j_124" class="t sa_124">8.18</span><span id="t1k_124" class="t s1_124">. </span>
<span id="t1l_124" class="t s1_124">When a trap is taken into HS-mode, </span><span id="t1m_124" class="t s3_124">htinst </span><span id="t1n_124" class="t s1_124">is written with a value that, if nonzero, provides </span>
<span id="t1o_124" class="t s1_124">information about the instruction that trapped, to assist software in handling the trap. The values </span>
<span id="t1p_124" class="t s1_124">that may be written to </span><span id="t1q_124" class="t s3_124">htinst </span><span id="t1r_124" class="t s1_124">on a trap are documented in Section </span><span id="t1s_124" class="t sa_124">8.6.3</span><span id="t1t_124" class="t s1_124">. </span>
<span id="t1u_124" class="t sb_124">HSXLEN-1 </span><span id="t1v_124" class="t sb_124">0 </span>
<span id="t1w_124" class="t sc_124">htinst </span>
<span id="t1x_124" class="t sd_124">HSXLEN </span>
<span id="t1y_124" class="t s1_124">Figure 8.18: Hypervisor trap instruction register (</span><span id="t1z_124" class="t s3_124">htinst</span><span id="t20_124" class="t s1_124">). </span>
<span id="t21_124" class="t s3_124">htinst </span><span id="t22_124" class="t s1_124">is a </span><span id="t23_124" class="t s7_124">WARL </span><span id="t24_124" class="t s1_124">register that need only be able to hold the values that the implementation </span>
<span id="t25_124" class="t s1_124">may automatically write to it on a trap. </span>
<span id="t26_124" class="t s8_124">8.2.10 </span><span id="t27_124" class="t s8_124">Hypervisor Guest Address Translation and Protection Register (</span><span id="t28_124" class="t s9_124">hgatp</span><span id="t29_124" class="t s8_124">) </span>
<span id="t2a_124" class="t s1_124">The </span><span id="t2b_124" class="t s3_124">hgatp </span><span id="t2c_124" class="t s1_124">register is an HSXLEN-bit read/write register, formatted as shown in Figure </span><span id="t2d_124" class="t sa_124">8.19 </span><span id="t2e_124" class="t s1_124">for </span>
<span id="t2f_124" class="t s1_124">HSXLEN=32 and Figure </span><span id="t2g_124" class="t sa_124">8.20 </span><span id="t2h_124" class="t s1_124">for HSXLEN=64, which controls G-stage address translation and </span>
<span id="t2i_124" class="t s1_124">protection, the second stage of two-stage translation for guest virtual addresses (see Section </span><span id="t2j_124" class="t sa_124">8.5</span><span id="t2k_124" class="t s1_124">). </span>
<span id="t2l_124" class="t s1_124">Similar to CSR </span><span id="t2m_124" class="t s3_124">satp</span><span id="t2n_124" class="t s1_124">, this register holds the physical page number (PPN) of the guest-physical root </span>
<span id="t2o_124" class="t s1_124" data-mappings='[[36,"fi"]]'>page table; a virtual machine identiﬁer (VMID), which facilitates address-translation fences on a </span>
<span id="t2p_124" class="t s1_124" data-mappings='[[40,"fi"]]'>per-virtual-machine basis; and the MODE ﬁeld, which selects the address-translation scheme for </span>
<span id="t2q_124" class="t s1_124">guest physical addresses. When </span><span id="t2r_124" class="t s3_124">mstatus</span><span id="t2s_124" class="t s1_124">.TVM=1, attempts to read or write </span><span id="t2t_124" class="t s3_124">hgatp </span><span id="t2u_124" class="t s1_124">while executing </span>
<span id="t2v_124" class="t s1_124">in HS-mode will raise an illegal instruction exception. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
