{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465059330851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465059330862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 11:55:30 2016 " "Processing started: Sat Jun 04 11:55:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465059330862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465059330862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465059330862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1465059332106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/syncro.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/syncro.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncro " "Found entity 1: syncro" {  } { { "modules/syncro.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/modules/syncro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059355754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/romcita.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/romcita.v" { { "Info" "ISGN_ENTITY_NAME" "1 romcita " "Found entity 1: romcita" {  } { { "modules/romcita.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/modules/romcita.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059355757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/generate1.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/generate1.v" { { "Info" "ISGN_ENTITY_NAME" "1 generate1 " "Found entity 1: generate1" {  } { { "modules/generate1.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/modules/generate1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059355761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ejem_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ejem_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ejem_mux " "Found entity 1: ejem_mux" {  } { { "modules/ejem_mux.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/modules/ejem_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059355764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "modules/div_freq.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/modules/div_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059355768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/contador.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "modules/contador.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/modules/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059355772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "idle IDLE fsm_secuencia.v(6) " "Verilog HDL Declaration information at fsm_secuencia.v(6): object \"idle\" differs only in case from object \"IDLE\" in the same scope" {  } { { "modules/fsm_secuencia.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/modules/fsm_secuencia.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465059355776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH fsm_secuencia.v(5) " "Verilog HDL Declaration information at fsm_secuencia.v(5): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "modules/fsm_secuencia.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/modules/fsm_secuencia.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465059355776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fsm_secuencia.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/fsm_secuencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_secuencia " "Found entity 1: fsm_secuencia" {  } { { "modules/fsm_secuencia.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/modules/fsm_secuencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059355778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "idle IDLE snes_decoder.v(6) " "Verilog HDL Declaration information at snes_decoder.v(6): object \"idle\" differs only in case from object \"IDLE\" in the same scope" {  } { { "modules/snes_decoder.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/modules/snes_decoder.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465059355782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH snes_decoder.v(5) " "Verilog HDL Declaration information at snes_decoder.v(5): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "modules/snes_decoder.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/modules/snes_decoder.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465059355782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/snes_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/snes_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 snes_decoder " "Found entity 1: snes_decoder" {  } { { "modules/snes_decoder.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/modules/snes_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059355783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_sum_res.v 22 22 " "Found 22 design units, including 22 entities, in source file fp_sum_res.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_sum_res_altbarrel_shift_ltd " "Found entity 1: fp_sum_res_altbarrel_shift_ltd" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_sum_res_altbarrel_shift_s0g " "Found entity 2: fp_sum_res_altbarrel_shift_s0g" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "3 fp_sum_res_altpriority_encoder_3e8 " "Found entity 3: fp_sum_res_altpriority_encoder_3e8" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "4 fp_sum_res_altpriority_encoder_6e8 " "Found entity 4: fp_sum_res_altpriority_encoder_6e8" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "5 fp_sum_res_altpriority_encoder_be8 " "Found entity 5: fp_sum_res_altpriority_encoder_be8" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "6 fp_sum_res_altpriority_encoder_3v7 " "Found entity 6: fp_sum_res_altpriority_encoder_3v7" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "7 fp_sum_res_altpriority_encoder_6v7 " "Found entity 7: fp_sum_res_altpriority_encoder_6v7" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "8 fp_sum_res_altpriority_encoder_bv7 " "Found entity 8: fp_sum_res_altpriority_encoder_bv7" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "9 fp_sum_res_altpriority_encoder_uv8 " "Found entity 9: fp_sum_res_altpriority_encoder_uv8" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "10 fp_sum_res_altpriority_encoder_ue9 " "Found entity 10: fp_sum_res_altpriority_encoder_ue9" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "11 fp_sum_res_altpriority_encoder_ou8 " "Found entity 11: fp_sum_res_altpriority_encoder_ou8" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 471 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "12 fp_sum_res_altpriority_encoder_nh8 " "Found entity 12: fp_sum_res_altpriority_encoder_nh8" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "13 fp_sum_res_altpriority_encoder_qh8 " "Found entity 13: fp_sum_res_altpriority_encoder_qh8" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "14 fp_sum_res_altpriority_encoder_2h9 " "Found entity 14: fp_sum_res_altpriority_encoder_2h9" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 596 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "15 fp_sum_res_altpriority_encoder_d6b " "Found entity 15: fp_sum_res_altpriority_encoder_d6b" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 629 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "16 fp_sum_res_altpriority_encoder_n28 " "Found entity 16: fp_sum_res_altpriority_encoder_n28" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "17 fp_sum_res_altpriority_encoder_q28 " "Found entity 17: fp_sum_res_altpriority_encoder_q28" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "18 fp_sum_res_altpriority_encoder_229 " "Found entity 18: fp_sum_res_altpriority_encoder_229" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 757 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "19 fp_sum_res_altpriority_encoder_ena " "Found entity 19: fp_sum_res_altpriority_encoder_ena" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 785 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "20 fp_sum_res_altpriority_encoder_dna " "Found entity 20: fp_sum_res_altpriority_encoder_dna" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "21 fp_sum_res_altfp_add_sub_hjj " "Found entity 21: fp_sum_res_altfp_add_sub_hjj" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""} { "Info" "ISGN_ENTITY_NAME" "22 fp_sum_res " "Found entity 22: fp_sum_res" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 3421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059355902 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fsm.v 1 1 " "Using design file fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fsm.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059356102 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1465059356102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465059356104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq div_freq:div_freq_inst " "Elaborating entity \"div_freq\" for hierarchy \"div_freq:div_freq_inst\"" {  } { { "fsm.v" "div_freq_inst" { Text "D:/FPGAs/DE0nanoSOC/FSM/fsm.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncro syncro:syncro_inst " "Elaborating entity \"syncro\" for hierarchy \"syncro:syncro_inst\"" {  } { { "fsm.v" "syncro_inst" { Text "D:/FPGAs/DE0nanoSOC/FSM/fsm.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_secuencia fsm_secuencia:fsm_secuencia_inst " "Elaborating entity \"fsm_secuencia\" for hierarchy \"fsm_secuencia:fsm_secuencia_inst\"" {  } { { "fsm.v" "fsm_secuencia_inst" { Text "D:/FPGAs/DE0nanoSOC/FSM/fsm.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res fp_sum_res:fp_sum_res_inst " "Elaborating entity \"fp_sum_res\" for hierarchy \"fp_sum_res:fp_sum_res_inst\"" {  } { { "fsm.v" "fp_sum_res_inst" { Text "D:/FPGAs/DE0nanoSOC/FSM/fsm.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altfp_add_sub_hjj fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component " "Elaborating entity \"fp_sum_res_altfp_add_sub_hjj\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\"" {  } { { "fp_sum_res.v" "fp_sum_res_altfp_add_sub_hjj_component" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 3442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altbarrel_shift_ltd fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"fp_sum_res_altbarrel_shift_ltd\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "fp_sum_res.v" "lbarrel_shift" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 1586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altbarrel_shift_s0g fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altbarrel_shift_s0g:rbarrel_shift " "Elaborating entity \"fp_sum_res_altbarrel_shift_s0g\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altbarrel_shift_s0g:rbarrel_shift\"" {  } { { "fp_sum_res.v" "rbarrel_shift" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 1594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_ou8 fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt " "Elaborating entity \"fp_sum_res_altpriority_encoder_ou8\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt\"" {  } { { "fp_sum_res.v" "leading_zeroes_cnt" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 1601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_uv8 fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt\|fp_sum_res_altpriority_encoder_uv8:altpriority_encoder7 " "Elaborating entity \"fp_sum_res_altpriority_encoder_uv8\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt\|fp_sum_res_altpriority_encoder_uv8:altpriority_encoder7\"" {  } { { "fp_sum_res.v" "altpriority_encoder7" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_be8 fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt\|fp_sum_res_altpriority_encoder_uv8:altpriority_encoder7\|fp_sum_res_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"fp_sum_res_altpriority_encoder_be8\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt\|fp_sum_res_altpriority_encoder_uv8:altpriority_encoder7\|fp_sum_res_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "fp_sum_res.v" "altpriority_encoder10" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_6e8 fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt\|fp_sum_res_altpriority_encoder_uv8:altpriority_encoder7\|fp_sum_res_altpriority_encoder_be8:altpriority_encoder10\|fp_sum_res_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"fp_sum_res_altpriority_encoder_6e8\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt\|fp_sum_res_altpriority_encoder_uv8:altpriority_encoder7\|fp_sum_res_altpriority_encoder_be8:altpriority_encoder10\|fp_sum_res_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "fp_sum_res.v" "altpriority_encoder11" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_3e8 fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt\|fp_sum_res_altpriority_encoder_uv8:altpriority_encoder7\|fp_sum_res_altpriority_encoder_be8:altpriority_encoder10\|fp_sum_res_altpriority_encoder_6e8:altpriority_encoder11\|fp_sum_res_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"fp_sum_res_altpriority_encoder_3e8\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt\|fp_sum_res_altpriority_encoder_uv8:altpriority_encoder7\|fp_sum_res_altpriority_encoder_be8:altpriority_encoder10\|fp_sum_res_altpriority_encoder_6e8:altpriority_encoder11\|fp_sum_res_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "fp_sum_res.v" "altpriority_encoder13" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_bv7 fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt\|fp_sum_res_altpriority_encoder_uv8:altpriority_encoder7\|fp_sum_res_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"fp_sum_res_altpriority_encoder_bv7\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt\|fp_sum_res_altpriority_encoder_uv8:altpriority_encoder7\|fp_sum_res_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "fp_sum_res.v" "altpriority_encoder9" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_6v7 fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt\|fp_sum_res_altpriority_encoder_uv8:altpriority_encoder7\|fp_sum_res_altpriority_encoder_bv7:altpriority_encoder9\|fp_sum_res_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"fp_sum_res_altpriority_encoder_6v7\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt\|fp_sum_res_altpriority_encoder_uv8:altpriority_encoder7\|fp_sum_res_altpriority_encoder_bv7:altpriority_encoder9\|fp_sum_res_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "fp_sum_res.v" "altpriority_encoder15" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_3v7 fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt\|fp_sum_res_altpriority_encoder_uv8:altpriority_encoder7\|fp_sum_res_altpriority_encoder_bv7:altpriority_encoder9\|fp_sum_res_altpriority_encoder_6v7:altpriority_encoder15\|fp_sum_res_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"fp_sum_res_altpriority_encoder_3v7\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt\|fp_sum_res_altpriority_encoder_uv8:altpriority_encoder7\|fp_sum_res_altpriority_encoder_bv7:altpriority_encoder9\|fp_sum_res_altpriority_encoder_6v7:altpriority_encoder15\|fp_sum_res_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "fp_sum_res.v" "altpriority_encoder17" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_ue9 fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt\|fp_sum_res_altpriority_encoder_ue9:altpriority_encoder8 " "Elaborating entity \"fp_sum_res_altpriority_encoder_ue9\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_ou8:leading_zeroes_cnt\|fp_sum_res_altpriority_encoder_ue9:altpriority_encoder8\"" {  } { { "fp_sum_res.v" "altpriority_encoder8" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_dna fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt " "Elaborating entity \"fp_sum_res_altpriority_encoder_dna\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt\"" {  } { { "fp_sum_res.v" "trailing_zeros_cnt" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_d6b fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt\|fp_sum_res_altpriority_encoder_d6b:altpriority_encoder21 " "Elaborating entity \"fp_sum_res_altpriority_encoder_d6b\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt\|fp_sum_res_altpriority_encoder_d6b:altpriority_encoder21\"" {  } { { "fp_sum_res.v" "altpriority_encoder21" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_2h9 fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt\|fp_sum_res_altpriority_encoder_d6b:altpriority_encoder21\|fp_sum_res_altpriority_encoder_2h9:altpriority_encoder23 " "Elaborating entity \"fp_sum_res_altpriority_encoder_2h9\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt\|fp_sum_res_altpriority_encoder_d6b:altpriority_encoder21\|fp_sum_res_altpriority_encoder_2h9:altpriority_encoder23\"" {  } { { "fp_sum_res.v" "altpriority_encoder23" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_qh8 fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt\|fp_sum_res_altpriority_encoder_d6b:altpriority_encoder21\|fp_sum_res_altpriority_encoder_2h9:altpriority_encoder23\|fp_sum_res_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"fp_sum_res_altpriority_encoder_qh8\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt\|fp_sum_res_altpriority_encoder_d6b:altpriority_encoder21\|fp_sum_res_altpriority_encoder_2h9:altpriority_encoder23\|fp_sum_res_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "fp_sum_res.v" "altpriority_encoder25" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_nh8 fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt\|fp_sum_res_altpriority_encoder_d6b:altpriority_encoder21\|fp_sum_res_altpriority_encoder_2h9:altpriority_encoder23\|fp_sum_res_altpriority_encoder_qh8:altpriority_encoder25\|fp_sum_res_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"fp_sum_res_altpriority_encoder_nh8\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt\|fp_sum_res_altpriority_encoder_d6b:altpriority_encoder21\|fp_sum_res_altpriority_encoder_2h9:altpriority_encoder23\|fp_sum_res_altpriority_encoder_qh8:altpriority_encoder25\|fp_sum_res_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "fp_sum_res.v" "altpriority_encoder27" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059356892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_ena fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt\|fp_sum_res_altpriority_encoder_ena:altpriority_encoder22 " "Elaborating entity \"fp_sum_res_altpriority_encoder_ena\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt\|fp_sum_res_altpriority_encoder_ena:altpriority_encoder22\"" {  } { { "fp_sum_res.v" "altpriority_encoder22" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_229 fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt\|fp_sum_res_altpriority_encoder_ena:altpriority_encoder22\|fp_sum_res_altpriority_encoder_229:altpriority_encoder30 " "Elaborating entity \"fp_sum_res_altpriority_encoder_229\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt\|fp_sum_res_altpriority_encoder_ena:altpriority_encoder22\|fp_sum_res_altpriority_encoder_229:altpriority_encoder30\"" {  } { { "fp_sum_res.v" "altpriority_encoder30" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_q28 fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt\|fp_sum_res_altpriority_encoder_ena:altpriority_encoder22\|fp_sum_res_altpriority_encoder_229:altpriority_encoder30\|fp_sum_res_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"fp_sum_res_altpriority_encoder_q28\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt\|fp_sum_res_altpriority_encoder_ena:altpriority_encoder22\|fp_sum_res_altpriority_encoder_229:altpriority_encoder30\|fp_sum_res_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "fp_sum_res.v" "altpriority_encoder32" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sum_res_altpriority_encoder_n28 fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt\|fp_sum_res_altpriority_encoder_ena:altpriority_encoder22\|fp_sum_res_altpriority_encoder_229:altpriority_encoder30\|fp_sum_res_altpriority_encoder_q28:altpriority_encoder32\|fp_sum_res_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"fp_sum_res_altpriority_encoder_n28\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|fp_sum_res_altpriority_encoder_dna:trailing_zeros_cnt\|fp_sum_res_altpriority_encoder_ena:altpriority_encoder22\|fp_sum_res_altpriority_encoder_229:altpriority_encoder30\|fp_sum_res_altpriority_encoder_q28:altpriority_encoder32\|fp_sum_res_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "fp_sum_res.v" "altpriority_encoder34" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub1\"" {  } { { "fp_sum_res.v" "add_sub1" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub1\"" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2601 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465059357435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357440 ""}  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2601 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465059357440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d2i " "Found entity 1: add_sub_d2i" {  } { { "db/add_sub_d2i.tdf" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/db/add_sub_d2i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059357635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059357635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d2i fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub1\|add_sub_d2i:auto_generated " "Elaborating entity \"add_sub_d2i\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub1\|add_sub_d2i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub3\"" {  } { { "fp_sum_res.v" "add_sub3" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub3\"" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2653 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465059357665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357667 ""}  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2653 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465059357667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_poe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_poe " "Found entity 1: add_sub_poe" {  } { { "db/add_sub_poe.tdf" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/db/add_sub_poe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059357777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059357777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_poe fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated " "Elaborating entity \"add_sub_poe\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub4\"" {  } { { "fp_sum_res.v" "add_sub4" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub4\"" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2678 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465059357789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357790 ""}  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2678 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465059357790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rne " "Found entity 1: add_sub_rne" {  } { { "db/add_sub_rne.tdf" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/db/add_sub_rne.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059357895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059357895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rne fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated " "Elaborating entity \"add_sub_rne\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub5\"" {  } { { "fp_sum_res.v" "add_sub5" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub5\"" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2703 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465059357907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059357908 ""}  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2703 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465059357908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_c1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_c1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_c1i " "Found entity 1: add_sub_c1i" {  } { { "db/add_sub_c1i.tdf" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/db/add_sub_c1i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059358012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059358012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_c1i fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub5\|add_sub_c1i:auto_generated " "Elaborating entity \"add_sub_c1i\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:add_sub5\|add_sub_c1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "fp_sum_res.v" "man_2comp_res_lower" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2746 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465059358030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358031 ""}  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2746 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465059358031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cqh " "Found entity 1: add_sub_cqh" {  } { { "db/add_sub_cqh.tdf" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/db/add_sub_cqh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059358141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059358141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cqh fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_cqh:auto_generated " "Elaborating entity \"add_sub_cqh\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_cqh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "fp_sum_res.v" "man_2comp_res_upper0" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2763 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465059358156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358157 ""}  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2763 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465059358157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hbh " "Found entity 1: add_sub_hbh" {  } { { "db/add_sub_hbh.tdf" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/db/add_sub_hbh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059358267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059358267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hbh fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_hbh:auto_generated " "Elaborating entity \"add_sub_hbh\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_hbh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "fp_sum_res.v" "man_2comp_res_upper1" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2780 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465059358282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358283 ""}  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2780 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465059358283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "fp_sum_res.v" "man_res_rounding_add_sub_lower" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2856 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465059358322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358323 ""}  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2856 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465059358323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_18f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_18f " "Found entity 1: add_sub_18f" {  } { { "db/add_sub_18f.tdf" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/db/add_sub_18f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059358425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059358425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_18f fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated " "Elaborating entity \"add_sub_18f\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "fp_sum_res.v" "man_res_rounding_add_sub_upper1" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2881 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465059358445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358446 ""}  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2881 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465059358446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_agf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_agf " "Found entity 1: add_sub_agf" {  } { { "db/add_sub_agf.tdf" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/db/add_sub_agf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059358548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059358548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_agf fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated " "Elaborating entity \"add_sub_agf\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "fp_sum_res.v" "trailing_zeros_limit_comparator" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2907 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465059358594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358595 ""}  } { { "fp_sum_res.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fp_sum_res.v" 2907 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465059358595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e7g " "Found entity 1: cmpr_e7g" {  } { { "db/cmpr_e7g.tdf" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/db/cmpr_e7g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465059358700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465059358700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e7g fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated " "Elaborating entity \"cmpr_e7g\" for hierarchy \"fp_sum_res:fp_sum_res_inst\|fp_sum_res_altfp_add_sub_hjj:fp_sum_res_altfp_add_sub_hjj_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465059358701 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1465059361748 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1465059362468 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGAs/DE0nanoSOC/FSM/FSM.map.smsg " "Generated suppressed messages file D:/FPGAs/DE0nanoSOC/FSM/FSM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1465059363550 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465059363890 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465059363890 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "fsm.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fsm.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465059364118 "|FSM|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "fsm.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fsm.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465059364118 "|FSM|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "fsm.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fsm.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465059364118 "|FSM|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fsm.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fsm.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465059364118 "|FSM|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "fsm.v" "" { Text "D:/FPGAs/DE0nanoSOC/FSM/fsm.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465059364118 "|FSM|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1465059364118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "467 " "Implemented 467 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465059364124 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465059364124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "450 " "Implemented 450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465059364124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465059364124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "776 " "Peak virtual memory: 776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465059364230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 04 11:56:04 2016 " "Processing ended: Sat Jun 04 11:56:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465059364230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465059364230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465059364230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465059364230 ""}
