Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date             : Tue May 13 14:33:43 2014
| Host             : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command          : report_power -file vivado_activity_thread_power_routed.rpt -pb vivado_activity_thread_power_summary_routed.pb
| Design           : vivado_activity_thread
| Device           : xc7z045ffg900-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.304 |
| Dynamic (W)              | 0.079 |
| Device Static (W)        | 0.225 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 84.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.000 |        1 |       --- |             --- |
| Slice Logic             |     0.023 |     7264 |       --- |             --- |
|   LUT as Logic          |     0.018 |     3372 |    218600 |            1.54 |
|   CARRY4                |     0.003 |      316 |     54650 |            0.57 |
|   Register              |     0.001 |     2673 |    437200 |            0.61 |
|   F7/F8 Muxes           |    <0.001 |      304 |    218600 |            0.13 |
|   LUT as Shift Register |    <0.001 |       21 |     70400 |            0.02 |
|   Others                |     0.000 |      469 |       --- |             --- |
| Signals                 |     0.033 |     7173 |       --- |             --- |
| Block RAM               |    <0.001 |        1 |       545 |            0.18 |
| DSPs                    |     0.024 |       42 |       900 |            4.66 |
| Static Power            |     0.225 |          |           |                 |
| Total                   |     0.304 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.130 |       0.079 |      0.051 |
| Vccaux    |       1.800 |     0.053 |       0.000 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------+-----------+
| Name                                                         | Power (W) |
+--------------------------------------------------------------+-----------+
| vivado_activity_thread                                       |     0.079 |
|   thread_result_buff_U                                       |    <0.001 |
|     vivado_activity_thread_thread_result_buff_ram_U          |    <0.001 |
|   vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8    |     0.053 |
|     vivado_activity_thread_ap_dexp_13_full_dsp_u             |     0.053 |
|       U0                                                     |     0.053 |
|         i_synth                                              |     0.053 |
|           EXP_OP.OP/i_calculate_e2A                          |     0.011 |
|           EXP_OP.OP/i_calculate_e2zmzm1                      |     0.019 |
|   vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U7      |     0.007 |
|     vivado_activity_thread_ap_dmul_3_max_dsp_u               |     0.007 |
|       U0                                                     |     0.007 |
|         i_synth                                              |     0.007 |
|   vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp_U1 |    <0.001 |
|     vivado_activity_thread_ap_faddfsub_2_full_dsp_u          |    <0.001 |
|       U0                                                     |    <0.001 |
|         i_synth                                              |    <0.001 |
|   vivado_activity_thread_fcmp_32ns_32ns_1_3_U6               |    <0.001 |
|     vivado_activity_thread_ap_fcmp_1_no_dsp_u                |    <0.001 |
|       U0                                                     |    <0.001 |
|         i_synth                                              |    <0.001 |
|   vivado_activity_thread_fdiv_32ns_32ns_32_12_U3             |     0.015 |
|     vivado_activity_thread_ap_fdiv_10_no_dsp_u               |     0.014 |
|       U0                                                     |     0.014 |
|         i_synth                                              |     0.014 |
|   vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp_U2      |     0.003 |
|     vivado_activity_thread_ap_fmul_1_max_dsp_u               |     0.003 |
|       U0                                                     |     0.003 |
|         i_synth                                              |     0.003 |
|   vivado_activity_thread_fpext_32ns_64_3_U5                  |    <0.001 |
|     vivado_activity_thread_ap_fpext_1_no_dsp_u               |    <0.001 |
|       U0                                                     |    <0.001 |
|         i_synth                                              |    <0.001 |
|   vivado_activity_thread_fptrunc_64ns_32_3_U4                |    <0.001 |
|     vivado_activity_thread_ap_fptrunc_1_no_dsp_u             |    <0.001 |
|       U0                                                     |    <0.001 |
|         i_synth                                              |    <0.001 |
+--------------------------------------------------------------+-----------+


