library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 
entity razor_dflipflop is
   port
   ( clock, reset,enable,data,restore,restore_data : in std_logic;
      output : out std_logic
   );
end entity razor_dflipflop;
 
architecture Behavioral of razor_dflipflop is
component tristate is
   PORT ( input :IN STD_LOGIC_VECTOR(0 TO 31);
ctrl : IN STD_LOGIC;
output: OUT STD_LOGIC_VECTOR(0 TO 31));
END component;

begin
   process (clock,reset) is
   begin
      if rising_edge(clock) then  
		 if (enable='1') then 
         
         end if;
      end if;
      if (reset='1') then output <= '0';
      end if;
   end process;
end architecture Behavioral;