Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2b403b64ac424dbba59215d951718441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_func_impl xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.RAM64M
Compiling module unisims_ver.RAM64X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.lineBuffer
Compiling module xil_defaultlib.lineBuffer_0
Compiling module xil_defaultlib.lineBuffer_1
Compiling module xil_defaultlib.lineBuffer_2
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.imageControl
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.outputBuffer__rd_fwft
Compiling module xil_defaultlib.outputBuffer__rd_status_flags_ss
Compiling module xil_defaultlib.outputBuffer__rd_bin_cntr
Compiling module xil_defaultlib.outputBuffer__rd_logic
Compiling module xil_defaultlib.outputBuffer__wr_pf_ss
Compiling module xil_defaultlib.outputBuffer__wr_status_flags_ss
Compiling module xil_defaultlib.outputBuffer__wr_bin_cntr
Compiling module xil_defaultlib.outputBuffer__wr_logic
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.outputBuffer__blk_mem_gen_prim_w...
Compiling module xil_defaultlib.outputBuffer__blk_mem_gen_prim_w...
Compiling module xil_defaultlib.outputBuffer__blk_mem_gen_generi...
Compiling module xil_defaultlib.outputBuffer__blk_mem_gen_top
Compiling module xil_defaultlib.outputBuffer__blk_mem_gen_v8_4_1...
Compiling module xil_defaultlib.outputBuffer__blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.outputBuffer__memory
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.outputBuffer__xpm_cdc_sync_rst
Compiling module xil_defaultlib.outputBuffer__reset_blk_ramfifo
Compiling module xil_defaultlib.outputBuffer__fifo_generator_ram...
Compiling module xil_defaultlib.outputBuffer__fifo_generator_top
Compiling module xil_defaultlib.outputBuffer__fifo_generator_v13...
Compiling module xil_defaultlib.outputBuffer__fifo_generator_v13...
Compiling module xil_defaultlib.outputBuffer
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_c_addsub_lut6_109
Compiling module xil_defaultlib.div_gen_0_c_addsub_viv_108
Compiling module xil_defaultlib.div_gen_0_addsubreg_v
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_c_addsub_lut6_104
Compiling module xil_defaultlib.div_gen_0_c_addsub_viv_103
Compiling module xil_defaultlib.div_gen_0_addsubreg_v_0
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_c_addsub_lut6_99
Compiling module xil_defaultlib.div_gen_0_c_addsub_viv_98
Compiling module xil_defaultlib.div_gen_0_addsubreg_v_2
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_c_addsub_lut6_94
Compiling module xil_defaultlib.div_gen_0_c_addsub_viv_93
Compiling module xil_defaultlib.div_gen_0_addsubreg_v_4
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_c_addsub_lut6_89
Compiling module xil_defaultlib.div_gen_0_c_addsub_viv_88
Compiling module xil_defaultlib.div_gen_0_addsubreg_v_6
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_c_addsub_lut6_84
Compiling module xil_defaultlib.div_gen_0_c_addsub_viv_83
Compiling module xil_defaultlib.div_gen_0_addsubreg_v_8
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_c_addsub_lut6_79
Compiling module xil_defaultlib.div_gen_0_c_addsub_viv_78
Compiling module xil_defaultlib.div_gen_0_addsubreg_v_10
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_c_addsub_lut6_74
Compiling module xil_defaultlib.div_gen_0_c_addsub_viv_73
Compiling module xil_defaultlib.div_gen_0_addsubreg_v_12
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_c_addsub_lut6_69
Compiling module xil_defaultlib.div_gen_0_c_addsub_viv_68
Compiling module xil_defaultlib.div_gen_0_addsubreg_v_14
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_c_addsub_lut6_64
Compiling module xil_defaultlib.div_gen_0_c_addsub_viv_63
Compiling module xil_defaultlib.div_gen_0_addsubreg_v_16
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_c_addsub_lut6_59
Compiling module xil_defaultlib.div_gen_0_c_addsub_viv_58
Compiling module xil_defaultlib.div_gen_0_addsubreg_v_18
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_c_addsub_lut6_54
Compiling module xil_defaultlib.div_gen_0_c_addsub_viv_53
Compiling module xil_defaultlib.div_gen_0_addsubreg_v_20
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_c_addsub_lut6_49
Compiling module xil_defaultlib.div_gen_0_c_addsub_viv_48
Compiling module xil_defaultlib.div_gen_0_addsubreg_v_22
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_c_addsub_lut6_44
Compiling module xil_defaultlib.div_gen_0_c_addsub_viv_43
Compiling module xil_defaultlib.div_gen_0_addsubreg_v_24
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_c_addsub_lut6_39
Compiling module xil_defaultlib.div_gen_0_c_addsub_viv_38
Compiling module xil_defaultlib.div_gen_0_addsubreg_v_26
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_c_addsub_lut6
Compiling module xil_defaultlib.div_gen_0_c_addsub_viv
Compiling module xil_defaultlib.div_gen_0_addsubreg_v_28
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_xbip_pipe_v3_0_4_viv__...
Compiling module xil_defaultlib.div_gen_0_dividervdc_v
Compiling module xil_defaultlib.div_gen_0_bip_sdivider_synth
Compiling module xil_defaultlib.div_gen_0_div_gen_synth
Compiling module xil_defaultlib.div_gen_0_div_gen_v5_1_12_viv
Compiling module xil_defaultlib.div_gen_0_div_gen_v5_1_12
Compiling module xil_defaultlib.div_gen_0
Compiling module xil_defaultlib.conv1
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.imageProcessTop
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" Line 71. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/Sketch_IP_1080p/ImageProcessing.srcs/sim_1/new/tb.v" Line 84. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_func_impl
