/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [19:0] _00_;
  reg [5:0] _01_;
  wire [14:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [25:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [3:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [2:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_70z;
  wire [4:0] celloutsig_0_71z;
  wire celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire [10:0] celloutsig_0_75z;
  wire celloutsig_0_84z;
  wire [9:0] celloutsig_0_85z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [38:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = ~(celloutsig_0_44z & celloutsig_0_17z[1]);
  assign celloutsig_1_7z = ~(celloutsig_1_14z & 1'h1);
  assign celloutsig_0_16z = ~(celloutsig_0_14z[3] & celloutsig_0_15z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z & in_data[65]);
  assign celloutsig_0_23z = ~(1'h1 & 1'h1);
  assign celloutsig_0_27z = ~(celloutsig_0_9z & celloutsig_0_19z);
  assign celloutsig_0_37z = ~((celloutsig_0_23z | celloutsig_0_14z[3]) & celloutsig_0_4z);
  assign celloutsig_0_22z = ~((celloutsig_0_5z | celloutsig_0_19z) & celloutsig_0_12z);
  assign celloutsig_0_34z = celloutsig_0_4z ^ celloutsig_0_0z;
  assign celloutsig_1_14z = in_data[120] ^ celloutsig_1_1z;
  assign celloutsig_0_25z = celloutsig_0_5z ^ celloutsig_0_9z;
  assign celloutsig_0_4z = ~(celloutsig_0_3z ^ celloutsig_0_2z);
  assign celloutsig_0_5z = ~(celloutsig_0_4z ^ celloutsig_0_2z);
  assign celloutsig_0_56z = ~(celloutsig_0_39z ^ celloutsig_0_43z);
  assign celloutsig_0_35z = { celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_10z } + in_data[59:53];
  assign celloutsig_0_41z = { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_19z } + { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_40z, celloutsig_0_13z };
  assign celloutsig_0_70z = { celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_34z } + { celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_71z = { celloutsig_0_28z, celloutsig_0_10z } + { celloutsig_0_70z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_1_18z = { _00_[18:14], 1'h1 } + { celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_11z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_14z[4:1], celloutsig_0_45z, celloutsig_0_6z };
  reg [14:0] _23_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _23_ <= 15'h0000;
    else _23_ <= in_data[159:145];
  assign { _02_[14:13], _00_[19:8], _02_[0] } = _23_;
  assign celloutsig_0_21z = { in_data[24:9], celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_14z } / { 1'h1, in_data[37:35], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_6z, 1'h1, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_20z, 1'h1, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_28z = { in_data[81:79], celloutsig_0_23z } / { 1'h1, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[72] & ~(in_data[74]);
  assign celloutsig_0_39z = celloutsig_0_17z[8] & ~(celloutsig_0_31z);
  assign celloutsig_0_42z = celloutsig_0_15z & ~(celloutsig_0_32z);
  assign celloutsig_1_19z = celloutsig_1_18z[3] & ~(_00_[11]);
  assign celloutsig_0_20z = celloutsig_0_53z & ~(celloutsig_0_11z);
  assign celloutsig_0_36z = { celloutsig_0_17z[7:2], celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_34z } != { celloutsig_0_21z[23:11], celloutsig_0_24z };
  assign celloutsig_0_45z = { celloutsig_0_41z[2], celloutsig_0_12z, celloutsig_0_39z, celloutsig_0_4z } != { celloutsig_0_17z[6], celloutsig_0_40z, celloutsig_0_10z, celloutsig_0_26z };
  assign celloutsig_0_52z = celloutsig_0_14z != { in_data[13:12], celloutsig_0_5z, celloutsig_0_36z, celloutsig_0_27z, celloutsig_0_4z };
  assign celloutsig_0_57z = { celloutsig_0_42z, celloutsig_0_25z, celloutsig_0_54z, celloutsig_0_45z, celloutsig_0_45z, celloutsig_0_27z } != { celloutsig_0_50z[5:1], celloutsig_0_53z };
  assign celloutsig_0_6z = { in_data[56:48], celloutsig_0_4z } != { in_data[50:49], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_53z, celloutsig_0_4z, celloutsig_0_2z } != in_data[32:28];
  assign celloutsig_1_8z = celloutsig_1_2z[17:14] != { celloutsig_1_3z[2:0], celloutsig_1_7z };
  assign celloutsig_0_50z = - { celloutsig_0_28z[2:1], celloutsig_0_53z, 1'h1, celloutsig_0_37z, celloutsig_0_3z };
  assign celloutsig_0_55z = - { celloutsig_0_53z, celloutsig_0_27z, celloutsig_0_52z };
  assign celloutsig_0_75z = - { celloutsig_0_43z, celloutsig_0_23z, celloutsig_0_73z, celloutsig_0_37z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_55z, celloutsig_0_29z };
  assign celloutsig_0_85z = - { celloutsig_0_75z[7:0], celloutsig_0_57z, celloutsig_0_74z };
  assign celloutsig_1_3z = - celloutsig_1_2z[11:0];
  assign celloutsig_0_14z = - { in_data[91:89], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_40z = { celloutsig_0_36z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_4z, 1'h1, celloutsig_0_11z, celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_10z } !== { celloutsig_0_14z[2], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_35z, celloutsig_0_26z, celloutsig_0_53z, celloutsig_0_11z };
  assign celloutsig_0_53z = { in_data[13], celloutsig_0_5z } !== { celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_12z = { in_data[44:38], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z } !== { in_data[63:61], celloutsig_0_9z, celloutsig_0_53z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_53z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_43z = celloutsig_0_40z & celloutsig_0_28z[1];
  assign celloutsig_0_44z = celloutsig_0_23z & celloutsig_0_0z;
  assign celloutsig_0_49z = celloutsig_0_1z & celloutsig_0_9z;
  assign celloutsig_0_54z = celloutsig_0_28z[1] & celloutsig_0_24z;
  assign celloutsig_1_1z = in_data[131] & celloutsig_1_0z;
  assign celloutsig_0_10z = celloutsig_0_4z & celloutsig_0_9z;
  assign celloutsig_1_11z = celloutsig_1_8z & celloutsig_1_7z;
  assign celloutsig_0_11z = celloutsig_0_0z & celloutsig_0_5z;
  assign celloutsig_0_1z = in_data[75] & celloutsig_0_0z;
  assign celloutsig_0_15z = celloutsig_0_2z & in_data[48];
  assign celloutsig_0_19z = celloutsig_0_53z & celloutsig_0_6z;
  assign celloutsig_0_24z = celloutsig_0_5z & celloutsig_0_14z[2];
  assign celloutsig_0_29z = celloutsig_0_20z & celloutsig_0_23z;
  assign celloutsig_0_51z = ~^ { celloutsig_0_1z, celloutsig_0_49z, celloutsig_0_15z };
  assign celloutsig_0_58z = ~^ { celloutsig_0_49z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_52z, celloutsig_0_12z, celloutsig_0_56z, celloutsig_0_23z, celloutsig_0_46z, 1'h1, celloutsig_0_14z, celloutsig_0_20z };
  assign celloutsig_0_73z = ~^ { in_data[12:4], celloutsig_0_71z };
  assign celloutsig_0_84z = ~^ celloutsig_0_41z[2:0];
  assign celloutsig_0_26z = ~^ { celloutsig_0_14z[4:0], celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_3z = ^ { in_data[90], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_74z = ^ { _01_[4], celloutsig_0_51z, celloutsig_0_58z, celloutsig_0_18z, celloutsig_0_58z };
  assign celloutsig_0_13z = ^ { 1'h1, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_2z = { in_data[184:151], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } << { in_data[176:144], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_17z = { in_data[89:85], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_13z } << { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_12z, 1'h1, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_1_0z = ~((in_data[143] & in_data[123]) | (in_data[128] & in_data[116]));
  assign celloutsig_0_18z = ~((celloutsig_0_0z & celloutsig_0_10z) | (celloutsig_0_13z & celloutsig_0_6z));
  assign celloutsig_0_31z = ~((celloutsig_0_17z[5] & celloutsig_0_17z[6]) | (celloutsig_0_9z & celloutsig_0_23z));
  assign celloutsig_0_32z = ~((celloutsig_0_16z & celloutsig_0_19z) | (celloutsig_0_28z[2] & celloutsig_0_24z));
  assign { _00_[7], _00_[5:4], _00_[1:0] } = { celloutsig_1_11z, celloutsig_1_11z, 1'h1, celloutsig_1_14z, celloutsig_1_7z };
  assign _02_[12:1] = _00_[19:8];
  assign { out_data[133:128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
