{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1385562354736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1385562354754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 11:25:54 2013 " "Processing started: Wed Nov 27 11:25:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1385562354754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1385562354754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pong_juego_completo -c Pong_juego_completo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pong_juego_completo -c Pong_juego_completo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1385562354754 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1385562355896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonidos_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonidos_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonidos_pwm-arch " "Found design unit 1: sonidos_pwm-arch" {  } { { "sonidos_pwm.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sonidos_pwm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385562356669 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonidos_pwm " "Found entity 1: sonidos_pwm" {  } { { "sonidos_pwm.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sonidos_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385562356669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385562356669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-arch " "Found design unit 1: font_rom-arch" {  } { { "font_rom.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/font_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385562356676 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/font_rom.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385562356676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385562356676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "texto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file texto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 texto-arch " "Found design unit 1: texto-arch" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385562356683 ""} { "Info" "ISGN_ENTITY_NAME" "1 texto " "Found entity 1: texto" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385562356683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385562356683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincronismo_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincronismo_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincronismo_vga-arch " "Found design unit 1: sincronismo_vga-arch" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385562356688 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincronismo_vga " "Found entity 1: sincronismo_vga" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385562356688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385562356688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "siete_segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file siete_segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 siete_segmentos-decodificador " "Found design unit 1: siete_segmentos-decodificador" {  } { { "siete_segmentos.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/siete_segmentos.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385562356693 ""} { "Info" "ISGN_ENTITY_NAME" "1 siete_segmentos " "Found entity 1: siete_segmentos" {  } { { "siete_segmentos.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/siete_segmentos.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385562356693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385562356693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cabecera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cabecera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cabecera-arch " "Found design unit 1: cabecera-arch" {  } { { "cabecera.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/cabecera.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385562356698 ""} { "Info" "ISGN_ENTITY_NAME" "1 cabecera " "Found entity 1: cabecera" {  } { { "cabecera.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/cabecera.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385562356698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385562356698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file animacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 animacion-arch " "Found design unit 1: animacion-arch" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385562356704 ""} { "Info" "ISGN_ENTITY_NAME" "1 animacion " "Found entity 1: animacion" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385562356704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385562356704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pckg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pckg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pckg " "Found design unit 1: pckg" {  } { { "pckg.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/pckg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385562356709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385562356709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cabecera " "Elaborating entity \"cabecera\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1385562356887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronismo_vga sincronismo_vga:sinc " "Elaborating entity \"sincronismo_vga\" for hierarchy \"sincronismo_vga:sinc\"" {  } { { "cabecera.vhd" "sinc" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/cabecera.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562356912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "animacion animacion:graficos " "Elaborating entity \"animacion\" for hierarchy \"animacion:graficos\"" {  } { { "cabecera.vhd" "graficos" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/cabecera.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562356916 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "logoutn_x_reg animacion.vhd(140) " "VHDL Signal Declaration warning at animacion.vhd(140): used explicit default value for signal \"logoutn_x_reg\" because signal was never assigned a value" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 140 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1385562356925 "|cabecera|animacion:graficos"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "logoutn_y_reg animacion.vhd(140) " "VHDL Signal Declaration warning at animacion.vhd(140): used explicit default value for signal \"logoutn_y_reg\" because signal was never assigned a value" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 140 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1385562356925 "|cabecera|animacion:graficos"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bar1_y_position animacion.vhd(304) " "VHDL Process Statement warning at animacion.vhd(304): inferring latch(es) for signal or variable \"bar1_y_position\", which holds its previous value in one or more paths through the process" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 304 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1385562356927 "|cabecera|animacion:graficos"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bar2_y_position animacion.vhd(329) " "VHDL Process Statement warning at animacion.vhd(329): inferring latch(es) for signal or variable \"bar2_y_position\", which holds its previous value in one or more paths through the process" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 329 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1385562356927 "|cabecera|animacion:graficos"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "puntaje_max animacion.vhd(410) " "VHDL Process Statement warning at animacion.vhd(410): inferring latch(es) for signal or variable \"puntaje_max\", which holds its previous value in one or more paths through the process" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 410 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1385562356951 "|cabecera|animacion:graficos"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "band_2 animacion.vhd(410) " "VHDL Process Statement warning at animacion.vhd(410): inferring latch(es) for signal or variable \"band_2\", which holds its previous value in one or more paths through the process" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 410 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1385562356951 "|cabecera|animacion:graficos"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "contador_player1 animacion.vhd(410) " "VHDL Process Statement warning at animacion.vhd(410): inferring latch(es) for signal or variable \"contador_player1\", which holds its previous value in one or more paths through the process" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 410 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1385562356952 "|cabecera|animacion:graficos"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "contador_player2 animacion.vhd(410) " "VHDL Process Statement warning at animacion.vhd(410): inferring latch(es) for signal or variable \"contador_player2\", which holds its previous value in one or more paths through the process" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 410 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1385562356952 "|cabecera|animacion:graficos"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "graph_rgb animacion.vhd(635) " "VHDL Process Statement warning at animacion.vhd(635): inferring latch(es) for signal or variable \"graph_rgb\", which holds its previous value in one or more paths through the process" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 635 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1385562356955 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "graph_rgb\[0\] animacion.vhd(635) " "Inferred latch for \"graph_rgb\[0\]\" at animacion.vhd(635)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 635 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356966 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "graph_rgb\[1\] animacion.vhd(635) " "Inferred latch for \"graph_rgb\[1\]\" at animacion.vhd(635)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 635 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356966 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "graph_rgb\[2\] animacion.vhd(635) " "Inferred latch for \"graph_rgb\[2\]\" at animacion.vhd(635)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 635 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356966 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "band_2\[0\] animacion.vhd(410) " "Inferred latch for \"band_2\[0\]\" at animacion.vhd(410)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356968 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "band_2\[1\] animacion.vhd(410) " "Inferred latch for \"band_2\[1\]\" at animacion.vhd(410)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356968 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "band_2\[2\] animacion.vhd(410) " "Inferred latch for \"band_2\[2\]\" at animacion.vhd(410)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356969 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "band_2\[3\] animacion.vhd(410) " "Inferred latch for \"band_2\[3\]\" at animacion.vhd(410)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356969 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_player2\[0\] animacion.vhd(453) " "Inferred latch for \"contador_player2\[0\]\" at animacion.vhd(453)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356969 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_player1\[0\] animacion.vhd(453) " "Inferred latch for \"contador_player1\[0\]\" at animacion.vhd(453)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356970 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puntaje_max\[0\] animacion.vhd(433) " "Inferred latch for \"puntaje_max\[0\]\" at animacion.vhd(433)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 433 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356971 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puntaje_max\[1\] animacion.vhd(433) " "Inferred latch for \"puntaje_max\[1\]\" at animacion.vhd(433)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 433 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356971 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puntaje_max\[2\] animacion.vhd(433) " "Inferred latch for \"puntaje_max\[2\]\" at animacion.vhd(433)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 433 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356972 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puntaje_max\[3\] animacion.vhd(433) " "Inferred latch for \"puntaje_max\[3\]\" at animacion.vhd(433)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 433 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356972 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puntaje_max\[4\] animacion.vhd(433) " "Inferred latch for \"puntaje_max\[4\]\" at animacion.vhd(433)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 433 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356972 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puntaje_max\[5\] animacion.vhd(433) " "Inferred latch for \"puntaje_max\[5\]\" at animacion.vhd(433)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 433 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356972 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puntaje_max\[6\] animacion.vhd(433) " "Inferred latch for \"puntaje_max\[6\]\" at animacion.vhd(433)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 433 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356972 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puntaje_max\[7\] animacion.vhd(433) " "Inferred latch for \"puntaje_max\[7\]\" at animacion.vhd(433)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 433 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356972 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puntaje_max\[8\] animacion.vhd(433) " "Inferred latch for \"puntaje_max\[8\]\" at animacion.vhd(433)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 433 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356972 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puntaje_max\[9\] animacion.vhd(433) " "Inferred latch for \"puntaje_max\[9\]\" at animacion.vhd(433)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 433 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356972 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puntaje_max\[10\] animacion.vhd(433) " "Inferred latch for \"puntaje_max\[10\]\" at animacion.vhd(433)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 433 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356973 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puntaje_max\[11\] animacion.vhd(433) " "Inferred latch for \"puntaje_max\[11\]\" at animacion.vhd(433)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 433 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356973 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puntaje_max\[12\] animacion.vhd(433) " "Inferred latch for \"puntaje_max\[12\]\" at animacion.vhd(433)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 433 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356973 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puntaje_max\[13\] animacion.vhd(433) " "Inferred latch for \"puntaje_max\[13\]\" at animacion.vhd(433)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 433 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356973 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bar2_y_position\[0\] animacion.vhd(329) " "Inferred latch for \"bar2_y_position\[0\]\" at animacion.vhd(329)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356973 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bar2_y_position\[1\] animacion.vhd(329) " "Inferred latch for \"bar2_y_position\[1\]\" at animacion.vhd(329)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356973 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bar1_y_position\[0\] animacion.vhd(304) " "Inferred latch for \"bar1_y_position\[0\]\" at animacion.vhd(304)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356974 "|cabecera|animacion:graficos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bar1_y_position\[1\] animacion.vhd(304) " "Inferred latch for \"bar1_y_position\[1\]\" at animacion.vhd(304)" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562356974 "|cabecera|animacion:graficos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "siete_segmentos siete_segmentos:contador_puntaje_d0 " "Elaborating entity \"siete_segmentos\" for hierarchy \"siete_segmentos:contador_puntaje_d0\"" {  } { { "cabecera.vhd" "contador_puntaje_d0" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/cabecera.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562357099 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] siete_segmentos.vhd(23) " "Inferred latch for \"salida\[0\]\" at siete_segmentos.vhd(23)" {  } { { "siete_segmentos.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/siete_segmentos.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357100 "|cabecera|siete_segmentos:contador_puntaje_d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] siete_segmentos.vhd(23) " "Inferred latch for \"salida\[1\]\" at siete_segmentos.vhd(23)" {  } { { "siete_segmentos.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/siete_segmentos.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357101 "|cabecera|siete_segmentos:contador_puntaje_d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] siete_segmentos.vhd(23) " "Inferred latch for \"salida\[2\]\" at siete_segmentos.vhd(23)" {  } { { "siete_segmentos.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/siete_segmentos.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357101 "|cabecera|siete_segmentos:contador_puntaje_d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] siete_segmentos.vhd(23) " "Inferred latch for \"salida\[3\]\" at siete_segmentos.vhd(23)" {  } { { "siete_segmentos.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/siete_segmentos.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357101 "|cabecera|siete_segmentos:contador_puntaje_d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[4\] siete_segmentos.vhd(23) " "Inferred latch for \"salida\[4\]\" at siete_segmentos.vhd(23)" {  } { { "siete_segmentos.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/siete_segmentos.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357101 "|cabecera|siete_segmentos:contador_puntaje_d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[5\] siete_segmentos.vhd(23) " "Inferred latch for \"salida\[5\]\" at siete_segmentos.vhd(23)" {  } { { "siete_segmentos.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/siete_segmentos.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357101 "|cabecera|siete_segmentos:contador_puntaje_d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[6\] siete_segmentos.vhd(23) " "Inferred latch for \"salida\[6\]\" at siete_segmentos.vhd(23)" {  } { { "siete_segmentos.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/siete_segmentos.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357101 "|cabecera|siete_segmentos:contador_puntaje_d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "texto texto:texto_en_pantalla " "Elaborating entity \"texto\" for hierarchy \"texto:texto_en_pantalla\"" {  } { { "cabecera.vhd" "texto_en_pantalla" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/cabecera.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562357111 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_addr texto.vhd(655) " "VHDL Process Statement warning at texto.vhd(655): inferring latch(es) for signal or variable \"char_addr\", which holds its previous value in one or more paths through the process" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1385562357114 "|cabecera|texto:texto_en_pantalla"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_addr texto.vhd(655) " "VHDL Process Statement warning at texto.vhd(655): inferring latch(es) for signal or variable \"row_addr\", which holds its previous value in one or more paths through the process" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1385562357114 "|cabecera|texto:texto_en_pantalla"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bit_addr texto.vhd(655) " "VHDL Process Statement warning at texto.vhd(655): inferring latch(es) for signal or variable \"bit_addr\", which holds its previous value in one or more paths through the process" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1385562357114 "|cabecera|texto:texto_en_pantalla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[0\] texto.vhd(655) " "Inferred latch for \"bit_addr\[0\]\" at texto.vhd(655)" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357115 "|cabecera|texto:texto_en_pantalla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[1\] texto.vhd(655) " "Inferred latch for \"bit_addr\[1\]\" at texto.vhd(655)" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357115 "|cabecera|texto:texto_en_pantalla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[2\] texto.vhd(655) " "Inferred latch for \"bit_addr\[2\]\" at texto.vhd(655)" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357115 "|cabecera|texto:texto_en_pantalla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[0\] texto.vhd(655) " "Inferred latch for \"row_addr\[0\]\" at texto.vhd(655)" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357115 "|cabecera|texto:texto_en_pantalla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[1\] texto.vhd(655) " "Inferred latch for \"row_addr\[1\]\" at texto.vhd(655)" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357115 "|cabecera|texto:texto_en_pantalla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[2\] texto.vhd(655) " "Inferred latch for \"row_addr\[2\]\" at texto.vhd(655)" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357115 "|cabecera|texto:texto_en_pantalla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[3\] texto.vhd(655) " "Inferred latch for \"row_addr\[3\]\" at texto.vhd(655)" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357115 "|cabecera|texto:texto_en_pantalla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[0\] texto.vhd(655) " "Inferred latch for \"char_addr\[0\]\" at texto.vhd(655)" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357115 "|cabecera|texto:texto_en_pantalla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[1\] texto.vhd(655) " "Inferred latch for \"char_addr\[1\]\" at texto.vhd(655)" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357115 "|cabecera|texto:texto_en_pantalla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[2\] texto.vhd(655) " "Inferred latch for \"char_addr\[2\]\" at texto.vhd(655)" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357115 "|cabecera|texto:texto_en_pantalla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[3\] texto.vhd(655) " "Inferred latch for \"char_addr\[3\]\" at texto.vhd(655)" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357115 "|cabecera|texto:texto_en_pantalla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[4\] texto.vhd(655) " "Inferred latch for \"char_addr\[4\]\" at texto.vhd(655)" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357115 "|cabecera|texto:texto_en_pantalla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[5\] texto.vhd(655) " "Inferred latch for \"char_addr\[5\]\" at texto.vhd(655)" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357115 "|cabecera|texto:texto_en_pantalla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[6\] texto.vhd(655) " "Inferred latch for \"char_addr\[6\]\" at texto.vhd(655)" {  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385562357116 "|cabecera|texto:texto_en_pantalla"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom texto:texto_en_pantalla\|font_rom:font_unit " "Elaborating entity \"font_rom\" for hierarchy \"texto:texto_en_pantalla\|font_rom:font_unit\"" {  } { { "texto.vhd" "font_unit" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562357119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonidos_pwm sonidos_pwm:sonidos " "Elaborating entity \"sonidos_pwm\" for hierarchy \"sonidos_pwm:sonidos\"" {  } { { "cabecera.vhd" "sonidos" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/cabecera.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562357127 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "sonidos_pwm:sonidos\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sonidos_pwm:sonidos\|Mult0\"" {  } { { "sonidos_pwm.vhd" "Mult0" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sonidos_pwm.vhd" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385562365507 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1385562365507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sonidos_pwm:sonidos\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sonidos_pwm:sonidos\|lpm_mult:Mult0\"" {  } { { "sonidos_pwm.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sonidos_pwm.vhd" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385562365601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sonidos_pwm:sonidos\|lpm_mult:Mult0 " "Instantiated megafunction \"sonidos_pwm:sonidos\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562365601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562365601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562365601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562365601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562365601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562365601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562365601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562365601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562365601 ""}  } { { "sonidos_pwm.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sonidos_pwm.vhd" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1385562365601 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sonidos_pwm:sonidos\|lpm_mult:Mult0\|multcore:mult_core sonidos_pwm:sonidos\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sonidos_pwm:sonidos\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sonidos_pwm:sonidos\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "sonidos_pwm.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sonidos_pwm.vhd" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562365679 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sonidos_pwm:sonidos\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sonidos_pwm:sonidos\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sonidos_pwm:sonidos\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sonidos_pwm:sonidos\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "sonidos_pwm.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sonidos_pwm.vhd" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562365718 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sonidos_pwm:sonidos\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sonidos_pwm:sonidos\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sonidos_pwm:sonidos\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sonidos_pwm:sonidos\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "sonidos_pwm.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sonidos_pwm.vhd" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562365777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ch " "Found entity 1: add_sub_5ch" {  } { { "db/add_sub_5ch.tdf" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/db/add_sub_5ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385562365870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385562365870 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sonidos_pwm:sonidos\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add sonidos_pwm:sonidos\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sonidos_pwm:sonidos\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"sonidos_pwm:sonidos\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "sonidos_pwm.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sonidos_pwm.vhd" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562365879 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sonidos_pwm:sonidos\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] sonidos_pwm:sonidos\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sonidos_pwm:sonidos\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sonidos_pwm:sonidos\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "sonidos_pwm.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sonidos_pwm.vhd" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562365887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ch " "Found entity 1: add_sub_9ch" {  } { { "db/add_sub_9ch.tdf" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/db/add_sub_9ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385562365978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385562365978 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sonidos_pwm:sonidos\|lpm_mult:Mult0\|altshift:external_latency_ffs sonidos_pwm:sonidos\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sonidos_pwm:sonidos\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sonidos_pwm:sonidos\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "sonidos_pwm.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sonidos_pwm.vhd" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385562366013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "texto:texto_en_pantalla\|bit_addr\[0\] " "Latch texto:texto_en_pantalla\|bit_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronismo_vga:sinc\|v_count\[9\] " "Ports D and ENA on the latch are fed by the same signal sincronismo_vga:sinc\|v_count\[9\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1385562366968 ""}  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1385562366968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "texto:texto_en_pantalla\|bit_addr\[1\] " "Latch texto:texto_en_pantalla\|bit_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronismo_vga:sinc\|v_count\[9\] " "Ports D and ENA on the latch are fed by the same signal sincronismo_vga:sinc\|v_count\[9\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1385562366968 ""}  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1385562366968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "texto:texto_en_pantalla\|bit_addr\[2\] " "Latch texto:texto_en_pantalla\|bit_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronismo_vga:sinc\|h_count\[5\] " "Ports D and ENA on the latch are fed by the same signal sincronismo_vga:sinc\|h_count\[5\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1385562366968 ""}  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1385562366968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "animacion:graficos\|graph_rgb\[2\] " "Latch animacion:graficos\|graph_rgb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronismo_vga:sinc\|v_count\[9\] " "Ports D and ENA on the latch are fed by the same signal sincronismo_vga:sinc\|v_count\[9\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1385562366969 ""}  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 635 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1385562366969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "animacion:graficos\|graph_rgb\[1\] " "Latch animacion:graficos\|graph_rgb\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronismo_vga:sinc\|v_count\[9\] " "Ports D and ENA on the latch are fed by the same signal sincronismo_vga:sinc\|v_count\[9\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1385562366969 ""}  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 635 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1385562366969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "animacion:graficos\|graph_rgb\[0\] " "Latch animacion:graficos\|graph_rgb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronismo_vga:sinc\|h_count\[9\] " "Ports D and ENA on the latch are fed by the same signal sincronismo_vga:sinc\|h_count\[9\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1385562366969 ""}  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 635 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1385562366969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "texto:texto_en_pantalla\|char_addr\[1\] " "Latch texto:texto_en_pantalla\|char_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronismo_vga:sinc\|h_count\[7\] " "Ports D and ENA on the latch are fed by the same signal sincronismo_vga:sinc\|h_count\[7\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1385562366969 ""}  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1385562366969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "texto:texto_en_pantalla\|char_addr\[2\] " "Latch texto:texto_en_pantalla\|char_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronismo_vga:sinc\|h_count\[7\] " "Ports D and ENA on the latch are fed by the same signal sincronismo_vga:sinc\|h_count\[7\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1385562366970 ""}  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1385562366970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "texto:texto_en_pantalla\|char_addr\[3\] " "Latch texto:texto_en_pantalla\|char_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronismo_vga:sinc\|h_count\[7\] " "Ports D and ENA on the latch are fed by the same signal sincronismo_vga:sinc\|h_count\[7\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1385562366970 ""}  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1385562366970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "texto:texto_en_pantalla\|char_addr\[0\] " "Latch texto:texto_en_pantalla\|char_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronismo_vga:sinc\|h_count\[7\] " "Ports D and ENA on the latch are fed by the same signal sincronismo_vga:sinc\|h_count\[7\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1385562366970 ""}  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1385562366970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "texto:texto_en_pantalla\|row_addr\[0\] " "Latch texto:texto_en_pantalla\|row_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronismo_vga:sinc\|v_count\[9\] " "Ports D and ENA on the latch are fed by the same signal sincronismo_vga:sinc\|v_count\[9\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1385562366970 ""}  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1385562366970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "texto:texto_en_pantalla\|char_addr\[6\] " "Latch texto:texto_en_pantalla\|char_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronismo_vga:sinc\|h_count\[7\] " "Ports D and ENA on the latch are fed by the same signal sincronismo_vga:sinc\|h_count\[7\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1385562366970 ""}  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1385562366970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "texto:texto_en_pantalla\|char_addr\[4\] " "Latch texto:texto_en_pantalla\|char_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronismo_vga:sinc\|h_count\[6\] " "Ports D and ENA on the latch are fed by the same signal sincronismo_vga:sinc\|h_count\[6\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1385562366971 ""}  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1385562366971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "texto:texto_en_pantalla\|row_addr\[3\] " "Latch texto:texto_en_pantalla\|row_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronismo_vga:sinc\|v_count\[5\] " "Ports D and ENA on the latch are fed by the same signal sincronismo_vga:sinc\|v_count\[5\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1385562366971 ""}  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1385562366971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "texto:texto_en_pantalla\|row_addr\[2\] " "Latch texto:texto_en_pantalla\|row_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronismo_vga:sinc\|v_count\[4\] " "Ports D and ENA on the latch are fed by the same signal sincronismo_vga:sinc\|v_count\[4\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1385562366971 ""}  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1385562366971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "texto:texto_en_pantalla\|row_addr\[1\] " "Latch texto:texto_en_pantalla\|row_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronismo_vga:sinc\|v_count\[4\] " "Ports D and ENA on the latch are fed by the same signal sincronismo_vga:sinc\|v_count\[4\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1385562366971 ""}  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1385562366971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "texto:texto_en_pantalla\|char_addr\[5\] " "Latch texto:texto_en_pantalla\|char_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronismo_vga:sinc\|h_count\[7\] " "Ports D and ENA on the latch are fed by the same signal sincronismo_vga:sinc\|h_count\[7\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1385562366971 ""}  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1385562366971 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 453 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1385562366982 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1385562366983 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "animacion:graficos\|en animacion:graficos\|en~_emulated animacion:graficos\|en~1 " "Register \"animacion:graficos\|en\" is converted into an equivalent circuit using register \"animacion:graficos\|en~_emulated\" and latch \"animacion:graficos\|en~1\"" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 453 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1385562366983 "|cabecera|animacion:graficos|en"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1385562366983 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/output_files/Pong_juego_completo.map.smsg " "Generated suppressed messages file D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/output_files/Pong_juego_completo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1385562391694 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1385562392022 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385562392022 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2738 " "Implemented 2738 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1385562392307 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1385562392307 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2681 " "Implemented 2681 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1385562392307 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1385562392307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1385562392347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 11:26:32 2013 " "Processing ended: Wed Nov 27 11:26:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1385562392347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1385562392347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1385562392347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1385562392347 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1385562393954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1385562393971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 11:26:33 2013 " "Processing started: Wed Nov 27 11:26:33 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1385562393971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1385562393971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Pong_juego_completo -c Pong_juego_completo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Pong_juego_completo -c Pong_juego_completo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1385562393971 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1385562394188 ""}
{ "Info" "0" "" "Project  = Pong_juego_completo" {  } {  } 0 0 "Project  = Pong_juego_completo" 0 0 "Fitter" 0 0 1385562394188 ""}
{ "Info" "0" "" "Revision = Pong_juego_completo" {  } {  } 0 0 "Revision = Pong_juego_completo" 0 0 "Fitter" 0 0 1385562394188 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Fitter" 0 -1 1385562394501 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Pong_juego_completo EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Pong_juego_completo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1385562394537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1385562394584 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1385562394584 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1385562394708 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1385562394729 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1385562395327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1385562395327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1385562395327 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1385562395327 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 3643 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1385562395337 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 3644 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1385562395337 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 3645 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1385562395337 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1385562395337 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "61 " "TimeQuest Timing Analyzer is analyzing 61 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 1 0 "Fitter" 0 -1 1385562395981 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pong_juego_completo.sdc " "Synopsys Design Constraints File file not found: 'Pong_juego_completo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Fitter" 0 -1 1385562395985 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1385562395986 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1385562396020 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1385562396214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[0\] " "Destination node sincronismo_vga:sinc\|h_count\[0\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 588 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562396214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[1\] " "Destination node sincronismo_vga:sinc\|h_count\[1\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 587 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562396214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[2\] " "Destination node sincronismo_vga:sinc\|h_count\[2\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 586 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562396214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[3\] " "Destination node sincronismo_vga:sinc\|h_count\[3\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 585 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562396214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[4\] " "Destination node sincronismo_vga:sinc\|h_count\[4\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 584 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562396214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[5\] " "Destination node sincronismo_vga:sinc\|h_count\[5\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 583 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562396214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[6\] " "Destination node sincronismo_vga:sinc\|h_count\[6\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 582 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562396214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[7\] " "Destination node sincronismo_vga:sinc\|h_count\[7\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562396214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[8\] " "Destination node sincronismo_vga:sinc\|h_count\[8\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 580 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562396214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronismo_vga:sinc\|h_count\[9\] " "Destination node sincronismo_vga:sinc\|h_count\[9\]" {  } { { "sincronismo_vga.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/sincronismo_vga.vhd" 88 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sincronismo_vga:sinc|h_count[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562396214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1385562396214 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1385562396214 ""}  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "cabecera.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/cabecera.vhd" 15 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1385562396214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "texto:texto_en_pantalla\|bit_addr\[0\]~4  " "Automatically promoted node texto:texto_en_pantalla\|bit_addr\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1385562396217 ""}  } { { "texto.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/texto.vhd" 655 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { texto:texto_en_pantalla|bit_addr[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 2558 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1385562396217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "animacion:graficos\|process_2~32  " "Automatically promoted node animacion:graficos\|process_2~32 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1385562396217 ""}  } { { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { animacion:graficos|process_2~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 3545 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1385562396217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "animacion:graficos\|graph_rgb\[2\]~4  " "Automatically promoted node animacion:graficos\|graph_rgb\[2\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1385562396217 ""}  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 635 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { animacion:graficos|graph_rgb[2]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 2544 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1385562396217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "on_off (placed in PIN L2 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node on_off (placed in PIN L2 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1385562396218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "animacion:graficos\|graph_rgb\[2\]~4 " "Destination node animacion:graficos\|graph_rgb\[2\]~4" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 635 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { animacion:graficos|graph_rgb[2]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 2544 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562396218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "animacion:graficos\|process_4~15 " "Destination node animacion:graficos\|process_4~15" {  } { { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { animacion:graficos|process_4~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 2955 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562396218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "animacion:graficos\|en~3 " "Destination node animacion:graficos\|en~3" {  } { { "animacion.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/animacion.vhd" 453 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { animacion:graficos|en~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 683 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385562396218 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1385562396218 ""}  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { on_off } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "on_off" } } } } { "cabecera.vhd" "" { Text "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/cabecera.vhd" 17 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { on_off } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1385562396218 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1385562396658 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1385562396661 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1385562396661 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1385562396664 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1385562396666 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1385562396668 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1385562396669 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1385562396671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1385562396922 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1385562396924 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1385562396924 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1385562397008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1385562399008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1385562400955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1385562400984 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1385562410964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1385562410965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1385562411593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1385562421569 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1385562421569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1385562435637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1385562435640 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1385562435640 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "10.08 " "Total time spent on timing analysis during the Fitter is 10.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1385562435738 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1385562435749 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "49 " "Found 49 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync 0 " "Pin \"hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync 0 " "Pin \"vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[0\] 0 " "Pin \"red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[1\] 0 " "Pin \"red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[2\] 0 " "Pin \"red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[3\] 0 " "Pin \"red\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[0\] 0 " "Pin \"green\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[1\] 0 " "Pin \"green\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[2\] 0 " "Pin \"green\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[3\] 0 " "Pin \"green\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue\[0\] 0 " "Pin \"blue\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue\[1\] 0 " "Pin \"blue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue\[2\] 0 " "Pin \"blue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue\[3\] 0 " "Pin \"blue\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d0\[0\] 0 " "Pin \"seg_output_d0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d0\[1\] 0 " "Pin \"seg_output_d0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d0\[2\] 0 " "Pin \"seg_output_d0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d0\[3\] 0 " "Pin \"seg_output_d0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d0\[4\] 0 " "Pin \"seg_output_d0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d0\[5\] 0 " "Pin \"seg_output_d0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d0\[6\] 0 " "Pin \"seg_output_d0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d1\[0\] 0 " "Pin \"seg_output_d1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d1\[1\] 0 " "Pin \"seg_output_d1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d1\[2\] 0 " "Pin \"seg_output_d1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d1\[3\] 0 " "Pin \"seg_output_d1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d1\[4\] 0 " "Pin \"seg_output_d1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d1\[5\] 0 " "Pin \"seg_output_d1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d1\[6\] 0 " "Pin \"seg_output_d1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d2\[0\] 0 " "Pin \"seg_output_d2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d2\[1\] 0 " "Pin \"seg_output_d2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d2\[2\] 0 " "Pin \"seg_output_d2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d2\[3\] 0 " "Pin \"seg_output_d2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d2\[4\] 0 " "Pin \"seg_output_d2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d2\[5\] 0 " "Pin \"seg_output_d2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d2\[6\] 0 " "Pin \"seg_output_d2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d3\[0\] 0 " "Pin \"seg_output_d3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d3\[1\] 0 " "Pin \"seg_output_d3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d3\[2\] 0 " "Pin \"seg_output_d3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d3\[3\] 0 " "Pin \"seg_output_d3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d3\[4\] 0 " "Pin \"seg_output_d3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d3\[5\] 0 " "Pin \"seg_output_d3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_output_d3\[6\] 0 " "Pin \"seg_output_d3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vidas\[0\] 0 " "Pin \"vidas\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vidas\[1\] 0 " "Pin \"vidas\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vidas\[2\] 0 " "Pin \"vidas\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vidas\[3\] 0 " "Pin \"vidas\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vidas\[4\] 0 " "Pin \"vidas\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm_out\[0\] 0 " "Pin \"pwm_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm_out\[1\] 0 " "Pin \"pwm_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1385562435883 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 1 0 "Fitter" 0 -1 1385562435883 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1385562436940 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1385562437153 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1385562438311 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1385562438760 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 1 0 "Fitter" 0 -1 1385562438940 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/output_files/Pong_juego_completo.fit.smsg " "Generated suppressed messages file D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/output_files/Pong_juego_completo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1385562439264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "639 " "Peak virtual memory: 639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1385562440084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 11:27:20 2013 " "Processing ended: Wed Nov 27 11:27:20 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1385562440084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1385562440084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1385562440084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1385562440084 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1385562441319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1385562441337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 11:27:21 2013 " "Processing started: Wed Nov 27 11:27:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1385562441337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1385562441337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Pong_juego_completo -c Pong_juego_completo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Pong_juego_completo -c Pong_juego_completo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1385562441337 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1385562442844 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1385562442908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1385562443587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 11:27:23 2013 " "Processing ended: Wed Nov 27 11:27:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1385562443587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1385562443587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1385562443587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1385562443587 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1385562444326 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1385562445192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1385562445209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 11:27:24 2013 " "Processing started: Wed Nov 27 11:27:24 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1385562445209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1385562445209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Pong_juego_completo -c Pong_juego_completo " "Command: quartus_sta Pong_juego_completo -c Pong_juego_completo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1385562445210 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1385562445442 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1385562445776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1385562445828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1385562445828 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "61 " "TimeQuest Timing Analyzer is analyzing 61 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 1 0 "Quartus II" 0 -1 1385562446118 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pong_juego_completo.sdc " "Synopsys Design Constraints File file not found: 'Pong_juego_completo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Quartus II" 0 -1 1385562446173 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1385562446173 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446185 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name multiplayer multiplayer " "create_clock -period 1.000 -name multiplayer multiplayer" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446185 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446185 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446185 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1385562446203 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1385562446217 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 1 0 "Quartus II" 0 -1 1385562446273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.622 " "Worst-case setup slack is -13.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.622     -1245.105 clk  " "  -13.622     -1245.105 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.975      -145.019 multiplayer  " "  -12.975      -145.019 multiplayer " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.482      -144.751 reset  " "  -12.482      -144.751 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385562446275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.230 " "Worst-case hold slack is -3.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.230       -39.927 reset  " "   -3.230       -39.927 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.722       -25.980 multiplayer  " "   -2.722       -25.980 multiplayer " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clk  " "    0.445         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385562446306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.258 " "Worst-case recovery slack is -0.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258        -0.436 multiplayer  " "   -0.258        -0.436 multiplayer " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194        -8.137 clk  " "   -0.194        -8.137 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385562446309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.482 " "Worst-case removal slack is -0.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.482        -0.879 multiplayer  " "   -0.482        -0.879 multiplayer " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.121        -1.553 clk  " "   -0.121        -1.553 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385562446312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -257.029 clk  " "   -1.631      -257.029 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -113.665 multiplayer  " "   -1.631      -113.665 multiplayer " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -29.593 reset  " "   -1.631       -29.593 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562446315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385562446315 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1385562446918 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1385562446920 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 1 0 "Quartus II" 0 -1 1385562447074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.623 " "Worst-case setup slack is -4.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.623      -349.820 clk  " "   -4.623      -349.820 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.993       -37.343 multiplayer  " "   -3.993       -37.343 multiplayer " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.877       -39.922 reset  " "   -3.877       -39.922 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385562447080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.635 " "Worst-case hold slack is -1.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.635       -22.098 reset  " "   -1.635       -22.098 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.441       -15.033 multiplayer  " "   -1.441       -15.033 multiplayer " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027         0.000 clk  " "    0.027         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385562447114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.288 " "Worst-case recovery slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288         0.000 multiplayer  " "    0.288         0.000 multiplayer " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 clk  " "    0.356         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385562447121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.343 " "Worst-case removal slack is -0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343       -18.269 clk  " "   -0.343       -18.269 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.227        -0.418 multiplayer  " "   -0.227        -0.418 multiplayer " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385562447128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -210.380 clk  " "   -1.380      -210.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -9.564 multiplayer  " "   -1.380        -9.564 multiplayer " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 reset  " "   -1.380        -1.380 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385562447134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385562447134 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1385562447774 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1385562447828 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1385562447829 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/output_files/Pong_juego_completo.sta.smsg " "Generated suppressed messages file D:/Mis Documentos/UTN!/3er año/Tecnicas Digitales I/Proyecto Final de la materia/PONG - Version completa 3c/output_files/Pong_juego_completo.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1385562447898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1385562448034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 11:27:28 2013 " "Processing ended: Wed Nov 27 11:27:28 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1385562448034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1385562448034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1385562448034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1385562448034 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus II Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1385562448896 ""}
