virt	,	V_59
msleep	,	F_16
MAILBOX_INT_CNTL	,	V_53
tmp	,	V_51
CHIP_TONGA	,	V_9
state	,	V_50
ARRAY_SIZE	,	F_3
val	,	V_21
xgpu_vi_release_full_gpu_access	,	F_21
init	,	V_41
"Doesn't get ack from pf.\n"	,	L_3
xgpu_vi_request_reset	,	F_19
xgpu_vi_mailbox_ack_irq	,	F_22
work	,	V_57
IDH_REL_GPU_FINI_ACCESS	,	V_43
asic_type	,	V_3
AMDGPU_IRQ_STATE_ENABLE	,	V_55
TRN_MSG_ACK	,	V_34
xgpu_vi_mailbox_set_irq_funcs	,	F_31
MAILBOX_CONTROL	,	V_17
amdgpu_irq_add_id	,	F_33
"RCV_MSG_VALID is not cleared\n"	,	L_2
adev	,	V_2
pr_err	,	F_10
IDH_REL_GPU_INIT_ACCESS	,	V_42
amdgpu_irq_get	,	F_36
xgpu_vi_mailbox_get_irq	,	F_35
xgpu_vi_mailbox_set_valid	,	F_12
mmMAILBOX_INT_CNTL	,	V_52
xgpu_tonga_golden_common_all	,	V_12
IDH_REQ_GPU_RESET_ACCESS	,	V_39
amdgpu_interrupt_state	,	V_49
amdgpu_iv_entry	,	V_46
ACK_INT_EN	,	V_54
REG_FIELD_MASK	,	F_6
event	,	V_29
xgpu_vi_mailbox_put_irq	,	F_38
INIT_WORK	,	F_37
ETIME	,	V_35
xgpu_fiji_mgcg_cgcg_init	,	V_5
ENOENT	,	V_31
"get ack intr and do nothing.\n"	,	L_4
RCV_MSG_ACK	,	V_20
xgpu_vi_mailbox_ack_irq_funcs	,	V_66
"Doesn't support chip type.\n"	,	L_1
xgpu_vi_mailbox_flr_work	,	F_25
xgpu_vi_request_full_gpu_access	,	F_20
r	,	V_33
VI_MAILBOX_TIMEDOUT	,	V_15
mdelay	,	F_11
amdgpu_sriov_gpu_reset	,	F_27
VALID_INT_EN	,	V_61
MAILBOX_MSGBUF_TRN_DW0	,	V_26
source	,	V_45
IDH_REQ_GPU_INIT_ACCESS	,	V_37
ack_irq	,	V_63
IDH_REQ_GPU_FINI_ACCESS	,	V_38
num_types	,	V_64
xgpu_vi_set_mailbox_ack_irq	,	F_24
u32	,	V_6
reg	,	V_13
CHIP_FIJI	,	V_4
MSGBUF_DATA	,	V_27
xgpu_vi_mailbox_send_ack	,	F_5
REG_SET_FIELD	,	F_8
req	,	V_24
amdgpu_program_register_sequence	,	F_2
mmMAILBOX_MSGBUF_TRN_DW0	,	V_25
xgpu_vi_poll_ack	,	F_15
xgpu_vi_set_mailbox_rcv_irq	,	F_28
xgpu_vi_poll_msg	,	F_17
rcv_irq	,	V_67
entry	,	V_47
IDH_FLR_NOTIFICATION	,	V_62
TRN_MSG_VALID	,	V_22
xgpu_vi_send_access_requests	,	F_18
IDH_READY_TO_ACCESS_GPU	,	V_40
amdgpu_virt	,	V_58
schedule_work	,	F_30
"failed to recieve FLR_CMPL\n"	,	L_5
xgpu_vi_mailbox_trans_msg	,	F_13
work_struct	,	V_56
request	,	V_36
xgpu_tonga_golden_settings_a11	,	V_11
BUG_ON	,	F_4
xgpu_tonga_mgcg_cgcg_init	,	V_10
amdgpu_irq_src	,	V_44
timeout	,	V_14
idh_request	,	V_23
IDH_FLR_NOTIFICATION_CMPL	,	V_30
flr_work	,	V_60
mask	,	V_16
amdgpu_device	,	V_1
mmMAILBOX_CONTROL	,	V_19
AMDGPU_IH_CLIENTID_LEGACY	,	V_69
amdgpu_irq_put	,	F_34
WREG32_NO_KIQ	,	F_9
src	,	V_48
xgpu_vi_mailbox_rcv_irq	,	F_29
xgpu_vi_mailbox_add_irq_id	,	F_32
xgpu_vi_init_golden_registers	,	F_1
container_of	,	F_26
xgpu_vi_mailbox_rcv_irq_funcs	,	V_68
RCV_MSG_VALID	,	V_18
idh_event	,	V_28
xgpu_fiji_golden_common_all	,	V_8
mmMAILBOX_MSGBUF_RCV_DW0	,	V_32
xgpu_fiji_golden_settings_a10	,	V_7
DRM_DEBUG	,	F_23
funcs	,	V_65
RREG32_NO_KIQ	,	F_7
xgpu_vi_mailbox_rcv_msg	,	F_14
