$date
	Sat Nov 16 14:54:12 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Exper6 $end
$scope module e6 $end
$var wire 1 ! clk $end
$var wire 1 " data_in $end
$var wire 1 # rst $end
$var reg 4 $ count [3:0] $end
$var reg 1 % data_out $end
$var reg 4 & sta [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 &
0%
b0 $
0#
0"
0!
$end
#5000
1#
1!
#10000
1"
0!
#15000
b100 &
1!
#20000
0!
0"
#25000
b10 &
1!
#30000
0!
1"
#35000
1%
b1 &
b1 $
1!
#40000
0!
0"
#45000
0%
b100 &
1!
#50000
0!
1"
#55000
1!
#60000
0!
0"
#65000
b10 &
1!
#70000
0!
1"
#75000
1%
b1 &
b10 $
1!
#80000
0!
0"
#85000
0%
b100 &
1!
#90000
0!
#95000
b10 &
1!
#100000
0!
1"
#105000
1%
b1 &
b11 $
1!
#110000
0!
#115000
0%
b100 &
1!
#120000
1!
#125000
0!
#130000
1!
#135000
0!
#140000
1!
#145000
0!
#150000
1!
