`timescale 1ns / 1ps
 
 module ROMTB2();
 
 reg [6:0]InstNum;
 wire [31:0]Dout;
 
 ROM a (Dout,InstNum);
 
 
 
 initial begin
	InstNum=0;
 
	#20
	InstNum=9;

	#20
	InstNum=13
	
	#20
	InstNum=4

	#20
	InstNum=6

   #50 $stop;
	end
	
	
	endmodule
