{
  "family": "MKL15Z4",
  "architecture": "arm-cortex-m0plus",
  "vendor": "Freescale Semiconductor, Inc.",
  "mcus": {
    "MKL15Z4": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FTFA_FlashConfig",
              "base": "0x00000400"
            },
            {
              "name": "FTFA",
              "base": "0x40020000",
              "irq": 5
            }
          ],
          "registers": {
            "BACKKEY3": {
              "offset": "0x00",
              "size": 8,
              "description": "Backdoor Comparison Key 3."
            },
            "BACKKEY2": {
              "offset": "0x01",
              "size": 8,
              "description": "Backdoor Comparison Key 2."
            },
            "BACKKEY1": {
              "offset": "0x02",
              "size": 8,
              "description": "Backdoor Comparison Key 1."
            },
            "BACKKEY0": {
              "offset": "0x03",
              "size": 8,
              "description": "Backdoor Comparison Key 0."
            },
            "BACKKEY7": {
              "offset": "0x04",
              "size": 8,
              "description": "Backdoor Comparison Key 7."
            },
            "BACKKEY6": {
              "offset": "0x05",
              "size": 8,
              "description": "Backdoor Comparison Key 6."
            },
            "BACKKEY5": {
              "offset": "0x06",
              "size": 8,
              "description": "Backdoor Comparison Key 5."
            },
            "BACKKEY4": {
              "offset": "0x07",
              "size": 8,
              "description": "Backdoor Comparison Key 4."
            },
            "FPROT3": {
              "offset": "0x08",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - Low Register"
            },
            "FPROT2": {
              "offset": "0x09",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - High Register"
            },
            "FPROT1": {
              "offset": "0x0A",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - Low Register"
            },
            "FPROT0": {
              "offset": "0x0B",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - High Register"
            },
            "FSEC": {
              "offset": "0x0C",
              "size": 8,
              "description": "Non-volatile Flash Security Register"
            },
            "FOPT": {
              "offset": "0x0D",
              "size": 8,
              "description": "Non-volatile Flash Option Register"
            }
          },
          "bits": {
            "BACKKEY3": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY2": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY1": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY0": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY7": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY6": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY5": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY4": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "FPROT3": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT2": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT1": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT0": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "LPBOOT0": {
                "bit": 0,
                "description": "no description available"
              },
              "NMI_DIS": {
                "bit": 2,
                "description": "no description available"
              },
              "RESET_PIN_CFG": {
                "bit": 3,
                "description": "no description available"
              },
              "LPBOOT1": {
                "bit": 4,
                "description": "no description available"
              },
              "FAST_INIT": {
                "bit": 5,
                "description": "no description available"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x40008000",
              "irq": 0
            },
            {
              "name": "DMAMUX0",
              "base": "0x40021000"
            }
          ],
          "registers": {
            "SAR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Source Address Register"
            },
            "DAR0": {
              "offset": "0x104",
              "size": 32,
              "description": "Destination Address Register"
            },
            "DSR_BCR0": {
              "offset": "0x108",
              "size": 32,
              "description": "DMA Status Register / Byte Count Register"
            },
            "DSR0": {
              "offset": "0x10B",
              "size": 8,
              "description": "DMA_DSR0 register."
            },
            "DCR0": {
              "offset": "0x10C",
              "size": 32,
              "description": "DMA Control Register"
            },
            "SAR1": {
              "offset": "0x110",
              "size": 32,
              "description": "Source Address Register"
            },
            "DAR1": {
              "offset": "0x114",
              "size": 32,
              "description": "Destination Address Register"
            },
            "DSR_BCR1": {
              "offset": "0x118",
              "size": 32,
              "description": "DMA Status Register / Byte Count Register"
            },
            "DSR1": {
              "offset": "0x11B",
              "size": 8,
              "description": "DMA_DSR1 register."
            },
            "DCR1": {
              "offset": "0x11C",
              "size": 32,
              "description": "DMA Control Register"
            },
            "SAR2": {
              "offset": "0x120",
              "size": 32,
              "description": "Source Address Register"
            },
            "DAR2": {
              "offset": "0x124",
              "size": 32,
              "description": "Destination Address Register"
            },
            "DSR_BCR2": {
              "offset": "0x128",
              "size": 32,
              "description": "DMA Status Register / Byte Count Register"
            },
            "DSR2": {
              "offset": "0x12B",
              "size": 8,
              "description": "DMA_DSR2 register."
            },
            "DCR2": {
              "offset": "0x12C",
              "size": 32,
              "description": "DMA Control Register"
            },
            "SAR3": {
              "offset": "0x130",
              "size": 32,
              "description": "Source Address Register"
            },
            "DAR3": {
              "offset": "0x134",
              "size": 32,
              "description": "Destination Address Register"
            },
            "DSR_BCR3": {
              "offset": "0x138",
              "size": 32,
              "description": "DMA Status Register / Byte Count Register"
            },
            "DSR3": {
              "offset": "0x13B",
              "size": 8,
              "description": "DMA_DSR3 register."
            },
            "DCR3": {
              "offset": "0x13C",
              "size": 32,
              "description": "DMA Control Register"
            }
          },
          "bits": {
            "SAR0": {
              "SAR": {
                "bit": 0,
                "description": "Each SAR contains the byte address used by the DMA controller to read data",
                "width": 32
              }
            },
            "DAR0": {
              "DAR": {
                "bit": 0,
                "description": "Each DAR contains the byte address used by the DMA controller to write data",
                "width": 32
              }
            },
            "DSR_BCR0": {
              "BCR": {
                "bit": 0,
                "description": "This field contains the number of bytes yet to be transferred for a given block",
                "width": 24
              },
              "DONE": {
                "bit": 24,
                "description": "Transactions done"
              },
              "BSY": {
                "bit": 25,
                "description": "Busy"
              },
              "REQ": {
                "bit": 26,
                "description": "Request"
              },
              "BED": {
                "bit": 28,
                "description": "Bus error on destination"
              },
              "BES": {
                "bit": 29,
                "description": "Bus error on source"
              },
              "CE": {
                "bit": 30,
                "description": "Configuration error"
              }
            },
            "DCR0": {
              "LCH2": {
                "bit": 0,
                "description": "Link channel 2",
                "width": 2
              },
              "LCH1": {
                "bit": 2,
                "description": "Link channel 1",
                "width": 2
              },
              "LINKCC": {
                "bit": 4,
                "description": "Link channel control",
                "width": 2
              },
              "D_REQ": {
                "bit": 7,
                "description": "Disable request"
              },
              "DMOD": {
                "bit": 8,
                "description": "Destination address modulo",
                "width": 4
              },
              "SMOD": {
                "bit": 12,
                "description": "Source address modulo",
                "width": 4
              },
              "START": {
                "bit": 16,
                "description": "Start transfer"
              },
              "DSIZE": {
                "bit": 17,
                "description": "Destination size",
                "width": 2
              },
              "DINC": {
                "bit": 19,
                "description": "Destination increment"
              },
              "SSIZE": {
                "bit": 20,
                "description": "Source size",
                "width": 2
              },
              "SINC": {
                "bit": 22,
                "description": "Source increment"
              },
              "EADREQ": {
                "bit": 23,
                "description": "Enable asynchronous DMA requests"
              },
              "AA": {
                "bit": 28,
                "description": "Auto-align"
              },
              "CS": {
                "bit": 29,
                "description": "Cycle steal"
              },
              "ERQ": {
                "bit": 30,
                "description": "Enable peripheral request"
              },
              "EINT": {
                "bit": 31,
                "description": "Enable interrupt on completion of transfer"
              }
            },
            "SAR1": {
              "SAR": {
                "bit": 0,
                "description": "Each SAR contains the byte address used by the DMA controller to read data",
                "width": 32
              }
            },
            "DAR1": {
              "DAR": {
                "bit": 0,
                "description": "Each DAR contains the byte address used by the DMA controller to write data",
                "width": 32
              }
            },
            "DSR_BCR1": {
              "BCR": {
                "bit": 0,
                "description": "This field contains the number of bytes yet to be transferred for a given block",
                "width": 24
              },
              "DONE": {
                "bit": 24,
                "description": "Transactions done"
              },
              "BSY": {
                "bit": 25,
                "description": "Busy"
              },
              "REQ": {
                "bit": 26,
                "description": "Request"
              },
              "BED": {
                "bit": 28,
                "description": "Bus error on destination"
              },
              "BES": {
                "bit": 29,
                "description": "Bus error on source"
              },
              "CE": {
                "bit": 30,
                "description": "Configuration error"
              }
            },
            "DCR1": {
              "LCH2": {
                "bit": 0,
                "description": "Link channel 2",
                "width": 2
              },
              "LCH1": {
                "bit": 2,
                "description": "Link channel 1",
                "width": 2
              },
              "LINKCC": {
                "bit": 4,
                "description": "Link channel control",
                "width": 2
              },
              "D_REQ": {
                "bit": 7,
                "description": "Disable request"
              },
              "DMOD": {
                "bit": 8,
                "description": "Destination address modulo",
                "width": 4
              },
              "SMOD": {
                "bit": 12,
                "description": "Source address modulo",
                "width": 4
              },
              "START": {
                "bit": 16,
                "description": "Start transfer"
              },
              "DSIZE": {
                "bit": 17,
                "description": "Destination size",
                "width": 2
              },
              "DINC": {
                "bit": 19,
                "description": "Destination increment"
              },
              "SSIZE": {
                "bit": 20,
                "description": "Source size",
                "width": 2
              },
              "SINC": {
                "bit": 22,
                "description": "Source increment"
              },
              "EADREQ": {
                "bit": 23,
                "description": "Enable asynchronous DMA requests"
              },
              "AA": {
                "bit": 28,
                "description": "Auto-align"
              },
              "CS": {
                "bit": 29,
                "description": "Cycle steal"
              },
              "ERQ": {
                "bit": 30,
                "description": "Enable peripheral request"
              },
              "EINT": {
                "bit": 31,
                "description": "Enable interrupt on completion of transfer"
              }
            },
            "SAR2": {
              "SAR": {
                "bit": 0,
                "description": "Each SAR contains the byte address used by the DMA controller to read data",
                "width": 32
              }
            },
            "DAR2": {
              "DAR": {
                "bit": 0,
                "description": "Each DAR contains the byte address used by the DMA controller to write data",
                "width": 32
              }
            },
            "DSR_BCR2": {
              "BCR": {
                "bit": 0,
                "description": "This field contains the number of bytes yet to be transferred for a given block",
                "width": 24
              },
              "DONE": {
                "bit": 24,
                "description": "Transactions done"
              },
              "BSY": {
                "bit": 25,
                "description": "Busy"
              },
              "REQ": {
                "bit": 26,
                "description": "Request"
              },
              "BED": {
                "bit": 28,
                "description": "Bus error on destination"
              },
              "BES": {
                "bit": 29,
                "description": "Bus error on source"
              },
              "CE": {
                "bit": 30,
                "description": "Configuration error"
              }
            },
            "DCR2": {
              "LCH2": {
                "bit": 0,
                "description": "Link channel 2",
                "width": 2
              },
              "LCH1": {
                "bit": 2,
                "description": "Link channel 1",
                "width": 2
              },
              "LINKCC": {
                "bit": 4,
                "description": "Link channel control",
                "width": 2
              },
              "D_REQ": {
                "bit": 7,
                "description": "Disable request"
              },
              "DMOD": {
                "bit": 8,
                "description": "Destination address modulo",
                "width": 4
              },
              "SMOD": {
                "bit": 12,
                "description": "Source address modulo",
                "width": 4
              },
              "START": {
                "bit": 16,
                "description": "Start transfer"
              },
              "DSIZE": {
                "bit": 17,
                "description": "Destination size",
                "width": 2
              },
              "DINC": {
                "bit": 19,
                "description": "Destination increment"
              },
              "SSIZE": {
                "bit": 20,
                "description": "Source size",
                "width": 2
              },
              "SINC": {
                "bit": 22,
                "description": "Source increment"
              },
              "EADREQ": {
                "bit": 23,
                "description": "Enable asynchronous DMA requests"
              },
              "AA": {
                "bit": 28,
                "description": "Auto-align"
              },
              "CS": {
                "bit": 29,
                "description": "Cycle steal"
              },
              "ERQ": {
                "bit": 30,
                "description": "Enable peripheral request"
              },
              "EINT": {
                "bit": 31,
                "description": "Enable interrupt on completion of transfer"
              }
            },
            "SAR3": {
              "SAR": {
                "bit": 0,
                "description": "Each SAR contains the byte address used by the DMA controller to read data",
                "width": 32
              }
            },
            "DAR3": {
              "DAR": {
                "bit": 0,
                "description": "Each DAR contains the byte address used by the DMA controller to write data",
                "width": 32
              }
            },
            "DSR_BCR3": {
              "BCR": {
                "bit": 0,
                "description": "This field contains the number of bytes yet to be transferred for a given block",
                "width": 24
              },
              "DONE": {
                "bit": 24,
                "description": "Transactions done"
              },
              "BSY": {
                "bit": 25,
                "description": "Busy"
              },
              "REQ": {
                "bit": 26,
                "description": "Request"
              },
              "BED": {
                "bit": 28,
                "description": "Bus error on destination"
              },
              "BES": {
                "bit": 29,
                "description": "Bus error on source"
              },
              "CE": {
                "bit": 30,
                "description": "Configuration error"
              }
            },
            "DCR3": {
              "LCH2": {
                "bit": 0,
                "description": "Link channel 2",
                "width": 2
              },
              "LCH1": {
                "bit": 2,
                "description": "Link channel 1",
                "width": 2
              },
              "LINKCC": {
                "bit": 4,
                "description": "Link channel control",
                "width": 2
              },
              "D_REQ": {
                "bit": 7,
                "description": "Disable request"
              },
              "DMOD": {
                "bit": 8,
                "description": "Destination address modulo",
                "width": 4
              },
              "SMOD": {
                "bit": 12,
                "description": "Source address modulo",
                "width": 4
              },
              "START": {
                "bit": 16,
                "description": "Start transfer"
              },
              "DSIZE": {
                "bit": 17,
                "description": "Destination size",
                "width": 2
              },
              "DINC": {
                "bit": 19,
                "description": "Destination increment"
              },
              "SSIZE": {
                "bit": 20,
                "description": "Source size",
                "width": 2
              },
              "SINC": {
                "bit": 22,
                "description": "Source increment"
              },
              "EADREQ": {
                "bit": 23,
                "description": "Enable asynchronous DMA requests"
              },
              "AA": {
                "bit": 28,
                "description": "Auto-align"
              },
              "CS": {
                "bit": 29,
                "description": "Cycle steal"
              },
              "ERQ": {
                "bit": 30,
                "description": "Enable peripheral request"
              },
              "EINT": {
                "bit": 31,
                "description": "Enable interrupt on completion of transfer"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "PIT",
              "base": "0x40037000",
              "irq": 22
            },
            {
              "name": "TPM0",
              "base": "0x40038000",
              "irq": 17
            },
            {
              "name": "TPM1",
              "base": "0x40039000",
              "irq": 18
            },
            {
              "name": "TPM2",
              "base": "0x4003A000",
              "irq": 19
            },
            {
              "name": "LPTMR0",
              "base": "0x40040000",
              "irq": 28
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "PIT Module Control Register"
            },
            "LTMR64H": {
              "offset": "0xE0",
              "size": 32,
              "description": "PIT Upper Lifetime Timer Register"
            },
            "LTMR64L": {
              "offset": "0xE4",
              "size": 32,
              "description": "PIT Lower Lifetime Timer Register"
            },
            "LDVAL%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Timer Load Value Register"
            },
            "CVAL%s": {
              "offset": "0x104",
              "size": 32,
              "description": "Current Timer Value Register"
            },
            "TCTRL%s": {
              "offset": "0x108",
              "size": 32,
              "description": "Timer Control Register"
            },
            "TFLG%s": {
              "offset": "0x10C",
              "size": 32,
              "description": "Timer Flag Register"
            }
          },
          "bits": {
            "MCR": {
              "FRZ": {
                "bit": 0,
                "description": "Freeze"
              },
              "MDIS": {
                "bit": 1,
                "description": "Module Disable - (PIT section)"
              }
            },
            "LTMR64H": {
              "LTH": {
                "bit": 0,
                "description": "Life Timer value",
                "width": 32
              }
            },
            "LTMR64L": {
              "LTL": {
                "bit": 0,
                "description": "Life Timer value",
                "width": 32
              }
            },
            "LDVAL%s": {
              "TSV": {
                "bit": 0,
                "description": "Timer Start Value",
                "width": 32
              }
            },
            "CVAL%s": {
              "TVL": {
                "bit": 0,
                "description": "Current Timer Value",
                "width": 32
              }
            },
            "TCTRL%s": {
              "TEN": {
                "bit": 0,
                "description": "Timer Enable"
              },
              "TIE": {
                "bit": 1,
                "description": "Timer Interrupt Enable"
              },
              "CHN": {
                "bit": 2,
                "description": "Chain Mode"
              }
            },
            "TFLG%s": {
              "TIF": {
                "bit": 0,
                "description": "Timer Interrupt Flag"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x4003B000",
              "irq": 15
            }
          ],
          "registers": {
            "SC1%s": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC Status and Control Registers 1"
            },
            "CFG1": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC Configuration Register 1"
            },
            "CFG2": {
              "offset": "0x0C",
              "size": 32,
              "description": "ADC Configuration Register 2"
            },
            "R%s": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC Data Result Register"
            },
            "CV%s": {
              "offset": "0x18",
              "size": 32,
              "description": "Compare Value Registers"
            },
            "SC2": {
              "offset": "0x20",
              "size": 32,
              "description": "Status and Control Register 2"
            },
            "SC3": {
              "offset": "0x24",
              "size": 32,
              "description": "Status and Control Register 3"
            },
            "OFS": {
              "offset": "0x28",
              "size": 32,
              "description": "ADC Offset Correction Register"
            },
            "PG": {
              "offset": "0x2C",
              "size": 32,
              "description": "ADC Plus-Side Gain Register"
            },
            "MG": {
              "offset": "0x30",
              "size": 32,
              "description": "ADC Minus-Side Gain Register"
            },
            "CLPD": {
              "offset": "0x34",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLPS": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP4": {
              "offset": "0x3C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP3": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP2": {
              "offset": "0x44",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP1": {
              "offset": "0x48",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP0": {
              "offset": "0x4C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLMD": {
              "offset": "0x54",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLMS": {
              "offset": "0x58",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM4": {
              "offset": "0x5C",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM3": {
              "offset": "0x60",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM2": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM1": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM0": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            }
          },
          "bits": {
            "SC1%s": {
              "ADCH": {
                "bit": 0,
                "description": "Input channel select",
                "width": 5
              },
              "DIFF": {
                "bit": 5,
                "description": "Differential Mode Enable"
              },
              "AIEN": {
                "bit": 6,
                "description": "Interrupt Enable"
              },
              "COCO": {
                "bit": 7,
                "description": "Conversion Complete Flag"
              }
            },
            "CFG1": {
              "ADICLK": {
                "bit": 0,
                "description": "Input Clock Select",
                "width": 2
              },
              "MODE": {
                "bit": 2,
                "description": "Conversion mode selection",
                "width": 2
              },
              "ADLSMP": {
                "bit": 4,
                "description": "Sample time configuration"
              },
              "ADIV": {
                "bit": 5,
                "description": "Clock Divide Select",
                "width": 2
              },
              "ADLPC": {
                "bit": 7,
                "description": "Low-Power Configuration"
              }
            },
            "CFG2": {
              "ADLSTS": {
                "bit": 0,
                "description": "Long Sample Time Select",
                "width": 2
              },
              "ADHSC": {
                "bit": 2,
                "description": "High-Speed Configuration"
              },
              "ADACKEN": {
                "bit": 3,
                "description": "Asynchronous Clock Output Enable"
              },
              "MUXSEL": {
                "bit": 4,
                "description": "ADC Mux Select"
              }
            },
            "R%s": {
              "D": {
                "bit": 0,
                "description": "Data result",
                "width": 16
              }
            },
            "CV%s": {
              "CV": {
                "bit": 0,
                "description": "Compare Value.",
                "width": 16
              }
            },
            "SC2": {
              "REFSEL": {
                "bit": 0,
                "description": "Voltage Reference Selection",
                "width": 2
              },
              "DMAEN": {
                "bit": 2,
                "description": "DMA Enable"
              },
              "ACREN": {
                "bit": 3,
                "description": "Compare Function Range Enable"
              },
              "ACFGT": {
                "bit": 4,
                "description": "Compare Function Greater Than Enable"
              },
              "ACFE": {
                "bit": 5,
                "description": "Compare Function Enable"
              },
              "ADTRG": {
                "bit": 6,
                "description": "Conversion Trigger Select"
              },
              "ADACT": {
                "bit": 7,
                "description": "Conversion Active"
              }
            },
            "SC3": {
              "AVGS": {
                "bit": 0,
                "description": "Hardware Average Select",
                "width": 2
              },
              "AVGE": {
                "bit": 2,
                "description": "Hardware Average Enable"
              },
              "ADCO": {
                "bit": 3,
                "description": "Continuous Conversion Enable"
              },
              "CALF": {
                "bit": 6,
                "description": "Calibration Failed Flag"
              },
              "CAL": {
                "bit": 7,
                "description": "Calibration"
              }
            },
            "OFS": {
              "OFS": {
                "bit": 0,
                "description": "Offset Error Correction Value",
                "width": 16
              }
            },
            "PG": {
              "PG": {
                "bit": 0,
                "description": "Plus-Side Gain",
                "width": 16
              }
            },
            "MG": {
              "MG": {
                "bit": 0,
                "description": "Minus-Side Gain",
                "width": 16
              }
            },
            "CLPD": {
              "CLPD": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLPS": {
              "CLPS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLP4": {
              "CLP4": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLP3": {
              "CLP3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLP2": {
              "CLP2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLP1": {
              "CLP1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLP0": {
              "CLP0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLMD": {
              "CLMD": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLMS": {
              "CLMS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLM4": {
              "CLM4": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLM3": {
              "CLM3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLM2": {
              "CLM2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLM1": {
              "CLM1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLM0": {
              "CLM0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4003D000",
              "irq": 20
            }
          ],
          "registers": {
            "TSR": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC Time Seconds Register"
            },
            "TPR": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Time Prescaler Register"
            },
            "TAR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Time Alarm Register"
            },
            "TCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC Time Compensation Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC Control Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC Status Register"
            },
            "LR": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC Lock Register"
            },
            "IER": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC Interrupt Enable Register"
            }
          },
          "bits": {
            "TSR": {
              "TSR": {
                "bit": 0,
                "description": "Time Seconds Register",
                "width": 32
              }
            },
            "TPR": {
              "TPR": {
                "bit": 0,
                "description": "Time Prescaler Register",
                "width": 16
              }
            },
            "TAR": {
              "TAR": {
                "bit": 0,
                "description": "Time Alarm Register",
                "width": 32
              }
            },
            "TCR": {
              "TCR": {
                "bit": 0,
                "description": "Time Compensation Register",
                "width": 8
              },
              "CIR": {
                "bit": 8,
                "description": "Compensation Interval Register",
                "width": 8
              },
              "TCV": {
                "bit": 16,
                "description": "Time Compensation Value",
                "width": 8
              },
              "CIC": {
                "bit": 24,
                "description": "Compensation Interval Counter",
                "width": 8
              }
            },
            "CR": {
              "SWR": {
                "bit": 0,
                "description": "Software Reset"
              },
              "WPE": {
                "bit": 1,
                "description": "Wakeup Pin Enable"
              },
              "SUP": {
                "bit": 2,
                "description": "Supervisor Access"
              },
              "UM": {
                "bit": 3,
                "description": "Update Mode"
              },
              "OSCE": {
                "bit": 8,
                "description": "Oscillator Enable"
              },
              "CLKO": {
                "bit": 9,
                "description": "Clock Output"
              },
              "SC16P": {
                "bit": 10,
                "description": "Oscillator 16pF Load Configure"
              },
              "SC8P": {
                "bit": 11,
                "description": "Oscillator 8pF Load Configure"
              },
              "SC4P": {
                "bit": 12,
                "description": "Oscillator 4pF Load Configure"
              },
              "SC2P": {
                "bit": 13,
                "description": "Oscillator 2pF Load Configure"
              }
            },
            "SR": {
              "TIF": {
                "bit": 0,
                "description": "Time Invalid Flag"
              },
              "TOF": {
                "bit": 1,
                "description": "Time Overflow Flag"
              },
              "TAF": {
                "bit": 2,
                "description": "Time Alarm Flag"
              },
              "TCE": {
                "bit": 4,
                "description": "Time Counter Enable"
              }
            },
            "LR": {
              "TCL": {
                "bit": 3,
                "description": "Time Compensation Lock"
              },
              "CRL": {
                "bit": 4,
                "description": "Control Register Lock"
              },
              "SRL": {
                "bit": 5,
                "description": "Status Register Lock"
              },
              "LRL": {
                "bit": 6,
                "description": "Lock Register Lock"
              }
            },
            "IER": {
              "TIIE": {
                "bit": 0,
                "description": "Time Invalid Interrupt Enable"
              },
              "TOIE": {
                "bit": 1,
                "description": "Time Overflow Interrupt Enable"
              },
              "TAIE": {
                "bit": 2,
                "description": "Time Alarm Interrupt Enable"
              },
              "TSIE": {
                "bit": 4,
                "description": "Time Seconds Interrupt Enable"
              },
              "WPON": {
                "bit": 7,
                "description": "Wakeup Pin On"
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC0",
              "base": "0x4003F000",
              "irq": 25
            }
          ],
          "registers": {
            "DAT%sL": {
              "offset": "0x00",
              "size": 8,
              "description": "DAC Data Low Register"
            },
            "DAT%sH": {
              "offset": "0x01",
              "size": 8,
              "description": "DAC Data High Register"
            },
            "SR": {
              "offset": "0x20",
              "size": 8,
              "description": "DAC Status Register"
            },
            "C0": {
              "offset": "0x21",
              "size": 8,
              "description": "DAC Control Register"
            },
            "C1": {
              "offset": "0x22",
              "size": 8,
              "description": "DAC Control Register 1"
            },
            "C2": {
              "offset": "0x23",
              "size": 8,
              "description": "DAC Control Register 2"
            }
          },
          "bits": {
            "DAT%sL": {
              "DATA0": {
                "bit": 0,
                "description": "When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer",
                "width": 8
              }
            },
            "DAT%sH": {
              "DATA1": {
                "bit": 0,
                "description": "When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula",
                "width": 4
              }
            },
            "SR": {
              "DACBFRPBF": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Position Flag"
              },
              "DACBFRPTF": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Position Flag"
              }
            },
            "C0": {
              "DACBBIEN": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Flag Interrupt Enable"
              },
              "DACBTIEN": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Flag Interrupt Enable"
              },
              "LPEN": {
                "bit": 3,
                "description": "DAC Low Power Control"
              },
              "DACSWTRG": {
                "bit": 4,
                "description": "DAC Software Trigger"
              },
              "DACTRGSEL": {
                "bit": 5,
                "description": "DAC Trigger Select"
              },
              "DACRFS": {
                "bit": 6,
                "description": "DAC Reference Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "C1": {
              "DACBFEN": {
                "bit": 0,
                "description": "DAC Buffer Enable"
              },
              "DACBFMD": {
                "bit": 2,
                "description": "DAC Buffer Work Mode Select"
              },
              "DMAEN": {
                "bit": 7,
                "description": "DMA Enable Select"
              }
            },
            "C2": {
              "DACBFUP": {
                "bit": 0,
                "description": "DAC Buffer Upper Limit"
              },
              "DACBFRP": {
                "bit": 4,
                "description": "DAC Buffer Read Pointer"
              }
            }
          }
        },
        "TSI0": {
          "instances": [
            {
              "name": "TSI0",
              "base": "0x40045000",
              "irq": 26
            }
          ],
          "registers": {
            "GENCS": {
              "offset": "0x00",
              "size": 32,
              "description": "TSI General Control and Status Register"
            },
            "DATA": {
              "offset": "0x04",
              "size": 32,
              "description": "TSI DATA Register"
            },
            "TSHD": {
              "offset": "0x08",
              "size": 32,
              "description": "TSI Threshold Register"
            }
          },
          "bits": {
            "GENCS": {
              "CURSW": {
                "bit": 1,
                "description": "CURSW"
              },
              "EOSF": {
                "bit": 2,
                "description": "End of Scan Flag"
              },
              "SCNIP": {
                "bit": 3,
                "description": "Scan In Progress Status"
              },
              "STM": {
                "bit": 4,
                "description": "Scan Trigger Mode"
              },
              "STPE": {
                "bit": 5,
                "description": "TSI STOP Enable"
              },
              "TSIIEN": {
                "bit": 6,
                "description": "Touch Sensing Input Interrupt Enable"
              },
              "TSIEN": {
                "bit": 7,
                "description": "Touch Sensing Input Module Enable"
              },
              "NSCN": {
                "bit": 8,
                "description": "NSCN",
                "width": 5
              },
              "PS": {
                "bit": 13,
                "description": "PS",
                "width": 3
              },
              "EXTCHRG": {
                "bit": 16,
                "description": "EXTCHRG",
                "width": 3
              },
              "DVOLT": {
                "bit": 19,
                "description": "DVOLT",
                "width": 2
              },
              "REFCHRG": {
                "bit": 21,
                "description": "REFCHRG",
                "width": 3
              },
              "MODE": {
                "bit": 24,
                "description": "TSI analog modes setup and status bits.",
                "width": 4
              },
              "ESOR": {
                "bit": 28,
                "description": "End-of-scan or Out-of-Range Interrupt Selection"
              },
              "OUTRGF": {
                "bit": 31,
                "description": "Out of Range Flag."
              }
            },
            "DATA": {
              "TSICNT": {
                "bit": 0,
                "description": "TSI Conversion Counter Value",
                "width": 16
              },
              "SWTS": {
                "bit": 22,
                "description": "Software Trigger Start"
              },
              "DMAEN": {
                "bit": 23,
                "description": "DMA Transfer Enabled"
              },
              "TSICH": {
                "bit": 28,
                "description": "TSICH",
                "width": 4
              }
            },
            "TSHD": {
              "THRESL": {
                "bit": 0,
                "description": "TSI Wakeup Channel Low-threshold",
                "width": 16
              },
              "THRESH": {
                "bit": 16,
                "description": "TSI Wakeup Channel High-threshold",
                "width": 16
              }
            }
          }
        },
        "SIM": {
          "instances": [
            {
              "name": "SIM",
              "base": "0x40047000"
            }
          ],
          "registers": {
            "SOPT1": {
              "offset": "0x00",
              "size": 32,
              "description": "System Options Register 1"
            },
            "SOPT1CFG": {
              "offset": "0x04",
              "size": 32,
              "description": "SOPT1 Configuration Register"
            },
            "SOPT2": {
              "offset": "0x1004",
              "size": 32,
              "description": "System Options Register 2"
            },
            "SOPT4": {
              "offset": "0x100C",
              "size": 32,
              "description": "System Options Register 4"
            },
            "SOPT5": {
              "offset": "0x1010",
              "size": 32,
              "description": "System Options Register 5"
            },
            "SOPT7": {
              "offset": "0x1018",
              "size": 32,
              "description": "System Options Register 7"
            },
            "SDID": {
              "offset": "0x1024",
              "size": 32,
              "description": "System Device Identification Register"
            },
            "SCGC4": {
              "offset": "0x1034",
              "size": 32,
              "description": "System Clock Gating Control Register 4"
            },
            "SCGC5": {
              "offset": "0x1038",
              "size": 32,
              "description": "System Clock Gating Control Register 5"
            },
            "SCGC6": {
              "offset": "0x103C",
              "size": 32,
              "description": "System Clock Gating Control Register 6"
            },
            "SCGC7": {
              "offset": "0x1040",
              "size": 32,
              "description": "System Clock Gating Control Register 7"
            },
            "CLKDIV1": {
              "offset": "0x1044",
              "size": 32,
              "description": "System Clock Divider Register 1"
            },
            "FCFG1": {
              "offset": "0x104C",
              "size": 32,
              "description": "Flash Configuration Register 1"
            },
            "FCFG2": {
              "offset": "0x1050",
              "size": 32,
              "description": "Flash Configuration Register 2"
            },
            "UIDMH": {
              "offset": "0x1058",
              "size": 32,
              "description": "Unique Identification Register Mid-High"
            },
            "UIDML": {
              "offset": "0x105C",
              "size": 32,
              "description": "Unique Identification Register Mid Low"
            },
            "UIDL": {
              "offset": "0x1060",
              "size": 32,
              "description": "Unique Identification Register Low"
            },
            "COPC": {
              "offset": "0x1100",
              "size": 32,
              "description": "COP Control Register"
            },
            "SRVCOP": {
              "offset": "0x1104",
              "size": 32,
              "description": "Service COP Register"
            }
          },
          "bits": {
            "SOPT1": {
              "OSC32KSEL": {
                "bit": 18,
                "description": "32K oscillator clock select",
                "width": 2
              }
            },
            "SOPT2": {
              "RTCCLKOUTSEL": {
                "bit": 4,
                "description": "RTC clock out select"
              },
              "CLKOUTSEL": {
                "bit": 5,
                "description": "CLKOUT select",
                "width": 3
              },
              "PLLFLLSEL": {
                "bit": 16,
                "description": "PLL/FLL clock select"
              },
              "TPMSRC": {
                "bit": 24,
                "description": "TPM clock source select",
                "width": 2
              },
              "UART0SRC": {
                "bit": 26,
                "description": "UART0 clock source select",
                "width": 2
              }
            },
            "SOPT4": {
              "TPM1CH0SRC": {
                "bit": 18,
                "description": "TPM1 channel 0 input capture source select"
              },
              "TPM2CH0SRC": {
                "bit": 20,
                "description": "TPM2 channel 0 input capture source select"
              },
              "TPM0CLKSEL": {
                "bit": 24,
                "description": "TPM0 External Clock Pin Select"
              },
              "TPM1CLKSEL": {
                "bit": 25,
                "description": "TPM1 External Clock Pin Select"
              },
              "TPM2CLKSEL": {
                "bit": 26,
                "description": "TPM2 External Clock Pin Select"
              }
            },
            "SOPT5": {
              "UART0TXSRC": {
                "bit": 0,
                "description": "UART0 transmit data source select",
                "width": 2
              },
              "UART0RXSRC": {
                "bit": 2,
                "description": "UART0 receive data source select"
              },
              "UART1TXSRC": {
                "bit": 4,
                "description": "UART1 transmit data source select",
                "width": 2
              },
              "UART1RXSRC": {
                "bit": 6,
                "description": "UART1 receive data source select"
              },
              "UART0ODE": {
                "bit": 16,
                "description": "UART0 Open Drain Enable"
              },
              "UART1ODE": {
                "bit": 17,
                "description": "UART1 Open Drain Enable"
              },
              "UART2ODE": {
                "bit": 18,
                "description": "UART2 Open Drain Enable"
              }
            },
            "SOPT7": {
              "ADC0TRGSEL": {
                "bit": 0,
                "description": "ADC0 trigger select",
                "width": 4
              },
              "ADC0PRETRGSEL": {
                "bit": 4,
                "description": "ADC0 pretrigger select"
              },
              "ADC0ALTTRGEN": {
                "bit": 7,
                "description": "ADC0 alternate trigger enable"
              }
            },
            "SDID": {
              "PINID": {
                "bit": 0,
                "description": "Pincount identification",
                "width": 4
              },
              "DIEID": {
                "bit": 7,
                "description": "Device die number",
                "width": 5
              },
              "REVID": {
                "bit": 12,
                "description": "Device revision number",
                "width": 4
              },
              "SRAMSIZE": {
                "bit": 16,
                "description": "System SRAM Size",
                "width": 4
              },
              "SERIESID": {
                "bit": 20,
                "description": "Kinetis Series ID",
                "width": 4
              },
              "SUBFAMID": {
                "bit": 24,
                "description": "Kinetis Sub-Family ID",
                "width": 4
              },
              "FAMID": {
                "bit": 28,
                "description": "Kinetis family ID",
                "width": 4
              }
            },
            "SCGC4": {
              "I2C0": {
                "bit": 6,
                "description": "I2C0 Clock Gate Control"
              },
              "I2C1": {
                "bit": 7,
                "description": "I2C1 Clock Gate Control"
              },
              "UART0": {
                "bit": 10,
                "description": "UART0 Clock Gate Control"
              },
              "UART1": {
                "bit": 11,
                "description": "UART1 Clock Gate Control"
              },
              "UART2": {
                "bit": 12,
                "description": "UART2 Clock Gate Control"
              },
              "CMP": {
                "bit": 19,
                "description": "Comparator Clock Gate Control"
              },
              "SPI0": {
                "bit": 22,
                "description": "SPI0 Clock Gate Control"
              },
              "SPI1": {
                "bit": 23,
                "description": "SPI1 Clock Gate Control"
              }
            },
            "SCGC5": {
              "LPTMR": {
                "bit": 0,
                "description": "Low Power Timer Access Control"
              },
              "TSI": {
                "bit": 5,
                "description": "TSI Access Control"
              },
              "PORTA": {
                "bit": 9,
                "description": "Port A Clock Gate Control"
              },
              "PORTB": {
                "bit": 10,
                "description": "Port B Clock Gate Control"
              },
              "PORTC": {
                "bit": 11,
                "description": "Port C Clock Gate Control"
              },
              "PORTD": {
                "bit": 12,
                "description": "Port D Clock Gate Control"
              },
              "PORTE": {
                "bit": 13,
                "description": "Port E Clock Gate Control"
              }
            },
            "SCGC6": {
              "FTF": {
                "bit": 0,
                "description": "Flash Memory Clock Gate Control"
              },
              "DMAMUX": {
                "bit": 1,
                "description": "DMA Mux Clock Gate Control"
              },
              "PIT": {
                "bit": 23,
                "description": "PIT Clock Gate Control"
              },
              "TPM0": {
                "bit": 24,
                "description": "TPM0 Clock Gate Control"
              },
              "TPM1": {
                "bit": 25,
                "description": "TPM1 Clock Gate Control"
              },
              "TPM2": {
                "bit": 26,
                "description": "TPM2 Clock Gate Control"
              },
              "ADC0": {
                "bit": 27,
                "description": "ADC0 Clock Gate Control"
              },
              "RTC": {
                "bit": 29,
                "description": "RTC Access Control"
              },
              "DAC0": {
                "bit": 31,
                "description": "DAC0 Clock Gate Control"
              }
            },
            "SCGC7": {
              "DMA": {
                "bit": 8,
                "description": "DMA Clock Gate Control"
              }
            },
            "CLKDIV1": {
              "OUTDIV4": {
                "bit": 16,
                "description": "Clock 4 output divider value",
                "width": 3
              },
              "OUTDIV1": {
                "bit": 28,
                "description": "Clock 1 output divider value",
                "width": 4
              }
            },
            "FCFG1": {
              "FLASHDIS": {
                "bit": 0,
                "description": "Flash Disable"
              },
              "FLASHDOZE": {
                "bit": 1,
                "description": "Flash Doze"
              },
              "PFSIZE": {
                "bit": 24,
                "description": "Program flash size",
                "width": 4
              }
            },
            "FCFG2": {
              "MAXADDR0": {
                "bit": 24,
                "description": "Max address block",
                "width": 7
              }
            },
            "UIDMH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 16
              }
            },
            "UIDML": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDL": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "COPC": {
              "COPW": {
                "bit": 0,
                "description": "COP windowed mode"
              },
              "COPCLKS": {
                "bit": 1,
                "description": "COP Clock Select"
              },
              "COPT": {
                "bit": 2,
                "description": "COP Watchdog Timeout",
                "width": 2
              }
            },
            "SRVCOP": {
              "SRVCOP": {
                "bit": 0,
                "description": "Sevice COP Register",
                "width": 8
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORTA",
              "base": "0x40049000",
              "irq": 30
            },
            {
              "name": "PORTB",
              "base": "0x4004A000"
            },
            {
              "name": "PORTC",
              "base": "0x4004B000"
            },
            {
              "name": "PORTD",
              "base": "0x4004C000",
              "irq": 31
            },
            {
              "name": "PORTE",
              "base": "0x4004D000"
            },
            {
              "name": "GPIOA",
              "base": "0x400FF000",
              "irq": 30
            },
            {
              "name": "GPIOB",
              "base": "0x400FF040"
            },
            {
              "name": "GPIOC",
              "base": "0x400FF080"
            },
            {
              "name": "GPIOD",
              "base": "0x400FF0C0",
              "irq": 31
            },
            {
              "name": "GPIOE",
              "base": "0x400FF100"
            },
            {
              "name": "FGPIOA",
              "base": "0xF80FF000"
            },
            {
              "name": "FGPIOB",
              "base": "0xF80FF040"
            },
            {
              "name": "FGPIOC",
              "base": "0xF80FF080"
            },
            {
              "name": "FGPIOD",
              "base": "0xF80FF0C0"
            },
            {
              "name": "FGPIOE",
              "base": "0xF80FF100"
            }
          ],
          "registers": {
            "PCR%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "GPCLR": {
              "offset": "0x80",
              "size": 32,
              "description": "Global Pin Control Low Register"
            },
            "GPCHR": {
              "offset": "0x84",
              "size": 32,
              "description": "Global Pin Control High Register"
            },
            "ISFR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Interrupt Status Flag Register"
            }
          },
          "bits": {
            "PCR%s": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "GPCLR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "GPCHR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "ISFR": {
              "ISF": {
                "bit": 0,
                "description": "Interrupt Status Flag",
                "width": 32
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "MCG",
              "base": "0x40064000",
              "irq": 27
            }
          ],
          "registers": {
            "C1": {
              "offset": "0x00",
              "size": 8,
              "description": "MCG Control 1 Register"
            },
            "C2": {
              "offset": "0x01",
              "size": 8,
              "description": "MCG Control 2 Register"
            },
            "C3": {
              "offset": "0x02",
              "size": 8,
              "description": "MCG Control 3 Register"
            },
            "C4": {
              "offset": "0x03",
              "size": 8,
              "description": "MCG Control 4 Register"
            },
            "C5": {
              "offset": "0x04",
              "size": 8,
              "description": "MCG Control 5 Register"
            },
            "C6": {
              "offset": "0x05",
              "size": 8,
              "description": "MCG Control 6 Register"
            },
            "S": {
              "offset": "0x06",
              "size": 8,
              "description": "MCG Status Register"
            },
            "SC": {
              "offset": "0x08",
              "size": 8,
              "description": "MCG Status and Control Register"
            },
            "ATCVH": {
              "offset": "0x0A",
              "size": 8,
              "description": "MCG Auto Trim Compare Value High Register"
            },
            "ATCVL": {
              "offset": "0x0B",
              "size": 8,
              "description": "MCG Auto Trim Compare Value Low Register"
            },
            "C7": {
              "offset": "0x0C",
              "size": 8,
              "description": "MCG Control 7 Register"
            },
            "C8": {
              "offset": "0x0D",
              "size": 8,
              "description": "MCG Control 8 Register"
            },
            "C9": {
              "offset": "0x0E",
              "size": 8,
              "description": "MCG Control 9 Register"
            },
            "C10": {
              "offset": "0x0F",
              "size": 8,
              "description": "MCG Control 10 Register"
            }
          },
          "bits": {
            "C1": {
              "IREFSTEN": {
                "bit": 0,
                "description": "Internal Reference Stop Enable"
              },
              "IRCLKEN": {
                "bit": 1,
                "description": "Internal Reference Clock Enable"
              },
              "IREFS": {
                "bit": 2,
                "description": "Internal Reference Select"
              },
              "FRDIV": {
                "bit": 3,
                "description": "FLL External Reference Divider",
                "width": 3
              },
              "CLKS": {
                "bit": 6,
                "description": "Clock Source Select",
                "width": 2
              }
            },
            "C2": {
              "IRCS": {
                "bit": 0,
                "description": "Internal Reference Clock Select"
              },
              "LP": {
                "bit": 1,
                "description": "Low Power Select"
              },
              "EREFS0": {
                "bit": 2,
                "description": "External Reference Select"
              },
              "HGO0": {
                "bit": 3,
                "description": "High Gain Oscillator Select"
              },
              "RANGE0": {
                "bit": 4,
                "description": "Frequency Range Select",
                "width": 2
              },
              "LOCRE0": {
                "bit": 7,
                "description": "Loss of Clock Reset Enable"
              }
            },
            "C3": {
              "SCTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Trim Setting",
                "width": 8
              }
            },
            "C4": {
              "SCFTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Fine Trim"
              },
              "FCTRIM": {
                "bit": 1,
                "description": "Fast Internal Reference Clock Trim Setting",
                "width": 4
              },
              "DRST_DRS": {
                "bit": 5,
                "description": "DCO Range Select",
                "width": 2
              },
              "DMX32": {
                "bit": 7,
                "description": "DCO Maximum Frequency with 32.768 kHz Reference"
              }
            },
            "C5": {
              "PRDIV0": {
                "bit": 0,
                "description": "PLL External Reference Divider",
                "width": 5
              },
              "PLLSTEN0": {
                "bit": 5,
                "description": "PLL Stop Enable"
              },
              "PLLCLKEN0": {
                "bit": 6,
                "description": "PLL Clock Enable"
              }
            },
            "C6": {
              "VDIV0": {
                "bit": 0,
                "description": "VCO 0 Divider",
                "width": 5
              },
              "CME0": {
                "bit": 5,
                "description": "Clock Monitor Enable"
              },
              "PLLS": {
                "bit": 6,
                "description": "PLL Select"
              },
              "LOLIE0": {
                "bit": 7,
                "description": "Loss of Lock Interrrupt Enable"
              }
            },
            "S": {
              "IRCST": {
                "bit": 0,
                "description": "Internal Reference Clock Status"
              },
              "OSCINIT0": {
                "bit": 1,
                "description": "OSC Initialization"
              },
              "CLKST": {
                "bit": 2,
                "description": "Clock Mode Status",
                "width": 2
              },
              "IREFST": {
                "bit": 4,
                "description": "Internal Reference Status"
              },
              "PLLST": {
                "bit": 5,
                "description": "PLL Select Status"
              },
              "LOCK0": {
                "bit": 6,
                "description": "Lock Status"
              },
              "LOLS0": {
                "bit": 7,
                "description": "Loss of Lock Status"
              }
            },
            "SC": {
              "LOCS0": {
                "bit": 0,
                "description": "OSC0 Loss of Clock Status"
              },
              "FCRDIV": {
                "bit": 1,
                "description": "Fast Clock Internal Reference Divider",
                "width": 3
              },
              "FLTPRSRV": {
                "bit": 4,
                "description": "FLL Filter Preserve Enable"
              },
              "ATMF": {
                "bit": 5,
                "description": "Automatic Trim Machine Fail Flag"
              },
              "ATMS": {
                "bit": 6,
                "description": "Automatic Trim Machine Select"
              },
              "ATME": {
                "bit": 7,
                "description": "Automatic Trim Machine Enable"
              }
            },
            "ATCVH": {
              "ATCVH": {
                "bit": 0,
                "description": "ATM Compare Value High",
                "width": 8
              }
            },
            "ATCVL": {
              "ATCVL": {
                "bit": 0,
                "description": "ATM Compare Value Low",
                "width": 8
              }
            },
            "C8": {
              "LOLRE": {
                "bit": 6,
                "description": "PLL Loss of Lock Reset Enable"
              }
            }
          }
        },
        "OSC0": {
          "instances": [
            {
              "name": "OSC0",
              "base": "0x40065000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 8,
              "description": "OSC Control Register"
            }
          },
          "bits": {
            "CR": {
              "SC16P": {
                "bit": 0,
                "description": "Oscillator 16 pF Capacitor Load Configure"
              },
              "SC8P": {
                "bit": 1,
                "description": "Oscillator 8 pF Capacitor Load Configure"
              },
              "SC4P": {
                "bit": 2,
                "description": "Oscillator 4 pF Capacitor Load Configure"
              },
              "SC2P": {
                "bit": 3,
                "description": "Oscillator 2 pF Capacitor Load Configure"
              },
              "EREFSTEN": {
                "bit": 5,
                "description": "External Reference Stop Enable"
              },
              "ERCLKEN": {
                "bit": 7,
                "description": "External Reference Enable"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40066000",
              "irq": 8
            },
            {
              "name": "I2C1",
              "base": "0x40067000",
              "irq": 9
            }
          ],
          "registers": {
            "A1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Address Register 1"
            },
            "F": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Frequency Divider register"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Control Register 1"
            },
            "S": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Status register"
            },
            "D": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Data I/O register"
            },
            "C2": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Control Register 2"
            },
            "FLT": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Programmable Input Glitch Filter register"
            },
            "RA": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Range Address register"
            },
            "SMB": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C SMBus Control and Status register"
            },
            "A2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Address Register 2"
            },
            "SLTH": {
              "offset": "0x0A",
              "size": 8,
              "description": "I2C SCL Low Timeout Register High"
            },
            "SLTL": {
              "offset": "0x0B",
              "size": 8,
              "description": "I2C SCL Low Timeout Register Low"
            }
          },
          "bits": {
            "A1": {
              "AD": {
                "bit": 1,
                "description": "Address",
                "width": 7
              }
            },
            "F": {
              "ICR": {
                "bit": 0,
                "description": "ClockRate",
                "width": 6
              },
              "MULT": {
                "bit": 6,
                "description": "The MULT bits define the multiplier factor mul",
                "width": 2
              }
            },
            "C1": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "WUEN": {
                "bit": 1,
                "description": "Wakeup Enable"
              },
              "RSTA": {
                "bit": 2,
                "description": "Repeat START"
              },
              "TXAK": {
                "bit": 3,
                "description": "Transmit Acknowledge Enable"
              },
              "TX": {
                "bit": 4,
                "description": "Transmit Mode Select"
              },
              "MST": {
                "bit": 5,
                "description": "Master Mode Select"
              },
              "IICIE": {
                "bit": 6,
                "description": "I2C Interrupt Enable"
              },
              "IICEN": {
                "bit": 7,
                "description": "I2C Enable"
              }
            },
            "S": {
              "RXAK": {
                "bit": 0,
                "description": "Receive Acknowledge"
              },
              "IICIF": {
                "bit": 1,
                "description": "Interrupt Flag"
              },
              "SRW": {
                "bit": 2,
                "description": "Slave Read/Write"
              },
              "RAM": {
                "bit": 3,
                "description": "Range Address Match"
              },
              "ARBL": {
                "bit": 4,
                "description": "Arbitration Lost"
              },
              "BUSY": {
                "bit": 5,
                "description": "Bus Busy"
              },
              "IAAS": {
                "bit": 6,
                "description": "Addressed As A Slave"
              },
              "TCF": {
                "bit": 7,
                "description": "Transfer Complete Flag"
              }
            },
            "D": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "C2": {
              "AD": {
                "bit": 0,
                "description": "Slave Address",
                "width": 3
              },
              "RMEN": {
                "bit": 3,
                "description": "Range Address Matching Enable"
              },
              "SBRC": {
                "bit": 4,
                "description": "Slave Baud Rate Control"
              },
              "HDRS": {
                "bit": 5,
                "description": "High Drive Select"
              },
              "ADEXT": {
                "bit": 6,
                "description": "Address Extension"
              },
              "GCAEN": {
                "bit": 7,
                "description": "General Call Address Enable"
              }
            },
            "FLT": {
              "FLT": {
                "bit": 0,
                "description": "I2C Programmable Filter Factor",
                "width": 5
              },
              "STOPIE": {
                "bit": 5,
                "description": "I2C Bus Stop Interrupt Enable"
              },
              "STOPF": {
                "bit": 6,
                "description": "I2C Bus Stop Detect Flag"
              },
              "SHEN": {
                "bit": 7,
                "description": "Stop Hold Enable"
              }
            },
            "RA": {
              "RAD": {
                "bit": 1,
                "description": "Range Slave Address",
                "width": 7
              }
            },
            "SMB": {
              "SHTF2IE": {
                "bit": 0,
                "description": "SHTF2 Interrupt Enable"
              },
              "SHTF2": {
                "bit": 1,
                "description": "SCL High Timeout Flag 2"
              },
              "SHTF1": {
                "bit": 2,
                "description": "SCL High Timeout Flag 1"
              },
              "SLTF": {
                "bit": 3,
                "description": "SCL Low Timeout Flag"
              },
              "TCKSEL": {
                "bit": 4,
                "description": "Timeout Counter Clock Select"
              },
              "SIICAEN": {
                "bit": 5,
                "description": "Second I2C Address Enable"
              },
              "ALERTEN": {
                "bit": 6,
                "description": "SMBus Alert Response Address Enable"
              },
              "FACK": {
                "bit": 7,
                "description": "Fast NACK/ACK Enable"
              }
            },
            "A2": {
              "SAD": {
                "bit": 1,
                "description": "SMBus Address",
                "width": 7
              }
            },
            "SLTH": {
              "SSLT": {
                "bit": 0,
                "description": "Most significant byte of SCL low timeout value that determines the timeout period of SCL low.",
                "width": 8
              }
            },
            "SLTL": {
              "SSLT": {
                "bit": 0,
                "description": "Least significant byte of SCL low timeout value that determines the timeout period of SCL low.",
                "width": 8
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x4006A000",
              "irq": 12
            },
            {
              "name": "UART1",
              "base": "0x4006B000",
              "irq": 13
            },
            {
              "name": "UART2",
              "base": "0x4006C000",
              "irq": 14
            }
          ],
          "registers": {
            "BDH": {
              "offset": "0x00",
              "size": 8,
              "description": "UART Baud Rate Register High"
            },
            "BDL": {
              "offset": "0x01",
              "size": 8,
              "description": "UART Baud Rate Register Low"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "UART Control Register 1"
            },
            "C2": {
              "offset": "0x03",
              "size": 8,
              "description": "UART Control Register 2"
            },
            "S1": {
              "offset": "0x04",
              "size": 8,
              "description": "UART Status Register 1"
            },
            "S2": {
              "offset": "0x05",
              "size": 8,
              "description": "UART Status Register 2"
            },
            "C3": {
              "offset": "0x06",
              "size": 8,
              "description": "UART Control Register 3"
            },
            "D": {
              "offset": "0x07",
              "size": 8,
              "description": "UART Data Register"
            },
            "MA1": {
              "offset": "0x08",
              "size": 8,
              "description": "UART Match Address Registers 1"
            },
            "MA2": {
              "offset": "0x09",
              "size": 8,
              "description": "UART Match Address Registers 2"
            },
            "C4": {
              "offset": "0x0A",
              "size": 8,
              "description": "UART Control Register 4"
            },
            "C5": {
              "offset": "0x0B",
              "size": 8,
              "description": "UART Control Register 5"
            }
          },
          "bits": {
            "BDH": {
              "SBR": {
                "bit": 0,
                "description": "Baud Rate Modulo Divisor.",
                "width": 5
              },
              "SBNS": {
                "bit": 5,
                "description": "Stop Bit Number Select"
              },
              "RXEDGIE": {
                "bit": 6,
                "description": "RX Input Active Edge Interrupt Enable (for RXEDGIF)"
              },
              "LBKDIE": {
                "bit": 7,
                "description": "LIN Break Detect Interrupt Enable (for LBKDIF)"
              }
            },
            "BDL": {
              "SBR": {
                "bit": 0,
                "description": "Baud Rate Modulo Divisor",
                "width": 8
              }
            },
            "C1": {
              "PT": {
                "bit": 0,
                "description": "Parity Type"
              },
              "PE": {
                "bit": 1,
                "description": "Parity Enable"
              },
              "ILT": {
                "bit": 2,
                "description": "Idle Line Type Select"
              },
              "WAKE": {
                "bit": 3,
                "description": "Receiver Wakeup Method Select"
              },
              "M": {
                "bit": 4,
                "description": "9-Bit or 8-Bit Mode Select"
              },
              "RSRC": {
                "bit": 5,
                "description": "Receiver Source Select"
              },
              "DOZEEN": {
                "bit": 6,
                "description": "Doze Enable"
              },
              "LOOPS": {
                "bit": 7,
                "description": "Loop Mode Select"
              }
            },
            "C2": {
              "SBK": {
                "bit": 0,
                "description": "Send Break"
              },
              "RWU": {
                "bit": 1,
                "description": "Receiver Wakeup Control"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver Enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter Enable"
              },
              "ILIE": {
                "bit": 4,
                "description": "Idle Line Interrupt Enable for IDLE"
              },
              "RIE": {
                "bit": 5,
                "description": "Receiver Interrupt Enable for RDRF"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission Complete Interrupt Enable for TC"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable for TDRE"
              }
            },
            "S1": {
              "PF": {
                "bit": 0,
                "description": "Parity Error Flag"
              },
              "FE": {
                "bit": 1,
                "description": "Framing Error Flag"
              },
              "NF": {
                "bit": 2,
                "description": "Noise Flag"
              },
              "OR": {
                "bit": 3,
                "description": "Receiver Overrun Flag"
              },
              "IDLE": {
                "bit": 4,
                "description": "Idle Line Flag"
              },
              "RDRF": {
                "bit": 5,
                "description": "Receive Data Register Full Flag"
              },
              "TC": {
                "bit": 6,
                "description": "Transmission Complete Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Register Empty Flag"
              }
            },
            "S2": {
              "RAF": {
                "bit": 0,
                "description": "Receiver Active Flag"
              },
              "LBKDE": {
                "bit": 1,
                "description": "LIN Break Detection Enable"
              },
              "BRK13": {
                "bit": 2,
                "description": "Break Character Generation Length"
              },
              "RWUID": {
                "bit": 3,
                "description": "Receive Wake Up Idle Detect"
              },
              "RXINV": {
                "bit": 4,
                "description": "Receive Data Inversion"
              },
              "MSBF": {
                "bit": 5,
                "description": "MSB First"
              },
              "RXEDGIF": {
                "bit": 6,
                "description": "UART _RX Pin Active Edge Interrupt Flag"
              },
              "LBKDIF": {
                "bit": 7,
                "description": "LIN Break Detect Interrupt Flag"
              }
            },
            "C3": {
              "PEIE": {
                "bit": 0,
                "description": "Parity Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 1,
                "description": "Framing Error Interrupt Enable"
              },
              "NEIE": {
                "bit": 2,
                "description": "Noise Error Interrupt Enable"
              },
              "ORIE": {
                "bit": 3,
                "description": "Overrun Interrupt Enable"
              },
              "TXINV": {
                "bit": 4,
                "description": "Transmit Data Inversion"
              },
              "TXDIR": {
                "bit": 5,
                "description": "UART _TX Pin Direction in Single-Wire Mode"
              },
              "R9T8": {
                "bit": 6,
                "description": "Receive Bit 9 / Transmit Bit 8"
              },
              "R8T9": {
                "bit": 7,
                "description": "Receive Bit 8 / Transmit Bit 9"
              }
            },
            "D": {
              "R0T0": {
                "bit": 0,
                "description": "Read receive data buffer 0 or write transmit data buffer 0."
              },
              "R1T1": {
                "bit": 1,
                "description": "Read receive data buffer 1 or write transmit data buffer 1."
              },
              "R2T2": {
                "bit": 2,
                "description": "Read receive data buffer 2 or write transmit data buffer 2."
              },
              "R3T3": {
                "bit": 3,
                "description": "Read receive data buffer 3 or write transmit data buffer 3."
              },
              "R4T4": {
                "bit": 4,
                "description": "Read receive data buffer 4 or write transmit data buffer 4."
              },
              "R5T5": {
                "bit": 5,
                "description": "Read receive data buffer 5 or write transmit data buffer 5."
              },
              "R6T6": {
                "bit": 6,
                "description": "Read receive data buffer 6 or write transmit data buffer 6."
              },
              "R7T7": {
                "bit": 7,
                "description": "Read receive data buffer 7 or write transmit data buffer 7."
              }
            },
            "MA1": {
              "MA": {
                "bit": 0,
                "description": "Match Address",
                "width": 8
              }
            },
            "MA2": {
              "MA": {
                "bit": 0,
                "description": "Match Address",
                "width": 8
              }
            },
            "C4": {
              "OSR": {
                "bit": 0,
                "description": "Over Sampling Ratio",
                "width": 5
              },
              "M10": {
                "bit": 5,
                "description": "10-bit Mode select"
              },
              "MAEN2": {
                "bit": 6,
                "description": "Match Address Mode Enable 2"
              },
              "MAEN1": {
                "bit": 7,
                "description": "Match Address Mode Enable 1"
              }
            },
            "C5": {
              "RESYNCDIS": {
                "bit": 0,
                "description": "Resynchronization Disable"
              },
              "BOTHEDGE": {
                "bit": 1,
                "description": "Both Edge Sampling"
              },
              "RDMAE": {
                "bit": 5,
                "description": "Receiver Full DMA Enable"
              },
              "TDMAE": {
                "bit": 7,
                "description": "Transmitter DMA Enable"
              }
            }
          }
        },
        "CMP0": {
          "instances": [
            {
              "name": "CMP0",
              "base": "0x40073000",
              "irq": 16
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              },
              "PSTM": {
                "bit": 7,
                "description": "Pass Through Mode Enable"
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x40076000",
              "irq": 10
            },
            {
              "name": "SPI1",
              "base": "0x40077000",
              "irq": 11
            }
          ],
          "registers": {
            "C1": {
              "offset": "0x00",
              "size": 8,
              "description": "SPI control register 1"
            },
            "C2": {
              "offset": "0x01",
              "size": 8,
              "description": "SPI control register 2"
            },
            "BR": {
              "offset": "0x02",
              "size": 8,
              "description": "SPI baud rate register"
            },
            "S": {
              "offset": "0x03",
              "size": 8,
              "description": "SPI status register"
            },
            "D": {
              "offset": "0x05",
              "size": 8,
              "description": "SPI data register"
            },
            "M": {
              "offset": "0x07",
              "size": 8,
              "description": "SPI match register"
            }
          },
          "bits": {
            "C1": {
              "LSBFE": {
                "bit": 0,
                "description": "LSB first (shifter direction)"
              },
              "SSOE": {
                "bit": 1,
                "description": "Slave select output enable"
              },
              "CPHA": {
                "bit": 2,
                "description": "Clock phase"
              },
              "CPOL": {
                "bit": 3,
                "description": "Clock polarity"
              },
              "MSTR": {
                "bit": 4,
                "description": "Master/slave mode select"
              },
              "SPTIE": {
                "bit": 5,
                "description": "SPI transmit interrupt enable"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI system enable"
              },
              "SPIE": {
                "bit": 7,
                "description": "SPI interrupt enable: for SPRF and MODF"
              }
            },
            "C2": {
              "SPC0": {
                "bit": 0,
                "description": "SPI pin control 0"
              },
              "SPISWAI": {
                "bit": 1,
                "description": "SPI stop in wait mode"
              },
              "RXDMAE": {
                "bit": 2,
                "description": "Receive DMA enable"
              },
              "BIDIROE": {
                "bit": 3,
                "description": "Bidirectional mode output enable"
              },
              "MODFEN": {
                "bit": 4,
                "description": "Master mode-fault function enable"
              },
              "TXDMAE": {
                "bit": 5,
                "description": "Transmit DMA enable"
              },
              "SPMIE": {
                "bit": 7,
                "description": "SPI match interrupt enable"
              }
            },
            "BR": {
              "SPR": {
                "bit": 0,
                "description": "SPI baud rate divisor",
                "width": 4
              },
              "SPPR": {
                "bit": 4,
                "description": "SPI baud rate prescale divisor",
                "width": 3
              }
            },
            "S": {
              "MODF": {
                "bit": 4,
                "description": "Master mode fault flag"
              },
              "SPTEF": {
                "bit": 5,
                "description": "SPI transmit buffer empty flag"
              },
              "SPMF": {
                "bit": 6,
                "description": "SPI match flag"
              },
              "SPRF": {
                "bit": 7,
                "description": "SPI read buffer full flag"
              }
            },
            "D": {
              "Bits": {
                "bit": 0,
                "description": "Data (low byte)",
                "width": 8
              }
            },
            "M": {
              "Bits": {
                "bit": 0,
                "description": "Hardware compare value (low byte)",
                "width": 8
              }
            }
          }
        },
        "LLWU": {
          "instances": [
            {
              "name": "LLWU",
              "base": "0x4007C000",
              "irq": 7
            }
          ],
          "registers": {
            "PE1": {
              "offset": "0x00",
              "size": 8,
              "description": "LLWU Pin Enable 1 register"
            },
            "PE2": {
              "offset": "0x01",
              "size": 8,
              "description": "LLWU Pin Enable 2 register"
            },
            "PE3": {
              "offset": "0x02",
              "size": 8,
              "description": "LLWU Pin Enable 3 register"
            },
            "PE4": {
              "offset": "0x03",
              "size": 8,
              "description": "LLWU Pin Enable 4 register"
            },
            "ME": {
              "offset": "0x04",
              "size": 8,
              "description": "LLWU Module Enable register"
            },
            "F1": {
              "offset": "0x05",
              "size": 8,
              "description": "LLWU Flag 1 register"
            },
            "F2": {
              "offset": "0x06",
              "size": 8,
              "description": "LLWU Flag 2 register"
            },
            "F3": {
              "offset": "0x07",
              "size": 8,
              "description": "LLWU Flag 3 register"
            },
            "FILT1": {
              "offset": "0x08",
              "size": 8,
              "description": "LLWU Pin Filter 1 register"
            },
            "FILT2": {
              "offset": "0x09",
              "size": 8,
              "description": "LLWU Pin Filter 2 register"
            }
          },
          "bits": {
            "PE1": {
              "WUPE0": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P0",
                "width": 2
              },
              "WUPE1": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P1",
                "width": 2
              },
              "WUPE2": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P2",
                "width": 2
              },
              "WUPE3": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P3",
                "width": 2
              }
            },
            "PE2": {
              "WUPE4": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P4",
                "width": 2
              },
              "WUPE5": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P5",
                "width": 2
              },
              "WUPE6": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P6",
                "width": 2
              },
              "WUPE7": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P7",
                "width": 2
              }
            },
            "PE3": {
              "WUPE8": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P8",
                "width": 2
              },
              "WUPE9": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P9",
                "width": 2
              },
              "WUPE10": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P10",
                "width": 2
              },
              "WUPE11": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P11",
                "width": 2
              }
            },
            "PE4": {
              "WUPE12": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P12",
                "width": 2
              },
              "WUPE13": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P13",
                "width": 2
              },
              "WUPE14": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P14",
                "width": 2
              },
              "WUPE15": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P15",
                "width": 2
              }
            },
            "ME": {
              "WUME0": {
                "bit": 0,
                "description": "Wakeup Module Enable For Module 0"
              },
              "WUME1": {
                "bit": 1,
                "description": "Wakeup Module Enable for Module 1"
              },
              "WUME2": {
                "bit": 2,
                "description": "Wakeup Module Enable For Module 2"
              },
              "WUME3": {
                "bit": 3,
                "description": "Wakeup Module Enable For Module 3"
              },
              "WUME4": {
                "bit": 4,
                "description": "Wakeup Module Enable For Module 4"
              },
              "WUME5": {
                "bit": 5,
                "description": "Wakeup Module Enable For Module 5"
              },
              "WUME6": {
                "bit": 6,
                "description": "Wakeup Module Enable For Module 6"
              },
              "WUME7": {
                "bit": 7,
                "description": "Wakeup Module Enable For Module 7"
              }
            },
            "F1": {
              "WUF0": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P0"
              },
              "WUF1": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P1"
              },
              "WUF2": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P2"
              },
              "WUF3": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P3"
              },
              "WUF4": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P4"
              },
              "WUF5": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P5"
              },
              "WUF6": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P6"
              },
              "WUF7": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P7"
              }
            },
            "F2": {
              "WUF8": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P8"
              },
              "WUF9": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P9"
              },
              "WUF10": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P10"
              },
              "WUF11": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P11"
              },
              "WUF12": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P12"
              },
              "WUF13": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P13"
              },
              "WUF14": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P14"
              },
              "WUF15": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P15"
              }
            },
            "F3": {
              "MWUF0": {
                "bit": 0,
                "description": "Wakeup flag For module 0"
              },
              "MWUF1": {
                "bit": 1,
                "description": "Wakeup flag For module 1"
              },
              "MWUF2": {
                "bit": 2,
                "description": "Wakeup flag For module 2"
              },
              "MWUF3": {
                "bit": 3,
                "description": "Wakeup flag For module 3"
              },
              "MWUF4": {
                "bit": 4,
                "description": "Wakeup flag For module 4"
              },
              "MWUF5": {
                "bit": 5,
                "description": "Wakeup flag For module 5"
              },
              "MWUF6": {
                "bit": 6,
                "description": "Wakeup flag For module 6"
              },
              "MWUF7": {
                "bit": 7,
                "description": "Wakeup flag For module 7"
              }
            },
            "FILT1": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 4
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            },
            "FILT2": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 4
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            }
          }
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0x4007D000",
              "irq": 6
            }
          ],
          "registers": {
            "LVDSC1": {
              "offset": "0x00",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 1 register"
            },
            "LVDSC2": {
              "offset": "0x01",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 2 register"
            },
            "REGSC": {
              "offset": "0x02",
              "size": 8,
              "description": "Regulator Status And Control register"
            }
          },
          "bits": {
            "LVDSC1": {
              "LVDV": {
                "bit": 0,
                "description": "Low-Voltage Detect Voltage Select",
                "width": 2
              },
              "LVDRE": {
                "bit": 4,
                "description": "Low-Voltage Detect Reset Enable"
              },
              "LVDIE": {
                "bit": 5,
                "description": "Low-Voltage Detect Interrupt Enable"
              },
              "LVDACK": {
                "bit": 6,
                "description": "Low-Voltage Detect Acknowledge"
              },
              "LVDF": {
                "bit": 7,
                "description": "Low-Voltage Detect Flag"
              }
            },
            "LVDSC2": {
              "LVWV": {
                "bit": 0,
                "description": "Low-Voltage Warning Voltage Select",
                "width": 2
              },
              "LVWIE": {
                "bit": 5,
                "description": "Low-Voltage Warning Interrupt Enable"
              },
              "LVWACK": {
                "bit": 6,
                "description": "Low-Voltage Warning Acknowledge"
              },
              "LVWF": {
                "bit": 7,
                "description": "Low-Voltage Warning Flag"
              }
            },
            "REGSC": {
              "BGBE": {
                "bit": 0,
                "description": "Bandgap Buffer Enable"
              },
              "REGONS": {
                "bit": 2,
                "description": "Regulator In Run Regulation Status"
              },
              "ACKISO": {
                "bit": 3,
                "description": "Acknowledge Isolation"
              },
              "BGEN": {
                "bit": 4,
                "description": "Bandgap Enable In VLPx Operation"
              }
            }
          }
        },
        "SMC": {
          "instances": [
            {
              "name": "SMC",
              "base": "0x4007E000"
            }
          ],
          "registers": {
            "PMPROT": {
              "offset": "0x00",
              "size": 8,
              "description": "Power Mode Protection register"
            },
            "PMCTRL": {
              "offset": "0x01",
              "size": 8,
              "description": "Power Mode Control register"
            },
            "VLLSCTRL": {
              "offset": "0x02",
              "size": 8,
              "description": "VLLS Control register"
            },
            "PMSTAT": {
              "offset": "0x03",
              "size": 8,
              "description": "Power Mode Status register"
            }
          },
          "bits": {
            "PMPROT": {
              "AVLLS": {
                "bit": 1,
                "description": "Allow Very-Low-Leakage Stop Mode"
              },
              "ALLS": {
                "bit": 3,
                "description": "Allow Low-Leakage Stop Mode"
              },
              "AVLP": {
                "bit": 5,
                "description": "Allow Very-Low-Power Modes"
              }
            },
            "PMCTRL": {
              "STOPM": {
                "bit": 0,
                "description": "Stop Mode Control",
                "width": 3
              },
              "STOPA": {
                "bit": 3,
                "description": "Stop Aborted"
              },
              "RUNM": {
                "bit": 5,
                "description": "Run Mode Control",
                "width": 2
              }
            },
            "VLLSCTRL": {
              "VLLSM": {
                "bit": 0,
                "description": "VLLS Mode Control",
                "width": 3
              },
              "PORPO": {
                "bit": 5,
                "description": "POR Power Option"
              }
            },
            "PMSTAT": {
              "PMSTAT": {
                "bit": 0,
                "description": "When debug is enabled, the PMSTAT will not update to STOP or VLPS",
                "width": 7
              }
            }
          }
        },
        "RCM": {
          "instances": [
            {
              "name": "RCM",
              "base": "0x4007F000"
            }
          ],
          "registers": {
            "SRS0": {
              "offset": "0x00",
              "size": 8,
              "description": "System Reset Status Register 0"
            },
            "SRS1": {
              "offset": "0x01",
              "size": 8,
              "description": "System Reset Status Register 1"
            },
            "RPFC": {
              "offset": "0x04",
              "size": 8,
              "description": "Reset Pin Filter Control register"
            },
            "RPFW": {
              "offset": "0x05",
              "size": 8,
              "description": "Reset Pin Filter Width register"
            }
          },
          "bits": {
            "SRS0": {
              "WAKEUP": {
                "bit": 0,
                "description": "Low Leakage Wakeup Reset"
              },
              "LVD": {
                "bit": 1,
                "description": "Low-Voltage Detect Reset"
              },
              "LOC": {
                "bit": 2,
                "description": "Loss-of-Clock Reset"
              },
              "LOL": {
                "bit": 3,
                "description": "Loss-of-Lock Reset"
              },
              "WDOG": {
                "bit": 5,
                "description": "Watchdog"
              },
              "PIN": {
                "bit": 6,
                "description": "External Reset Pin"
              },
              "POR": {
                "bit": 7,
                "description": "Power-On Reset"
              }
            },
            "SRS1": {
              "LOCKUP": {
                "bit": 1,
                "description": "Core Lockup"
              },
              "SW": {
                "bit": 2,
                "description": "Software"
              },
              "MDM_AP": {
                "bit": 3,
                "description": "MDM-AP System Reset Request"
              },
              "SACKERR": {
                "bit": 5,
                "description": "Stop Mode Acknowledge Error Reset"
              }
            },
            "RPFC": {
              "RSTFLTSRW": {
                "bit": 0,
                "description": "Reset Pin Filter Select in Run and Wait Modes",
                "width": 2
              },
              "RSTFLTSS": {
                "bit": 2,
                "description": "Reset Pin Filter Select in Stop Mode"
              }
            },
            "RPFW": {
              "RSTFLTSEL": {
                "bit": 0,
                "description": "Reset Pin Filter Bus Clock Select",
                "width": 5
              }
            }
          }
        },
        "MTB": {
          "instances": [
            {
              "name": "MTB",
              "base": "0xF0000000"
            }
          ],
          "registers": {
            "POSITION": {
              "offset": "0x00",
              "size": 32,
              "description": "MTB Position Register"
            },
            "MASTER": {
              "offset": "0x04",
              "size": 32,
              "description": "MTB Master Register"
            },
            "FLOW": {
              "offset": "0x08",
              "size": 32,
              "description": "MTB Flow Register"
            },
            "BASE": {
              "offset": "0x0C",
              "size": 32,
              "description": "MTB Base Register"
            },
            "MODECTRL": {
              "offset": "0xF00",
              "size": 32,
              "description": "Integration Mode Control Register"
            },
            "TAGSET": {
              "offset": "0xFA0",
              "size": 32,
              "description": "Claim TAG Set Register"
            },
            "TAGCLEAR": {
              "offset": "0xFA4",
              "size": 32,
              "description": "Claim TAG Clear Register"
            },
            "LOCKACCESS": {
              "offset": "0xFB0",
              "size": 32,
              "description": "Lock Access Register"
            },
            "LOCKSTAT": {
              "offset": "0xFB4",
              "size": 32,
              "description": "Lock Status Register"
            },
            "AUTHSTAT": {
              "offset": "0xFB8",
              "size": 32,
              "description": "Authentication Status Register"
            },
            "DEVICEARCH": {
              "offset": "0xFBC",
              "size": 32,
              "description": "Device Architecture Register"
            },
            "DEVICECFG": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Device Configuration Register"
            },
            "DEVICETYPID": {
              "offset": "0xFCC",
              "size": 32,
              "description": "Device Type Identifier Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "POSITION": {
              "WRAP": {
                "bit": 2,
                "description": "This bit is set to 1 automatically when the POINTER value wraps as determined by the MTB_MASTER[MASK] bit in the MASTER Trace Control Register"
              },
              "POINTER": {
                "bit": 3,
                "description": "Trace Packet Address Pointer",
                "width": 29
              }
            },
            "MASTER": {
              "MASK": {
                "bit": 0,
                "description": "Mask",
                "width": 5
              },
              "TSTARTEN": {
                "bit": 5,
                "description": "Trace start input enable"
              },
              "TSTOPEN": {
                "bit": 6,
                "description": "Trace stop input enable"
              },
              "SFRWPRIV": {
                "bit": 7,
                "description": "Special Function Register Write Privilege bit"
              },
              "RAMPRIV": {
                "bit": 8,
                "description": "RAM privilege bit"
              },
              "HALTREQ": {
                "bit": 9,
                "description": "Halt request bit"
              },
              "EN": {
                "bit": 31,
                "description": "Main trace enable bit"
              }
            },
            "FLOW": {
              "AUTOSTOP": {
                "bit": 0,
                "description": "If this bit is 1 and WATERMARK is equal to MTB_POSITION[POINTER], then the MTB_MASTER[EN] bit is automatically set to 0"
              },
              "AUTOHALT": {
                "bit": 1,
                "description": "If this bit is 1 and WATERMARK is equal to MTB_POSITION[POINTER], then the MTB_MASTER[HALTREQ] bit is automatically set to 1"
              },
              "WATERMARK": {
                "bit": 3,
                "description": "WATERMARK value",
                "width": 29
              }
            },
            "BASE": {
              "BASEADDR": {
                "bit": 0,
                "description": "This value is defined with a hardwired signal and the expression: 0x2000_0000 - (RAM_Size/4)",
                "width": 32
              }
            },
            "MODECTRL": {
              "MODECTRL": {
                "bit": 0,
                "description": "Hardwired to 0x0000_0000",
                "width": 32
              }
            },
            "TAGSET": {
              "TAGSET": {
                "bit": 0,
                "description": "Hardwired to 0x0000_0000",
                "width": 32
              }
            },
            "TAGCLEAR": {
              "TAGCLEAR": {
                "bit": 0,
                "description": "Hardwired to 0x0000_0000",
                "width": 32
              }
            },
            "LOCKACCESS": {
              "LOCKACCESS": {
                "bit": 0,
                "description": "Hardwired to 0x0000_0000",
                "width": 32
              }
            },
            "LOCKSTAT": {
              "LOCKSTAT": {
                "bit": 0,
                "description": "Hardwired to 0x0000_0000",
                "width": 32
              }
            },
            "AUTHSTAT": {
              "BIT0": {
                "bit": 0,
                "description": "Connected to DBGEN."
              },
              "BIT1": {
                "bit": 1,
                "description": "Hardwired to 1."
              },
              "BIT2": {
                "bit": 2,
                "description": "Connected to NIDEN or DBGEN signal."
              },
              "BIT3": {
                "bit": 3,
                "description": "Hardwired to 1."
              }
            },
            "DEVICEARCH": {
              "DEVICEARCH": {
                "bit": 0,
                "description": "Hardwired to 0x4770_0A31.",
                "width": 32
              }
            },
            "DEVICECFG": {
              "DEVICECFG": {
                "bit": 0,
                "description": "Hardwired to 0x0000_0000.",
                "width": 32
              }
            },
            "DEVICETYPID": {
              "DEVICETYPID": {
                "bit": 0,
                "description": "Hardwired to 0x0000_0031.",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "Peripheral ID4 is hardwired to 0x0000_0004; ID0 to 0x0000_0032; ID1 to 0x0000_00B9; ID2 to 0x0000_000B; and all the others to 0x0000_0000",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "MTBDWT": {
          "instances": [
            {
              "name": "MTBDWT",
              "base": "0xF0001000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "MTB DWT Control Register"
            },
            "COMP%s": {
              "offset": "0x20",
              "size": 32,
              "description": "MTB_DWT Comparator Register"
            },
            "MASK%s": {
              "offset": "0x24",
              "size": 32,
              "description": "MTB_DWT Comparator Mask Register"
            },
            "FCT0": {
              "offset": "0x28",
              "size": 32,
              "description": "MTB_DWT Comparator Function Register 0"
            },
            "FCT1": {
              "offset": "0x38",
              "size": 32,
              "description": "MTB_DWT Comparator Function Register 1"
            },
            "TBCTRL": {
              "offset": "0x200",
              "size": 32,
              "description": "MTB_DWT Trace Buffer Control Register"
            },
            "DEVICECFG": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Device Configuration Register"
            },
            "DEVICETYPID": {
              "offset": "0xFCC",
              "size": 32,
              "description": "Device Type Identifier Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "CTRL": {
              "DWTCFGCTRL": {
                "bit": 0,
                "description": "DWT configuration controls",
                "width": 28
              },
              "NUMCMP": {
                "bit": 28,
                "description": "Number of comparators",
                "width": 4
              }
            },
            "COMP%s": {
              "COMP": {
                "bit": 0,
                "description": "Reference value for comparison",
                "width": 32
              }
            },
            "MASK%s": {
              "MASK": {
                "bit": 0,
                "description": "MASK",
                "width": 5
              }
            },
            "FCT0": {
              "FUNCTION": {
                "bit": 0,
                "description": "Function",
                "width": 4
              },
              "DATAVMATCH": {
                "bit": 8,
                "description": "Data Value Match"
              },
              "DATAVSIZE": {
                "bit": 10,
                "description": "Data Value Size",
                "width": 2
              },
              "DATAVADDR0": {
                "bit": 12,
                "description": "Data Value Address 0",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "Comparator match"
              }
            },
            "FCT1": {
              "FUNCTION": {
                "bit": 0,
                "description": "Function",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "Comparator match"
              }
            },
            "TBCTRL": {
              "ACOMP0": {
                "bit": 0,
                "description": "Action based on Comparator 0 match"
              },
              "ACOMP1": {
                "bit": 1,
                "description": "Action based on Comparator 1 match"
              },
              "NUMCOMP": {
                "bit": 28,
                "description": "Number of Comparators",
                "width": 4
              }
            },
            "DEVICECFG": {
              "DEVICECFG": {
                "bit": 0,
                "description": "Hardwired to 0x0000_0000.",
                "width": 32
              }
            },
            "DEVICETYPID": {
              "DEVICETYPID": {
                "bit": 0,
                "description": "Hardwired to 0x0000_0004.",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000.",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "ROM": {
          "instances": [
            {
              "name": "ROM",
              "base": "0xF0002000"
            }
          ],
          "registers": {
            "ENTRY%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Entry"
            },
            "TABLEMARK": {
              "offset": "0x0C",
              "size": 32,
              "description": "End of Table Marker Register"
            },
            "SYSACCESS": {
              "offset": "0xFCC",
              "size": 32,
              "description": "System Access Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "ENTRY%s": {
              "ENTRY": {
                "bit": 0,
                "description": "ENTRY",
                "width": 32
              }
            },
            "TABLEMARK": {
              "MARK": {
                "bit": 0,
                "description": "Hardwired to 0x0000_0000",
                "width": 32
              }
            },
            "SYSACCESS": {
              "SYSACCESS": {
                "bit": 0,
                "description": "Hardwired to 0x0000_0001",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000.",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "MCM": {
          "instances": [
            {
              "name": "MCM",
              "base": "0xF0003000"
            }
          ],
          "registers": {
            "PLASC": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Slave Configuration"
            },
            "PLAMC": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Master Configuration"
            },
            "PLACR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Platform Control Register"
            },
            "CPO": {
              "offset": "0x40",
              "size": 32,
              "description": "Compute Operation Control Register"
            }
          },
          "bits": {
            "PLASC": {
              "ASC": {
                "bit": 0,
                "description": "Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.",
                "width": 8
              }
            },
            "PLAMC": {
              "AMC": {
                "bit": 0,
                "description": "Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.",
                "width": 8
              }
            },
            "PLACR": {
              "ARB": {
                "bit": 9,
                "description": "Arbitration select"
              },
              "CFCC": {
                "bit": 10,
                "description": "Clear Flash Controller Cache"
              },
              "DFCDA": {
                "bit": 11,
                "description": "Disable Flash Controller Data Caching"
              },
              "DFCIC": {
                "bit": 12,
                "description": "Disable Flash Controller Instruction Caching"
              },
              "DFCC": {
                "bit": 13,
                "description": "Disable Flash Controller Cache"
              },
              "EFDS": {
                "bit": 14,
                "description": "Enable Flash Data Speculation"
              },
              "DFCS": {
                "bit": 15,
                "description": "Disable Flash Controller Speculation"
              },
              "ESFC": {
                "bit": 16,
                "description": "Enable Stalling Flash Controller"
              }
            },
            "CPO": {
              "CPOREQ": {
                "bit": 0,
                "description": "Compute Operation request"
              },
              "CPOACK": {
                "bit": 1,
                "description": "Compute Operation acknowledge"
              },
              "CPOWOI": {
                "bit": 2,
                "description": "Compute Operation wakeup on interrupt"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 48,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "DMA0_IRQHandler"
          },
          {
            "number": 17,
            "name": "DMA1_IRQHandler"
          },
          {
            "number": 18,
            "name": "DMA2_IRQHandler"
          },
          {
            "number": 19,
            "name": "DMA3_IRQHandler"
          },
          {
            "number": 21,
            "name": "FTFA_IRQHandler"
          },
          {
            "number": 22,
            "name": "LVD_LVW_IRQHandler"
          },
          {
            "number": 23,
            "name": "LLWU_IRQHandler"
          },
          {
            "number": 24,
            "name": "I2C0_IRQHandler"
          },
          {
            "number": 25,
            "name": "I2C1_IRQHandler"
          },
          {
            "number": 26,
            "name": "SPI0_IRQHandler"
          },
          {
            "number": 27,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 28,
            "name": "UART0_IRQHandler"
          },
          {
            "number": 29,
            "name": "UART1_IRQHandler"
          },
          {
            "number": 30,
            "name": "UART2_IRQHandler"
          },
          {
            "number": 31,
            "name": "ADC0_IRQHandler"
          },
          {
            "number": 32,
            "name": "CMP0_IRQHandler"
          },
          {
            "number": 33,
            "name": "TPM0_IRQHandler"
          },
          {
            "number": 34,
            "name": "TPM1_IRQHandler"
          },
          {
            "number": 35,
            "name": "TPM2_IRQHandler"
          },
          {
            "number": 36,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 37,
            "name": "RTC_Seconds_IRQHandler"
          },
          {
            "number": 38,
            "name": "PIT_IRQHandler"
          },
          {
            "number": 41,
            "name": "DAC0_IRQHandler"
          },
          {
            "number": 42,
            "name": "TSI0_IRQHandler"
          },
          {
            "number": 43,
            "name": "MCG_IRQHandler"
          },
          {
            "number": 44,
            "name": "LPTMR0_IRQHandler"
          },
          {
            "number": 46,
            "name": "PORTA_IRQHandler"
          },
          {
            "number": 47,
            "name": "PORTD_IRQHandler"
          }
        ]
      }
    }
  }
}