// Seed: 1034707037
module module_0 #(
    parameter id_0 = 32'd6,
    parameter id_5 = 32'd83
) (
    input  tri0  _id_0,
    input  tri1  id_1,
    output tri0  id_2,
    output uwire id_3,
    output tri   id_4,
    input  tri1  _id_5
);
  wire [id_5 : id_0  &  1  -  1  &  id_0] id_7;
  supply1 id_8;
  assign id_8 = -1;
  wire id_9;
  ;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd47
) (
    output wire  id_0,
    input  uwire id_1,
    input  wand  id_2
);
  assign id_0 = 1'd0;
  reg id_4;
  ;
  initial begin : LABEL_0
    id_4 <= id_1;
    id_4 = -1;
    #1;
    id_4 = -1 ? id_4 : 1;
  end
  wire [-1 : -1] _id_5;
  localparam id_6 = 1, id_7 = id_2, id_8 = 1 < id_8, id_9 = (id_6[~-1 : ""==id_5] - id_9);
  wire id_10;
  always @(posedge -1 or negedge id_7) begin : LABEL_1
    id_4 <= id_7 ~^ -1;
  end
  module_0 modCall_1 (
      id_8,
      id_1,
      id_0,
      id_0,
      id_0,
      id_9
  );
  assign id_5 = id_4;
  wire id_11;
  always disable id_12;
endmodule
