==20736== Cachegrind, a cache and branch-prediction profiler
==20736== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20736== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20736== Command: ./srr-large
==20736== 
--20736-- warning: L3 cache found, using its data for the LL simulation.
--20736-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20736-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==20736== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20736== (see section Limitations in user manual)
==20736== NOTE: further instances of this message will not be shown
==20736== 
==20736== I   refs:      919,217,731,571
==20736== I1  misses:        793,167,486
==20736== LLi misses:              2,178
==20736== I1  miss rate:            0.09%
==20736== LLi miss rate:            0.00%
==20736== 
==20736== D   refs:      356,699,040,286  (240,279,389,405 rd   + 116,419,650,881 wr)
==20736== D1  misses:     43,071,411,981  ( 38,893,066,625 rd   +   4,178,345,356 wr)
==20736== LLd misses:            790,263  (        235,202 rd   +         555,061 wr)
==20736== D1  miss rate:            12.1% (           16.2%     +             3.6%  )
==20736== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20736== 
==20736== LL refs:        43,864,579,467  ( 39,686,234,111 rd   +   4,178,345,356 wr)
==20736== LL misses:             792,441  (        237,380 rd   +         555,061 wr)
==20736== LL miss rate:              0.0% (            0.0%     +             0.0%  )
