#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Dec 20 18:05:19 2025
# Process ID: 38300
# Current directory: E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.runs/design_1_dpu_eu_0_0_synth_1
# Command line: vivado.exe -log design_1_dpu_eu_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dpu_eu_0_0.tcl
# Log file: E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.runs/design_1_dpu_eu_0_0_synth_1/design_1_dpu_eu_0_0.vds
# Journal file: E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.runs/design_1_dpu_eu_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_dpu_eu_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinx/Vivado/2020.1/data/DPUCZDX8G_ip_repo_VAI_v3.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinx/Vivado/2020.1/data/dpu_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.cache/ip 
Command: synth_design -top design_1_dpu_eu_0_0 -part xazu3eg-sfvc784-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xazu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xazu3eg'
INFO: [Device 21-403] Loading part xazu3eg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7360
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1383.691 ; gain = 242.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_dpu_eu_0_0' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/synth/design_1_dpu_eu_0_0.sv:62]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2' [E:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:12598]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2' (14#1) [E:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:12598]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [E:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78059]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (51#1) [E:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78059]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized0' [E:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:12598]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized0' (61#1) [E:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:12598]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized1' [E:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:12598]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized1' (67#1) [E:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:12598]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized2' [E:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:12598]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized2' (80#1) [E:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:12598]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dpu_eu_0_0' (106#1) [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/synth/design_1_dpu_eu_0_0.sv:62]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1903.188 ; gain = 762.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1920.527 ; gain = 779.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1920.527 ; gain = 779.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1920.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 211 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/design_1_dpu_eu_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/design_1_dpu_eu_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.runs/design_1_dpu_eu_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.runs/design_1_dpu_eu_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/design_1_dpu_eu_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/design_1_dpu_eu_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/design_1_dpu_eu_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_dpu_eu_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_dpu_eu_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2500.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 211 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 211 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2524.641 ; gain = 23.785
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2524.641 ; gain = 1383.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xazu3eg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2524.641 ; gain = 1383.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.runs/design_1_dpu_eu_0_0_synth_1/dont_touch.xdc, line 24).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2524.641 ; gain = 1383.461
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_d3133655_reg' in module 'm_f11134dd'
INFO: [Synth 8-802] inferred FSM for state register 'g_e0e0be43[0].s_60d4a0ce_reg' in module 'm_1d08e980'
INFO: [Synth 8-802] inferred FSM for state register 'g_e0e0be43[1].s_60d4a0ce_reg' in module 'm_1d08e980'
INFO: [Synth 8-802] inferred FSM for state register 'g_4de7d72e[0].s_d5990b1d_reg' in module 'm_6804f36a'
INFO: [Synth 8-802] inferred FSM for state register 's_fca69277_reg' in module 'm_69b0e114'
INFO: [Synth 8-802] inferred FSM for state register 's_5b007032_reg' in module 'm_7a29531e'
INFO: [Synth 8-802] inferred FSM for state register 's_446d29c8_reg' in module 'm_2d402090'
INFO: [Synth 8-802] inferred FSM for state register 's_9c2f72d9_reg' in module 'm_2d402090'
INFO: [Synth 8-802] inferred FSM for state register 's_0ac1219a_reg' in module 'm_9e611967'
INFO: [Synth 8-6904] The RAM "m_1ae9e270:/s_50b0c10a_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              000
                 S_FETCH |                            00010 |                              001
                   S_DPD |                            00100 |                              010
                  S_SEND |                            01000 |                              011
                  S_EXEC |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_d3133655_reg' using encoding 'one-hot' in module 'm_f11134dd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_e0e0be43[1].s_60d4a0ce_reg' using encoding 'sequential' in module 'm_1d08e980'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_e0e0be43[0].s_60d4a0ce_reg' using encoding 'sequential' in module 'm_1d08e980'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                                0 |                             0000
               ST_TRANS0 |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_4de7d72e[0].s_d5990b1d_reg' using encoding 'sequential' in module 'm_6804f36a'
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_9872f31d__parameterized10:/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_9872f31d__parameterized10:/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_9872f31d__parameterized10:/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_9872f31d__parameterized10:/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_9872f31d__parameterized10:/s_97ec53c9_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   FIRST |                               01 |                               01
                  MIDDLE |                               10 |                               10
                    LAST |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_fca69277_reg' using encoding 'sequential' in module 'm_69b0e114'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STAT_IDLE |                            00001 |                              000
               STAT_CONF |                            00010 |                              001
              STAT_DELAY |                            00100 |                              010
               STAT_WORK |                            01000 |                              011
               STAT_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_5b007032_reg' using encoding 'one-hot' in module 'm_7a29531e'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STAT_INIT0 |                          0000001 |                              000
              STAT_INIT1 |                          0000010 |                              001
              STAT_INIT2 |                          0000100 |                              010
              STAT_INIT3 |                          0001000 |                              011
              STAT_INIT4 |                          0010000 |                              100
             STAT_ASSIGN |                          0100000 |                              110
              STAT_DELAY |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_9c2f72d9_reg' using encoding 'one-hot' in module 'm_2d402090'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE2 |                               10 |                               11
                  iSTATE |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_446d29c8_reg' using encoding 'sequential' in module 'm_2d402090'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                              000
                  RD_CMD |                         10000000 |                              001
                RD_DELAY |                         01000000 |                              111
                 RD_DATA |                         00100000 |                              010
                  WR_CMD |                         00010000 |                              011
                 WR_DATA |                         00001000 |                              100
                 WR_RESP |                         00000010 |                              110
                  iSTATE |                         00000100 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_0ac1219a_reg' using encoding 'one-hot' in module 'm_9e611967'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 2524.641 ; gain = 1383.461
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[2].u_31d4ac7e' (m_24112d88__parameterized0) to 'inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[3].u_31d4ac7e'
INFO: [Synth 8-223] decloning instance 'inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[1].u_31d4ac7e' (m_24112d88__parameterized0) to 'inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[2].u_31d4ac7e'
INFO: [Synth 8-223] decloning instance 'inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[1].u_31d4ac7e' (m_24112d88__parameterized0) to 'inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[3].u_31d4ac7e'
INFO: [Synth 8-223] decloning instance 'inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[3].u_db926033/g_504dcbd2.g_2380712e[1].u_31d4ac7e' (m_24112d88__parameterized0) to 'inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[3].u_db926033/g_504dcbd2.g_2380712e[2].u_31d4ac7e'
INFO: [Synth 8-223] decloning instance 'inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[3].u_db926033/g_504dcbd2.g_2380712e[1].u_31d4ac7e' (m_24112d88__parameterized0) to 'inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[3].u_db926033/g_504dcbd2.g_2380712e[3].u_31d4ac7e'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 5     
	   3 Input   33 Bit       Adders := 12    
	   3 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 4     
	   3 Input   29 Bit       Adders := 2     
	   3 Input   24 Bit       Adders := 2     
	   3 Input   23 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 4     
	   3 Input   22 Bit       Adders := 28    
	   3 Input   19 Bit       Adders := 48    
	   2 Input   17 Bit       Adders := 5     
	   4 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 34    
	   3 Input   15 Bit       Adders := 2     
	   3 Input   14 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 4     
	   3 Input   13 Bit       Adders := 8     
	   2 Input   13 Bit       Adders := 9     
	   2 Input   12 Bit       Adders := 29    
	   3 Input   12 Bit       Adders := 12    
	   2 Input   11 Bit       Adders := 103   
	   3 Input   11 Bit       Adders := 24    
	   2 Input   10 Bit       Adders := 14    
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 79    
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 22    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 91    
	   5 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
	   4 Input    6 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 44    
	   2 Input    5 Bit       Adders := 48    
	   5 Input    5 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 23    
	   4 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 22    
	   2 Input    2 Bit       Adders := 34    
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 4     
	   2 Input      6 Bit         XORs := 15    
	   2 Input      5 Bit         XORs := 3     
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              384 Bit    Registers := 4     
	              256 Bit    Registers := 1     
	              192 Bit    Registers := 5     
	              160 Bit    Registers := 7     
	              144 Bit    Registers := 2     
	              129 Bit    Registers := 4     
	              128 Bit    Registers := 10    
	              112 Bit    Registers := 2     
	              111 Bit    Registers := 6     
	              110 Bit    Registers := 2     
	              109 Bit    Registers := 2     
	              108 Bit    Registers := 1     
	              104 Bit    Registers := 2     
	              102 Bit    Registers := 1     
	               98 Bit    Registers := 2     
	               96 Bit    Registers := 119   
	               90 Bit    Registers := 22    
	               79 Bit    Registers := 1     
	               58 Bit    Registers := 5     
	               57 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               49 Bit    Registers := 4     
	               44 Bit    Registers := 19    
	               40 Bit    Registers := 7     
	               36 Bit    Registers := 648   
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 31    
	               29 Bit    Registers := 98    
	               28 Bit    Registers := 5     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 60    
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 23    
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 66    
	               18 Bit    Registers := 12    
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 96    
	               14 Bit    Registers := 54    
	               13 Bit    Registers := 23    
	               12 Bit    Registers := 51    
	               11 Bit    Registers := 230   
	               10 Bit    Registers := 35    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 1020  
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 87    
	                5 Bit    Registers := 89    
	                4 Bit    Registers := 102   
	                3 Bit    Registers := 122   
	                2 Bit    Registers := 183   
	                1 Bit    Registers := 4264  
+---RAMs : 
	             192K Bit	(2048 X 96 bit)          RAMs := 22    
	              55K Bit	(512 X 111 bit)          RAMs := 1     
	               64 Bit	(16 X 4 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  384 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 1     
	   2 Input  160 Bit        Muxes := 2     
	   2 Input  129 Bit        Muxes := 4     
	   2 Input   96 Bit        Muxes := 61    
	   4 Input   96 Bit        Muxes := 20    
	  13 Input   96 Bit        Muxes := 2     
	   4 Input   90 Bit        Muxes := 8     
	   2 Input   90 Bit        Muxes := 14    
	   2 Input   49 Bit        Muxes := 4     
	   2 Input   44 Bit        Muxes := 23    
	   2 Input   40 Bit        Muxes := 3     
	   3 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 17    
	  10 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 28    
	   4 Input   29 Bit        Muxes := 12    
	   2 Input   25 Bit        Muxes := 24    
	   2 Input   23 Bit        Muxes := 2     
	   4 Input   23 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 41    
	   3 Input   22 Bit        Muxes := 2     
	   8 Input   22 Bit        Muxes := 36    
	   2 Input   18 Bit        Muxes := 12    
	   2 Input   16 Bit        Muxes := 38    
	   3 Input   16 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 28    
	   2 Input   13 Bit        Muxes := 13    
	   2 Input   12 Bit        Muxes := 4     
	   4 Input   12 Bit        Muxes := 24    
	   2 Input   11 Bit        Muxes := 75    
	   3 Input   11 Bit        Muxes := 5     
	   4 Input   11 Bit        Muxes := 52    
	  13 Input   11 Bit        Muxes := 2     
	   5 Input   11 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 517   
	   4 Input    8 Bit        Muxes := 33    
	   6 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 15    
	   4 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 107   
	   3 Input    5 Bit        Muxes := 9     
	   4 Input    5 Bit        Muxes := 8     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 54    
	   3 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 14    
	   2 Input    3 Bit        Muxes := 60    
	   5 Input    3 Bit        Muxes := 19    
	   4 Input    3 Bit        Muxes := 2     
	  13 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 31    
	   2 Input    2 Bit        Muxes := 95    
	   6 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 7     
	   5 Input    2 Bit        Muxes := 6     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1152  
	   4 Input    1 Bit        Muxes := 143   
	   5 Input    1 Bit        Muxes := 34    
	   3 Input    1 Bit        Muxes := 88    
	   6 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP u_4063250c/s_27e35716_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_4063250c/s_d4616333_reg is absorbed into DSP u_4063250c/s_27e35716_reg.
DSP Report: register u_4063250c/s_45b7d48c_reg is absorbed into DSP u_4063250c/s_27e35716_reg.
DSP Report: register u_4063250c/s_27e35716_reg is absorbed into DSP u_4063250c/s_27e35716_reg.
DSP Report: operator u_4063250c/s_27e357160 is absorbed into DSP u_4063250c/s_27e35716_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_4de7d72e[1].g_605d8d16.m_de691615 /\s_4a636746_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_4de7d72e[1].g_605d8d16.m_de691615 /\s_4a636746_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_4de7d72e[1].g_605d8d16.m_de691615 /\s_4a636746_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_4de7d72e[1].g_605d8d16.m_de691615 /\s_4a636746_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_4de7d72e[1].g_605d8d16.m_de691615 /\s_4a636746_reg[3] )
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[6]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[6]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[6]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[6]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[6]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[6]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[6]' (FD) to 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[6]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[6]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[5]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[5]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[5]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[5]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[5]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[5]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[5]' (FD) to 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[5]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[5]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[4]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[4]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[4]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[4]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[4]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[4]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[4]' (FD) to 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[4]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[4]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[3]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[3]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[3]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[3]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[3]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[3]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[3]' (FD) to 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[3]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[3]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[2]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[2]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[2]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[2]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[2]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[2]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[2]' (FD) to 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[2]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[2]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[1]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[1]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[1]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[1]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[1]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[1]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[1]' (FD) to 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[1]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[1]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[0]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[0]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[0]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[0]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[0]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[0]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[0]' (FD) to 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[0]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[0]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[13]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[13]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[13]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[8]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[13]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[8]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[13]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[13]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[8]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[13]' (FD) to 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[8]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[13]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[8]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[13]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[12]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[12]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_50a1f2aa_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[12]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_b842a041_reg[8]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[12]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_22d9246a_reg[8]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[12]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_1e272842_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[12]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_dde5bd05_reg[8]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[12]' (FD) to 'g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_a1e311cf_reg[8]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[12]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_9cc41485_reg[8]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[12]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_15dcc36c_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[11]' (FDS) to 'g_4de7d72e[1].g_605d8d16.m_de691615/s_cfc74269_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_4de7d72e[0].s_372e6b7e_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_4de7d72e[0].g_605d8d16.m_de691615 /\s_4a636746_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_4de7d72e[0].g_605d8d16.m_de691615 /\s_4a636746_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_4de7d72e[0].g_605d8d16.m_de691615 /\s_4a636746_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_4de7d72e[0].g_605d8d16.m_de691615 /\s_4a636746_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_4de7d72e[0].g_605d8d16.m_de691615 /\s_4a636746_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_4de7d72e[1].s_d5990b1d_reg[1] )
WARNING: [Synth 8-3936] Found unconnected internal register 'u_bd05e2e7/s_860fe0e7_reg' and it is trimmed from '5' to '4' bits. [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:24435]
WARNING: [Synth 8-7129] Port s_5df3e204[28] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[27] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[26] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[25] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[24] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[23] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[22] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[21] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[20] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[19] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[18] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[17] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[16] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[15] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[14] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[13] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[12] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[11] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[10] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[9] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[8] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[7] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[6] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[5] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_5df3e204[4] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_367ba4cc[16] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_367ba4cc[15] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_367ba4cc[14] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_367ba4cc[13] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_367ba4cc[12] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_367ba4cc[11] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_367ba4cc[10] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_367ba4cc[9] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_367ba4cc[8] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_367ba4cc[7] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_367ba4cc[6] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_367ba4cc[5] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_367ba4cc[4] in module m_69b0e114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_13a46e58 in module m_69b0e114 is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_40599834/s_98ca2a2b0_inferred/\s_98ca2a2b_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_bd05e2e7/s_0cf0c91e0_inferred /\u_bd05e2e7/s_0cf0c91e_reg[0] )
INFO: [Synth 8-4471] merging register 'u_626a104e/g_49fc7f10[1].g_5ffa1962[0].u_2de023f6/g_3c025716.srl_reg[0:0]' into 'u_626a104e/g_49fc7f10[0].g_5ffa1962[0].u_2de023f6/g_3c025716.srl_reg[0:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:9464]
INFO: [Synth 8-4471] merging register 'u_626a104e/g_49fc7f10[1].g_5ffa1962[0].u_d6590301/g_3c025716.srl_reg[0:0]' into 'u_626a104e/g_49fc7f10[0].g_5ffa1962[0].u_d6590301/g_3c025716.srl_reg[0:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:9464]
INFO: [Synth 8-4471] merging register 'u_626a104e/g_49fc7f10[0].g_5ffa1962[3].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].s_0dbaed28_reg[35:0]' into 'u_626a104e/g_49fc7f10[0].g_5ffa1962[3].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].u_f95825cd/g_3c025716.srl_reg[35:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:12668]
INFO: [Synth 8-4471] merging register 'u_626a104e/g_49fc7f10[0].g_5ffa1962[3].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_0dbaed28_reg[35:0]' into 'u_626a104e/g_49fc7f10[0].g_5ffa1962[3].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].u_f95825cd/g_3c025716.srl_reg[35:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:12668]
INFO: [Synth 8-4471] merging register 'u_626a104e/g_49fc7f10[0].g_5ffa1962[3].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_0dbaed28_reg[35:0]' into 'u_626a104e/g_49fc7f10[0].g_5ffa1962[3].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].u_f95825cd/g_3c025716.srl_reg[35:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:12668]
INFO: [Synth 8-4471] merging register 'u_626a104e/g_49fc7f10[0].g_5ffa1962[3].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[0].s_0dbaed28_reg[35:0]' into 'u_626a104e/g_49fc7f10[0].g_5ffa1962[3].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[0].u_f95825cd/g_3c025716.srl_reg[35:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:12668]
INFO: [Synth 8-4471] merging register 'u_626a104e/g_49fc7f10[0].g_5ffa1962[3].g_8487aac1[4].u_d31bf6a5/g_a6ae0805[1].s_0dbaed28_reg[35:0]' into 'u_626a104e/g_49fc7f10[0].g_5ffa1962[3].g_8487aac1[4].u_d31bf6a5/g_a6ae0805[1].u_f95825cd/g_3c025716.srl_reg[35:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:12668]
INFO: [Synth 8-4471] merging register 'u_626a104e/g_49fc7f10[0].g_5ffa1962[3].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_0dbaed28_reg[35:0]' into 'u_626a104e/g_49fc7f10[0].g_5ffa1962[3].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].u_f95825cd/g_3c025716.srl_reg[35:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:12668]
INFO: [Synth 8-4471] merging register 'u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].s_0dbaed28_reg[35:0]' into 'u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].u_f95825cd/g_3c025716.srl_reg[35:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:12668]
INFO: [Synth 8-4471] merging register 'u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_0dbaed28_reg[35:0]' into 'u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].u_f95825cd/g_3c025716.srl_reg[35:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:12668]
INFO: [Synth 8-4471] merging register 'u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_0dbaed28_reg[35:0]' into 'u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].u_f95825cd/g_3c025716.srl_reg[35:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:12668]
INFO: [Synth 8-4471] merging register 'u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[0].s_0dbaed28_reg[35:0]' into 'u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[0].u_f95825cd/g_3c025716.srl_reg[35:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:12668]
INFO: [Synth 8-4471] merging register 'u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[4].u_d31bf6a5/g_a6ae0805[1].s_0dbaed28_reg[35:0]' into 'u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[4].u_d31bf6a5/g_a6ae0805[1].u_f95825cd/g_3c025716.srl_reg[35:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:12668]
INFO: [Synth 8-4471] merging register 'u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_0dbaed28_reg[35:0]' into 'u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].u_f95825cd/g_3c025716.srl_reg[35:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:12668]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_05d577a8.s_a70389af_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:11763]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[0].g_85e18d67.u_3a11be3a/s_37780644_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_e4442b51_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13248]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[1].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_05d577a8.s_a70389af_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-4471] merging register 'g_0ca8f254[2].g_85e18d67.u_3a11be3a/s_37780644_reg' into 'g_0ca8f254[3].g_85e18d67.u_3a11be3a/s_e4442b51_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:13249]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_20c473c6/u_1802fdd8/g_1ac64068.g_cdae7993[2].g_1ac64068[3].s_cc05a741_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_20c473c6/u_1802fdd8/g_1ac64068.g_cdae7993[2].g_1ac64068[3].s_cc05a741_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_20c473c6/u_1802fdd8/g_1ac64068.g_cdae7993[2].g_1ac64068[3].s_cc05a741_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_20c473c6/u_1802fdd8/g_1ac64068.g_cdae7993[2].g_1ac64068[3].s_cc05a741_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_20c473c6/u_1802fdd8/g_1ac64068.g_cdae7993[2].g_1ac64068[3].s_cc05a741_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_20c473c6/u_1802fdd8/g_1ac64068.g_cdae7993[2].g_1ac64068[3].s_cc05a741_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_20c473c6/u_1802fdd8/g_1ac64068.g_cdae7993[2].g_1ac64068[3].s_cc05a741_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_20c473c6/u_1802fdd8/g_1ac64068.g_cdae7993[2].g_1ac64068[3].s_cc05a741_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_20c473c6/u_1802fdd8/g_1ac64068.g_cdae7993[3].g_1ac64068[3].s_cc05a741_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_20c473c6/u_1802fdd8/g_1ac64068.g_cdae7993[3].g_1ac64068[3].s_cc05a741_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_20c473c6/u_1802fdd8/g_1ac64068.g_cdae7993[3].g_1ac64068[3].s_cc05a741_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_20c473c6/u_1802fdd8/g_1ac64068.g_cdae7993[3].g_1ac64068[3].s_cc05a741_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_20c473c6/u_1802fdd8/g_1ac64068.g_cdae7993[3].g_1ac64068[3].s_cc05a741_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_20c473c6/u_1802fdd8/g_1ac64068.g_cdae7993[3].g_1ac64068[3].s_cc05a741_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_20c473c6/u_1802fdd8/g_1ac64068.g_cdae7993[3].g_1ac64068[3].s_cc05a741_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_20c473c6/u_1802fdd8/g_1ac64068.g_cdae7993[3].g_1ac64068[3].s_cc05a741_reg[7] )
WARNING: [Synth 8-7129] Port s_ef50461f in module m_c0b70cb1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_cc20a64f[3] in module m_c0b70cb1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_cc20a64f[2] in module m_c0b70cb1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_2cb2389a[10] in module m_0b2d8c0e is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_2cb2389a[9] in module m_0b2d8c0e is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_2cb2389a[8] in module m_0b2d8c0e is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_2cb2389a[7] in module m_0b2d8c0e is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_2cb2389a[6] in module m_0b2d8c0e is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_2cb2389a[5] in module m_0b2d8c0e is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_2cb2389a[4] in module m_0b2d8c0e is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_2cb2389a[3] in module m_0b2d8c0e is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_2cb2389a[2] in module m_0b2d8c0e is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_2cb2389a[1] in module m_0b2d8c0e is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_2cb2389a[0] in module m_0b2d8c0e is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_645f6284 in module m_0b2d8c0e is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_db781b6f in module m_ccc86bfb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_bd1b13d9 in module m_ccc86bfb is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][0]' (FDRE) to 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][1]' (FDRE) to 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][2]' (FDRE) to 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][3]' (FDRE) to 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][4]' (FDRE) to 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][5]' (FDRE) to 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][6]' (FDRE) to 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][7]' (FDRE) to 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][8]' (FDRE) to 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][9]' (FDRE) to 'inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/u_66bfbbde/g_c37a4afb[0].s_fbf0c35d_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'inst_rd_pool_img/u_3ad61dda/g_de48e7a1[3].u_49928590/g_38c701cc[0].g_91471533.s_b2d5b1fb_reg[0][2]' (FDE) to 'inst_rd_pool_img/u_3ad61dda/g_de48e7a1[2].u_49928590/g_38c701cc[0].g_91471533.s_b2d5b1fb_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst_rd_pool_img/u_3ad61dda/g_de48e7a1[2].u_49928590/g_38c701cc[0].g_91471533.s_b2d5b1fb_reg[0][2]' (FDE) to 'inst_rd_pool_img/u_3ad61dda/g_de48e7a1[0].u_49928590/g_38c701cc[0].g_91471533.s_b2d5b1fb_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst_rd_pool_img/u_3ad61dda/g_de48e7a1[1].u_49928590/g_38c701cc[0].g_91471533.s_b2d5b1fb_reg[0][2]' (FDE) to 'inst_rd_pool_img/u_3ad61dda/g_de48e7a1[0].u_49928590/g_38c701cc[0].g_91471533.s_b2d5b1fb_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst_rd_pool_img/u_3ad61dda/g_de48e7a1[3].u_49928590/g_38c701cc[1].g_d1c0d021.s_b2d5b1fb_reg[1][2]' (FDE) to 'inst_rd_pool_img/u_3ad61dda/g_de48e7a1[1].u_49928590/g_38c701cc[1].g_d1c0d021.s_b2d5b1fb_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst_rd_pool_img/u_3ad61dda/g_de48e7a1[2].u_49928590/g_38c701cc[1].g_d1c0d021.s_b2d5b1fb_reg[1][2]' (FDE) to 'inst_rd_pool_img/u_3ad61dda/g_de48e7a1[1].u_49928590/g_38c701cc[1].g_d1c0d021.s_b2d5b1fb_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst_rd_pool_img/u_3ad61dda/g_de48e7a1[1].u_49928590/g_38c701cc[1].g_d1c0d021.s_b2d5b1fb_reg[1][2]' (FDE) to 'inst_rd_pool_img/u_3ad61dda/g_de48e7a1[0].u_49928590/g_38c701cc[1].g_d1c0d021.s_b2d5b1fb_reg[1][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[201] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[210] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[211] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[212] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[213] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[215] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[217] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[219] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[220] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[221] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[233] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[234] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[235] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[236] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[237] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[241] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[242] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[243] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[244] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[245] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[246] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[257] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[258] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[259] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_a5de503b_reg[260] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'g_06e48e38[1].g_87350211[0].u_ca9905e3/s_6d22563a_reg' into 'g_06e48e38[0].g_87350211[0].u_ca9905e3/s_6d22563a_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:20844]
INFO: [Synth 8-4471] merging register 'g_06e48e38[1].g_87350211[0].u_ca9905e3/s_e94b31cf_reg' into 'g_06e48e38[0].g_87350211[0].u_ca9905e3/s_e94b31cf_reg' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:20854]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'g_deb90c0b[2].u_db926033/g_06d943a2[1].g_e595f2e9.s_4b20ab6c_reg[1][1:0]' into 'g_deb90c0b[2].u_db926033/g_06d943a2[0].g_e595f2e9.s_4b20ab6c_reg[0][1:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:543]
INFO: [Synth 8-4471] merging register 'g_deb90c0b[2].u_db926033/g_06d943a2[2].g_e595f2e9.s_4b20ab6c_reg[2][1:0]' into 'g_deb90c0b[2].u_db926033/g_06d943a2[0].g_e595f2e9.s_4b20ab6c_reg[0][1:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:543]
INFO: [Synth 8-4471] merging register 'g_deb90c0b[2].u_db926033/g_06d943a2[3].g_e595f2e9.s_4b20ab6c_reg[3][1:0]' into 'g_deb90c0b[2].u_db926033/g_06d943a2[0].g_e595f2e9.s_4b20ab6c_reg[0][1:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:543]
INFO: [Synth 8-4471] merging register 'g_deb90c0b[3].u_db926033/g_06d943a2[0].g_e595f2e9.s_4b20ab6c_reg[0][1:0]' into 'g_deb90c0b[2].u_db926033/g_06d943a2[0].g_e595f2e9.s_4b20ab6c_reg[0][1:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:543]
INFO: [Synth 8-4471] merging register 'g_deb90c0b[3].u_db926033/g_06d943a2[1].g_e595f2e9.s_4b20ab6c_reg[1][1:0]' into 'g_deb90c0b[2].u_db926033/g_06d943a2[0].g_e595f2e9.s_4b20ab6c_reg[0][1:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:543]
INFO: [Synth 8-4471] merging register 'g_deb90c0b[3].u_db926033/g_06d943a2[2].g_e595f2e9.s_4b20ab6c_reg[2][1:0]' into 'g_deb90c0b[2].u_db926033/g_06d943a2[0].g_e595f2e9.s_4b20ab6c_reg[0][1:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:543]
INFO: [Synth 8-4471] merging register 'g_deb90c0b[3].u_db926033/g_06d943a2[3].g_e595f2e9.s_4b20ab6c_reg[3][1:0]' into 'g_deb90c0b[2].u_db926033/g_06d943a2[0].g_e595f2e9.s_4b20ab6c_reg[0][1:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:543]
INFO: [Synth 8-4471] merging register 'g_deb90c0b[2].u_db926033/g_51b46dd4[0].s_e4d62d45_reg[1][10:0]' into 'g_deb90c0b[2].u_db926033/g_51b46dd4[0].s_e4d62d45_reg[0][10:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:624]
INFO: [Synth 8-4471] merging register 'g_deb90c0b[2].u_db926033/g_51b46dd4[0].s_e4d62d45_reg[2][10:0]' into 'g_deb90c0b[2].u_db926033/g_51b46dd4[0].s_e4d62d45_reg[0][10:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:624]
INFO: [Synth 8-4471] merging register 'g_deb90c0b[2].u_db926033/g_51b46dd4[0].s_e4d62d45_reg[3][10:0]' into 'g_deb90c0b[2].u_db926033/g_51b46dd4[0].s_e4d62d45_reg[0][10:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:624]
INFO: [Synth 8-4471] merging register 'g_deb90c0b[3].u_db926033/g_51b46dd4[0].s_e4d62d45_reg[1][10:0]' into 'g_deb90c0b[3].u_db926033/g_51b46dd4[0].s_e4d62d45_reg[0][10:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:624]
INFO: [Synth 8-4471] merging register 'g_deb90c0b[3].u_db926033/g_51b46dd4[0].s_e4d62d45_reg[2][10:0]' into 'g_deb90c0b[3].u_db926033/g_51b46dd4[0].s_e4d62d45_reg[0][10:0]' [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:624]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'g_deb90c0b[1].u_db926033/g_352b2876.u_f4cf7ddb/g_c11d9c8d.s_95588051_reg' and it is trimmed from '28' to '27' bits. [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:8987]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_b9694f59.s_b3724c1b_reg' and it is trimmed from '112' to '107' bits. [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:1405]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_0b3a0490/g_7eb892c0[0].u_0e04b446/g_b9694f59.s_b3724c1b_reg' and it is trimmed from '109' to '107' bits. [e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/ipshared/92d6/hdl/dpu_eu_v3_2_0_vl_dpu.sv:1405]
WARNING: [Synth 8-3917] design m_e60deefb has port s_f2698bc3[0] driven by constant 1
WARNING: [Synth 8-3917] design m_e60deefb has port s_c436d283[0] driven by constant 1
WARNING: [Synth 8-3917] design m_e60deefb has port s_4c19a98e[1] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_4c19a98e[0] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[95] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[94] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[93] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[92] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[91] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[90] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[89] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[88] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[87] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[86] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[85] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[84] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[83] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[82] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[81] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[80] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[79] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[78] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[77] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[76] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[75] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[74] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[73] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[72] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[71] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[70] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[69] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[68] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[67] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[66] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[65] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[64] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[63] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[62] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[61] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[60] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[59] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[58] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[57] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[56] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[55] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[54] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[53] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[52] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[51] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[50] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[49] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[48] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[47] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[46] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[45] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[44] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[43] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[42] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[41] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[40] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[39] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[38] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[37] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[36] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[35] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[34] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[33] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[32] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[31] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[30] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[29] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[28] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[27] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[26] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[25] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[24] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[23] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[22] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[21] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[20] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[19] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[18] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[17] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[16] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[15] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[14] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[13] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[12] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[11] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[10] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[9] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[8] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[7] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[6] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[5] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[4] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[3] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[2] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[1] driven by constant 0
WARNING: [Synth 8-3917] design m_e60deefb has port s_6dae93fc[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port s_07af34fe in module m_30b98dd2__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[12] in module m_30b98dd2__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[11] in module m_30b98dd2__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[10] in module m_30b98dd2__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[9] in module m_30b98dd2__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[8] in module m_30b98dd2__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[7] in module m_30b98dd2__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[6] in module m_30b98dd2__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[5] in module m_30b98dd2__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[4] in module m_30b98dd2__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[3] in module m_30b98dd2__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[2] in module m_30b98dd2__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[1] in module m_30b98dd2__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[0] in module m_30b98dd2__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_3d2872e0[17] in module m_62eda078 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_3d2872e0[11] in module m_62eda078 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_07af34fe in module m_30b98dd2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[7] in module m_30b98dd2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[6] in module m_30b98dd2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[5] in module m_30b98dd2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[4] in module m_30b98dd2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[3] in module m_30b98dd2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[2] in module m_30b98dd2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[1] in module m_30b98dd2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_8056dc2b[0] in module m_30b98dd2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][22] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][21] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][20] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][19] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][18] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][17] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][16] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][15] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][14] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][13] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][12] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][11] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][10] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][9] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][8] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][7] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][6] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][5] in module m_e60deefb is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_6ba1d6ba[3][4] in module m_e60deefb is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[1].u_3b83c88e/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[1].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[1].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[1].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[1].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[2].u_3b83c88e/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[2].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[2].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[2].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[2].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[3].u_3b83c88e/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[3].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[3].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[3].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[3].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[5].u_3b83c88e/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[5].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[5].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[5].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[5].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[6].u_3b83c88e/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[6].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[6].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[6].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[6].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[7].u_3b83c88e/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[7].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[7].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[7].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_cfb1eb9f/g_01531788[7].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[0].u_9584b4f3/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[0].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[0].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[0].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[0].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[2].u_9584b4f3/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[2].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[2].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[2].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[2].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[5].u_9584b4f3/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[5].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[5].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[5].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[5].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[10].u_9584b4f3/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[10].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[10].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[10].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[10].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"m_e60deefb/u_1cb641d2/u_a9e43c99/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_a9e43c99/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "m_e60deefb/u_1cb641d2/u_a9e43c99/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "m_e60deefb/u_1cb641d2/u_a9e43c99/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "m_e60deefb/u_1cb641d2/u_a9e43c99/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-3886] merging instance 'u_c4eee2cf/g_deb90c0b[0].g_46c5d6c2[6].s_4d9edb9e_reg[0][6]' (FD) to 'u_c4eee2cf/g_deb90c0b[0].u_db926033/s_a45bf51d_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_c4eee2cf/g_deb90c0b[0].g_46c5d6c2[7].s_4d9edb9e_reg[0][7]' (FD) to 'u_c4eee2cf/g_deb90c0b[0].u_db926033/s_a45bf51d_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\u_b1905883/u_364afe40 /u_2b299a04/s_50b0c10a_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\u_b1905883/u_364afe40 /u_2b299a04/s_50b0c10a_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:44 . Memory (MB): peak = 2524.641 ; gain = 1383.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|m_de691615  | s_1705d5be | 32x96         | LUT            | 
|m_de691615  | s_1705d5be | 32x96         | LUT            | 
|m_de691615  | s_1705d5be | 32x96         | LUT            | 
|m_de691615  | s_1705d5be | 32x96         | LUT            | 
|m_6804f36a  | s_ad1e8fd3 | 32x12         | LUT            | 
|m_6804f36a  | s_ad1e8fd3 | 32x12         | LUT            | 
|m_e6c90913  | s_ae2498e1 | 64x3          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|m_e60deefb  | u_1cb641d2/u_cfb1eb9f/g_01531788[0].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_cfb1eb9f/g_01531788[1].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_cfb1eb9f/g_01531788[2].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_cfb1eb9f/g_01531788[3].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_cfb1eb9f/g_01531788[5].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_cfb1eb9f/g_01531788[6].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_cfb1eb9f/g_01531788[7].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_2ce7b192/g_f62de265[0].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_2ce7b192/g_f62de265[2].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_2ce7b192/g_f62de265[5].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_2ce7b192/g_f62de265[10].u_9584b4f3/s_97ec53c9_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|m_e60deefb  | u_1cb641d2/u_a9e43c99/g_01531788[0].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst        | u_ac1cf2a1/u_01e974ac/u_44471062/s_97ec53c9_reg                | 512 x 111(READ_FIRST)  | W |   | 512 x 111(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
+------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                        | RTL Object                                                                  | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+
|\g_4de7d72e[0].u_61b3cb94          | g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg                             | User Attribute | 128 x 110            | RAM64M8 x 32	  | 
|\g_4de7d72e[1].u_61b3cb94          | g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg                             | User Attribute | 128 x 110            | RAM64M8 x 32	  | 
|\g_4de7d72e[1].u_62fa93a8          | g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg                             | User Attribute | 64 x 111             | RAM64M8 x 16	  | 
|\g_4de7d72e[1].u_30f42d5c          | g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg                             | User Attribute | 32 x 108             | RAM32M16 x 8	  | 
|\g_4de7d72e[1].u_eece0c1f          | g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg                             | User Attribute | 32 x 102             | RAM32M16 x 8	  | 
|inst/u_dfaaa33di_3/u_d5aa6377      | g_dae13e93[0].u_d830ca1b/u_44471062/s_97ec53c9_reg                          | User Attribute | 4 x 104              | RAM32M16 x 8	  | 
|inst/u_dfaaa33di_3/u_d5aa6377      | g_dae13e93[1].u_d830ca1b/u_44471062/s_97ec53c9_reg                          | User Attribute | 4 x 104              | RAM32M16 x 8	  | 
|m_e60deefb                         | g_77c4a624[6].u_51d8e9ae/u_b841b163/u_44471062/s_97ec53c9_reg               | User Attribute | 32 x 96              | RAM32M16 x 7	  | 
|m_e60deefb                         | g_77c4a624[7].u_51d8e9ae/u_b841b163/u_44471062/s_97ec53c9_reg               | User Attribute | 32 x 96              | RAM32M16 x 7	  | 
|inst                               | g_8b74ef05[0].u_8c123f0d/u_44471062/s_97ec53c9_reg                          | User Attribute | 32 x 144             | RAM32M16 x 11	 | 
|inst                               | g_8b74ef05[1].u_8c123f0d/u_44471062/s_97ec53c9_reg                          | User Attribute | 32 x 144             | RAM32M16 x 11	 | 
|inst                               | u_2cf617bc/u_e89567ed/u_44471062/s_97ec53c9_reg                             | User Attribute | 64 x 8               | RAM64M8 x 2	   | 
|inst                               | u_2cf617bc/u_a8da2e3f/u_44471062/s_97ec53c9_reg                             | User Attribute | 64 x 8               | RAM64M8 x 2	   | 
|inst                               | u_414854aa/u_9dd0eaf9/u_18b9db00/u_b841b163/u_44471062/s_97ec53c9_reg       | User Attribute | 32 x 13              | RAM32M16 x 1	  | 
|inst                               | u_5a418044/u_3b5ddc76/u_85eac92f/u_44471062/s_97ec53c9_reg                  | User Attribute | 32 x 1               | RAM32X1D x 1	  | 
|m_2f10153a__GB0                    | inst_rd_pool_img/g_cf48f821.u_06a3c738/u_b841b163/u_44471062/s_97ec53c9_reg | User Attribute | 16 x 57              | RAM32M16 x 5	  | 
|m_2f10153a__GB0                    | inst_rd_pool_img/u_ea6c30ef/u_b841b163/u_44471062/s_97ec53c9_reg            | User Attribute | 32 x 11              | RAM32M16 x 1	  | 
|\u_b1905883/u_364afe40 /u_3f3a73b2 | u_cea57e27/u_44471062/s_97ec53c9_reg                                        | User Attribute | 64 x 32              | RAM64M8 x 5	   | 
|\u_b1905883/u_364afe40 /u_2b299a04 | s_50b0c10a_reg                                                              | Implied        | 16 x 4               | RAM32M16 x 1	  | 
|\u_b1905883/u_364afe40 /u_2b299a04 | u_5ef655be/u_44471062/s_97ec53c9_reg                                        | User Attribute | 32 x 128             | RAM32M16 x 10	 | 
|\u_b1905883/u_364afe40 /u_2b299a04 | g_bf2bac39[0].u_7e775da6/u_44471062/s_97ec53c9_reg                          | User Attribute | 32 x 4               | RAM32M16 x 1	  | 
|\u_b1905883/u_364afe40 /u_2b299a04 | g_bf2bac39[1].u_7e775da6/u_44471062/s_97ec53c9_reg                          | User Attribute | 32 x 4               | RAM32M16 x 1	  | 
|\u_b1905883/u_364afe40 /u_5fbb67c0 | u_de206b93/u_44471062/s_97ec53c9_reg                                        | User Attribute | 32 x 128             | RAM32M16 x 10	 | 
|\u_b1905883/u_364afe40 /u_8fe3a4ad | u_d2fd5ac7/u_44471062/s_97ec53c9_reg                                        | User Attribute | 32 x 160             | RAM32M16 x 12	 | 
|\u_b1905883/u_364afe40 /u_8fe3a4ad | u_f752e961/u_44471062/s_97ec53c9_reg                                        | User Attribute | 16 x 4               | RAM32M16 x 1	  | 
|\u_b1905883/u_364afe40 /u_d560d92f | u_9e282a61/u_44471062/s_97ec53c9_reg                                        | User Attribute | 32 x 160             | RAM32M16 x 12	 | 
+-----------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|m_b9da9cf7  | (A2*B2)'    | 13     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:52 . Memory (MB): peak = 2524.641 ; gain = 1383.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[0].u_3b83c88e/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[1].u_3b83c88e/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[1].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[1].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[1].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[1].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[2].u_3b83c88e/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[2].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[2].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[2].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[2].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[3].u_3b83c88e/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[3].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[3].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[3].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[3].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[5].u_3b83c88e/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[5].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[5].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[5].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[5].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[6].u_3b83c88e/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[6].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[6].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[6].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[6].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[7].u_3b83c88e/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[7].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[7].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[7].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_cfb1eb9f/g_01531788[7].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[0].u_9584b4f3/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[0].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[0].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[0].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[0].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[2].u_9584b4f3/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[2].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[2].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[2].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[2].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[5].u_9584b4f3/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[5].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[5].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[5].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[5].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[10].u_9584b4f3/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[10].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[10].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[10].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[10].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg"
INFO: [Synth 8-5556] The block RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_a9e43c99/g_01531788[0].u_3b83c88e/s_97ec53c9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_a9e43c99/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_a9e43c99/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_a9e43c99/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25 /u_1cb641d2/u_a9e43c99/g_01531788[0].u_3b83c88e/s_97ec53c9_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:28 . Memory (MB): peak = 2878.102 ; gain = 1736.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                        | RTL Object                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_cfb1eb9f/g_01531788[0].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_cfb1eb9f/g_01531788[1].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_cfb1eb9f/g_01531788[2].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_cfb1eb9f/g_01531788[3].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_cfb1eb9f/g_01531788[5].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_cfb1eb9f/g_01531788[6].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_cfb1eb9f/g_01531788[7].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_2ce7b192/g_f62de265[0].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_2ce7b192/g_f62de265[2].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_2ce7b192/g_f62de265[5].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_2ce7b192/g_f62de265[10].u_9584b4f3/s_97ec53c9_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst/\g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25  | u_1cb641d2/u_a9e43c99/g_01531788[0].u_3b83c88e/s_97ec53c9_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2,1,1         | 
|inst                                               | u_ac1cf2a1/u_01e974ac/u_44471062/s_97ec53c9_reg                | 512 x 111(READ_FIRST)  | W |   | 512 x 111(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
+---------------------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+-----------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                        | RTL Object                                                                  | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+
|\g_4de7d72e[0].u_61b3cb94          | g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg                             | User Attribute | 128 x 110            | RAM64M8 x 32	  | 
|\g_4de7d72e[1].u_61b3cb94          | g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg                             | User Attribute | 128 x 110            | RAM64M8 x 32	  | 
|\g_4de7d72e[1].u_62fa93a8          | g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg                             | User Attribute | 64 x 111             | RAM64M8 x 16	  | 
|\g_4de7d72e[1].u_30f42d5c          | g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg                             | User Attribute | 32 x 108             | RAM32M16 x 8	  | 
|inst/u_dfaaa33di_3/u_d5aa6377      | g_dae13e93[0].u_d830ca1b/u_44471062/s_97ec53c9_reg                          | User Attribute | 4 x 104              | RAM32M16 x 8	  | 
|inst/u_dfaaa33di_3/u_d5aa6377      | g_dae13e93[1].u_d830ca1b/u_44471062/s_97ec53c9_reg                          | User Attribute | 4 x 104              | RAM32M16 x 8	  | 
|m_e60deefb                         | g_77c4a624[6].u_51d8e9ae/u_b841b163/u_44471062/s_97ec53c9_reg               | User Attribute | 32 x 96              | RAM32M16 x 7	  | 
|m_e60deefb                         | g_77c4a624[7].u_51d8e9ae/u_b841b163/u_44471062/s_97ec53c9_reg               | User Attribute | 32 x 96              | RAM32M16 x 7	  | 
|inst                               | g_8b74ef05[0].u_8c123f0d/u_44471062/s_97ec53c9_reg                          | User Attribute | 32 x 144             | RAM32M16 x 11	 | 
|inst                               | g_8b74ef05[1].u_8c123f0d/u_44471062/s_97ec53c9_reg                          | User Attribute | 32 x 144             | RAM32M16 x 11	 | 
|inst                               | u_2cf617bc/u_e89567ed/u_44471062/s_97ec53c9_reg                             | User Attribute | 64 x 8               | RAM64M8 x 2	   | 
|inst                               | u_2cf617bc/u_a8da2e3f/u_44471062/s_97ec53c9_reg                             | User Attribute | 64 x 8               | RAM64M8 x 2	   | 
|inst                               | u_414854aa/u_9dd0eaf9/u_18b9db00/u_b841b163/u_44471062/s_97ec53c9_reg       | User Attribute | 32 x 13              | RAM32M16 x 1	  | 
|inst                               | u_5a418044/u_3b5ddc76/u_85eac92f/u_44471062/s_97ec53c9_reg                  | User Attribute | 32 x 1               | RAM32X1D x 1	  | 
|m_2f10153a__GB0                    | inst_rd_pool_img/g_cf48f821.u_06a3c738/u_b841b163/u_44471062/s_97ec53c9_reg | User Attribute | 16 x 57              | RAM32M16 x 5	  | 
|m_2f10153a__GB0                    | inst_rd_pool_img/u_ea6c30ef/u_b841b163/u_44471062/s_97ec53c9_reg            | User Attribute | 32 x 11              | RAM32M16 x 1	  | 
|\u_b1905883/u_364afe40 /u_3f3a73b2 | u_cea57e27/u_44471062/s_97ec53c9_reg                                        | User Attribute | 64 x 32              | RAM64M8 x 5	   | 
|\u_b1905883/u_364afe40 /u_2b299a04 | s_50b0c10a_reg                                                              | Implied        | 16 x 4               | RAM32M16 x 1	  | 
|\u_b1905883/u_364afe40 /u_2b299a04 | u_5ef655be/u_44471062/s_97ec53c9_reg                                        | User Attribute | 32 x 128             | RAM32M16 x 10	 | 
|\u_b1905883/u_364afe40 /u_2b299a04 | g_bf2bac39[0].u_7e775da6/u_44471062/s_97ec53c9_reg                          | User Attribute | 32 x 4               | RAM32M16 x 1	  | 
|\u_b1905883/u_364afe40 /u_2b299a04 | g_bf2bac39[1].u_7e775da6/u_44471062/s_97ec53c9_reg                          | User Attribute | 32 x 4               | RAM32M16 x 1	  | 
|\u_b1905883/u_364afe40 /u_5fbb67c0 | u_de206b93/u_44471062/s_97ec53c9_reg                                        | User Attribute | 32 x 128             | RAM32M16 x 10	 | 
|\u_b1905883/u_364afe40 /u_8fe3a4ad | u_d2fd5ac7/u_44471062/s_97ec53c9_reg                                        | User Attribute | 32 x 160             | RAM32M16 x 12	 | 
|\u_b1905883/u_364afe40 /u_8fe3a4ad | u_f752e961/u_44471062/s_97ec53c9_reg                                        | User Attribute | 16 x 4               | RAM32M16 x 1	  | 
|\u_b1905883/u_364afe40 /u_d560d92f | u_9e282a61/u_44471062/s_97ec53c9_reg                                        | User Attribute | 32 x 160             | RAM32M16 x 12	 | 
+-----------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/u_7b807f58i_11/u_ac1cf2a1/u_01e974ac/u_44471062/s_97ec53c9_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_7b807f58i_11/u_ac1cf2a1/u_01e974ac/u_44471062/s_97ec53c9_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:31 ; elapsed = 00:02:55 . Memory (MB): peak = 2878.102 ; gain = 1736.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_01e974ac/u_44471062/s_97ec53c9_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:39 ; elapsed = 00:03:03 . Memory (MB): peak = 2878.102 ; gain = 1736.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:39 ; elapsed = 00:03:03 . Memory (MB): peak = 2878.102 ; gain = 1736.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:56 ; elapsed = 00:03:21 . Memory (MB): peak = 2878.102 ; gain = 1736.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:56 ; elapsed = 00:03:21 . Memory (MB): peak = 2878.102 ; gain = 1736.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:58 ; elapsed = 00:03:22 . Memory (MB): peak = 2878.102 ; gain = 1736.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:58 ; elapsed = 00:03:23 . Memory (MB): peak = 2878.102 ; gain = 1736.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_dfaaa33d/u_aa00d3cf/g_e0e0be43[1].s_73872ea0_reg                                                                 | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_903a0edb/g_7eb892c0[0].u_0e04b446/g_327f7b0e[0].s_f96d3219_reg[0][95]                                 | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_903a0edb/g_7eb892c0[0].u_0e04b446/g_327f7b0e[0].s_f96d3219_reg[0][79]                                 | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[0].u_db926033/g_26244440.u_58fca196/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][0] | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[0].u_db926033/u_81889dc1/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][0]            | 6      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_d3a5542f/g_7eb892c0[0].u_0e04b446/g_327f7b0e[0].s_662c96fe_reg[0][10]                                 | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1f6ca764/g_deb90c0b[0].u_db926033/u_81889dc1/g_38c701cc[2].g_d1c0d021.s_b2d5b1fb_reg[2][0]            | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_38bb4df8/u_74cff34e/g_8b74ef05[0].u_6571cc5a/u_40599834/s_10442af6_reg[3]                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_327ed6ac/g_38c701cc[7].g_d1c0d021.s_b2d5b1fb_reg[7][0]                                     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_253fd01a/g_38c701cc[6].g_d1c0d021.s_b2d5b1fb_reg[6][0]                                     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_80776e11/g_38c701cc[11].g_d1c0d021.s_b2d5b1fb_reg[11][0]                                   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20db1e54/g_38c701cc[6].g_d1c0d021.s_b2d5b1fb_reg[6][0]                                     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_11a42da6/g_38c701cc[8].g_d1c0d021.s_b2d5b1fb_reg[8][0]                                     | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_31b0f656/g_38c701cc[3].g_d1c0d021.s_b2d5b1fb_reg[3][0]                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_55d9bb38/g_38c701cc[1].g_d1c0d021.s_b2d5b1fb_reg[1][0]                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_272eb2d6/g_38c701cc[1].g_d1c0d021.s_b2d5b1fb_reg[1][0]                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_cb529f33/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][1]                          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/s_f3e7f121_reg                                                                    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_025e4378/g_38c701cc[2].g_d1c0d021.s_b2d5b1fb_reg[2][1]                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/s_4f9fc168_reg[5]                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_c01b603b/u_b38ec1c7/g_38c701cc[2].g_d1c0d021.s_b2d5b1fb_reg[2][0]                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_7a9f7c7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][0]                                     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dpu_eu_v3_2_0 | g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_93cde949/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][0]                                     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   873|
|2     |DSP_ALU         |   212|
|6     |DSP_A_B_DATA    |   212|
|8     |DSP_C_DATA      |   212|
|10    |DSP_MULTIPLIER  |   212|
|13    |DSP_M_DATA      |   212|
|15    |DSP_OUTPUT      |   212|
|17    |DSP_PREADD      |   212|
|18    |DSP_PREADD_DATA |   212|
|22    |LUT1            |   699|
|23    |LUT2            |  4069|
|24    |LUT3            | 10560|
|25    |LUT4            |  4648|
|26    |LUT5            |  3879|
|27    |LUT6            | 12994|
|28    |MUXF7           |   320|
|29    |MUXF8           |    19|
|30    |RAM32M16        |   114|
|31    |RAM32X1D        |     1|
|32    |RAM64M8         |    89|
|33    |RAMB18E2        |    22|
|34    |RAMB36E2        |   112|
|39    |SRL16E          |  1756|
|40    |FDRE            | 45991|
|41    |FDSE            |   597|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:58 ; elapsed = 00:03:23 . Memory (MB): peak = 2878.102 ; gain = 1736.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 304 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:14 ; elapsed = 00:03:00 . Memory (MB): peak = 2878.102 ; gain = 1132.809
Synthesis Optimization Complete : Time (s): cpu = 00:02:58 ; elapsed = 00:03:24 . Memory (MB): peak = 2878.102 ; gain = 1736.922
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2878.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1628 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2946.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 416 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 212 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 114 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 89 instances

INFO: [Common 17-83] Releasing license: Synthesis
599 Infos, 205 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:18 ; elapsed = 00:03:46 . Memory (MB): peak = 2946.598 ; gain = 1923.809
INFO: [Common 17-1381] The checkpoint 'E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.runs/design_1_dpu_eu_0_0_synth_1/design_1_dpu_eu_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2946.598 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_dpu_eu_0_0, cache-ID = 9c8482642024df56
INFO: [Coretcl 2-1174] Renamed 1335 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.runs/design_1_dpu_eu_0_0_synth_1/design_1_dpu_eu_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2946.598 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_dpu_eu_0_0_utilization_synth.rpt -pb design_1_dpu_eu_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 20 18:09:34 2025...
