{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761153722091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761153722092 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761153722092 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761153722092 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761153722092 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761153722092 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761153722092 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761153722092 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761153722092 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761153722092 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761153722092 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761153722092 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761153722092 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761153722092 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761153722092 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761153722092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 22 12:22:01 2025 " "Processing started: Wed Oct 22 12:22:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761153722092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153722092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153722093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761153722649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761153722649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/RISCV_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/RISCV_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_types " "Found design unit 1: RISCV_types" {  } { { "../../proj/src/RISCV_types.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/RISCV_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729801 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RISCV_types-body " "Found design unit 2: RISCV_types-body" {  } { { "../../proj/src/RISCV_types.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/RISCV_types.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-mixed " "Found design unit 1: ALU-mixed" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729803 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Barrel_Shifter-structural " "Found design unit 1: Barrel_Shifter-structural" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Barrel_Shifter " "Found entity 1: Barrel_Shifter" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-structural " "Found design unit 1: fetch-structural" {  } { { "../../proj/src/TopLevel/Fetch.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Fetch.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729804 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../../proj/src/TopLevel/Fetch.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_Processor-structure " "Found design unit 1: RISCV_Processor-structure" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729805 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISCV_Processor " "Found entity 1: RISCV_Processor" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/addSub_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/addSub_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addSub_32bit-mixed " "Found design unit 1: addSub_32bit-mixed" {  } { { "../../proj/src/TopLevel/addSub_32bit.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/addSub_32bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729805 ""} { "Info" "ISGN_ENTITY_NAME" "1 addSub_32bit " "Found entity 1: addSub_32bit" {  } { { "../../proj/src/TopLevel/addSub_32bit.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/addSub_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729806 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/cla_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/cla_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_4bit-behavioral " "Found design unit 1: cla_4bit-behavioral" {  } { { "../../proj/src/TopLevel/cla_4bit.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/cla_4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729806 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_4bit " "Found entity 1: cla_4bit" {  } { { "../../proj/src/TopLevel/cla_4bit.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/cla_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/controlSignals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/controlSignals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlSignals-behavioral " "Found design unit 1: controlSignals-behavioral" {  } { { "../../proj/src/TopLevel/controlSignals.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/controlSignals.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729806 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlSignals " "Found entity 1: controlSignals" {  } { { "../../proj/src/TopLevel/controlSignals.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/controlSignals.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/dMem_Out_Mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/dMem_Out_Mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dMem_Out_Mux-behavioral " "Found design unit 1: dMem_Out_Mux-behavioral" {  } { { "../../proj/src/TopLevel/dMem_Out_Mux.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/dMem_Out_Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729807 ""} { "Info" "ISGN_ENTITY_NAME" "1 dMem_Out_Mux " "Found entity 1: dMem_Out_Mux" {  } { { "../../proj/src/TopLevel/dMem_Out_Mux.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/dMem_Out_Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/decoder_5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/decoder_5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5t32-behavioral " "Found design unit 1: decoder_5t32-behavioral" {  } { { "../../proj/src/TopLevel/decoder_5t32.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/decoder_5t32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729807 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5t32 " "Found entity 1: decoder_5t32" {  } { { "../../proj/src/TopLevel/decoder_5t32.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/decoder_5t32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729807 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/immediateGenerate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/immediateGenerate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediateGenerate-behavioral " "Found design unit 1: immediateGenerate-behavioral" {  } { { "../../proj/src/TopLevel/immediateGenerate.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/immediateGenerate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729808 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediateGenerate " "Found entity 1: immediateGenerate" {  } { { "../../proj/src/TopLevel/immediateGenerate.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/immediateGenerate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729808 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729808 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structual " "Found design unit 1: mux2t1-structual" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729809 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729809 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3t1_N-behavioral " "Found design unit 1: mux3t1_N-behavioral" {  } { { "../../proj/src/TopLevel/mux3t1_N.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729809 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3t1_N " "Found entity 1: mux3t1_N" {  } { { "../../proj/src/TopLevel/mux3t1_N.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux_32t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux_32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32t1-behavioral " "Found design unit 1: mux_32t1-behavioral" {  } { { "../../proj/src/TopLevel/mux_32t1.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux_32t1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729810 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32t1 " "Found entity 1: mux_32t1" {  } { { "../../proj/src/TopLevel/mux_32t1.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux_32t1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729810 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_N-structural " "Found design unit 1: register_N-structural" {  } { { "../../proj/src/TopLevel/register_N.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_N.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729810 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_N " "Found entity 1: register_N" {  } { { "../../proj/src/TopLevel/register_N.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-structural " "Found design unit 1: register_file-structural" {  } { { "../../proj/src/TopLevel/register_file.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_file.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729811 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../proj/src/TopLevel/register_file.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/TopLevel/xorg2.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729811 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/TopLevel/xorg2.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761153729811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153729811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_Processor " "Elaborating entity \"RISCV_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761153730091 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt RISCV_Processor.vhd(55) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(55): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761153730093 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl RISCV_Processor.vhd(58) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(58): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761153730093 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_PC_Out RISCV_Processor.vhd(92) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(92): object \"s_PC_Out\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761153730093 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Zero RISCV_Processor.vhd(97) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(97): object \"s_Zero\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761153730094 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_LessThan RISCV_Processor.vhd(98) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(98): object \"s_LessThan\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761153730094 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_CarryOut RISCV_Processor.vhd(99) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(99): object \"s_CarryOut\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761153730094 "|RISCV_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "IMem" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dMem_Out_Mux dMem_Out_Mux:dMemOutMux_inst " "Elaborating entity \"dMem_Out_Mux\" for hierarchy \"dMem_Out_Mux:dMemOutMux_inst\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "dMemOutMux_inst" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:fetch_inst " "Elaborating entity \"fetch\" for hierarchy \"fetch:fetch_inst\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "fetch_inst" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_N fetch:fetch_inst\|register_N:PC " "Elaborating entity \"register_N\" for hierarchy \"fetch:fetch_inst\|register_N:PC\"" {  } { { "../../proj/src/TopLevel/Fetch.vhd" "PC" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Fetch.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst " "Elaborating entity \"dffg\" for hierarchy \"fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\"" {  } { { "../../proj/src/TopLevel/register_N.vhd" "\\gen_dffg:0:dffg_inst" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_N.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:22:dffg_inst " "Elaborating entity \"dffg\" for hierarchy \"fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:22:dffg_inst\"" {  } { { "../../proj/src/TopLevel/register_N.vhd" "\\gen_dffg:22:dffg_inst" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_N.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub_32bit fetch:fetch_inst\|addSub_32bit:plus_4 " "Elaborating entity \"addSub_32bit\" for hierarchy \"fetch:fetch_inst\|addSub_32bit:plus_4\"" {  } { { "../../proj/src/TopLevel/Fetch.vhd" "plus_4" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Fetch.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4bit fetch:fetch_inst\|addSub_32bit:plus_4\|cla_4bit:\\gen_blocks:0:cla_inst " "Elaborating entity \"cla_4bit\" for hierarchy \"fetch:fetch_inst\|addSub_32bit:plus_4\|cla_4bit:\\gen_blocks:0:cla_inst\"" {  } { { "../../proj/src/TopLevel/addSub_32bit.vhd" "\\gen_blocks:0:cla_inst" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/addSub_32bit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N fetch:fetch_inst\|mux2t1_N:jump_Mux " "Elaborating entity \"mux2t1_N\" for hierarchy \"fetch:fetch_inst\|mux2t1_N:jump_Mux\"" {  } { { "../../proj/src/TopLevel/Fetch.vhd" "jump_Mux" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/Fetch.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 fetch:fetch_inst\|mux2t1_N:jump_Mux\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"fetch:fetch_inst\|mux2t1_N:jump_Mux\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg fetch:fetch_inst\|mux2t1_N:jump_Mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:not_gate " "Elaborating entity \"invg\" for hierarchy \"fetch:fetch_inst\|mux2t1_N:jump_Mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:not_gate\"" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "not_gate" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 fetch:fetch_inst\|mux2t1_N:jump_Mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:and_gate1 " "Elaborating entity \"andg2\" for hierarchy \"fetch:fetch_inst\|mux2t1_N:jump_Mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:and_gate1\"" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "and_gate1" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 fetch:fetch_inst\|mux2t1_N:jump_Mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:or_gate " "Elaborating entity \"org2\" for hierarchy \"fetch:fetch_inst\|mux2t1_N:jump_Mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:or_gate\"" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "or_gate" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlSignals controlSignals:control_inst " "Elaborating entity \"controlSignals\" for hierarchy \"controlSignals:control_inst\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "control_inst" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:regfile_inst " "Elaborating entity \"register_file\" for hierarchy \"register_file:regfile_inst\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "regfile_inst" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5t32 register_file:regfile_inst\|decoder_5t32:decoder " "Elaborating entity \"decoder_5t32\" for hierarchy \"register_file:regfile_inst\|decoder_5t32:decoder\"" {  } { { "../../proj/src/TopLevel/register_file.vhd" "decoder" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_file.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_N register_file:regfile_inst\|register_N:\\gen_registers:1:reg_i " "Elaborating entity \"register_N\" for hierarchy \"register_file:regfile_inst\|register_N:\\gen_registers:1:reg_i\"" {  } { { "../../proj/src/TopLevel/register_file.vhd" "\\gen_registers:1:reg_i" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_file.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32t1 register_file:regfile_inst\|mux_32t1:mux " "Elaborating entity \"mux_32t1\" for hierarchy \"register_file:regfile_inst\|mux_32t1:mux\"" {  } { { "../../proj/src/TopLevel/register_file.vhd" "mux" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/register_file.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediateGenerate immediateGenerate:immGen_inst " "Elaborating entity \"immediateGenerate\" for hierarchy \"immediateGenerate:immGen_inst\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "immGen_inst" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_inst\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "ALU_inst" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Barrel_Shifter ALU:ALU_inst\|Barrel_Shifter:shifter_inst " "Elaborating entity \"Barrel_Shifter\" for hierarchy \"ALU:ALU_inst\|Barrel_Shifter:shifter_inst\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "shifter_inst" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3t1_N mux3t1_N:Mux_PC4_Mem_Reg " "Elaborating entity \"mux3t1_N\" for hierarchy \"mux3t1_N:Mux_PC4_Mem_Reg\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "Mux_PC4_Mem_Reg" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153730915 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761153732083 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761153732083 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1761153732083 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1761153732730 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1761153795649 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1761153795649 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761153864050 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761153922782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761153922782 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/blanef/CPRE3810/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761153926754 "|RISCV_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1761153926754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114902 " "Implemented 114902 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761153926782 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761153926782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114803 " "Implemented 114803 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761153926782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761153926782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1215 " "Peak virtual memory: 1215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761153926921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 22 12:25:26 2025 " "Processing ended: Wed Oct 22 12:25:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761153926921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:25 " "Elapsed time: 00:03:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761153926921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:29 " "Total CPU time (on all processors): 00:03:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761153926921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761153926921 ""}
