#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun May 27 23:24:30 2018
# Process ID: 9252
# Current directory: D:/Users/lkh116/Desktop/C.O_2018/cache_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9032 D:\Users\lkh116\Desktop\C.O_2018\cache_cpu\pipeline_cpu.xpr
# Log file: D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/vivado.log
# Journal file: D:/Users/lkh116/Desktop/C.O_2018/cache_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 734.922 ; gain = 110.359
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:60]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:61]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:227]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:228]
INFO: [VRFC 10-2458] undeclared symbol d_address, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:236]
INFO: [VRFC 10-2458] undeclared symbol d_readM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:249]
INFO: [VRFC 10-2458] undeclared symbol d_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:250]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:92]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:93]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:97]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:98]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:39]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:42]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:53]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:60]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:61]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:64]
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:66]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:79]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:81]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:82]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:85]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:87]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:88]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:90]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:91]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:94]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:95]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:103]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 746.273 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 422. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 414. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 422. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 414. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/xsim.dir/cpu_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/xsim.dir/cpu_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 27 23:25:57 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 27 23:25:57 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 746.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_TB_behav -key {Behavioral:sim_1:Functional:cpu_TB} -tclbatch {cpu_TB.tcl} -view {D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/cpu_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/cpu_TB_behav.wcfg
source cpu_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 755.168 ; gain = 8.895
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Test # 12-2 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-2 has been failed!
output_port = 0x2 (Ans : 0x1)
Test # 14-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 14-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 15-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Clock #  254
The testbench is finished. Summarizing...
Test # 12-2 :     Wrong
Test # 13-1 :     Wrong
Test # 13-2 :     Wrong
Test # 14-1 :     Wrong
Test # 14-2 :     Wrong
Test # 15-1 :     Wrong
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 37/56
$finish called at time : 25450 ns : File "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" Line 160
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 875.184 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_hit is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:121]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_hit is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:121]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_readM is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:125]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_readM is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:125]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_hit is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:130]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_hit is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:130]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_data is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:131]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_data is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:131]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_readM is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:132]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_readM is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:132]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_hit is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:136]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_hit is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:136]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_readM is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:137]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_readM is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:137]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_hit is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:140]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_hit is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:140]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_readM is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:141]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_readM is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:141]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_hit is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:150]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
ERROR: [VRFC 10-1145] non-net port d_data cannot be of mode inout [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:26]
ERROR: [VRFC 10-1040] module cache_unit ignored due to previous errors [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_data is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:133]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d_data is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:133]
ERROR: [VRFC 10-1040] module cache_unit ignored due to previous errors [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:60]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:61]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:227]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:228]
INFO: [VRFC 10-2458] undeclared symbol d_address, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:236]
INFO: [VRFC 10-2458] undeclared symbol d_readM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:249]
INFO: [VRFC 10-2458] undeclared symbol d_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:250]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:92]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:93]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:97]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:98]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:43]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:61]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:65]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:80]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:82]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:83]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:87]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:88]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:89]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:91]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:95]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:104]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 422. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 414. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 422. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 414. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 875.184 ; gain = 0.000
run all
Test # 12-2 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-2 has been failed!
output_port = 0x2 (Ans : 0x1)
Test # 14-1 has been failed!
output_port = 0xxxxx (Ans : 0xffff)
Test # 14-2 has been failed!
output_port = 0xxxxx (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xxxxx (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xxxxx (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xxxxx (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xxxxx (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xxxxx (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xxxxx (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xxxxx (Ans : 0x1)
Test # 15-1 has been failed!
output_port = 0xxxxx (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xxxxx (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xxxxx (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xxxxx (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xxxxx (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xxxxx (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xxxxx (Ans : 0xffff)
Clock #  254
The testbench is finished. Summarizing...
Test # 12-2 :     Wrong
Test # 13-1 :     Wrong
Test # 13-2 :     Wrong
Test # 14-1 :     Wrong
Test # 14-2 :     Wrong
Test # 15-1 :     Wrong
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 37/56
$finish called at time : 25450 ns : File "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" Line 160
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/cpu_TB_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Test # 12-2 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-2 has been failed!
output_port = 0x2 (Ans : 0x1)
Test # 14-1 has been failed!
output_port = 0xxxxx (Ans : 0xffff)
Test # 14-2 has been failed!
output_port = 0xxxxx (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xxxxx (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xxxxx (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xxxxx (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xxxxx (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xxxxx (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xxxxx (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xxxxx (Ans : 0x1)
Test # 15-1 has been failed!
output_port = 0xxxxx (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xxxxx (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xxxxx (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xxxxx (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xxxxx (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xxxxx (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xxxxx (Ans : 0xffff)
Clock #  254
The testbench is finished. Summarizing...
Test # 12-2 :     Wrong
Test # 13-1 :     Wrong
Test # 13-2 :     Wrong
Test # 14-1 :     Wrong
Test # 14-2 :     Wrong
Test # 15-1 :     Wrong
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 37/56
$finish called at time : 25450 ns : File "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" Line 160
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/cpu_TB_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:61]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:62]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:228]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:229]
INFO: [VRFC 10-2458] undeclared symbol d_address, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:237]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:93]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:94]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:98]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:99]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:43]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:61]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:65]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:80]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:82]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:83]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:87]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:88]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:89]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:91]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:95]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:104]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 973.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 973.512 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 423. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 415. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 423. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 415. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 973.512 ; gain = 0.000
run all
Test # 12-2 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Clock #  257
The testbench is finished. Summarizing...
Test # 12-2 :     Wrong
Test # 13-1 :     Wrong
Test # 13-2 :     Wrong
Test # 14-1 :     Wrong
Test # 14-2 :     Wrong
Test # 15-1 :     Wrong
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 37/56
$finish called at time : 25750 ns : File "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" Line 160
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:61]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:62]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:228]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:229]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:93]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:94]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:98]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:99]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:43]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:61]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:65]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:80]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:82]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:83]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:87]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:88]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:89]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:91]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:95]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:104]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 973.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 973.512 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 423. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 415. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 423. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 415. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 973.512 ; gain = 0.000
run all
Test # 12-2 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-2 has been failed!
output_port = 0x2 (Ans : 0x1)
Test # 14-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Clock #  254
The testbench is finished. Summarizing...
Test # 12-2 :     Wrong
Test # 13-1 :     Wrong
Test # 13-2 :     Wrong
Test # 14-1 :     Wrong
Test # 14-2 :     Wrong
Test # 15-1 :     Wrong
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 37/56
$finish called at time : 25450 ns : File "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" Line 160
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:61]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:62]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:228]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:229]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:93]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:94]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:98]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:99]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:43]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:61]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:65]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:80]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:82]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:83]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:87]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:88]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:89]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:91]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:95]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:104]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 973.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 973.512 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 423. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 415. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 423. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 415. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 973.512 ; gain = 0.000
run all
Test # 12-2 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-2 has been failed!
output_port = 0x2 (Ans : 0x1)
Test # 14-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Clock #  256
The testbench is finished. Summarizing...
Test # 12-2 :     Wrong
Test # 13-1 :     Wrong
Test # 13-2 :     Wrong
Test # 14-1 :     Wrong
Test # 14-2 :     Wrong
Test # 15-1 :     Wrong
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 37/56
$finish called at time : 25650 ns : File "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" Line 160
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:61]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:62]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:228]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:229]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:93]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:94]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:98]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:99]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:43]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:61]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:65]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:80]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:82]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:83]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:87]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:88]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:89]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:91]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:95]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:104]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 423. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 415. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 423. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 415. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 973.512 ; gain = 0.000
run all
Test # 12-2 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-2 has been failed!
output_port = 0x2 (Ans : 0x1)
Test # 14-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Clock #  256
The testbench is finished. Summarizing...
Test # 12-2 :     Wrong
Test # 13-1 :     Wrong
Test # 13-2 :     Wrong
Test # 14-1 :     Wrong
Test # 14-2 :     Wrong
Test # 15-1 :     Wrong
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 37/56
$finish called at time : 25650 ns : File "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" Line 160
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Test # 12-2 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-2 has been failed!
output_port = 0x2 (Ans : 0x1)
Test # 14-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Clock #  256
The testbench is finished. Summarizing...
Test # 12-2 :     Wrong
Test # 13-1 :     Wrong
Test # 13-2 :     Wrong
Test # 14-1 :     Wrong
Test # 14-2 :     Wrong
Test # 15-1 :     Wrong
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 37/56
$finish called at time : 25650 ns : File "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" Line 160
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/cpu_TB_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:61]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:62]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:228]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:229]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:93]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:94]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:98]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:99]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
ERROR: [VRFC 10-433] cannot index into non-array d_writeM [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
ERROR: [VRFC 10-1040] module Memory ignored due to previous errors [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:61]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:62]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:228]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:229]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:93]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:94]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:98]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:99]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:43]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:61]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:65]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:80]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:82]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:83]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:87]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:88]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:89]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:91]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:95]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:104]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 973.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 973.512 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 423. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 415. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 423. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 415. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 973.512 ; gain = 0.000
run all
Test # 12-2 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-2 has been failed!
output_port = 0x2 (Ans : 0x1)
Test # 14-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Clock #  256
The testbench is finished. Summarizing...
Test # 12-2 :     Wrong
Test # 13-1 :     Wrong
Test # 13-2 :     Wrong
Test # 14-1 :     Wrong
Test # 14-2 :     Wrong
Test # 15-1 :     Wrong
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 37/56
$finish called at time : 25650 ns : File "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" Line 160
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/cpu_TB_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Test # 12-2 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-2 has been failed!
output_port = 0x2 (Ans : 0x1)
Test # 14-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xX (Ans : 0x1)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xX (Ans : 0xffff)
Clock #  256
The testbench is finished. Summarizing...
Test # 12-2 :     Wrong
Test # 13-1 :     Wrong
Test # 13-2 :     Wrong
Test # 14-1 :     Wrong
Test # 14-2 :     Wrong
Test # 15-1 :     Wrong
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 37/56
$finish called at time : 25650 ns : File "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" Line 160
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:61]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:62]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:228]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:229]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:93]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:94]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:98]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:99]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:43]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:61]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:65]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:80]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:82]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:83]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:87]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:88]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:89]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:91]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:95]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:104]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 423. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 415. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 423. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 415. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 973.512 ; gain = 0.000
run all
Test # 12-2 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-2 has been failed!
output_port = 0x2 (Ans : 0x1)
Test # 14-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Clock #  279
The testbench is finished. Summarizing...
Test # 12-2 :     Wrong
Test # 13-1 :     Wrong
Test # 13-2 :     Wrong
Test # 14-1 :     Wrong
Test # 15-1 :     Wrong
Test # 16-1 :     Wrong
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 40/56
$finish called at time : 27950 ns : File "D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" Line 160
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/cache_cpu/cpu_TB_behav.wcfg}
