INFO-FLOW: Workspace D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1 opened at Wed Aug 02 03:01:56 +0530 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.138 sec.
Command     ap_source done; 0.138 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 0.476 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.576 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.768 sec.
Execute   set_part xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7vx485t 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'poly1305/poly1305_hw.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling poly1305/poly1305_hw.cpp as C++
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       is_encrypted poly1305/poly1305_hw.cpp 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "poly1305/poly1305_hw.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "E:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pp.0.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E poly1305/poly1305_hw.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2019.1/common/technology/autopilot -I E:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pp.0.cpp
Command       clang done; 1.062 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.601 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "E:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pp.0.cpp"  -o "D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2019.1/common/technology/autopilot -I E:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pp.0.cpp -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/useless.bc
Command       clang done; 1.289 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
Execute       source E:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source E:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pp.0.cpp std=gnu++98 -directive=D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.511 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pp.0.cpp std=gnu++98 -directive=D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.504 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/xilinx-dataflow-lawyer.poly1305_hw.pp.0.cpp.diag.yml D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/xilinx-dataflow-lawyer.poly1305_hw.pp.0.cpp.out.log 2> D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/xilinx-dataflow-lawyer.poly1305_hw.pp.0.cpp.err.log 
Command       ap_eval done; 0.3 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/tidy-3.1.poly1305_hw.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/tidy-3.1.poly1305_hw.pp.0.cpp.out.log 2> D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/tidy-3.1.poly1305_hw.pp.0.cpp.err.log 
Command         ap_eval done; 0.597 sec.
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/xilinx-legacy-rewriter.poly1305_hw.pp.0.cpp.out.log 2> D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/xilinx-legacy-rewriter.poly1305_hw.pp.0.cpp.err.log 
Command         ap_eval done; 0.338 sec.
Command       tidy_31 done; 0.941 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.086 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "E:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.bc" 
INFO-FLOW: exec E:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2019.1/common/technology/autopilot -I E:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.bc
Command       clang done; 1.343 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.g.bc -hls-opt -except-internalize poly1305_hw -LE:/Xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.873 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.469 ; gain = 87.016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.469 ; gain = 87.016
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.pp.bc -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LE:/Xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.525 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top poly1305_hw -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.g.0.bc -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.668 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.469 ; gain = 87.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.g.1.bc -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.893 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 178.469 ; gain = 87.016
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.g.1.bc to D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.o.1.bc -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-6' (poly1305/poly1305_hw.cpp:58) in function 'poly1305_hw' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-6.5' (poly1305/poly1305_hw.cpp:92) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (poly1305/poly1305_hw.cpp:337) in function 'poly1305_hw' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-7.6' (poly1305/poly1305_hw.cpp:378) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-14' (poly1305/poly1305_hw.cpp:660) in function 'poly1305_hw' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-18.4' (poly1305/poly1305_hw.cpp:754) in function 'poly1305_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (poly1305/poly1305_hw.cpp:61) in function 'poly1305_hw' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' (poly1305/poly1305_hw.cpp:66) in function 'poly1305_hw' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' (poly1305/poly1305_hw.cpp:75) in function 'poly1305_hw' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' (poly1305/poly1305_hw.cpp:87) in function 'poly1305_hw' completely with a factor of 33.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.5' (poly1305/poly1305_hw.cpp:92) in function 'poly1305_hw' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.5.1' (poly1305/poly1305_hw.cpp:95) in function 'poly1305_hw' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.6' (poly1305/poly1305_hw.cpp:125) in function 'poly1305_hw' completely with a factor of 33.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.7' (poly1305/poly1305_hw.cpp:133) in function 'poly1305_hw' completely with a factor of 33.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.8' (poly1305/poly1305_hw.cpp:146) in function 'poly1305_hw' completely with a factor of 33.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-6.9' (poly1305/poly1305_hw.cpp:167) in function 'poly1305_hw' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.10' (poly1305/poly1305_hw.cpp:182) in function 'poly1305_hw' completely with a factor of 33.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-6.11' (poly1305/poly1305_hw.cpp:200) in function 'poly1305_hw' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-6.11.1' (poly1305/poly1305_hw.cpp:202) in function 'poly1305_hw': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.11.2' (poly1305/poly1305_hw.cpp:207) in function 'poly1305_hw' completely with a factor of 17.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-6.11.3' (poly1305/poly1305_hw.cpp:221) in function 'poly1305_hw': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-6.11.4' (poly1305/poly1305_hw.cpp:226) in function 'poly1305_hw': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.11.4.1' (poly1305/poly1305_hw.cpp:229) in function 'poly1305_hw' completely with a factor of 17.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-6.11.5' (poly1305/poly1305_hw.cpp:259) in function 'poly1305_hw': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.11.6' (poly1305/poly1305_hw.cpp:272) in function 'poly1305_hw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.11.7' (poly1305/poly1305_hw.cpp:282) in function 'poly1305_hw' completely with a factor of 33.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-6.11.8' (poly1305/poly1305_hw.cpp:303) in function 'poly1305_hw' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.12' (poly1305/poly1305_hw.cpp:325) in function 'poly1305_hw' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (poly1305/poly1305_hw.cpp:340) in function 'poly1305_hw' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.2' (poly1305/poly1305_hw.cpp:345) in function 'poly1305_hw' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.3' (poly1305/poly1305_hw.cpp:354) in function 'poly1305_hw' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.4' (poly1305/poly1305_hw.cpp:365) in function 'poly1305_hw' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.5' (poly1305/poly1305_hw.cpp:373) in function 'poly1305_hw' completely with a factor of 33.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.6' (poly1305/poly1305_hw.cpp:378) in function 'poly1305_hw' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.6.1' (poly1305/poly1305_hw.cpp:381) in function 'poly1305_hw' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.7' (poly1305/poly1305_hw.cpp:412) in function 'poly1305_hw' completely with a factor of 33.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.8' (poly1305/poly1305_hw.cpp:420) in function 'poly1305_hw' completely with a factor of 33.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.9' (poly1305/poly1305_hw.cpp:433) in function 'poly1305_hw' completely with a factor of 33.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-7.10' (poly1305/poly1305_hw.cpp:454) in function 'poly1305_hw' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.11' (poly1305/poly1305_hw.cpp:469) in function 'poly1305_hw' completely with a factor of 33.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-7.12' (poly1305/poly1305_hw.cpp:484) in function 'poly1305_hw' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-7.12.1' (poly1305/poly1305_hw.cpp:486) in function 'poly1305_hw': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.12.2' (poly1305/poly1305_hw.cpp:491) in function 'poly1305_hw' completely with a factor of 17.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-7.12.3' (poly1305/poly1305_hw.cpp:505) in function 'poly1305_hw': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-7.12.4' (poly1305/poly1305_hw.cpp:510) in function 'poly1305_hw': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.12.4.1' (poly1305/poly1305_hw.cpp:513) in function 'poly1305_hw' completely with a factor of 17.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-7.12.5' (poly1305/poly1305_hw.cpp:543) in function 'poly1305_hw': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.12.6' (poly1305/poly1305_hw.cpp:556) in function 'poly1305_hw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.12.7' (poly1305/poly1305_hw.cpp:566) in function 'poly1305_hw' completely with a factor of 33.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-7.12.8' (poly1305/poly1305_hw.cpp:587) in function 'poly1305_hw' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.13' (poly1305/poly1305_hw.cpp:608) in function 'poly1305_hw' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'Loop-14.1' (poly1305/poly1305_hw.cpp:663) in function 'poly1305_hw' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'Loop-18.4.1' (poly1305/poly1305_hw.cpp:757) in function 'poly1305_hw' completely with a factor of 17.
INFO: [XFORM 203-102] Partitioning array 'textBlock' (poly1305/poly1305_hw.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'accSum' (poly1305/poly1305_hw.cpp:74) automatically.
INFO: [XFORM 203-102] Partitioning array 'mul' (poly1305/poly1305_hw.cpp:86) automatically.
INFO: [XFORM 203-102] Partitioning array 'textBlock31' (poly1305/poly1305_hw.cpp:339) automatically.
INFO: [XFORM 203-102] Partitioning array 'accSum.1' (poly1305/poly1305_hw.cpp:353) automatically.
INFO: [XFORM 203-102] Partitioning array 'mul.1' (poly1305/poly1305_hw.cpp:372) automatically.
INFO: [XFORM 203-101] Partitioning array 'key' (poly1305/poly1305_hw.cpp:8) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'text' (poly1305/poly1305_hw.cpp:22) accessed through non-constant indices on dimension 1 (poly1305/poly1305_hw.cpp:341:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'text' (poly1305/poly1305_hw.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r' (poly1305/poly1305_hw.cpp:36) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 32 for loop 'Loop-17-4' in function 'poly1305_hw'.
Command         transform done; 56.279 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/poly1305_hw.cpp:226:87) to (poly1305/poly1305_hw.cpp:238:33) in function 'poly1305_hw'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/poly1305_hw.cpp:243:88) to (poly1305/poly1305_hw.cpp:252:33) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/poly1305_hw.cpp:283:25) to (poly1305/poly1305_hw.cpp:296:21) in function 'poly1305_hw'... converting 34 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/poly1305_hw.cpp:83:17) to (poly1305/poly1305_hw.cpp:160:13) in function 'poly1305_hw'... converting 1118 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/poly1305_hw.cpp:183:17) to (poly1305/poly1305_hw.cpp:196:13) in function 'poly1305_hw'... converting 34 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/poly1305_hw.cpp:510:87) to (poly1305/poly1305_hw.cpp:522:33) in function 'poly1305_hw'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/poly1305_hw.cpp:527:88) to (poly1305/poly1305_hw.cpp:536:33) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/poly1305_hw.cpp:567:25) to (poly1305/poly1305_hw.cpp:580:21) in function 'poly1305_hw'... converting 34 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/poly1305_hw.cpp:362:17) to (poly1305/poly1305_hw.cpp:447:13) in function 'poly1305_hw'... converting 1118 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/poly1305_hw.cpp:470:17) to (poly1305/poly1305_hw.cpp:483:13) in function 'poly1305_hw'... converting 34 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/poly1305_hw.cpp:638:60) to (poly1305/poly1305_hw.cpp:637:32) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/poly1305_hw.cpp:660:37) to (poly1305/poly1305_hw.cpp:672:17) in function 'poly1305_hw'... converting 67 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/poly1305_hw.cpp:677:76) to (poly1305/poly1305_hw.cpp:686:17) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/poly1305_hw.cpp:754:83) to (poly1305/poly1305_hw.cpp:766:29) in function 'poly1305_hw'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/poly1305_hw.cpp:771:84) to (poly1305/poly1305_hw.cpp:780:29) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/poly1305_hw.cpp:867:48) to (poly1305/poly1305_hw.cpp:866:28) in function 'poly1305_hw'... converting 3 basic blocks.
Command         transform done; 207.145 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:24 ; elapsed = 00:04:37 . Memory (MB): peak = 430.516 ; gain = 339.062
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.o.2.bc -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6.2' (poly1305/poly1305_hw.cpp:200:17) in function 'poly1305_hw' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (poly1305/poly1305_hw.cpp:58:22) in function 'poly1305_hw' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7.2' (poly1305/poly1305_hw.cpp:484:17) in function 'poly1305_hw' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7' (poly1305/poly1305_hw.cpp:337:22) in function 'poly1305_hw' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-15' (poly1305/poly1305_hw.cpp:728:13) in function 'poly1305_hw' : 

more than one sub loop.
Command         transform done; 309.652 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:09:32 ; elapsed = 00:09:46 . Memory (MB): peak = 489.340 ; gain = 397.887
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 576.239 sec.
Command     elaborate done; 584.935 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'poly1305_hw' ...
Execute       ap_set_top_model poly1305_hw 
Execute       get_model_list poly1305_hw -filter all-wo-channel -topdown 
Execute       preproc_iomode -model poly1305_hw 
Execute       get_model_list poly1305_hw -filter all-wo-channel 
INFO-FLOW: Model list for configure: poly1305_hw
INFO-FLOW: Configuring Module : poly1305_hw ...
Execute       set_default_model poly1305_hw 
Execute       apply_spec_resource_limit poly1305_hw 
INFO-FLOW: Model list for preprocess: poly1305_hw
INFO-FLOW: Preprocessing Module: poly1305_hw ...
Execute       set_default_model poly1305_hw 
Execute       cdfg_preprocess -model poly1305_hw 
Command       cdfg_preprocess done; 9.396 sec.
Execute       rtl_gen_preprocess poly1305_hw 
INFO-FLOW: Model list for synthesis: poly1305_hw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly1305_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model poly1305_hw 
Execute       schedule -model poly1305_hw 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.2.3'.
WARNING: [SCHED 204-68] The II Violation in module 'poly1305_hw' (Loop: Loop 7.2.3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln528_15', poly1305/poly1305_hw.cpp:528) and 'add' operation ('add_ln527', poly1305/poly1305_hw.cpp:527).
WARNING: [SCHED 204-68] The II Violation in module 'poly1305_hw' (Loop: Loop 7.2.3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln528_15', poly1305/poly1305_hw.cpp:528) and 'add' operation ('add_ln527', poly1305/poly1305_hw.cpp:527).
WARNING: [SCHED 204-68] The II Violation in module 'poly1305_hw' (Loop: Loop 7.2.3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln528_15', poly1305/poly1305_hw.cpp:528) and 'add' operation ('add_ln527', poly1305/poly1305_hw.cpp:527).
WARNING: [SCHED 204-68] The II Violation in module 'poly1305_hw' (Loop: Loop 7.2.3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln528_15', poly1305/poly1305_hw.cpp:528) and 'add' operation ('add_ln527', poly1305/poly1305_hw.cpp:527).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_1_load_1', poly1305/poly1305_hw.cpp:527) on array 'temp', poly1305/poly1305_hw.cpp:485 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 20.
INFO: [SCHED 204-61] Pipelining loop 'Loop 12'.
WARNING: [SCHED 204-68] The II Violation in module 'poly1305_hw' (Loop: Loop 12): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('mul_addr_1_write_ln687', poly1305/poly1305_hw.cpp:687) of variable 'add_ln687_1', poly1305/poly1305_hw.cpp:687 on array 'mul', poly1305/poly1305_hw.cpp:654 and 'load' operation ('mul_load_18', poly1305/poly1305_hw.cpp:687) on array 'mul', poly1305/poly1305_hw.cpp:654.
WARNING: [SCHED 204-68] The II Violation in module 'poly1305_hw' (Loop: Loop 12): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('mul_addr_4_write_ln684', poly1305/poly1305_hw.cpp:684) of variable 'add_ln684_1', poly1305/poly1305_hw.cpp:684 on array 'mul', poly1305/poly1305_hw.cpp:654 and 'load' operation ('mul_load', poly1305/poly1305_hw.cpp:677) on array 'mul', poly1305/poly1305_hw.cpp:654.
WARNING: [SCHED 204-68] The II Violation in module 'poly1305_hw' (Loop: Loop 12): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('addCarry80_2_write_ln689', poly1305/poly1305_hw.cpp:689) of constant 0 on local variable 'addCarry80_2' and 'load' operation ('addCarry80_2_load', poly1305/poly1305_hw.cpp:677) on local variable 'addCarry80_2'.
WARNING: [SCHED 204-68] The II Violation in module 'poly1305_hw' (Loop: Loop 12): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('addCarry80_2_write_ln689', poly1305/poly1305_hw.cpp:689) of constant 0 on local variable 'addCarry80_2' and 'load' operation ('addCarry80_2_load', poly1305/poly1305_hw.cpp:677) on local variable 'addCarry80_2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('mul_addr_6_write_ln684', poly1305/poly1305_hw.cpp:684) of variable 'add_ln684_3', poly1305/poly1305_hw.cpp:684 on array 'mul', poly1305/poly1305_hw.cpp:654 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mul'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 19, Depth = 19.
INFO: [SCHED 204-61] Pipelining loop 'Loop 15.4'.
WARNING: [SCHED 204-68] The II Violation in module 'poly1305_hw' (Loop: Loop 15.4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln772_15', poly1305/poly1305_hw.cpp:772) and 'add' operation ('add_ln771', poly1305/poly1305_hw.cpp:771).
WARNING: [SCHED 204-68] The II Violation in module 'poly1305_hw' (Loop: Loop 15.4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln772_15', poly1305/poly1305_hw.cpp:772) and 'add' operation ('add_ln771', poly1305/poly1305_hw.cpp:771).
WARNING: [SCHED 204-68] The II Violation in module 'poly1305_hw' (Loop: Loop 15.4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln772_15', poly1305/poly1305_hw.cpp:772) and 'add' operation ('add_ln771', poly1305/poly1305_hw.cpp:771).
WARNING: [SCHED 204-68] The II Violation in module 'poly1305_hw' (Loop: Loop 15.4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln772_15', poly1305/poly1305_hw.cpp:772) and 'add' operation ('add_ln771', poly1305/poly1305_hw.cpp:771).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_2_load_1', poly1305/poly1305_hw.cpp:771) on array 'temp', poly1305/poly1305_hw.cpp:729 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 20.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2.3'.
WARNING: [SCHED 204-68] The II Violation in module 'poly1305_hw' (Loop: Loop 6.2.3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln244_15', poly1305/poly1305_hw.cpp:244) and 'add' operation ('add_ln243', poly1305/poly1305_hw.cpp:243).
WARNING: [SCHED 204-68] The II Violation in module 'poly1305_hw' (Loop: Loop 6.2.3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln244_15', poly1305/poly1305_hw.cpp:244) and 'add' operation ('add_ln243', poly1305/poly1305_hw.cpp:243).
WARNING: [SCHED 204-68] The II Violation in module 'poly1305_hw' (Loop: Loop 6.2.3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln244_15', poly1305/poly1305_hw.cpp:244) and 'add' operation ('add_ln243', poly1305/poly1305_hw.cpp:243).
WARNING: [SCHED 204-68] The II Violation in module 'poly1305_hw' (Loop: Loop 6.2.3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln244_15', poly1305/poly1305_hw.cpp:244) and 'add' operation ('add_ln243', poly1305/poly1305_hw.cpp:243).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_load_1', poly1305/poly1305_hw.cpp:243) on array 'temp', poly1305/poly1305_hw.cpp:201 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 20.
WARNING: [SCHED 204-21] Estimated clock period (10.644ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'poly1305_hw' consists of the following:
	'mul' operation of DSP[5812] ('mul_ln382_2', poly1305/poly1305_hw.cpp:382) [5810]  (2.84 ns)
	'add' operation of DSP[5812] ('add_ln382_1', poly1305/poly1305_hw.cpp:382) [5812]  (2.75 ns)
	'icmp' operation ('icmp_ln383_2', poly1305/poly1305_hw.cpp:383) [5814]  (1.12 ns)
	multiplexor before 'phi' operation ('mulCarry42_1_0_2', poly1305/poly1305_hw.cpp:384) with incoming values : ('trunc_ln384_2', poly1305/poly1305_hw.cpp:384) [5820]  (1.18 ns)
	'phi' operation ('mulCarry42_1_0_2', poly1305/poly1305_hw.cpp:384) with incoming values : ('trunc_ln384_2', poly1305/poly1305_hw.cpp:384) [5820]  (0 ns)
	'add' operation of DSP[5826] ('add_ln382_2', poly1305/poly1305_hw.cpp:382) [5826]  (2.75 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 109.688 sec.
INFO: [HLS 200-111]  Elapsed time: 705.703 seconds; current allocated memory: 491.932 MB.
Execute       syn_report -verbosereport -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.verbose.sched.rpt 
INFO: [HLS 200-434] Only 4 loops out of a total 40 loops have been pipelined in this design.
Command       syn_report done; 33.145 sec.
Execute       db_write -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.sched.adb -f 
Command       db_write done; 27.746 sec.
INFO-FLOW: Finish scheduling poly1305_hw.
Execute       set_default_model poly1305_hw 
Execute       bind -model poly1305_hw 
BIND OPTION: model=poly1305_hw
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 53.923 sec.
INFO: [HLS 200-111]  Elapsed time: 115.148 seconds; current allocated memory: 595.645 MB.
Execute       syn_report -verbosereport -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.verbose.bind.rpt 
Command       syn_report done; 31.58 sec.
Execute       db_write -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.bind.adb -f 
Command       db_write done; 31.979 sec.
INFO-FLOW: Finish binding poly1305_hw.
Execute       get_model_list poly1305_hw -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess poly1305_hw 
INFO-FLOW: Model list for RTL generation: poly1305_hw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly1305_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model poly1305_hw -vendor xilinx -mg_file D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'poly1305_hw/input_stream_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'poly1305_hw/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'poly1305_hw/result_stream_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'poly1305_hw/result_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'poly1305_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_fullArr_1' to 'poly1305_hw_fullAbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_textBlock' to 'poly1305_hw_textBcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_fullArr_2' to 'poly1305_hw_fullAdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_mux_325_8_1_1' to 'poly1305_hw_mux_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_mux_646_8_1_1' to 'poly1305_hw_mux_6fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_mux_100010_8_1_1' to 'poly1305_hw_mux_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_mux_164_8_1_1' to 'poly1305_hw_mux_1hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_mac_muladd_8ns_8ns_8ns_16_1_1' to 'poly1305_hw_mac_mibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_mac_muladd_8ns_4ns_4ns_12_1_1' to 'poly1305_hw_mac_mjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'poly1305_hw_mac_mibs': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly1305_hw_mac_mjbC': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly1305_hw_mux_1g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly1305_hw_mux_1hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly1305_hw_mux_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly1305_hw_mux_6fYi': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly1305_hw'.
Command       create_rtl_model done; 16.405 sec.
INFO: [HLS 200-111]  Elapsed time: 80.441 seconds; current allocated memory: 736.960 MB.
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.rtl_wrap.cfg.tcl 
Execute       gen_rtl poly1305_hw -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/syn/systemc/poly1305_hw -synmodules poly1305_hw 
Command       gen_rtl done; 0.405 sec.
Execute       gen_rtl poly1305_hw -istop -style xilinx -f -lang vhdl -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/syn/vhdl/poly1305_hw 
Command       gen_rtl done; 3.021 sec.
Execute       gen_rtl poly1305_hw -istop -style xilinx -f -lang vlog -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/syn/verilog/poly1305_hw 
Command       gen_rtl done; 1.628 sec.
Execute       syn_report -csynth -model poly1305_hw -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/syn/report/poly1305_hw_csynth.rpt 
Command       syn_report done; 1.643 sec.
Execute       syn_report -rtlxml -model poly1305_hw -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/syn/report/poly1305_hw_csynth.xml 
Command       syn_report done; 1.362 sec.
Execute       syn_report -verbosereport -model poly1305_hw -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.verbose.rpt 
Command       syn_report done; 33.123 sec.
Execute       db_write -model poly1305_hw -f -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.adb 
Command       db_write done; 50.445 sec.
Execute       gen_tb_info poly1305_hw -p D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw 
Execute       export_constraint_db -f -tool general -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.constraint.tcl 
Execute       syn_report -designview -model poly1305_hw -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.design.xml 
Command       syn_report done; 2.535 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model poly1305_hw -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model poly1305_hw -o D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks poly1305_hw 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain poly1305_hw 
INFO-FLOW: Model list for RTL component generation: poly1305_hw
INFO-FLOW: Handling components in module [poly1305_hw] ... 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.compgen.tcl 
INFO-FLOW: Found component poly1305_hw_mux_3eOg.
INFO-FLOW: Append model poly1305_hw_mux_3eOg
INFO-FLOW: Found component poly1305_hw_mux_6fYi.
INFO-FLOW: Append model poly1305_hw_mux_6fYi
INFO-FLOW: Found component poly1305_hw_mux_1g8j.
INFO-FLOW: Append model poly1305_hw_mux_1g8j
INFO-FLOW: Found component poly1305_hw_mux_1hbi.
INFO-FLOW: Append model poly1305_hw_mux_1hbi
INFO-FLOW: Found component poly1305_hw_mac_mibs.
INFO-FLOW: Append model poly1305_hw_mac_mibs
INFO-FLOW: Found component poly1305_hw_mac_mjbC.
INFO-FLOW: Append model poly1305_hw_mac_mjbC
INFO-FLOW: Found component poly1305_hw_arr2.
INFO-FLOW: Append model poly1305_hw_arr2
INFO-FLOW: Found component poly1305_hw_s.
INFO-FLOW: Append model poly1305_hw_s
INFO-FLOW: Found component poly1305_hw_acc.
INFO-FLOW: Append model poly1305_hw_acc
INFO-FLOW: Found component poly1305_hw_arr1.
INFO-FLOW: Append model poly1305_hw_arr1
INFO-FLOW: Found component poly1305_hw_temp.
INFO-FLOW: Append model poly1305_hw_temp
INFO-FLOW: Found component poly1305_hw_fullArr.
INFO-FLOW: Append model poly1305_hw_fullArr
INFO-FLOW: Found component poly1305_hw_textBcud.
INFO-FLOW: Append model poly1305_hw_textBcud
INFO-FLOW: Found component poly1305_hw_accSum.
INFO-FLOW: Append model poly1305_hw_accSum
INFO-FLOW: Found component poly1305_hw_mul.
INFO-FLOW: Append model poly1305_hw_mul
INFO-FLOW: Append model poly1305_hw
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: poly1305_hw_mux_3eOg poly1305_hw_mux_6fYi poly1305_hw_mux_1g8j poly1305_hw_mux_1hbi poly1305_hw_mac_mibs poly1305_hw_mac_mjbC poly1305_hw_arr2 poly1305_hw_s poly1305_hw_acc poly1305_hw_arr1 poly1305_hw_temp poly1305_hw_fullArr poly1305_hw_textBcud poly1305_hw_accSum poly1305_hw_mul poly1305_hw
INFO-FLOW: To file: write model poly1305_hw_mux_3eOg
INFO-FLOW: To file: write model poly1305_hw_mux_6fYi
INFO-FLOW: To file: write model poly1305_hw_mux_1g8j
INFO-FLOW: To file: write model poly1305_hw_mux_1hbi
INFO-FLOW: To file: write model poly1305_hw_mac_mibs
INFO-FLOW: To file: write model poly1305_hw_mac_mjbC
INFO-FLOW: To file: write model poly1305_hw_arr2
INFO-FLOW: To file: write model poly1305_hw_s
INFO-FLOW: To file: write model poly1305_hw_acc
INFO-FLOW: To file: write model poly1305_hw_arr1
INFO-FLOW: To file: write model poly1305_hw_temp
INFO-FLOW: To file: write model poly1305_hw_fullArr
INFO-FLOW: To file: write model poly1305_hw_textBcud
INFO-FLOW: To file: write model poly1305_hw_accSum
INFO-FLOW: To file: write model poly1305_hw_mul
INFO-FLOW: To file: write model poly1305_hw
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.136 sec.
Command       ap_source done; 0.137 sec.
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.compgen.tcl 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'poly1305_hw_arr2_rom' using distributed ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_s_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_acc_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_arr1_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_temp_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_fullArr_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_textBcud_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_accSum_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_mul_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Command       ap_source done; 0.458 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.138 sec.
Command       ap_source done; 0.139 sec.
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=poly1305_hw xml_exists=0
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.rtl_wrap.cfg.tcl 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.rtl_wrap.cfg.tcl 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.rtl_wrap.cfg.tcl 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.tbgen.tcl 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.compgen.tcl 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.compgen.tcl 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.constraint.tcl 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=16 #gSsdmPorts=8
Execute       source E:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source E:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.tbgen.tcl 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.tbgen.tcl 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.tbgen.tcl 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.rtl_wrap.cfg.tcl 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.compgen.dataonly.tcl 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.constraint.tcl 
Execute       sc_get_clocks poly1305_hw 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/poly1305_hw.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/Saksham/Programming_stuff/NetSec_Lab/FPGA_proj/poly1305/hls/poly1305/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:16:19 ; elapsed = 00:17:09 . Memory (MB): peak = 1412.934 ; gain = 1321.480
INFO: [VHDL 208-304] Generating VHDL RTL for poly1305_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for poly1305_hw.
Command     autosyn done; 442.34 sec.
Command   csynth_design done; 1027.29 sec.
Command ap_source done; 1028.16 sec.
Execute cleanup_all 
Command cleanup_all done; 0.476 sec.
