$date
	Thu Sep 18 22:05:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module a4_tb $end
$var wire 1 ! o $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module ModularFSM $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 ! o $end
$var parameter 4 & s0 $end
$var parameter 4 ' s1 $end
$var parameter 4 ( s2 $end
$var parameter 4 ) s3 $end
$var reg 2 * nstate [1:0] $end
$var reg 2 + state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 )
b10 (
b1 '
b0 &
$end
#0
$dumpvars
b0 +
b1 *
0%
0$
1#
0"
0!
$end
#5
b10 *
1!
b1 +
1$
#10
b11 *
0$
0#
1"
#15
b1 *
0!
b11 +
1$
#20
b10 *
0$
1#
#25
b1 *
b10 +
1$
#30
0$
#35
b0 *
1!
b1 +
1$
#40
0!
b0 +
b1 *
0$
0"
1%
#45
1$
#50
0$
#55
b11 +
b10 *
1$
1"
0%
#60
0$
#65
1!
b1 +
b11 *
1$
0#
#70
0$
#75
0!
b10 +
b11 *
1$
1#
0"
#80
0$
#85
b0 *
b11 +
1$
