
*** Running vivado
    with args -log mcu_sha256_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mcu_sha256_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source mcu_sha256_0_0.tcl -notrace
Command: synth_design -top mcu_sha256_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16332 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 404.629 ; gain = 100.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mcu_sha256_0_0' [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ip/mcu_sha256_0_0/synth/mcu_sha256_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'sha256' [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256.v:40]
	Parameter ADDR_NAME0 bound to: 8'b00000000 
	Parameter ADDR_NAME1 bound to: 8'b00000001 
	Parameter ADDR_VERSION bound to: 8'b00000010 
	Parameter ADDR_CTRL bound to: 8'b00001000 
	Parameter CTRL_INIT_BIT bound to: 0 - type: integer 
	Parameter CTRL_NEXT_BIT bound to: 1 - type: integer 
	Parameter CTRL_MODE_BIT bound to: 2 - type: integer 
	Parameter ADDR_STATUS bound to: 8'b00001001 
	Parameter STATUS_READY_BIT bound to: 0 - type: integer 
	Parameter STATUS_VALID_BIT bound to: 1 - type: integer 
	Parameter ADDR_BLOCK0 bound to: 8'b00010000 
	Parameter ADDR_BLOCK15 bound to: 8'b00011111 
	Parameter ADDR_DIGEST0 bound to: 8'b00100000 
	Parameter ADDR_DIGEST7 bound to: 8'b00100111 
	Parameter CORE_NAME0 bound to: 1936220466 - type: integer 
	Parameter CORE_NAME1 bound to: 758265142 - type: integer 
	Parameter CORE_VERSION bound to: 825112624 - type: integer 
	Parameter MODE_SHA_224 bound to: 1'b0 
	Parameter MODE_SHA_256 bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'sha256_core' [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:40]
	Parameter SHA224_H0_0 bound to: -1056596264 - type: integer 
	Parameter SHA224_H0_1 bound to: 914150663 - type: integer 
	Parameter SHA224_H0_2 bound to: 812702999 - type: integer 
	Parameter SHA224_H0_3 bound to: -150054599 - type: integer 
	Parameter SHA224_H0_4 bound to: -4191439 - type: integer 
	Parameter SHA224_H0_5 bound to: 1750603025 - type: integer 
	Parameter SHA224_H0_6 bound to: 1694076839 - type: integer 
	Parameter SHA224_H0_7 bound to: -1090891868 - type: integer 
	Parameter SHA256_H0_0 bound to: 1779033703 - type: integer 
	Parameter SHA256_H0_1 bound to: -1150833019 - type: integer 
	Parameter SHA256_H0_2 bound to: 1013904242 - type: integer 
	Parameter SHA256_H0_3 bound to: -1521486534 - type: integer 
	Parameter SHA256_H0_4 bound to: 1359893119 - type: integer 
	Parameter SHA256_H0_5 bound to: -1694144372 - type: integer 
	Parameter SHA256_H0_6 bound to: 528734635 - type: integer 
	Parameter SHA256_H0_7 bound to: 1541459225 - type: integer 
	Parameter SHA256_ROUNDS bound to: 63 - type: integer 
	Parameter CTRL_IDLE bound to: 0 - type: integer 
	Parameter CTRL_ROUNDS bound to: 1 - type: integer 
	Parameter CTRL_DONE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sha256_k_constants' [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_k_constants.v:39]
INFO: [Synth 8-256] done synthesizing module 'sha256_k_constants' (1#1) [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_k_constants.v:39]
INFO: [Synth 8-638] synthesizing module 'sha256_w_mem' [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_w_mem.v:40]
	Parameter CTRL_IDLE bound to: 0 - type: integer 
	Parameter CTRL_UPDATE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sha256_w_mem' (2#1) [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_w_mem.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:489]
INFO: [Synth 8-256] done synthesizing module 'sha256_core' (3#1) [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:40]
INFO: [Synth 8-256] done synthesizing module 'sha256' (4#1) [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256.v:40]
INFO: [Synth 8-256] done synthesizing module 'mcu_sha256_0_0' (5#1) [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ip/mcu_sha256_0_0/synth/mcu_sha256_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 456.453 ; gain = 152.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 456.453 ; gain = 152.559
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 812.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 812.855 ; gain = 508.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 812.855 ; gain = 508.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 812.855 ; gain = 508.961
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element w_ctr_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_w_mem.v:114]
INFO: [Synth 8-5546] ROM "sha256_ctrl_new" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sha256_ctrl_we" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element H0_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:187]
WARNING: [Synth 8-6014] Unused sequential element H1_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:187]
WARNING: [Synth 8-6014] Unused sequential element H2_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:187]
WARNING: [Synth 8-6014] Unused sequential element H3_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:187]
WARNING: [Synth 8-6014] Unused sequential element H4_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:188]
WARNING: [Synth 8-6014] Unused sequential element H5_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:188]
WARNING: [Synth 8-6014] Unused sequential element H6_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:188]
WARNING: [Synth 8-6014] Unused sequential element H7_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:188]
WARNING: [Synth 8-6014] Unused sequential element t_ctr_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:165]
INFO: [Synth 8-5544] ROM "block_reg_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_reg_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_reg_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_reg_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_reg_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_reg_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_reg_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_reg_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_reg_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_reg_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_reg_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_reg_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_reg_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_reg_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_reg_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_reg_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mode_we" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 812.855 ; gain = 508.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 40    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 74    
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sha256_w_mem 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 33    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sha256_core 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 3     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 35    
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
Module sha256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element w_ctr_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_w_mem.v:114]
WARNING: [Synth 8-6014] Unused sequential element t_ctr_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:165]
WARNING: [Synth 8-6014] Unused sequential element H6_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:188]
WARNING: [Synth 8-6014] Unused sequential element H5_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:188]
WARNING: [Synth 8-6014] Unused sequential element H4_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:188]
WARNING: [Synth 8-6014] Unused sequential element H3_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:187]
WARNING: [Synth 8-6014] Unused sequential element H2_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:187]
WARNING: [Synth 8-6014] Unused sequential element H1_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:187]
WARNING: [Synth 8-6014] Unused sequential element H0_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:187]
WARNING: [Synth 8-6014] Unused sequential element H7_reg_reg was removed.  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/6abb/sources_1/imports/Desktop/sha256_core.v:188]
INFO: [Synth 8-5546] ROM "mode_we" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 812.855 ; gain = 508.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------------------+---------------+----------------+
|Module Name        | RTL Object             | Depth x Width | Implemented As | 
+-------------------+------------------------+---------------+----------------+
|sha256_k_constants | tmp_K                  | 64x32         | LUT            | 
|sha256_core        | k_constants_inst/tmp_K | 64x32         | LUT            | 
+-------------------+------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 850.320 ; gain = 546.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 854.199 ; gain = 550.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:12 . Memory (MB): peak = 894.559 ; gain = 590.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:15 . Memory (MB): peak = 894.559 ; gain = 590.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:15 . Memory (MB): peak = 894.559 ; gain = 590.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:15 . Memory (MB): peak = 894.559 ; gain = 590.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:15 . Memory (MB): peak = 894.559 ; gain = 590.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:15 . Memory (MB): peak = 894.559 ; gain = 590.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:15 . Memory (MB): peak = 894.559 ; gain = 590.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   104|
|2     |LUT1   |    17|
|3     |LUT2   |    48|
|4     |LUT3   |   386|
|5     |LUT4   |   162|
|6     |LUT5   |   384|
|7     |LUT6   |  1306|
|8     |MUXF7  |   160|
|9     |MUXF8  |    24|
|10    |FDCE   |  1830|
|11    |FDPE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             |  4423|
|2     |  inst           |sha256       |  4416|
|3     |    core         |sha256_core  |  3221|
|4     |      w_mem_inst |sha256_w_mem |  1504|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:15 . Memory (MB): peak = 894.559 ; gain = 590.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 894.559 ; gain = 234.262
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:16 . Memory (MB): peak = 894.559 ; gain = 590.664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 894.559 ; gain = 602.133
INFO: [Common 17-1381] The checkpoint 'C:/Users/smk62/Documents/vivado/Final/Final.runs/mcu_sha256_0_0_synth_1/mcu_sha256_0_0.dcp' has been generated.
