* [[https://class.coursera.org/digitalsystems-002][Digital Signals]]

** Semana 0 - Week 0
*** DONE L0.1 Binary numeration system (19:10)
    CLOSED: [2015-02-14 Sat 07:04]
*** DONE L0.2 Algorithm representation in pseudocode (17:11)
    CLOSED: [2015-02-14 Sat 22:12]
*** DONE finish quizes for week 0
    CLOSED: [2015-02-20 Fri 08:47]
    
    
** Semana 1 - Week 1
*** DONE COURSE PRESENTATION
    CLOSED: [2015-02-14 Sat 22:13]
*** DONE L1.1 Digital systems (11:44)
    CLOSED: [2015-02-14 Sat 22:13]
*** DONE L1.2 Digital system description 
    CLOSED: [2015-02-21 Sat 13:03]
*** DONE L1.3 Digital electronic systems (16:38)
    CLOSED: [2015-02-22 Sun 11:56]
*** DONE P1.1 Processor: Specification (17:59)
    CLOSED: [2015-02-22 Sun 12:36]
*** DONE P1.2 Examples of Programs (19:32)
    CLOSED: [2015-02-24 Tue 08:13]
*** DONE Assignments 
    CLOSED: [2015-02-24 Tue 08:29]
*** Discussion free exercises


** [[https://class.coursera.org/digitalsystems-002/wiki/semana_week_2][Semana 2 / Week 2]]
*** DONE L2.1. Combinational circuits (23:01)
    CLOSED: [2015-02-25 Wed 08:43]
*** DONE L2.2. Boolean Algebra (26:02)
    CLOSED: [2015-02-27 Fri 07:46]
*** DONE L2.3. NAND, NOR, XOR, NXOR, TRI-STATE (27:28)
    CLOSED: [2015-02-28 Sat 05:24]
*** DONE P2.1. Functional specification (12:53)
    CLOSED: [2015-03-02 Mon 06:02]
*** DONE P2.2. Structural specification (11:15)
    CLOSED: [2015-03-02 Mon 06:02]
*** DONE Week 2 exercises
    CLOSED: [2015-03-03 Tue 09:21]
*** Discussion free exercises

** [[https://class.coursera.org/digitalsystems-002/wiki/herramientas_tools][Videos herramienta VerilUOC - Videos VerilUOC Tool videos]]
*** DONE Introduction to VerilUOC_Desktop (I). Logisim and VerilCirc (20:57)
    CLOSED: [2015-03-03 Tue 08:08] SCHEDULED: <2015-03-03 Tue>
*** DONE Introduction to VerilUOC_Desktop (II). BoolMin and VerilChart (12:20)
    CLOSED: [2015-03-04 Wed 06:32] SCHEDULED: <2015-03-04 Wed>

** [[https://class.coursera.org/digitalsystems-002/wiki/semana_week_3][Semana 3 / Week 3]]
*** TODO L3.1. Combinational circuit synthesis tools (21:33) 
    SCHEDULED: <2015-03-05 Thu>
***  L3.2. Propagation time (14:46)
***  L3.3. Other logic blocks (24:06)
***  L3.4. Programming language structures (14:28)
***  P3.1. Structural specification (continuation) (9:12)
*** Assignments
*** Discussion free exercise
