// Seed: 2596654511
module module_0;
  wire id_1 = id_1;
endmodule
module module_1 #(
    parameter id_17 = 32'd36,
    parameter id_24 = 32'd15,
    parameter id_7  = 32'd17
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  inout wire id_26;
  output wire id_25;
  input wire _id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire _id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  module_0 modCall_1 ();
  input wire id_9;
  input wire id_8;
  input wire _id_7;
  output tri0 id_6;
  inout wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  logic [-1 : id_7] id_30;
  ;
  logic [7:0][1 : 1] id_31;
  integer id_32;
  ;
  logic [-1 : -1] id_33 = id_32#(
      .id_3 (-1),
      .id_17(-1),
      .id_14(1),
      .id_32('b0),
      .id_31(1),
      .id_14(1),
      .id_33((-1 ? 1 : 1)),
      .id_8 (1),
      .id_8 (1),
      .id_21(1 | 1),
      .id_33(1),
      .id_31(-1),
      .id_29(1)
  );
  wire id_34;
  always @(negedge -1);
  assign id_3[id_17] = 1;
  wire id_35;
  assign id_6 = id_15 ? 1'b0 : (id_30);
  wire id_36;
endmodule
