Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Wed Feb 17 16:21:31 2016
| Host         : ECJ1-222-18 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file TrafficController_control_sets_placed.rpt
| Design       : TrafficController
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    17 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           36 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------+---------------------------------+------------------+----------------+
|   Clock Signal   | Enable Signal |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------+---------------+---------------------------------+------------------+----------------+
|  out_BUFG        |               |                                 |                1 |              1 |
|  time0/tick      |               |                                 |                1 |              3 |
|  clock_IBUF_BUFG |               |                                 |                3 |              3 |
|  clock_IBUF_BUFG |               | leds/div0/n_0_count[31]_i_1__0  |                9 |             32 |
|  clock_IBUF_BUFG |               | leds/div1/n_0_count[31]_i_1__1  |                9 |             32 |
|  clock_IBUF_BUFG |               | time0/div0/n_0_count[31]_i_1__2 |                9 |             32 |
|  out_BUFG        |               | fsm0/O1                         |                9 |             32 |
+------------------+---------------+---------------------------------+------------------+----------------+


