

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_70_3'
================================================================
* Date:           Sun Sep 15 02:00:22 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.212 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_3  |       11|       11|        10|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.19>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_output = alloca i32 1"   --->   Operation 14 'alloca' 'layer2_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_output_1 = alloca i32 1"   --->   Operation 15 'alloca' 'layer2_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_output_2 = alloca i32 1"   --->   Operation 16 'alloca' 'layer2_output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln75_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_7"   --->   Operation 17 'read' 'sext_ln75_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln75_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_6"   --->   Operation 18 'read' 'sext_ln75_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln75_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_5"   --->   Operation 19 'read' 'sext_ln75_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln75_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_4"   --->   Operation 20 'read' 'sext_ln75_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln75_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_3"   --->   Operation 21 'read' 'sext_ln75_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln75_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_2"   --->   Operation 22 'read' 'sext_ln75_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln75_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_1"   --->   Operation 23 'read' 'sext_ln75_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln75_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75"   --->   Operation 24 'read' 'sext_ln75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln75_7_cast = sext i16 %sext_ln75_7_read"   --->   Operation 25 'sext' 'sext_ln75_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln75_6_cast = sext i16 %sext_ln75_6_read"   --->   Operation 26 'sext' 'sext_ln75_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln75_5_cast = sext i16 %sext_ln75_5_read"   --->   Operation 27 'sext' 'sext_ln75_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln75_4_cast = sext i16 %sext_ln75_4_read"   --->   Operation 28 'sext' 'sext_ln75_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln75_3_cast = sext i16 %sext_ln75_3_read"   --->   Operation 29 'sext' 'sext_ln75_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln75_2_cast = sext i16 %sext_ln75_2_read"   --->   Operation 30 'sext' 'sext_ln75_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln75_1_cast = sext i16 %sext_ln75_1_read"   --->   Operation 31 'sext' 'sext_ln75_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln75_cast = sext i16 %sext_ln75_read"   --->   Operation 32 'sext' 'sext_ln75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body31"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [nn.cpp:70]   --->   Operation 35 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%icmp_ln70 = icmp_eq  i2 %i_1, i2 3" [nn.cpp:70]   --->   Operation 36 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%add_ln70 = add i2 %i_1, i2 1" [nn.cpp:70]   --->   Operation 37 'add' 'add_ln70' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.body31.split, void %for.body.i.preheader.exitStub" [nn.cpp:70]   --->   Operation 38 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.64ns)   --->   "%tmp_3 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 7, i9 182, i9 511, i2 %i_1" [nn.cpp:75]   --->   Operation 39 'mux' 'tmp_3' <Predicate = (!icmp_ln70)> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln75_9 = sext i9 %tmp_3" [nn.cpp:75]   --->   Operation 40 'sext' 'sext_ln75_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 41 [3/3] (1.45ns) (grouped into DSP with root node add_ln75)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_9, i24 %sext_ln75_1_cast" [nn.cpp:75]   --->   Operation 41 'mul' 'mul_ln75_1' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (1.84ns)   --->   "%switch_ln78 = switch i2 %i_1, void %arrayidx53.case.2, i2 0, void %for.body31.split.arrayidx53.exit_crit_edge17, i2 1, void %for.body31.split.arrayidx53.exit_crit_edge" [nn.cpp:78]   --->   Operation 42 'switch' 'switch_ln78' <Predicate = (!icmp_ln70)> <Delay = 1.84>
ST_1 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln70 = store i2 %add_ln70, i2 %i" [nn.cpp:70]   --->   Operation 43 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.61>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.body31" [nn.cpp:70]   --->   Operation 44 'br' 'br_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 45 [1/1] (1.64ns)   --->   "%tmp_2 = mux i10 @_ssdm_op_Mux.ap_auto.3i10.i2, i10 281, i10 877, i10 947, i2 %i_1" [nn.cpp:75]   --->   Operation 45 'mux' 'tmp_2' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln75_8 = sext i10 %tmp_2" [nn.cpp:75]   --->   Operation 46 'sext' 'sext_ln75_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (5.57ns)   --->   "%mul_ln75 = mul i24 %sext_ln75_8, i24 %sext_ln75_cast" [nn.cpp:75]   --->   Operation 47 'mul' 'mul_ln75' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [2/3] (1.45ns) (grouped into DSP with root node add_ln75)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_9, i24 %sext_ln75_1_cast" [nn.cpp:75]   --->   Operation 48 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln75, i32 8, i32 23" [nn.cpp:75]   --->   Operation 49 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.64ns)   --->   "%tmp_6 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 35, i9 6, i9 378, i2 %i_1" [nn.cpp:75]   --->   Operation 50 'mux' 'tmp_6' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln75_10 = sext i9 %tmp_6" [nn.cpp:75]   --->   Operation 51 'sext' 'sext_ln75_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_2 = mul i24 %sext_ln75_10, i24 %sext_ln75_2_cast" [nn.cpp:75]   --->   Operation 52 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.09>
ST_3 : Operation 53 [1/3] (0.00ns) (grouped into DSP with root node add_ln75)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_9, i24 %sext_ln75_1_cast" [nn.cpp:75]   --->   Operation 53 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:75]   --->   Operation 54 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75 = add i24 %shl_ln1, i24 %mul_ln75_1" [nn.cpp:75]   --->   Operation 55 'add' 'add_ln75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_2 = mul i24 %sext_ln75_10, i24 %sext_ln75_2_cast" [nn.cpp:75]   --->   Operation 56 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (1.64ns)   --->   "%tmp_7 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 112, i9 357, i9 372, i2 %i_1" [nn.cpp:75]   --->   Operation 57 'mux' 'tmp_7' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln75_11 = sext i9 %tmp_7" [nn.cpp:75]   --->   Operation 58 'sext' 'sext_ln75_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_2)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_11, i24 %sext_ln75_3_cast" [nn.cpp:75]   --->   Operation 59 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.20>
ST_4 : Operation 60 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75 = add i24 %shl_ln1, i24 %mul_ln75_1" [nn.cpp:75]   --->   Operation 60 'add' 'add_ln75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_2 = mul i24 %sext_ln75_10, i24 %sext_ln75_2_cast" [nn.cpp:75]   --->   Operation 61 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75, i32 8, i32 23" [nn.cpp:75]   --->   Operation 62 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln75_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0" [nn.cpp:75]   --->   Operation 63 'bitconcatenate' 'shl_ln75_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_1 = add i24 %shl_ln75_1, i24 %mul_ln75_2" [nn.cpp:75]   --->   Operation 64 'add' 'add_ln75_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_2)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_11, i24 %sext_ln75_3_cast" [nn.cpp:75]   --->   Operation 65 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (1.64ns)   --->   "%tmp_8 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 379, i9 142, i9 42, i2 %i_1" [nn.cpp:75]   --->   Operation 66 'mux' 'tmp_8' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln75_12 = sext i9 %tmp_8" [nn.cpp:75]   --->   Operation 67 'sext' 'sext_ln75_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_12, i24 %sext_ln75_4_cast" [nn.cpp:75]   --->   Operation 68 'mul' 'mul_ln75_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 69 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_1 = add i24 %shl_ln75_1, i24 %mul_ln75_2" [nn.cpp:75]   --->   Operation 69 'add' 'add_ln75_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_2)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_11, i24 %sext_ln75_3_cast" [nn.cpp:75]   --->   Operation 70 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_1, i32 8, i32 23" [nn.cpp:75]   --->   Operation 71 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln75_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0" [nn.cpp:75]   --->   Operation 72 'bitconcatenate' 'shl_ln75_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_2 = add i24 %shl_ln75_2, i24 %mul_ln75_3" [nn.cpp:75]   --->   Operation 73 'add' 'add_ln75_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_12, i24 %sext_ln75_4_cast" [nn.cpp:75]   --->   Operation 74 'mul' 'mul_ln75_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [1/1] (1.64ns)   --->   "%tmp_9 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 419, i9 43, i9 261, i2 %i_1" [nn.cpp:75]   --->   Operation 75 'mux' 'tmp_9' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln75_13 = sext i9 %tmp_9" [nn.cpp:75]   --->   Operation 76 'sext' 'sext_ln75_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_4)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_13, i24 %sext_ln75_5_cast" [nn.cpp:75]   --->   Operation 77 'mul' 'mul_ln75_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 78 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_2 = add i24 %shl_ln75_2, i24 %mul_ln75_3" [nn.cpp:75]   --->   Operation 78 'add' 'add_ln75_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_12, i24 %sext_ln75_4_cast" [nn.cpp:75]   --->   Operation 79 'mul' 'mul_ln75_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_2, i32 8, i32 23" [nn.cpp:75]   --->   Operation 80 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln75_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0" [nn.cpp:75]   --->   Operation 81 'bitconcatenate' 'shl_ln75_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_3 = add i24 %shl_ln75_3, i24 %mul_ln75_4" [nn.cpp:75]   --->   Operation 82 'add' 'add_ln75_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_4)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_13, i24 %sext_ln75_5_cast" [nn.cpp:75]   --->   Operation 83 'mul' 'mul_ln75_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [1/1] (1.64ns)   --->   "%tmp_10 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 20, i9 228, i9 486, i2 %i_1" [nn.cpp:75]   --->   Operation 84 'mux' 'tmp_10' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln75_14 = sext i9 %tmp_10" [nn.cpp:75]   --->   Operation 85 'sext' 'sext_ln75_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_14, i24 %sext_ln75_6_cast" [nn.cpp:75]   --->   Operation 86 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 87 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_3 = add i24 %shl_ln75_3, i24 %mul_ln75_4" [nn.cpp:75]   --->   Operation 87 'add' 'add_ln75_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 88 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_4)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_13, i24 %sext_ln75_5_cast" [nn.cpp:75]   --->   Operation 88 'mul' 'mul_ln75_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_3, i32 8, i32 23" [nn.cpp:75]   --->   Operation 89 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln75_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [nn.cpp:75]   --->   Operation 90 'bitconcatenate' 'shl_ln75_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_4 = add i24 %shl_ln75_4, i24 %mul_ln75_5" [nn.cpp:75]   --->   Operation 91 'add' 'add_ln75_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_14, i24 %sext_ln75_6_cast" [nn.cpp:75]   --->   Operation 92 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [1/1] (1.64ns)   --->   "%tmp_11 = mux i10 @_ssdm_op_Mux.ap_auto.3i10.i2, i10 707, i10 1022, i10 206, i2 %i_1" [nn.cpp:75]   --->   Operation 93 'mux' 'tmp_11' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln75_15 = sext i10 %tmp_11" [nn.cpp:75]   --->   Operation 94 'sext' 'sext_ln75_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_6)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_15, i24 %sext_ln75_7_cast" [nn.cpp:75]   --->   Operation 95 'mul' 'mul_ln75_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.20>
ST_8 : Operation 96 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_4 = add i24 %shl_ln75_4, i24 %mul_ln75_5" [nn.cpp:75]   --->   Operation 96 'add' 'add_ln75_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 97 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_14, i24 %sext_ln75_6_cast" [nn.cpp:75]   --->   Operation 97 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_4, i32 8, i32 23" [nn.cpp:75]   --->   Operation 98 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln75_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0" [nn.cpp:75]   --->   Operation 99 'bitconcatenate' 'shl_ln75_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_5 = add i24 %shl_ln75_5, i24 %mul_ln75_6" [nn.cpp:75]   --->   Operation 100 'add' 'add_ln75_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 101 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_6)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_15, i24 %sext_ln75_7_cast" [nn.cpp:75]   --->   Operation 101 'mul' 'mul_ln75_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 102 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_5 = add i24 %shl_ln75_5, i24 %mul_ln75_6" [nn.cpp:75]   --->   Operation 102 'add' 'add_ln75_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 103 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_6)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_15, i24 %sext_ln75_7_cast" [nn.cpp:75]   --->   Operation 103 'mul' 'mul_ln75_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_5, i32 8, i32 23" [nn.cpp:75]   --->   Operation 104 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln75_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0" [nn.cpp:75]   --->   Operation 105 'bitconcatenate' 'shl_ln75_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_6 = add i24 %shl_ln75_6, i24 %mul_ln75_7" [nn.cpp:75]   --->   Operation 106 'add' 'add_ln75_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%layer2_output_load = load i16 %layer2_output"   --->   Operation 121 'load' 'layer2_output_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%layer2_output_1_load = load i16 %layer2_output_1"   --->   Operation 122 'load' 'layer2_output_1_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%layer2_output_2_load = load i16 %layer2_output_2"   --->   Operation 123 'load' 'layer2_output_2_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_2_out, i16 %layer2_output_2_load"   --->   Operation 124 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_1_out, i16 %layer2_output_1_load"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_out, i16 %layer2_output_load"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 127 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.24>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [nn.cpp:71]   --->   Operation 107 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [nn.cpp:52]   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [nn.cpp:70]   --->   Operation 109 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_6 = add i24 %shl_ln75_6, i24 %mul_ln75_7" [nn.cpp:75]   --->   Operation 110 'add' 'add_ln75_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node layer2_output_4)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_6, i32 8, i32 23" [nn.cpp:75]   --->   Operation 111 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node layer2_output_4)   --->   "%tmp_14 = mux i6 @_ssdm_op_Mux.ap_auto.3i6.i2, i6 34, i6 7, i6 11, i2 %i_1" [nn.cpp:77]   --->   Operation 112 'mux' 'tmp_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node layer2_output_4)   --->   "%sext_ln77 = sext i6 %tmp_14" [nn.cpp:77]   --->   Operation 113 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (2.14ns) (out node of the LUT)   --->   "%layer2_output_4 = add i16 %sum, i16 %sext_ln77" [nn.cpp:77]   --->   Operation 114 'add' 'layer2_output_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln78 = store i16 %layer2_output_4, i16 %layer2_output_1" [nn.cpp:78]   --->   Operation 115 'store' 'store_ln78' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx53.exit" [nn.cpp:78]   --->   Operation 116 'br' 'br_ln78' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln78 = store i16 %layer2_output_4, i16 %layer2_output" [nn.cpp:78]   --->   Operation 117 'store' 'store_ln78' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx53.exit" [nn.cpp:78]   --->   Operation 118 'br' 'br_ln78' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln78 = store i16 %layer2_output_4, i16 %layer2_output_2" [nn.cpp:78]   --->   Operation 119 'store' 'store_ln78' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx53.exit" [nn.cpp:78]   --->   Operation 120 'br' 'br_ln78' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.194ns
The critical path consists of the following:
	'alloca' operation ('i') [12]  (0.000 ns)
	'load' operation ('i', nn.cpp:70) on local variable 'i' [35]  (0.000 ns)
	'add' operation ('add_ln70', nn.cpp:70) [37]  (1.584 ns)
	'store' operation ('store_ln70', nn.cpp:70) of variable 'add_ln70', nn.cpp:70 on local variable 'i' [103]  (1.610 ns)

 <State 2>: 7.212ns
The critical path consists of the following:
	'mux' operation ('tmp_2', nn.cpp:75) [43]  (1.642 ns)
	'mul' operation ('mul_ln75', nn.cpp:75) [45]  (5.570 ns)

 <State 3>: 3.092ns
The critical path consists of the following:
	'mux' operation ('tmp_7', nn.cpp:75) [58]  (1.642 ns)
	'mul' operation of DSP[63] ('mul_ln75_3', nn.cpp:75) [60]  (1.450 ns)

 <State 4>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[51] ('add_ln75', nn.cpp:75) [51]  (2.100 ns)
	'add' operation of DSP[57] ('add_ln75_1', nn.cpp:75) [57]  (2.100 ns)

 <State 5>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[57] ('add_ln75_1', nn.cpp:75) [57]  (2.100 ns)
	'add' operation of DSP[63] ('add_ln75_2', nn.cpp:75) [63]  (2.100 ns)

 <State 6>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[63] ('add_ln75_2', nn.cpp:75) [63]  (2.100 ns)
	'add' operation of DSP[69] ('add_ln75_3', nn.cpp:75) [69]  (2.100 ns)

 <State 7>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[69] ('add_ln75_3', nn.cpp:75) [69]  (2.100 ns)
	'add' operation of DSP[75] ('add_ln75_4', nn.cpp:75) [75]  (2.100 ns)

 <State 8>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[75] ('add_ln75_4', nn.cpp:75) [75]  (2.100 ns)
	'add' operation of DSP[81] ('add_ln75_5', nn.cpp:75) [81]  (2.100 ns)

 <State 9>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[81] ('add_ln75_5', nn.cpp:75) [81]  (2.100 ns)
	'add' operation of DSP[87] ('add_ln75_6', nn.cpp:75) [87]  (2.100 ns)

 <State 10>: 4.246ns
The critical path consists of the following:
	'add' operation of DSP[87] ('add_ln75_6', nn.cpp:75) [87]  (2.100 ns)
	'add' operation ('layer2_output', nn.cpp:77) [91]  (2.146 ns)
	'store' operation ('store_ln78', nn.cpp:78) of variable 'layer2_output', nn.cpp:77 on local variable 'layer2_output' [94]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
