Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 25 20:19:19 2023
| Host         : KUBAPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   119 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             111 |           33 |
| Yes          | No                    | No                     |              96 |           66 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------+------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |             Enable Signal            |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------------+------------------------------------+------------------+----------------+--------------+
|  sig_clk_BUFG        |                                      | transmitter/serialised_bit_i_1_n_0 |                1 |              1 |         1.00 |
|  sig_clk_BUFG        | receiver/uut_cnt/sig_cnt_reg[3]_0[3] |                                    |                1 |              1 |         1.00 |
|  sig_clk_BUFG        | receiver/uut_cnt/sig_cnt_reg[3]_0[5] |                                    |                1 |              1 |         1.00 |
|  sig_clk_BUFG        | receiver/uut_cnt/sig_cnt_reg[3]_0[7] |                                    |                1 |              1 |         1.00 |
|  sig_clk_BUFG        | receiver/uut_cnt/sig_cnt_reg[3]_0[6] |                                    |                1 |              1 |         1.00 |
|  sig_clk_BUFG        | receiver/uut_cnt/sig_cnt_reg[3]_0[2] |                                    |                1 |              1 |         1.00 |
|  sig_clk_BUFG        | receiver/uut_cnt/sig_cnt_reg[3]_0[0] |                                    |                1 |              1 |         1.00 |
|  sig_clk_BUFG        | receiver/uut_cnt/sig_cnt_reg[3]_0[8] |                                    |                1 |              1 |         1.00 |
|  sig_clk_BUFG        | receiver/uut_cnt/sig_cnt_reg[3]_0[4] |                                    |                1 |              1 |         1.00 |
|  sig_clk_BUFG        | receiver/uut_cnt/sig_cnt_reg[3]_0[1] |                                    |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | sig_dframe_l[3]_i_2_n_0              | sig_dframe_l0                      |                1 |              4 |         4.00 |
|  sig_clk_BUFG        |                                      | receiver/sig_rst_reg_n_0           |                2 |              4 |         2.00 |
|  sig_clk_BUFG        | sig_tx_en                            | transmitter/sig_rst__0             |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | receiver/E[0]                        |                                    |                4 |              9 |         2.25 |
|  sig_clk_BUFG        | receiver/uut_cnt/E[0]                |                                    |                3 |              9 |         3.00 |
|  CLK100MHZ_IBUF_BUFG |                                      |                                    |                9 |             10 |         1.11 |
|  sig_clk_BUFG        |                                      | sig_tx_rs                          |                6 |             11 |         1.83 |
|  CLK100MHZ_IBUF_BUFG | sig_hex[3]_i_1_n_0                   |                                    |                7 |             12 |         1.71 |
|  CLK100MHZ_IBUF_BUFG | sig_baudrate_cycles[26]_i_1_n_0      |                                    |               27 |             27 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | sig_baudrate                         |                                    |               16 |             30 |         1.88 |
|  CLK100MHZ_IBUF_BUFG |                                      | clk_en/sig_cnt_reg[0]_i_1_n_0      |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG |                                      | i0                                 |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                      | sig_baudrate_cycles[26]_i_1_n_0    |                8 |             32 |         4.00 |
+----------------------+--------------------------------------+------------------------------------+------------------+----------------+--------------+


