Lab 04:

Procedure:

Truth table was made according to given conditions.
K maps were made for minimized logic.
RTL code was written in vivado and schematic was made and also test bech for the RTL was simulated in QuestSim
Different points of interest was noted such as maximum combinational delays and utilized objets
 
