// Seed: 1951538905
module module_0 #(
    parameter id_17 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  input wire _id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [1 : id_17] id_21;
  logic [id_17 : 1] id_22 = 1;
  wire id_23;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd20,
    parameter id_3 = 32'd0,
    parameter id_5 = 32'd42
) (
    input  tri0  id_0,
    input  tri0  _id_1,
    output uwire id_2,
    input  tri1  _id_3
);
  wire _id_5;
  assign id_2 = 1;
  assign id_5 = id_5;
  logic [7:0][id_3 : 1] id_6;
  wand id_7;
  assign id_6[-1 : id_1] = 1 ** id_5;
  assign id_2 = id_3;
  parameter id_8 = 1'b0;
  logic [-1 : id_5] id_9;
  ;
  logic [1 : 1] id_10;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_10,
      id_8,
      id_8,
      id_7,
      id_8,
      id_8,
      id_7,
      id_8,
      id_9,
      id_7,
      id_9,
      id_10,
      id_7,
      id_5,
      id_9,
      id_9,
      id_8
  );
  assign id_7 = -1'b0;
endmodule
