{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669894250003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669894250003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 17:00:49 2022 " "Processing started: Thu Dec 01 17:00:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669894250003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894250003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OOO_SuperScaler -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off OOO_SuperScaler -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894250003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669894250493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669894250493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file flag_register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_register_file-behavioural " "Found design unit 1: flag_register_file-behavioural" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669894258375 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag_register_file " "Found entity 1: flag_register_file" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669894258375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flag_register_file " "Elaborating entity \"flag_register_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669894258398 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_rename_en_b_lat flag_register_file.vhdl(42) " "VHDL Signal Declaration warning at flag_register_file.vhdl(42): used implicit default value for signal \"reg_rename_en_b_lat\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669894258398 "|flag_register_file"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE flag_register_file.vhdl(79) " "VHDL warning at flag_register_file.vhdl(79): comparison between unequal length operands always returns TRUE" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 79 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258403 "|flag_register_file"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE flag_register_file.vhdl(89) " "VHDL warning at flag_register_file.vhdl(89): comparison between unequal length operands always returns TRUE" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 89 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258403 "|flag_register_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cz flag_register_file.vhdl(56) " "VHDL Process Statement warning at flag_register_file.vhdl(56): inferring latch(es) for signal or variable \"cz\", which holds its previous value in one or more paths through the process" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669894258404 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[15\]\[1\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[15\]\[1\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258404 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[15\]\[2\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[15\]\[2\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258404 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[15\]\[3\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[15\]\[3\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258404 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[15\]\[4\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[15\]\[4\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258404 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[14\]\[1\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[14\]\[1\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258412 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[14\]\[2\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[14\]\[2\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258412 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[14\]\[3\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[14\]\[3\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258412 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[14\]\[4\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[14\]\[4\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258412 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[13\]\[1\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[13\]\[1\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258412 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[13\]\[2\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[13\]\[2\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258412 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[13\]\[3\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[13\]\[3\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258412 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[13\]\[4\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[13\]\[4\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258412 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[12\]\[1\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[12\]\[1\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258412 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[12\]\[2\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[12\]\[2\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258412 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[12\]\[3\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[12\]\[3\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258412 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[12\]\[4\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[12\]\[4\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258412 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[11\]\[1\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[11\]\[1\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258413 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[11\]\[2\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[11\]\[2\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258413 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[11\]\[3\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[11\]\[3\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258413 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[11\]\[4\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[11\]\[4\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258413 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[10\]\[1\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[10\]\[1\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258413 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[10\]\[2\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[10\]\[2\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258413 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[10\]\[3\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[10\]\[3\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258413 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[10\]\[4\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[10\]\[4\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258413 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[9\]\[1\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[9\]\[1\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258413 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[9\]\[2\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[9\]\[2\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258413 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[9\]\[3\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[9\]\[3\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258413 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[9\]\[4\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[9\]\[4\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258413 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[8\]\[1\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[8\]\[1\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258413 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[8\]\[2\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[8\]\[2\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258413 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[8\]\[3\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[8\]\[3\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258413 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[8\]\[4\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[8\]\[4\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258413 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[7\]\[1\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[7\]\[1\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258414 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[7\]\[2\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[7\]\[2\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258414 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[7\]\[3\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[7\]\[3\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258414 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[7\]\[4\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[7\]\[4\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258414 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[6\]\[1\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[6\]\[1\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258414 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[6\]\[2\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[6\]\[2\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258414 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[6\]\[3\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[6\]\[3\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258414 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[6\]\[4\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[6\]\[4\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258414 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[5\]\[1\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[5\]\[1\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258414 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[5\]\[2\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[5\]\[2\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258414 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[5\]\[3\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[5\]\[3\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258414 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[5\]\[4\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[5\]\[4\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258414 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[4\]\[1\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[4\]\[1\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258414 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[4\]\[2\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[4\]\[2\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258414 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[4\]\[3\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[4\]\[3\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258414 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[4\]\[4\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[4\]\[4\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258414 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[3\]\[1\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[3\]\[1\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258415 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[3\]\[2\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[3\]\[2\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258415 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[3\]\[3\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[3\]\[3\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258415 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[3\]\[4\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[3\]\[4\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258415 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[2\]\[1\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[2\]\[1\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258415 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[2\]\[2\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[2\]\[2\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258415 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[2\]\[3\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[2\]\[3\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258415 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[2\]\[4\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[2\]\[4\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258415 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[1\]\[1\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[1\]\[1\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258415 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[1\]\[2\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[1\]\[2\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258415 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[1\]\[3\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[1\]\[3\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258415 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[1\]\[4\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[1\]\[4\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258415 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[0\]\[1\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[0\]\[1\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258415 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[0\]\[2\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[0\]\[2\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258415 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[0\]\[3\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[0\]\[3\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258415 "|flag_register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[0\]\[4\] flag_register_file.vhdl(63) " "Inferred latch for \"cz\[0\]\[4\]\" at flag_register_file.vhdl(63)" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258415 "|flag_register_file"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_a\[1\] GND " "Pin \"data_out_a\[1\]\" is stuck at GND" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|data_out_a[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_a\[2\] GND " "Pin \"data_out_a\[2\]\" is stuck at GND" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|data_out_a[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_a\[3\] GND " "Pin \"data_out_a\[3\]\" is stuck at GND" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|data_out_a[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_a\[4\] GND " "Pin \"data_out_a\[4\]\" is stuck at GND" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|data_out_a[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_a\[5\] GND " "Pin \"data_out_a\[5\]\" is stuck at GND" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|data_out_a[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_b\[1\] GND " "Pin \"data_out_b\[1\]\" is stuck at GND" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|data_out_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_b\[2\] GND " "Pin \"data_out_b\[2\]\" is stuck at GND" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|data_out_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_b\[3\] GND " "Pin \"data_out_b\[3\]\" is stuck at GND" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|data_out_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_b\[4\] GND " "Pin \"data_out_b\[4\]\" is stuck at GND" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|data_out_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_b\[5\] GND " "Pin \"data_out_b\[5\]\" is stuck at GND" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|data_out_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "full GND " "Pin \"full\" is stuck at GND" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|full"} { "Warning" "WMLS_MLS_STUCK_PIN" "fresh_rr_out_1\[0\] VCC " "Pin \"fresh_rr_out_1\[0\]\" is stuck at VCC" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|fresh_rr_out_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fresh_rr_out_1\[1\] GND " "Pin \"fresh_rr_out_1\[1\]\" is stuck at GND" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|fresh_rr_out_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fresh_rr_out_1\[2\] GND " "Pin \"fresh_rr_out_1\[2\]\" is stuck at GND" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|fresh_rr_out_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fresh_rr_out_1\[3\] GND " "Pin \"fresh_rr_out_1\[3\]\" is stuck at GND" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|fresh_rr_out_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fresh_rr_out_2\[0\] GND " "Pin \"fresh_rr_out_2\[0\]\" is stuck at GND" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|fresh_rr_out_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fresh_rr_out_2\[1\] VCC " "Pin \"fresh_rr_out_2\[1\]\" is stuck at VCC" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|fresh_rr_out_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fresh_rr_out_2\[2\] GND " "Pin \"fresh_rr_out_2\[2\]\" is stuck at GND" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|fresh_rr_out_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fresh_rr_out_2\[3\] GND " "Pin \"fresh_rr_out_2\[3\]\" is stuck at GND" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669894258692 "|flag_register_file|fresh_rr_out_2[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669894258692 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rename_en_a " "No output dependent on input pin \"reg_rename_en_a\"" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 30 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669894258734 "|flag_register_file|reg_rename_en_a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rename_en_b " "No output dependent on input pin \"reg_rename_en_b\"" {  } { { "flag_register_file.vhdl" "" { Text "D:/CS 683/Project/OOO-SuperScaler/flag_register_file.vhdl" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669894258734 "|flag_register_file|reg_rename_en_b"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669894258734 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669894258736 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669894258736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669894258736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669894258736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669894258821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 17:00:58 2022 " "Processing ended: Thu Dec 01 17:00:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669894258821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669894258821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669894258821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669894258821 ""}
