#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec 21 00:23:48 2018
# Process ID: 31744
# Current directory: /media/dours/fb10fcbc-d9d1-45ba-96c7-110886b7cfa4/home/dours/TRIK/KirillSmirnov/ti-linux-kernel
# Command line: vivado
# Log file: /media/dours/fb10fcbc-d9d1-45ba-96c7-110886b7cfa4/home/dours/TRIK/KirillSmirnov/ti-linux-kernel/vivado.log
# Journal file: /media/dours/fb10fcbc-d9d1-45ba-96c7-110886b7cfa4/home/dours/TRIK/KirillSmirnov/ti-linux-kernel/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /media/dours/fb10fcbc-d9d1-45ba-96c7-110886b7cfa4/home/dours/DigitalSystemDesignCourse/07Sokolova/vhdl/vhdl/task4_2/task4_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/s1820271/Desktop/ps/task4_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/dours/fb10fcbc-d9d1-45ba-96c7-110886b7cfa4/home/dours/DigitalSystemDesignCourse/07Sokolova/vhdl/vhdl/task4'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/media/dours/fb10fcbc-d9d1-45ba-96c7-110886b7cfa4/home/dours/DigitalSystemDesignCourse/07Sokolova/vhdl/vhdl/task4' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/media/dours/fb10fcbc-d9d1-45ba-96c7-110886b7cfa4/home/dours/DigitalSystemDesignCourse/07Sokolova/vhdl/vhdl/task4_2'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/dours/7d577a55-0e87-4891-9f69-9a7999223e56/dours/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 6151.449 ; gain = 113.785 ; free physical = 192 ; free virtual = 21797
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:18:37
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279787943A
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
set_property PROGRAM.FILE {/media/dours/fb10fcbc-d9d1-45ba-96c7-110886b7cfa4/home/dours/DigitalSystemDesignCourse/07Sokolova/vhdl/vhdl/task4_2/task4_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {/media/dours/fb10fcbc-d9d1-45ba-96c7-110886b7cfa4/home/dours/DigitalSystemDesignCourse/07Sokolova/vhdl/vhdl/task4_2/task4_2.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {/media/dours/fb10fcbc-d9d1-45ba-96c7-110886b7cfa4/home/dours/DigitalSystemDesignCourse/07Sokolova/vhdl/vhdl/task4_2/task4_2.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z010_1 and the probes file(s) /media/dours/fb10fcbc-d9d1-45ba-96c7-110886b7cfa4/home/dours/DigitalSystemDesignCourse/07Sokolova/vhdl/vhdl/task4_2/task4_2.runs/impl_1/debug_nets.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {/media/dours/fb10fcbc-d9d1-45ba-96c7-110886b7cfa4/home/dours/DigitalSystemDesignCourse/07Sokolova/vhdl/vhdl/task4_2/task4_2.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {/media/dours/fb10fcbc-d9d1-45ba-96c7-110886b7cfa4/home/dours/DigitalSystemDesignCourse/07Sokolova/vhdl/vhdl/task4_2/task4_2.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/media/dours/fb10fcbc-d9d1-45ba-96c7-110886b7cfa4/home/dours/DigitalSystemDesignCourse/07Sokolova/vhdl/vhdl/task4_2/task4_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /media/dours/fb10fcbc-d9d1-45ba-96c7-110886b7cfa4/home/dours/DigitalSystemDesignCourse/07Sokolova/vhdl/vhdl/task4_2/task4_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/avg_0/i_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-21 00:32:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-21 00:38:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file /media/dours/fb10fcbc-d9d1-45ba-96c7-110886b7cfa4/home/dours/DigitalSystemDesignCourse/07Sokolova/vhdl/vhdl/task4_2/task4_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {/media/dours/fb10fcbc-d9d1-45ba-96c7-110886b7cfa4/home/dours/DigitalSystemDesignCourse/07Sokolova/vhdl/vhdl/task4_2/task4_2.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 21 01:02:54 2018...
