
STM32 RTC Scheduler_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007058  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000470  08007198  08007198  00017198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007608  08007608  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08007608  08007608  00017608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007610  08007610  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007610  08007610  00017610  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007614  08007614  00017614  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08007618  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001de8  20000078  08007690  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001e60  08007690  00021e60  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001626a  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003510  00000000  00000000  0003630c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014d8  00000000  00000000  00039820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001380  00000000  00000000  0003acf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f2df  00000000  00000000  0003c078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015ea3  00000000  00000000  0005b357  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba108  00000000  00000000  000711fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012b302  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000619c  00000000  00000000  0012b354  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000078 	.word	0x20000078
 800015c:	00000000 	.word	0x00000000
 8000160:	08007180 	.word	0x08007180

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000007c 	.word	0x2000007c
 800017c:	08007180 	.word	0x08007180

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000230:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000234:	f000 b974 	b.w	8000520 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9e08      	ldr	r6, [sp, #32]
 8000256:	460d      	mov	r5, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14d      	bne.n	80002fc <__udivmoddi4+0xac>
 8000260:	428a      	cmp	r2, r1
 8000262:	4694      	mov	ip, r2
 8000264:	d968      	bls.n	8000338 <__udivmoddi4+0xe8>
 8000266:	fab2 f282 	clz	r2, r2
 800026a:	b152      	cbz	r2, 8000282 <__udivmoddi4+0x32>
 800026c:	fa01 f302 	lsl.w	r3, r1, r2
 8000270:	f1c2 0120 	rsb	r1, r2, #32
 8000274:	fa20 f101 	lsr.w	r1, r0, r1
 8000278:	fa0c fc02 	lsl.w	ip, ip, r2
 800027c:	ea41 0803 	orr.w	r8, r1, r3
 8000280:	4094      	lsls	r4, r2
 8000282:	ea4f 451c 	mov.w	r5, ip, lsr #16
 8000286:	0c21      	lsrs	r1, r4, #16
 8000288:	fbb8 fef5 	udiv	lr, r8, r5
 800028c:	fa1f f78c 	uxth.w	r7, ip
 8000290:	fb05 831e 	mls	r3, r5, lr, r8
 8000294:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000298:	fb0e f107 	mul.w	r1, lr, r7
 800029c:	4299      	cmp	r1, r3
 800029e:	d90b      	bls.n	80002b8 <__udivmoddi4+0x68>
 80002a0:	eb1c 0303 	adds.w	r3, ip, r3
 80002a4:	f10e 30ff 	add.w	r0, lr, #4294967295	; 0xffffffff
 80002a8:	f080 811e 	bcs.w	80004e8 <__udivmoddi4+0x298>
 80002ac:	4299      	cmp	r1, r3
 80002ae:	f240 811b 	bls.w	80004e8 <__udivmoddi4+0x298>
 80002b2:	f1ae 0e02 	sub.w	lr, lr, #2
 80002b6:	4463      	add	r3, ip
 80002b8:	1a5b      	subs	r3, r3, r1
 80002ba:	b2a4      	uxth	r4, r4
 80002bc:	fbb3 f0f5 	udiv	r0, r3, r5
 80002c0:	fb05 3310 	mls	r3, r5, r0, r3
 80002c4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002c8:	fb00 f707 	mul.w	r7, r0, r7
 80002cc:	42a7      	cmp	r7, r4
 80002ce:	d90a      	bls.n	80002e6 <__udivmoddi4+0x96>
 80002d0:	eb1c 0404 	adds.w	r4, ip, r4
 80002d4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002d8:	f080 8108 	bcs.w	80004ec <__udivmoddi4+0x29c>
 80002dc:	42a7      	cmp	r7, r4
 80002de:	f240 8105 	bls.w	80004ec <__udivmoddi4+0x29c>
 80002e2:	4464      	add	r4, ip
 80002e4:	3802      	subs	r0, #2
 80002e6:	1be4      	subs	r4, r4, r7
 80002e8:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 80002ec:	2100      	movs	r1, #0
 80002ee:	b11e      	cbz	r6, 80002f8 <__udivmoddi4+0xa8>
 80002f0:	40d4      	lsrs	r4, r2
 80002f2:	2300      	movs	r3, #0
 80002f4:	e9c6 4300 	strd	r4, r3, [r6]
 80002f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fc:	428b      	cmp	r3, r1
 80002fe:	d908      	bls.n	8000312 <__udivmoddi4+0xc2>
 8000300:	2e00      	cmp	r6, #0
 8000302:	f000 80ee 	beq.w	80004e2 <__udivmoddi4+0x292>
 8000306:	2100      	movs	r1, #0
 8000308:	e9c6 0500 	strd	r0, r5, [r6]
 800030c:	4608      	mov	r0, r1
 800030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000312:	fab3 f183 	clz	r1, r3
 8000316:	2900      	cmp	r1, #0
 8000318:	d14a      	bne.n	80003b0 <__udivmoddi4+0x160>
 800031a:	42ab      	cmp	r3, r5
 800031c:	d302      	bcc.n	8000324 <__udivmoddi4+0xd4>
 800031e:	4282      	cmp	r2, r0
 8000320:	f200 80f9 	bhi.w	8000516 <__udivmoddi4+0x2c6>
 8000324:	1a84      	subs	r4, r0, r2
 8000326:	eb65 0303 	sbc.w	r3, r5, r3
 800032a:	2001      	movs	r0, #1
 800032c:	4698      	mov	r8, r3
 800032e:	2e00      	cmp	r6, #0
 8000330:	d0e2      	beq.n	80002f8 <__udivmoddi4+0xa8>
 8000332:	e9c6 4800 	strd	r4, r8, [r6]
 8000336:	e7df      	b.n	80002f8 <__udivmoddi4+0xa8>
 8000338:	b902      	cbnz	r2, 800033c <__udivmoddi4+0xec>
 800033a:	deff      	udf	#255	; 0xff
 800033c:	fab2 f282 	clz	r2, r2
 8000340:	2a00      	cmp	r2, #0
 8000342:	f040 8091 	bne.w	8000468 <__udivmoddi4+0x218>
 8000346:	eba1 050c 	sub.w	r5, r1, ip
 800034a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800034e:	fa1f fe8c 	uxth.w	lr, ip
 8000352:	2101      	movs	r1, #1
 8000354:	fbb5 f3f7 	udiv	r3, r5, r7
 8000358:	fb07 5013 	mls	r0, r7, r3, r5
 800035c:	0c25      	lsrs	r5, r4, #16
 800035e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000362:	fb0e f003 	mul.w	r0, lr, r3
 8000366:	42a8      	cmp	r0, r5
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x12c>
 800036a:	eb1c 0505 	adds.w	r5, ip, r5
 800036e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x12a>
 8000374:	42a8      	cmp	r0, r5
 8000376:	f200 80cb 	bhi.w	8000510 <__udivmoddi4+0x2c0>
 800037a:	4643      	mov	r3, r8
 800037c:	1a2d      	subs	r5, r5, r0
 800037e:	b2a4      	uxth	r4, r4
 8000380:	fbb5 f0f7 	udiv	r0, r5, r7
 8000384:	fb07 5510 	mls	r5, r7, r0, r5
 8000388:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800038c:	fb0e fe00 	mul.w	lr, lr, r0
 8000390:	45a6      	cmp	lr, r4
 8000392:	d908      	bls.n	80003a6 <__udivmoddi4+0x156>
 8000394:	eb1c 0404 	adds.w	r4, ip, r4
 8000398:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 800039c:	d202      	bcs.n	80003a4 <__udivmoddi4+0x154>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f200 80bb 	bhi.w	800051a <__udivmoddi4+0x2ca>
 80003a4:	4628      	mov	r0, r5
 80003a6:	eba4 040e 	sub.w	r4, r4, lr
 80003aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ae:	e79e      	b.n	80002ee <__udivmoddi4+0x9e>
 80003b0:	f1c1 0720 	rsb	r7, r1, #32
 80003b4:	408b      	lsls	r3, r1
 80003b6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80003be:	fa20 f407 	lsr.w	r4, r0, r7
 80003c2:	fa05 f301 	lsl.w	r3, r5, r1
 80003c6:	431c      	orrs	r4, r3
 80003c8:	40fd      	lsrs	r5, r7
 80003ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003ce:	fa00 f301 	lsl.w	r3, r0, r1
 80003d2:	fbb5 f8f9 	udiv	r8, r5, r9
 80003d6:	0c20      	lsrs	r0, r4, #16
 80003d8:	fa1f fe8c 	uxth.w	lr, ip
 80003dc:	fb09 5518 	mls	r5, r9, r8, r5
 80003e0:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 80003e4:	fb08 f00e 	mul.w	r0, r8, lr
 80003e8:	42a8      	cmp	r0, r5
 80003ea:	fa02 f201 	lsl.w	r2, r2, r1
 80003ee:	d90b      	bls.n	8000408 <__udivmoddi4+0x1b8>
 80003f0:	eb1c 0505 	adds.w	r5, ip, r5
 80003f4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003f8:	f080 8088 	bcs.w	800050c <__udivmoddi4+0x2bc>
 80003fc:	42a8      	cmp	r0, r5
 80003fe:	f240 8085 	bls.w	800050c <__udivmoddi4+0x2bc>
 8000402:	f1a8 0802 	sub.w	r8, r8, #2
 8000406:	4465      	add	r5, ip
 8000408:	1a2d      	subs	r5, r5, r0
 800040a:	b2a4      	uxth	r4, r4
 800040c:	fbb5 f0f9 	udiv	r0, r5, r9
 8000410:	fb09 5510 	mls	r5, r9, r0, r5
 8000414:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000418:	fb00 fe0e 	mul.w	lr, r0, lr
 800041c:	45ae      	cmp	lr, r5
 800041e:	d908      	bls.n	8000432 <__udivmoddi4+0x1e2>
 8000420:	eb1c 0505 	adds.w	r5, ip, r5
 8000424:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000428:	d26c      	bcs.n	8000504 <__udivmoddi4+0x2b4>
 800042a:	45ae      	cmp	lr, r5
 800042c:	d96a      	bls.n	8000504 <__udivmoddi4+0x2b4>
 800042e:	3802      	subs	r0, #2
 8000430:	4465      	add	r5, ip
 8000432:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000436:	fba0 9402 	umull	r9, r4, r0, r2
 800043a:	eba5 050e 	sub.w	r5, r5, lr
 800043e:	42a5      	cmp	r5, r4
 8000440:	46c8      	mov	r8, r9
 8000442:	46a6      	mov	lr, r4
 8000444:	d356      	bcc.n	80004f4 <__udivmoddi4+0x2a4>
 8000446:	d053      	beq.n	80004f0 <__udivmoddi4+0x2a0>
 8000448:	b15e      	cbz	r6, 8000462 <__udivmoddi4+0x212>
 800044a:	ebb3 0208 	subs.w	r2, r3, r8
 800044e:	eb65 050e 	sbc.w	r5, r5, lr
 8000452:	fa05 f707 	lsl.w	r7, r5, r7
 8000456:	fa22 f301 	lsr.w	r3, r2, r1
 800045a:	40cd      	lsrs	r5, r1
 800045c:	431f      	orrs	r7, r3
 800045e:	e9c6 7500 	strd	r7, r5, [r6]
 8000462:	2100      	movs	r1, #0
 8000464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000468:	f1c2 0320 	rsb	r3, r2, #32
 800046c:	fa20 f103 	lsr.w	r1, r0, r3
 8000470:	fa0c fc02 	lsl.w	ip, ip, r2
 8000474:	fa25 f303 	lsr.w	r3, r5, r3
 8000478:	4095      	lsls	r5, r2
 800047a:	430d      	orrs	r5, r1
 800047c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000480:	fa1f fe8c 	uxth.w	lr, ip
 8000484:	fbb3 f1f7 	udiv	r1, r3, r7
 8000488:	fb07 3011 	mls	r0, r7, r1, r3
 800048c:	0c2b      	lsrs	r3, r5, #16
 800048e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8000492:	fb01 f00e 	mul.w	r0, r1, lr
 8000496:	4298      	cmp	r0, r3
 8000498:	fa04 f402 	lsl.w	r4, r4, r2
 800049c:	d908      	bls.n	80004b0 <__udivmoddi4+0x260>
 800049e:	eb1c 0303 	adds.w	r3, ip, r3
 80004a2:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 80004a6:	d22f      	bcs.n	8000508 <__udivmoddi4+0x2b8>
 80004a8:	4298      	cmp	r0, r3
 80004aa:	d92d      	bls.n	8000508 <__udivmoddi4+0x2b8>
 80004ac:	3902      	subs	r1, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	1a1b      	subs	r3, r3, r0
 80004b2:	b2ad      	uxth	r5, r5
 80004b4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004b8:	fb07 3310 	mls	r3, r7, r0, r3
 80004bc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004c0:	fb00 f30e 	mul.w	r3, r0, lr
 80004c4:	42ab      	cmp	r3, r5
 80004c6:	d908      	bls.n	80004da <__udivmoddi4+0x28a>
 80004c8:	eb1c 0505 	adds.w	r5, ip, r5
 80004cc:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004d0:	d216      	bcs.n	8000500 <__udivmoddi4+0x2b0>
 80004d2:	42ab      	cmp	r3, r5
 80004d4:	d914      	bls.n	8000500 <__udivmoddi4+0x2b0>
 80004d6:	3802      	subs	r0, #2
 80004d8:	4465      	add	r5, ip
 80004da:	1aed      	subs	r5, r5, r3
 80004dc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004e0:	e738      	b.n	8000354 <__udivmoddi4+0x104>
 80004e2:	4631      	mov	r1, r6
 80004e4:	4630      	mov	r0, r6
 80004e6:	e707      	b.n	80002f8 <__udivmoddi4+0xa8>
 80004e8:	4686      	mov	lr, r0
 80004ea:	e6e5      	b.n	80002b8 <__udivmoddi4+0x68>
 80004ec:	4618      	mov	r0, r3
 80004ee:	e6fa      	b.n	80002e6 <__udivmoddi4+0x96>
 80004f0:	454b      	cmp	r3, r9
 80004f2:	d2a9      	bcs.n	8000448 <__udivmoddi4+0x1f8>
 80004f4:	ebb9 0802 	subs.w	r8, r9, r2
 80004f8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004fc:	3801      	subs	r0, #1
 80004fe:	e7a3      	b.n	8000448 <__udivmoddi4+0x1f8>
 8000500:	4640      	mov	r0, r8
 8000502:	e7ea      	b.n	80004da <__udivmoddi4+0x28a>
 8000504:	4620      	mov	r0, r4
 8000506:	e794      	b.n	8000432 <__udivmoddi4+0x1e2>
 8000508:	4641      	mov	r1, r8
 800050a:	e7d1      	b.n	80004b0 <__udivmoddi4+0x260>
 800050c:	46d0      	mov	r8, sl
 800050e:	e77b      	b.n	8000408 <__udivmoddi4+0x1b8>
 8000510:	3b02      	subs	r3, #2
 8000512:	4465      	add	r5, ip
 8000514:	e732      	b.n	800037c <__udivmoddi4+0x12c>
 8000516:	4608      	mov	r0, r1
 8000518:	e709      	b.n	800032e <__udivmoddi4+0xde>
 800051a:	4464      	add	r4, ip
 800051c:	3802      	subs	r0, #2
 800051e:	e742      	b.n	80003a6 <__udivmoddi4+0x156>

08000520 <__aeabi_idiv0>:
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop

08000524 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000528:	bf00      	nop
 800052a:	46bd      	mov	sp, r7
 800052c:	bc80      	pop	{r7}
 800052e:	4770      	bx	lr

08000530 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000538:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800053c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000540:	f023 0218 	bic.w	r2, r3, #24
 8000544:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	4313      	orrs	r3, r2
 800054c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000550:	bf00      	nop
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	bc80      	pop	{r7}
 8000558:	4770      	bx	lr

0800055a <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800055a:	b480      	push	{r7}
 800055c:	b085      	sub	sp, #20
 800055e:	af00      	add	r7, sp, #0
 8000560:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000562:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000566:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000568:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	4313      	orrs	r3, r2
 8000570:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000572:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000576:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	4013      	ands	r3, r2
 800057c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800057e:	68fb      	ldr	r3, [r7, #12]
}
 8000580:	bf00      	nop
 8000582:	3714      	adds	r7, #20
 8000584:	46bd      	mov	sp, r7
 8000586:	bc80      	pop	{r7}
 8000588:	4770      	bx	lr

0800058a <HAL_RTC_AlarmAEventCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800058a:	b580      	push	{r7, lr}
 800058c:	b082      	sub	sp, #8
 800058e:	af00      	add	r7, sp, #0
 8000590:	6078      	str	r0, [r7, #4]
	// call ISR for handling calendar events
	calendar_AlarmA_ISR();
 8000592:	f004 f8b9 	bl	8004708 <calendar_AlarmA_ISR>
}
 8000596:	bf00      	nop
 8000598:	3708      	adds	r7, #8
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}
	...

080005a0 <event_start>:

void event_start(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
	activate_led(GPIO_PIN_15);
 80005a4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80005a8:	f004 fd60 	bl	800506c <activate_led>
	// note: it is not recommended to send over serial while in ISR!!
	desktopAppSession_enqueueMessage("MESG", "EVENT START\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0");
 80005ac:	4903      	ldr	r1, [pc, #12]	; (80005bc <event_start+0x1c>)
 80005ae:	4804      	ldr	r0, [pc, #16]	; (80005c0 <event_start+0x20>)
 80005b0:	f004 ff86 	bl	80054c0 <desktopAppSession_enqueueMessage>
	desktopAppSession_update();
 80005b4:	f004 ff6c 	bl	8005490 <desktopAppSession_update>
}
 80005b8:	bf00      	nop
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	08007198 	.word	0x08007198
 80005c0:	080071dc 	.word	0x080071dc

080005c4 <event_end>:

void event_end(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
	deactivate_led(GPIO_PIN_15);
 80005c8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80005cc:	f004 fd82 	bl	80050d4 <deactivate_led>
	// note: it is not recommended to send over serial while in ISR!!
	desktopAppSession_enqueueMessage("MESG", "EVENT END\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0");
 80005d0:	4903      	ldr	r1, [pc, #12]	; (80005e0 <event_end+0x1c>)
 80005d2:	4804      	ldr	r0, [pc, #16]	; (80005e4 <event_end+0x20>)
 80005d4:	f004 ff74 	bl	80054c0 <desktopAppSession_enqueueMessage>
	desktopAppSession_update();
 80005d8:	f004 ff5a 	bl	8005490 <desktopAppSession_update>
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	080071e4 	.word	0x080071e4
 80005e4:	080071dc 	.word	0x080071dc

080005e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b09a      	sub	sp, #104	; 0x68
 80005ec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ee:	f000 fbf3 	bl	8000dd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f2:	f000 f8b9 	bl	8000768 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f6:	f000 fa09 	bl	8000a0c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005fa:	f000 f9b1 	bl	8000960 <MX_USART2_UART_Init>
  MX_RTC_Init();
 80005fe:	f000 f911 	bl	8000824 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Boot CPU2 */
  HAL_PWREx_ReleaseCore(PWR_CORE_CPU2);
 8000602:	2001      	movs	r0, #1
 8000604:	f000 ffd8 	bl	80015b8 <HAL_PWREx_ReleaseCore>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // initialize the desktop communication module (doesn't establish connection!)
  desktopAppSession_init(&huart2);
 8000608:	4852      	ldr	r0, [pc, #328]	; (8000754 <main+0x16c>)
 800060a:	f004 fefd 	bl	8005408 <desktopAppSession_init>

  // initialize calendar
  calendar_init(&hrtc);
 800060e:	4852      	ldr	r0, [pc, #328]	; (8000758 <main+0x170>)
 8000610:	f003 fe98 	bl	8004344 <calendar_init>

  // set calendar time
  struct_DateTime now = {
 8000614:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
 800061c:	809a      	strh	r2, [r3, #4]
		  .day = 0,
		  .hour = 0,
		  .minute = 0,
		  .second = 0
  };
  calendar_setDateTime(now);
 800061e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000622:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000626:	f003 ff1f 	bl	8004468 <calendar_setDateTime>

  // start calendar
//  calendar_start();

  // begin listening for messages from desktop
  if (desktopAppSession_start() == SESSION_OKAY)
 800062a:	f004 ff09 	bl	8005440 <desktopAppSession_start>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d103      	bne.n	800063c <main+0x54>
  {
	  activate_led(GREEN_LED);
 8000634:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000638:	f004 fd18 	bl	800506c <activate_led>
  }

  char messageHeader[UART_PACKET_HEADER_SIZE];
  char messageBody[UART_PACKET_PAYLOAD_SIZE];
  enum AppActions commandCode;
  struct_DateTime newDateTime = {0};
 800063c:	f107 0318 	add.w	r3, r7, #24
 8000640:	2200      	movs	r2, #0
 8000642:	601a      	str	r2, [r3, #0]
 8000644:	809a      	strh	r2, [r3, #4]
  while (1)
  {
	  // handle a calendar alarm event
	  calendar_update();
 8000646:	f003 ff59 	bl	80044fc <calendar_update>

	  // try to open connection if not present
	  if (desktopAppSession_start() == SESSION_OKAY)
 800064a:	f004 fef9 	bl	8005440 <desktopAppSession_start>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d103      	bne.n	800065c <main+0x74>
	  {
		  activate_led(GREEN_LED);
 8000654:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000658:	f004 fd08 	bl	800506c <activate_led>
	  }

	  // if message present, handle message
	  if (desktopAppSession_update() != SESSION_OKAY)
 800065c:	f004 ff18 	bl	8005490 <desktopAppSession_update>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d003      	beq.n	800066e <main+0x86>
	  {
		  activate_led(RED_LED);
 8000666:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800066a:	f004 fcff 	bl	800506c <activate_led>
	  }

	  // get command if present
	  if (desktopAppSession_dequeueMessage(messageHeader, messageBody) == SESSION_OKAY)
 800066e:	f107 0220 	add.w	r2, r7, #32
 8000672:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000676:	4611      	mov	r1, r2
 8000678:	4618      	mov	r0, r3
 800067a:	f005 f903 	bl	8005884 <desktopAppSession_dequeueMessage>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d1e0      	bne.n	8000646 <main+0x5e>
	  {
		  // execute command
		  commandCode = code_to_appActions(messageHeader);
 8000684:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000688:	4618      	mov	r0, r3
 800068a:	f004 fd43 	bl	8005114 <code_to_appActions>
 800068e:	4603      	mov	r3, r0
 8000690:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67

		  // set date/time
		  if (commandCode == SET_CALENDAR_DATETIME)
 8000694:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000698:	2b01      	cmp	r3, #1
 800069a:	d10e      	bne.n	80006ba <main+0xd2>
		  {
			  parseDateTime(&newDateTime, messageBody);
 800069c:	f107 0220 	add.w	r2, r7, #32
 80006a0:	f107 0318 	add.w	r3, r7, #24
 80006a4:	4611      	mov	r1, r2
 80006a6:	4618      	mov	r0, r3
 80006a8:	f004 fd92 	bl	80051d0 <parseDateTime>
			  calendar_setDateTime(newDateTime);
 80006ac:	f107 0318 	add.w	r3, r7, #24
 80006b0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80006b4:	f003 fed8 	bl	8004468 <calendar_setDateTime>
 80006b8:	e7c5      	b.n	8000646 <main+0x5e>
		  }

		  // get date/time
		  else if (commandCode == GET_CALENDAR_DATETIME)
 80006ba:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80006be:	2b02      	cmp	r3, #2
 80006c0:	d117      	bne.n	80006f2 <main+0x10a>
		  {
			  calendar_getDateTime(&newDateTime);
 80006c2:	f107 0318 	add.w	r3, r7, #24
 80006c6:	4618      	mov	r0, r3
 80006c8:	f003 fee4 	bl	8004494 <calendar_getDateTime>
			  formatDateTime(messageBody, &newDateTime);
 80006cc:	f107 0218 	add.w	r2, r7, #24
 80006d0:	f107 0320 	add.w	r3, r7, #32
 80006d4:	4611      	mov	r1, r2
 80006d6:	4618      	mov	r0, r3
 80006d8:	f004 fdce 	bl	8005278 <formatDateTime>
			  memcpy(messageHeader, "ECHO", UART_PACKET_HEADER_SIZE*sizeof(char));
 80006dc:	4b1f      	ldr	r3, [pc, #124]	; (800075c <main+0x174>)
 80006de:	65fb      	str	r3, [r7, #92]	; 0x5c
			  desktopAppSession_enqueueMessage(messageHeader, messageBody);
 80006e0:	f107 0220 	add.w	r2, r7, #32
 80006e4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80006e8:	4611      	mov	r1, r2
 80006ea:	4618      	mov	r0, r3
 80006ec:	f004 fee8 	bl	80054c0 <desktopAppSession_enqueueMessage>
 80006f0:	e7a9      	b.n	8000646 <main+0x5e>
		  }

		  // add event
		  else if (commandCode == ADD_CALENDAR_EVENT)
 80006f2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80006f6:	2b03      	cmp	r3, #3
 80006f8:	d117      	bne.n	800072a <main+0x142>
		  {
			  CalendarEvent tempEvent = {0};
 80006fa:	463b      	mov	r3, r7
 80006fc:	2200      	movs	r2, #0
 80006fe:	601a      	str	r2, [r3, #0]
 8000700:	605a      	str	r2, [r3, #4]
 8000702:	609a      	str	r2, [r3, #8]
 8000704:	60da      	str	r2, [r3, #12]
 8000706:	611a      	str	r2, [r3, #16]
 8000708:	615a      	str	r2, [r3, #20]
			  parseEvent(&tempEvent, messageBody);
 800070a:	f107 0220 	add.w	r2, r7, #32
 800070e:	463b      	mov	r3, r7
 8000710:	4611      	mov	r1, r2
 8000712:	4618      	mov	r0, r3
 8000714:	f004 fddc 	bl	80052d0 <parseEvent>
			  tempEvent.start_callback = &(event_start);
 8000718:	4b11      	ldr	r3, [pc, #68]	; (8000760 <main+0x178>)
 800071a:	60bb      	str	r3, [r7, #8]
			  tempEvent.end_callback = &(event_end);
 800071c:	4b11      	ldr	r3, [pc, #68]	; (8000764 <main+0x17c>)
 800071e:	617b      	str	r3, [r7, #20]
			  calendar_addEvent(&tempEvent);
 8000720:	463b      	mov	r3, r7
 8000722:	4618      	mov	r0, r3
 8000724:	f003 fed0 	bl	80044c8 <calendar_addEvent>
 8000728:	e78d      	b.n	8000646 <main+0x5e>
		  }

		  // get/view event
		  else if (commandCode == GET_CALENDAR_EVENT)
 800072a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800072e:	2b04      	cmp	r3, #4
 8000730:	d089      	beq.n	8000646 <main+0x5e>
		  {

		  }

		  // remove event
		  else if (commandCode == REMOVE_CALENDAR_EVENT)
 8000732:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000736:	2b05      	cmp	r3, #5
 8000738:	d085      	beq.n	8000646 <main+0x5e>
		  {

		  }

		  // clear all events
		  else if (commandCode == CLEAR_CALENDAR_EVENTS)
 800073a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800073e:	2b06      	cmp	r3, #6
 8000740:	d081      	beq.n	8000646 <main+0x5e>
		  {

		  }

		  // start calendar
		  else if (commandCode == START_CALENDAR)
 8000742:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000746:	2b07      	cmp	r3, #7
 8000748:	f47f af7d 	bne.w	8000646 <main+0x5e>
		  {
			  calendar_start();
 800074c:	f003 fe44 	bl	80043d8 <calendar_start>
	  calendar_update();
 8000750:	e779      	b.n	8000646 <main+0x5e>
 8000752:	bf00      	nop
 8000754:	200000cc 	.word	0x200000cc
 8000758:	20000094 	.word	0x20000094
 800075c:	4f484345 	.word	0x4f484345
 8000760:	080005a1 	.word	0x080005a1
 8000764:	080005c5 	.word	0x080005c5

08000768 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b09a      	sub	sp, #104	; 0x68
 800076c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800076e:	f107 0320 	add.w	r3, r7, #32
 8000772:	2248      	movs	r2, #72	; 0x48
 8000774:	2100      	movs	r1, #0
 8000776:	4618      	mov	r0, r3
 8000778:	f005 fa30 	bl	8005bdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800077c:	1d3b      	adds	r3, r7, #4
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	609a      	str	r2, [r3, #8]
 8000786:	60da      	str	r2, [r3, #12]
 8000788:	611a      	str	r2, [r3, #16]
 800078a:	615a      	str	r2, [r3, #20]
 800078c:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800078e:	f000 feeb 	bl	8001568 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000792:	2000      	movs	r0, #0
 8000794:	f7ff fecc 	bl	8000530 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000798:	4b21      	ldr	r3, [pc, #132]	; (8000820 <SystemClock_Config+0xb8>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80007a0:	4a1f      	ldr	r2, [pc, #124]	; (8000820 <SystemClock_Config+0xb8>)
 80007a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80007a6:	6013      	str	r3, [r2, #0]
 80007a8:	4b1d      	ldr	r3, [pc, #116]	; (8000820 <SystemClock_Config+0xb8>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80007b0:	603b      	str	r3, [r7, #0]
 80007b2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 80007b4:	232c      	movs	r3, #44	; 0x2c
 80007b6:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80007b8:	2381      	movs	r3, #129	; 0x81
 80007ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007bc:	2301      	movs	r3, #1
 80007be:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80007c0:	2300      	movs	r3, #0
 80007c2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80007c4:	2360      	movs	r3, #96	; 0x60
 80007c6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 80007c8:	2300      	movs	r3, #0
 80007ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80007cc:	2301      	movs	r3, #1
 80007ce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007d0:	2300      	movs	r3, #0
 80007d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d4:	f107 0320 	add.w	r3, r7, #32
 80007d8:	4618      	mov	r0, r3
 80007da:	f001 f9af 	bl	8001b3c <HAL_RCC_OscConfig>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80007e4:	f000 f91f 	bl	8000a26 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK2
 80007e8:	236f      	movs	r3, #111	; 0x6f
 80007ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80007ec:	2300      	movs	r3, #0
 80007ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f0:	2300      	movs	r3, #0
 80007f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007f4:	2300      	movs	r3, #0
 80007f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007f8:	2300      	movs	r3, #0
 80007fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80007fc:	2300      	movs	r3, #0
 80007fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8000800:	2300      	movs	r3, #0
 8000802:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000804:	1d3b      	adds	r3, r7, #4
 8000806:	2100      	movs	r1, #0
 8000808:	4618      	mov	r0, r3
 800080a:	f001 fd19 	bl	8002240 <HAL_RCC_ClockConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000814:	f000 f907 	bl	8000a26 <Error_Handler>
  }
}
 8000818:	bf00      	nop
 800081a:	3768      	adds	r7, #104	; 0x68
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	58000400 	.word	0x58000400

08000824 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b092      	sub	sp, #72	; 0x48
 8000828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800082a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800082e:	2200      	movs	r2, #0
 8000830:	601a      	str	r2, [r3, #0]
 8000832:	605a      	str	r2, [r3, #4]
 8000834:	609a      	str	r2, [r3, #8]
 8000836:	60da      	str	r2, [r3, #12]
 8000838:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800083a:	2300      	movs	r3, #0
 800083c:	633b      	str	r3, [r7, #48]	; 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 800083e:	1d3b      	adds	r3, r7, #4
 8000840:	222c      	movs	r2, #44	; 0x2c
 8000842:	2100      	movs	r1, #0
 8000844:	4618      	mov	r0, r3
 8000846:	f005 f9c9 	bl	8005bdc <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800084a:	4b43      	ldr	r3, [pc, #268]	; (8000958 <MX_RTC_Init+0x134>)
 800084c:	4a43      	ldr	r2, [pc, #268]	; (800095c <MX_RTC_Init+0x138>)
 800084e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000850:	4b41      	ldr	r3, [pc, #260]	; (8000958 <MX_RTC_Init+0x134>)
 8000852:	2200      	movs	r2, #0
 8000854:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000856:	4b40      	ldr	r3, [pc, #256]	; (8000958 <MX_RTC_Init+0x134>)
 8000858:	227f      	movs	r2, #127	; 0x7f
 800085a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800085c:	4b3e      	ldr	r3, [pc, #248]	; (8000958 <MX_RTC_Init+0x134>)
 800085e:	22ff      	movs	r2, #255	; 0xff
 8000860:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000862:	4b3d      	ldr	r3, [pc, #244]	; (8000958 <MX_RTC_Init+0x134>)
 8000864:	2200      	movs	r2, #0
 8000866:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000868:	4b3b      	ldr	r3, [pc, #236]	; (8000958 <MX_RTC_Init+0x134>)
 800086a:	2200      	movs	r2, #0
 800086c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800086e:	4b3a      	ldr	r3, [pc, #232]	; (8000958 <MX_RTC_Init+0x134>)
 8000870:	2200      	movs	r2, #0
 8000872:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000874:	4b38      	ldr	r3, [pc, #224]	; (8000958 <MX_RTC_Init+0x134>)
 8000876:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800087a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800087c:	4b36      	ldr	r3, [pc, #216]	; (8000958 <MX_RTC_Init+0x134>)
 800087e:	2200      	movs	r2, #0
 8000880:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8000882:	4b35      	ldr	r3, [pc, #212]	; (8000958 <MX_RTC_Init+0x134>)
 8000884:	2200      	movs	r2, #0
 8000886:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000888:	4833      	ldr	r0, [pc, #204]	; (8000958 <MX_RTC_Init+0x134>)
 800088a:	f002 f9b3 	bl	8002bf4 <HAL_RTC_Init>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8000894:	f000 f8c7 	bl	8000a26 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000898:	2300      	movs	r3, #0
 800089a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  sTime.Minutes = 0x0;
 800089e:	2300      	movs	r3, #0
 80008a0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  sTime.Seconds = 0x0;
 80008a4:	2300      	movs	r3, #0
 80008a6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80008aa:	2300      	movs	r3, #0
 80008ac:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80008ae:	2300      	movs	r3, #0
 80008b0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80008b2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80008b6:	2201      	movs	r2, #1
 80008b8:	4619      	mov	r1, r3
 80008ba:	4827      	ldr	r0, [pc, #156]	; (8000958 <MX_RTC_Init+0x134>)
 80008bc:	f002 fa1c 	bl	8002cf8 <HAL_RTC_SetTime>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <MX_RTC_Init+0xa6>
  {
    Error_Handler();
 80008c6:	f000 f8ae 	bl	8000a26 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80008ca:	2301      	movs	r3, #1
 80008cc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 80008d0:	2301      	movs	r3, #1
 80008d2:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sDate.Date = 0x1;
 80008d6:	2301      	movs	r3, #1
 80008d8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sDate.Year = 0x0;
 80008dc:	2300      	movs	r3, #0
 80008de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80008e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80008e6:	2201      	movs	r2, #1
 80008e8:	4619      	mov	r1, r3
 80008ea:	481b      	ldr	r0, [pc, #108]	; (8000958 <MX_RTC_Init+0x134>)
 80008ec:	f002 fb02 	bl	8002ef4 <HAL_RTC_SetDate>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_RTC_Init+0xd6>
  {
    Error_Handler();
 80008f6:	f000 f896 	bl	8000a26 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80008fa:	2300      	movs	r3, #0
 80008fc:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 80008fe:	2300      	movs	r3, #0
 8000900:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000902:	2300      	movs	r3, #0
 8000904:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000906:	2300      	movs	r3, #0
 8000908:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800090a:	2300      	movs	r3, #0
 800090c:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800090e:	2300      	movs	r3, #0
 8000910:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000912:	2300      	movs	r3, #0
 8000914:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000916:	2300      	movs	r3, #0
 8000918:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800091a:	2300      	movs	r3, #0
 800091c:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmDateWeekDay = 0x1;
 800091e:	2301      	movs	r3, #1
 8000920:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 8000924:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000928:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800092a:	1d3b      	adds	r3, r7, #4
 800092c:	2201      	movs	r2, #1
 800092e:	4619      	mov	r1, r3
 8000930:	4809      	ldr	r0, [pc, #36]	; (8000958 <MX_RTC_Init+0x134>)
 8000932:	f002 fbb3 	bl	800309c <HAL_RTC_SetAlarm_IT>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_RTC_Init+0x11c>
  {
    Error_Handler();
 800093c:	f000 f873 	bl	8000a26 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000940:	2200      	movs	r2, #0
 8000942:	2100      	movs	r1, #0
 8000944:	202a      	movs	r0, #42	; 0x2a
 8000946:	f000 fb94 	bl	8001072 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800094a:	202a      	movs	r0, #42	; 0x2a
 800094c:	f000 fbab 	bl	80010a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE END RTC_Init 2 */

}
 8000950:	bf00      	nop
 8000952:	3748      	adds	r7, #72	; 0x48
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	20000094 	.word	0x20000094
 800095c:	40002800 	.word	0x40002800

08000960 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000964:	4b27      	ldr	r3, [pc, #156]	; (8000a04 <MX_USART2_UART_Init+0xa4>)
 8000966:	4a28      	ldr	r2, [pc, #160]	; (8000a08 <MX_USART2_UART_Init+0xa8>)
 8000968:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800096a:	4b26      	ldr	r3, [pc, #152]	; (8000a04 <MX_USART2_UART_Init+0xa4>)
 800096c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000970:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000972:	4b24      	ldr	r3, [pc, #144]	; (8000a04 <MX_USART2_UART_Init+0xa4>)
 8000974:	2200      	movs	r2, #0
 8000976:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8000978:	4b22      	ldr	r3, [pc, #136]	; (8000a04 <MX_USART2_UART_Init+0xa4>)
 800097a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800097e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000980:	4b20      	ldr	r3, [pc, #128]	; (8000a04 <MX_USART2_UART_Init+0xa4>)
 8000982:	2200      	movs	r2, #0
 8000984:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000986:	4b1f      	ldr	r3, [pc, #124]	; (8000a04 <MX_USART2_UART_Init+0xa4>)
 8000988:	220c      	movs	r2, #12
 800098a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800098c:	4b1d      	ldr	r3, [pc, #116]	; (8000a04 <MX_USART2_UART_Init+0xa4>)
 800098e:	2200      	movs	r2, #0
 8000990:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000992:	4b1c      	ldr	r3, [pc, #112]	; (8000a04 <MX_USART2_UART_Init+0xa4>)
 8000994:	2200      	movs	r2, #0
 8000996:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000998:	4b1a      	ldr	r3, [pc, #104]	; (8000a04 <MX_USART2_UART_Init+0xa4>)
 800099a:	2200      	movs	r2, #0
 800099c:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800099e:	4b19      	ldr	r3, [pc, #100]	; (8000a04 <MX_USART2_UART_Init+0xa4>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80009a4:	4b17      	ldr	r3, [pc, #92]	; (8000a04 <MX_USART2_UART_Init+0xa4>)
 80009a6:	2230      	movs	r2, #48	; 0x30
 80009a8:	629a      	str	r2, [r3, #40]	; 0x28
  huart2.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80009aa:	4b16      	ldr	r3, [pc, #88]	; (8000a04 <MX_USART2_UART_Init+0xa4>)
 80009ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009b0:	63da      	str	r2, [r3, #60]	; 0x3c
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80009b2:	4b14      	ldr	r3, [pc, #80]	; (8000a04 <MX_USART2_UART_Init+0xa4>)
 80009b4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009b8:	641a      	str	r2, [r3, #64]	; 0x40
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009ba:	4812      	ldr	r0, [pc, #72]	; (8000a04 <MX_USART2_UART_Init+0xa4>)
 80009bc:	f002 fdfc 	bl	80035b8 <HAL_UART_Init>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80009c6:	f000 f82e 	bl	8000a26 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009ca:	2100      	movs	r1, #0
 80009cc:	480d      	ldr	r0, [pc, #52]	; (8000a04 <MX_USART2_UART_Init+0xa4>)
 80009ce:	f003 fbf0 	bl	80041b2 <HAL_UARTEx_SetTxFifoThreshold>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80009d8:	f000 f825 	bl	8000a26 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009dc:	2100      	movs	r1, #0
 80009de:	4809      	ldr	r0, [pc, #36]	; (8000a04 <MX_USART2_UART_Init+0xa4>)
 80009e0:	f003 fc25 	bl	800422e <HAL_UARTEx_SetRxFifoThreshold>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 80009ea:	f000 f81c 	bl	8000a26 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80009ee:	4805      	ldr	r0, [pc, #20]	; (8000a04 <MX_USART2_UART_Init+0xa4>)
 80009f0:	f003 fba7 	bl	8004142 <HAL_UARTEx_DisableFifoMode>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <MX_USART2_UART_Init+0x9e>
  {
    Error_Handler();
 80009fa:	f000 f814 	bl	8000a26 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	200000cc 	.word	0x200000cc
 8000a08:	40004400 	.word	0x40004400

08000a0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a10:	2001      	movs	r0, #1
 8000a12:	f7ff fda2 	bl	800055a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a16:	2004      	movs	r0, #4
 8000a18:	f7ff fd9f 	bl	800055a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a1c:	2002      	movs	r0, #2
 8000a1e:	f7ff fd9c 	bl	800055a <LL_AHB2_GRP1_EnableClock>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a22:	bf00      	nop
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a26:	b480      	push	{r7}
 8000a28:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a2a:	b672      	cpsid	i
}
 8000a2c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a2e:	e7fe      	b.n	8000a2e <Error_Handler+0x8>

08000a30 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8000a34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000a3c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000a40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8000a48:	bf00      	nop
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bc80      	pop	{r7}
 8000a4e:	4770      	bx	lr

08000a50 <LL_AHB2_GRP1_EnableClock>:
{
 8000a50:	b480      	push	{r7}
 8000a52:	b085      	sub	sp, #20
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000a58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000a5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000a5e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	4313      	orrs	r3, r2
 8000a66:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000a68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000a6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	4013      	ands	r3, r2
 8000a72:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a74:	68fb      	ldr	r3, [r7, #12]
}
 8000a76:	bf00      	nop
 8000a78:	3714      	adds	r7, #20
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bc80      	pop	{r7}
 8000a7e:	4770      	bx	lr

08000a80 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b085      	sub	sp, #20
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000a88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000a8c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000a8e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4313      	orrs	r3, r2
 8000a96:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000a98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000a9c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000aa4:	68fb      	ldr	r3, [r7, #12]
}
 8000aa6:	bf00      	nop
 8000aa8:	3714      	adds	r7, #20
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bc80      	pop	{r7}
 8000aae:	4770      	bx	lr

08000ab0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab4:	bf00      	nop
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bc80      	pop	{r7}
 8000aba:	4770      	bx	lr

08000abc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b090      	sub	sp, #64	; 0x40
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ac4:	f107 0308 	add.w	r3, r7, #8
 8000ac8:	2238      	movs	r2, #56	; 0x38
 8000aca:	2100      	movs	r1, #0
 8000acc:	4618      	mov	r0, r3
 8000ace:	f005 f885 	bl	8005bdc <memset>
  if(hrtc->Instance==RTC)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a0e      	ldr	r2, [pc, #56]	; (8000b10 <HAL_RTC_MspInit+0x54>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d115      	bne.n	8000b08 <HAL_RTC_MspInit+0x4c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000adc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ae0:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000ae2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ae6:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ae8:	f107 0308 	add.w	r3, r7, #8
 8000aec:	4618      	mov	r0, r3
 8000aee:	f001 ff67 	bl	80029c0 <HAL_RCCEx_PeriphCLKConfig>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8000af8:	f7ff ff95 	bl	8000a26 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000afc:	f7ff ff98 	bl	8000a30 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000b00:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000b04:	f7ff ffbc 	bl	8000a80 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000b08:	bf00      	nop
 8000b0a:	3740      	adds	r7, #64	; 0x40
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	40002800 	.word	0x40002800

08000b14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b096      	sub	sp, #88	; 0x58
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]
 8000b28:	60da      	str	r2, [r3, #12]
 8000b2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b2c:	f107 030c 	add.w	r3, r7, #12
 8000b30:	2238      	movs	r2, #56	; 0x38
 8000b32:	2100      	movs	r1, #0
 8000b34:	4618      	mov	r0, r3
 8000b36:	f005 f851 	bl	8005bdc <memset>
  if(huart->Instance==USART2)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4a17      	ldr	r2, [pc, #92]	; (8000b9c <HAL_UART_MspInit+0x88>)
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d126      	bne.n	8000b92 <HAL_UART_MspInit+0x7e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b44:	2302      	movs	r3, #2
 8000b46:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b48:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8000b4c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b4e:	f107 030c 	add.w	r3, r7, #12
 8000b52:	4618      	mov	r0, r3
 8000b54:	f001 ff34 	bl	80029c0 <HAL_RCCEx_PeriphCLKConfig>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000b5e:	f7ff ff62 	bl	8000a26 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b62:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000b66:	f7ff ff8b 	bl	8000a80 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6a:	2001      	movs	r0, #1
 8000b6c:	f7ff ff70 	bl	8000a50 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_RXA2_Pin;
 8000b70:	230c      	movs	r3, #12
 8000b72:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b74:	2302      	movs	r3, #2
 8000b76:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b80:	2307      	movs	r3, #7
 8000b82:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b84:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000b88:	4619      	mov	r1, r3
 8000b8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b8e:	f000 faa5 	bl	80010dc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b92:	bf00      	nop
 8000b94:	3758      	adds	r7, #88	; 0x58
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40004400 	.word	0x40004400

08000ba0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ba4:	e7fe      	b.n	8000ba4 <NMI_Handler+0x4>

08000ba6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000baa:	e7fe      	b.n	8000baa <HardFault_Handler+0x4>

08000bac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bb0:	e7fe      	b.n	8000bb0 <MemManage_Handler+0x4>

08000bb2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bb2:	b480      	push	{r7}
 8000bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bb6:	e7fe      	b.n	8000bb6 <BusFault_Handler+0x4>

08000bb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bbc:	e7fe      	b.n	8000bbc <UsageFault_Handler+0x4>

08000bbe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bc2:	bf00      	nop
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bc80      	pop	{r7}
 8000bc8:	4770      	bx	lr

08000bca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bce:	bf00      	nop
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bc80      	pop	{r7}
 8000bd4:	4770      	bx	lr

08000bd6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bc80      	pop	{r7}
 8000be0:	4770      	bx	lr

08000be2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000be2:	b580      	push	{r7, lr}
 8000be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000be6:	f000 f951 	bl	8000e8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
	...

08000bf0 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000bf4:	4802      	ldr	r0, [pc, #8]	; (8000c00 <RTC_Alarm_IRQHandler+0x10>)
 8000bf6:	f002 fbb9 	bl	800336c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20000094 	.word	0x20000094

08000c04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  return 1;
 8000c08:	2301      	movs	r3, #1
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bc80      	pop	{r7}
 8000c10:	4770      	bx	lr

08000c12 <_kill>:

int _kill(int pid, int sig)
{
 8000c12:	b580      	push	{r7, lr}
 8000c14:	b082      	sub	sp, #8
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	6078      	str	r0, [r7, #4]
 8000c1a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000c1c:	f004 ffa6 	bl	8005b6c <__errno>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2216      	movs	r2, #22
 8000c24:	601a      	str	r2, [r3, #0]
  return -1;
 8000c26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <_exit>:

void _exit (int status)
{
 8000c32:	b580      	push	{r7, lr}
 8000c34:	b082      	sub	sp, #8
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000c3a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c3e:	6878      	ldr	r0, [r7, #4]
 8000c40:	f7ff ffe7 	bl	8000c12 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000c44:	e7fe      	b.n	8000c44 <_exit+0x12>

08000c46 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c46:	b580      	push	{r7, lr}
 8000c48:	b086      	sub	sp, #24
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	60f8      	str	r0, [r7, #12]
 8000c4e:	60b9      	str	r1, [r7, #8]
 8000c50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c52:	2300      	movs	r3, #0
 8000c54:	617b      	str	r3, [r7, #20]
 8000c56:	e00a      	b.n	8000c6e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c58:	f3af 8000 	nop.w
 8000c5c:	4601      	mov	r1, r0
 8000c5e:	68bb      	ldr	r3, [r7, #8]
 8000c60:	1c5a      	adds	r2, r3, #1
 8000c62:	60ba      	str	r2, [r7, #8]
 8000c64:	b2ca      	uxtb	r2, r1
 8000c66:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	617b      	str	r3, [r7, #20]
 8000c6e:	697a      	ldr	r2, [r7, #20]
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	429a      	cmp	r2, r3
 8000c74:	dbf0      	blt.n	8000c58 <_read+0x12>
  }

  return len;
 8000c76:	687b      	ldr	r3, [r7, #4]
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	3718      	adds	r7, #24
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}

08000c80 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b086      	sub	sp, #24
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	60f8      	str	r0, [r7, #12]
 8000c88:	60b9      	str	r1, [r7, #8]
 8000c8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	617b      	str	r3, [r7, #20]
 8000c90:	e009      	b.n	8000ca6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c92:	68bb      	ldr	r3, [r7, #8]
 8000c94:	1c5a      	adds	r2, r3, #1
 8000c96:	60ba      	str	r2, [r7, #8]
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	617b      	str	r3, [r7, #20]
 8000ca6:	697a      	ldr	r2, [r7, #20]
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	429a      	cmp	r2, r3
 8000cac:	dbf1      	blt.n	8000c92 <_write+0x12>
  }
  return len;
 8000cae:	687b      	ldr	r3, [r7, #4]
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3718      	adds	r7, #24
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <_close>:

int _close(int file)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cc0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	370c      	adds	r7, #12
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bc80      	pop	{r7}
 8000ccc:	4770      	bx	lr

08000cce <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cce:	b480      	push	{r7}
 8000cd0:	b083      	sub	sp, #12
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	6078      	str	r0, [r7, #4]
 8000cd6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cde:	605a      	str	r2, [r3, #4]
  return 0;
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	370c      	adds	r7, #12
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bc80      	pop	{r7}
 8000cea:	4770      	bx	lr

08000cec <_isatty>:

int _isatty(int file)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cf4:	2301      	movs	r3, #1
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	370c      	adds	r7, #12
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bc80      	pop	{r7}
 8000cfe:	4770      	bx	lr

08000d00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b085      	sub	sp, #20
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	60f8      	str	r0, [r7, #12]
 8000d08:	60b9      	str	r1, [r7, #8]
 8000d0a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d0c:	2300      	movs	r3, #0
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3714      	adds	r7, #20
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bc80      	pop	{r7}
 8000d16:	4770      	bx	lr

08000d18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b086      	sub	sp, #24
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d20:	4a14      	ldr	r2, [pc, #80]	; (8000d74 <_sbrk+0x5c>)
 8000d22:	4b15      	ldr	r3, [pc, #84]	; (8000d78 <_sbrk+0x60>)
 8000d24:	1ad3      	subs	r3, r2, r3
 8000d26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d2c:	4b13      	ldr	r3, [pc, #76]	; (8000d7c <_sbrk+0x64>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d102      	bne.n	8000d3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d34:	4b11      	ldr	r3, [pc, #68]	; (8000d7c <_sbrk+0x64>)
 8000d36:	4a12      	ldr	r2, [pc, #72]	; (8000d80 <_sbrk+0x68>)
 8000d38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d3a:	4b10      	ldr	r3, [pc, #64]	; (8000d7c <_sbrk+0x64>)
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4413      	add	r3, r2
 8000d42:	693a      	ldr	r2, [r7, #16]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d207      	bcs.n	8000d58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d48:	f004 ff10 	bl	8005b6c <__errno>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	220c      	movs	r2, #12
 8000d50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d56:	e009      	b.n	8000d6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d58:	4b08      	ldr	r3, [pc, #32]	; (8000d7c <_sbrk+0x64>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d5e:	4b07      	ldr	r3, [pc, #28]	; (8000d7c <_sbrk+0x64>)
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	4413      	add	r3, r2
 8000d66:	4a05      	ldr	r2, [pc, #20]	; (8000d7c <_sbrk+0x64>)
 8000d68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d6a:	68fb      	ldr	r3, [r7, #12]
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	3718      	adds	r7, #24
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	20008000 	.word	0x20008000
 8000d78:	00000400 	.word	0x00000400
 8000d7c:	20000160 	.word	0x20000160
 8000d80:	20001e60 	.word	0x20001e60

08000d84 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d84:	480d      	ldr	r0, [pc, #52]	; (8000dbc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d86:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d88:	f7ff fbcc 	bl	8000524 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d8c:	480c      	ldr	r0, [pc, #48]	; (8000dc0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d8e:	490d      	ldr	r1, [pc, #52]	; (8000dc4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d90:	4a0d      	ldr	r2, [pc, #52]	; (8000dc8 <LoopForever+0xe>)
  movs r3, #0
 8000d92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d94:	e002      	b.n	8000d9c <LoopCopyDataInit>

08000d96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d9a:	3304      	adds	r3, #4

08000d9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000da0:	d3f9      	bcc.n	8000d96 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000da2:	4a0a      	ldr	r2, [pc, #40]	; (8000dcc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000da4:	4c0a      	ldr	r4, [pc, #40]	; (8000dd0 <LoopForever+0x16>)
  movs r3, #0
 8000da6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000da8:	e001      	b.n	8000dae <LoopFillZerobss>

08000daa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000daa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dac:	3204      	adds	r2, #4

08000dae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000db0:	d3fb      	bcc.n	8000daa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000db2:	f004 fee1 	bl	8005b78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000db6:	f7ff fc17 	bl	80005e8 <main>

08000dba <LoopForever>:

LoopForever:
    b LoopForever
 8000dba:	e7fe      	b.n	8000dba <LoopForever>
  ldr   r0, =_estack
 8000dbc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000dc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dc4:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000dc8:	08007618 	.word	0x08007618
  ldr r2, =_sbss
 8000dcc:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000dd0:	20001e60 	.word	0x20001e60

08000dd4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000dd4:	e7fe      	b.n	8000dd4 <ADC_IRQHandler>
	...

08000dd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b082      	sub	sp, #8
 8000ddc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000dde:	2300      	movs	r3, #0
 8000de0:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000de2:	2003      	movs	r0, #3
 8000de4:	f000 f93a 	bl	800105c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000de8:	f001 fc0c 	bl	8002604 <HAL_RCC_GetHCLKFreq>
 8000dec:	4603      	mov	r3, r0
 8000dee:	4a09      	ldr	r2, [pc, #36]	; (8000e14 <HAL_Init+0x3c>)
 8000df0:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000df2:	2000      	movs	r0, #0
 8000df4:	f000 f810 	bl	8000e18 <HAL_InitTick>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d002      	beq.n	8000e04 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	71fb      	strb	r3, [r7, #7]
 8000e02:	e001      	b.n	8000e08 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e04:	f7ff fe54 	bl	8000ab0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e08:	79fb      	ldrb	r3, [r7, #7]
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	20000000 	.word	0x20000000

08000e18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e20:	2300      	movs	r3, #0
 8000e22:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000e24:	4b17      	ldr	r3, [pc, #92]	; (8000e84 <HAL_InitTick+0x6c>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d024      	beq.n	8000e76 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000e2c:	f001 fbea 	bl	8002604 <HAL_RCC_GetHCLKFreq>
 8000e30:	4602      	mov	r2, r0
 8000e32:	4b14      	ldr	r3, [pc, #80]	; (8000e84 <HAL_InitTick+0x6c>)
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	4619      	mov	r1, r3
 8000e38:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e3c:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e44:	4618      	mov	r0, r3
 8000e46:	f000 f93c 	bl	80010c2 <HAL_SYSTICK_Config>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d10f      	bne.n	8000e70 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2b0f      	cmp	r3, #15
 8000e54:	d809      	bhi.n	8000e6a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e56:	2200      	movs	r2, #0
 8000e58:	6879      	ldr	r1, [r7, #4]
 8000e5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e5e:	f000 f908 	bl	8001072 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e62:	4a09      	ldr	r2, [pc, #36]	; (8000e88 <HAL_InitTick+0x70>)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6013      	str	r3, [r2, #0]
 8000e68:	e007      	b.n	8000e7a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	73fb      	strb	r3, [r7, #15]
 8000e6e:	e004      	b.n	8000e7a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e70:	2301      	movs	r3, #1
 8000e72:	73fb      	strb	r3, [r7, #15]
 8000e74:	e001      	b.n	8000e7a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e76:	2301      	movs	r3, #1
 8000e78:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3710      	adds	r7, #16
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	20000008 	.word	0x20000008
 8000e88:	20000004 	.word	0x20000004

08000e8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e90:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <HAL_IncTick+0x1c>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	461a      	mov	r2, r3
 8000e96:	4b05      	ldr	r3, [pc, #20]	; (8000eac <HAL_IncTick+0x20>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4413      	add	r3, r2
 8000e9c:	4a03      	ldr	r2, [pc, #12]	; (8000eac <HAL_IncTick+0x20>)
 8000e9e:	6013      	str	r3, [r2, #0]
}
 8000ea0:	bf00      	nop
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bc80      	pop	{r7}
 8000ea6:	4770      	bx	lr
 8000ea8:	20000008 	.word	0x20000008
 8000eac:	20000164 	.word	0x20000164

08000eb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000eb4:	4b02      	ldr	r3, [pc, #8]	; (8000ec0 <HAL_GetTick+0x10>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr
 8000ec0:	20000164 	.word	0x20000164

08000ec4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	f003 0307 	and.w	r3, r3, #7
 8000ed2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ed4:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed6:	68db      	ldr	r3, [r3, #12]
 8000ed8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eda:	68ba      	ldr	r2, [r7, #8]
 8000edc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000eec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ef0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ef4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ef6:	4a04      	ldr	r2, [pc, #16]	; (8000f08 <__NVIC_SetPriorityGrouping+0x44>)
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	60d3      	str	r3, [r2, #12]
}
 8000efc:	bf00      	nop
 8000efe:	3714      	adds	r7, #20
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bc80      	pop	{r7}
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f10:	4b04      	ldr	r3, [pc, #16]	; (8000f24 <__NVIC_GetPriorityGrouping+0x18>)
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	0a1b      	lsrs	r3, r3, #8
 8000f16:	f003 0307 	and.w	r3, r3, #7
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bc80      	pop	{r7}
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	e000ed00 	.word	0xe000ed00

08000f28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	db0b      	blt.n	8000f52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	f003 021f 	and.w	r2, r3, #31
 8000f40:	4906      	ldr	r1, [pc, #24]	; (8000f5c <__NVIC_EnableIRQ+0x34>)
 8000f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f46:	095b      	lsrs	r3, r3, #5
 8000f48:	2001      	movs	r0, #1
 8000f4a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f52:	bf00      	nop
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bc80      	pop	{r7}
 8000f5a:	4770      	bx	lr
 8000f5c:	e000e100 	.word	0xe000e100

08000f60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4603      	mov	r3, r0
 8000f68:	6039      	str	r1, [r7, #0]
 8000f6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	db0a      	blt.n	8000f8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	b2da      	uxtb	r2, r3
 8000f78:	490c      	ldr	r1, [pc, #48]	; (8000fac <__NVIC_SetPriority+0x4c>)
 8000f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7e:	0112      	lsls	r2, r2, #4
 8000f80:	b2d2      	uxtb	r2, r2
 8000f82:	440b      	add	r3, r1
 8000f84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f88:	e00a      	b.n	8000fa0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	4908      	ldr	r1, [pc, #32]	; (8000fb0 <__NVIC_SetPriority+0x50>)
 8000f90:	79fb      	ldrb	r3, [r7, #7]
 8000f92:	f003 030f 	and.w	r3, r3, #15
 8000f96:	3b04      	subs	r3, #4
 8000f98:	0112      	lsls	r2, r2, #4
 8000f9a:	b2d2      	uxtb	r2, r2
 8000f9c:	440b      	add	r3, r1
 8000f9e:	761a      	strb	r2, [r3, #24]
}
 8000fa0:	bf00      	nop
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bc80      	pop	{r7}
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	e000e100 	.word	0xe000e100
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b089      	sub	sp, #36	; 0x24
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	60f8      	str	r0, [r7, #12]
 8000fbc:	60b9      	str	r1, [r7, #8]
 8000fbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	f003 0307 	and.w	r3, r3, #7
 8000fc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	f1c3 0307 	rsb	r3, r3, #7
 8000fce:	2b04      	cmp	r3, #4
 8000fd0:	bf28      	it	cs
 8000fd2:	2304      	movcs	r3, #4
 8000fd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	3304      	adds	r3, #4
 8000fda:	2b06      	cmp	r3, #6
 8000fdc:	d902      	bls.n	8000fe4 <NVIC_EncodePriority+0x30>
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	3b03      	subs	r3, #3
 8000fe2:	e000      	b.n	8000fe6 <NVIC_EncodePriority+0x32>
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff2:	43da      	mvns	r2, r3
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	401a      	ands	r2, r3
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ffc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	fa01 f303 	lsl.w	r3, r1, r3
 8001006:	43d9      	mvns	r1, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800100c:	4313      	orrs	r3, r2
         );
}
 800100e:	4618      	mov	r0, r3
 8001010:	3724      	adds	r7, #36	; 0x24
 8001012:	46bd      	mov	sp, r7
 8001014:	bc80      	pop	{r7}
 8001016:	4770      	bx	lr

08001018 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3b01      	subs	r3, #1
 8001024:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001028:	d301      	bcc.n	800102e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800102a:	2301      	movs	r3, #1
 800102c:	e00f      	b.n	800104e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800102e:	4a0a      	ldr	r2, [pc, #40]	; (8001058 <SysTick_Config+0x40>)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	3b01      	subs	r3, #1
 8001034:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001036:	210f      	movs	r1, #15
 8001038:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800103c:	f7ff ff90 	bl	8000f60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001040:	4b05      	ldr	r3, [pc, #20]	; (8001058 <SysTick_Config+0x40>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001046:	4b04      	ldr	r3, [pc, #16]	; (8001058 <SysTick_Config+0x40>)
 8001048:	2207      	movs	r2, #7
 800104a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800104c:	2300      	movs	r3, #0
}
 800104e:	4618      	mov	r0, r3
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	e000e010 	.word	0xe000e010

0800105c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f7ff ff2d 	bl	8000ec4 <__NVIC_SetPriorityGrouping>
}
 800106a:	bf00      	nop
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001072:	b580      	push	{r7, lr}
 8001074:	b086      	sub	sp, #24
 8001076:	af00      	add	r7, sp, #0
 8001078:	4603      	mov	r3, r0
 800107a:	60b9      	str	r1, [r7, #8]
 800107c:	607a      	str	r2, [r7, #4]
 800107e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001080:	f7ff ff44 	bl	8000f0c <__NVIC_GetPriorityGrouping>
 8001084:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	68b9      	ldr	r1, [r7, #8]
 800108a:	6978      	ldr	r0, [r7, #20]
 800108c:	f7ff ff92 	bl	8000fb4 <NVIC_EncodePriority>
 8001090:	4602      	mov	r2, r0
 8001092:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001096:	4611      	mov	r1, r2
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff ff61 	bl	8000f60 <__NVIC_SetPriority>
}
 800109e:	bf00      	nop
 80010a0:	3718      	adds	r7, #24
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b082      	sub	sp, #8
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	4603      	mov	r3, r0
 80010ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff ff37 	bl	8000f28 <__NVIC_EnableIRQ>
}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f7ff ffa4 	bl	8001018 <SysTick_Config>
 80010d0:	4603      	mov	r3, r0
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
	...

080010dc <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010dc:	b480      	push	{r7}
 80010de:	b087      	sub	sp, #28
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010e6:	2300      	movs	r3, #0
 80010e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ea:	e140      	b.n	800136e <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	2101      	movs	r1, #1
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	fa01 f303 	lsl.w	r3, r1, r3
 80010f8:	4013      	ands	r3, r2
 80010fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	f000 8132 	beq.w	8001368 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f003 0303 	and.w	r3, r3, #3
 800110c:	2b01      	cmp	r3, #1
 800110e:	d005      	beq.n	800111c <HAL_GPIO_Init+0x40>
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	f003 0303 	and.w	r3, r3, #3
 8001118:	2b02      	cmp	r3, #2
 800111a:	d130      	bne.n	800117e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	689b      	ldr	r3, [r3, #8]
 8001120:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	2203      	movs	r2, #3
 8001128:	fa02 f303 	lsl.w	r3, r2, r3
 800112c:	43db      	mvns	r3, r3
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	4013      	ands	r3, r2
 8001132:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	68da      	ldr	r2, [r3, #12]
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	693a      	ldr	r2, [r7, #16]
 8001142:	4313      	orrs	r3, r2
 8001144:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001152:	2201      	movs	r2, #1
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	43db      	mvns	r3, r3
 800115c:	693a      	ldr	r2, [r7, #16]
 800115e:	4013      	ands	r3, r2
 8001160:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	091b      	lsrs	r3, r3, #4
 8001168:	f003 0201 	and.w	r2, r3, #1
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	4313      	orrs	r3, r2
 8001176:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	f003 0303 	and.w	r3, r3, #3
 8001186:	2b03      	cmp	r3, #3
 8001188:	d017      	beq.n	80011ba <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	68db      	ldr	r3, [r3, #12]
 800118e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	2203      	movs	r2, #3
 8001196:	fa02 f303 	lsl.w	r3, r2, r3
 800119a:	43db      	mvns	r3, r3
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	4013      	ands	r3, r2
 80011a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	689a      	ldr	r2, [r3, #8]
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	f003 0303 	and.w	r3, r3, #3
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d123      	bne.n	800120e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	08da      	lsrs	r2, r3, #3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	3208      	adds	r2, #8
 80011ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	f003 0307 	and.w	r3, r3, #7
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	220f      	movs	r2, #15
 80011de:	fa02 f303 	lsl.w	r3, r2, r3
 80011e2:	43db      	mvns	r3, r3
 80011e4:	693a      	ldr	r2, [r7, #16]
 80011e6:	4013      	ands	r3, r2
 80011e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	691a      	ldr	r2, [r3, #16]
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	f003 0307 	and.w	r3, r3, #7
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	08da      	lsrs	r2, r3, #3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	3208      	adds	r2, #8
 8001208:	6939      	ldr	r1, [r7, #16]
 800120a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	2203      	movs	r2, #3
 800121a:	fa02 f303 	lsl.w	r3, r2, r3
 800121e:	43db      	mvns	r3, r3
 8001220:	693a      	ldr	r2, [r7, #16]
 8001222:	4013      	ands	r3, r2
 8001224:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	f003 0203 	and.w	r2, r3, #3
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	4313      	orrs	r3, r2
 800123a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800124a:	2b00      	cmp	r3, #0
 800124c:	f000 808c 	beq.w	8001368 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001250:	4a4e      	ldr	r2, [pc, #312]	; (800138c <HAL_GPIO_Init+0x2b0>)
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	089b      	lsrs	r3, r3, #2
 8001256:	3302      	adds	r3, #2
 8001258:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800125c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	f003 0303 	and.w	r3, r3, #3
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	2207      	movs	r2, #7
 8001268:	fa02 f303 	lsl.w	r3, r2, r3
 800126c:	43db      	mvns	r3, r3
 800126e:	693a      	ldr	r2, [r7, #16]
 8001270:	4013      	ands	r3, r2
 8001272:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800127a:	d00d      	beq.n	8001298 <HAL_GPIO_Init+0x1bc>
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	4a44      	ldr	r2, [pc, #272]	; (8001390 <HAL_GPIO_Init+0x2b4>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d007      	beq.n	8001294 <HAL_GPIO_Init+0x1b8>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	4a43      	ldr	r2, [pc, #268]	; (8001394 <HAL_GPIO_Init+0x2b8>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d101      	bne.n	8001290 <HAL_GPIO_Init+0x1b4>
 800128c:	2302      	movs	r3, #2
 800128e:	e004      	b.n	800129a <HAL_GPIO_Init+0x1be>
 8001290:	2307      	movs	r3, #7
 8001292:	e002      	b.n	800129a <HAL_GPIO_Init+0x1be>
 8001294:	2301      	movs	r3, #1
 8001296:	e000      	b.n	800129a <HAL_GPIO_Init+0x1be>
 8001298:	2300      	movs	r3, #0
 800129a:	697a      	ldr	r2, [r7, #20]
 800129c:	f002 0203 	and.w	r2, r2, #3
 80012a0:	0092      	lsls	r2, r2, #2
 80012a2:	4093      	lsls	r3, r2
 80012a4:	693a      	ldr	r2, [r7, #16]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012aa:	4938      	ldr	r1, [pc, #224]	; (800138c <HAL_GPIO_Init+0x2b0>)
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	089b      	lsrs	r3, r3, #2
 80012b0:	3302      	adds	r3, #2
 80012b2:	693a      	ldr	r2, [r7, #16]
 80012b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012b8:	4b37      	ldr	r3, [pc, #220]	; (8001398 <HAL_GPIO_Init+0x2bc>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	43db      	mvns	r3, r3
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	4013      	ands	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d003      	beq.n	80012dc <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 80012d4:	693a      	ldr	r2, [r7, #16]
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	4313      	orrs	r3, r2
 80012da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012dc:	4a2e      	ldr	r2, [pc, #184]	; (8001398 <HAL_GPIO_Init+0x2bc>)
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80012e2:	4b2d      	ldr	r3, [pc, #180]	; (8001398 <HAL_GPIO_Init+0x2bc>)
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	43db      	mvns	r3, r3
 80012ec:	693a      	ldr	r2, [r7, #16]
 80012ee:	4013      	ands	r3, r2
 80012f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d003      	beq.n	8001306 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80012fe:	693a      	ldr	r2, [r7, #16]
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	4313      	orrs	r3, r2
 8001304:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001306:	4a24      	ldr	r2, [pc, #144]	; (8001398 <HAL_GPIO_Init+0x2bc>)
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 800130c:	4b22      	ldr	r3, [pc, #136]	; (8001398 <HAL_GPIO_Init+0x2bc>)
 800130e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001312:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	43db      	mvns	r3, r3
 8001318:	693a      	ldr	r2, [r7, #16]
 800131a:	4013      	ands	r3, r2
 800131c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001326:	2b00      	cmp	r3, #0
 8001328:	d003      	beq.n	8001332 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 800132a:	693a      	ldr	r2, [r7, #16]
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	4313      	orrs	r3, r2
 8001330:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8001332:	4a19      	ldr	r2, [pc, #100]	; (8001398 <HAL_GPIO_Init+0x2bc>)
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 800133a:	4b17      	ldr	r3, [pc, #92]	; (8001398 <HAL_GPIO_Init+0x2bc>)
 800133c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001340:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	43db      	mvns	r3, r3
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	4013      	ands	r3, r2
 800134a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001354:	2b00      	cmp	r3, #0
 8001356:	d003      	beq.n	8001360 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001358:	693a      	ldr	r2, [r7, #16]
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	4313      	orrs	r3, r2
 800135e:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8001360:	4a0d      	ldr	r2, [pc, #52]	; (8001398 <HAL_GPIO_Init+0x2bc>)
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	3301      	adds	r3, #1
 800136c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	fa22 f303 	lsr.w	r3, r2, r3
 8001378:	2b00      	cmp	r3, #0
 800137a:	f47f aeb7 	bne.w	80010ec <HAL_GPIO_Init+0x10>
  }
}
 800137e:	bf00      	nop
 8001380:	bf00      	nop
 8001382:	371c      	adds	r7, #28
 8001384:	46bd      	mov	sp, r7
 8001386:	bc80      	pop	{r7}
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	40010000 	.word	0x40010000
 8001390:	48000400 	.word	0x48000400
 8001394:	48000800 	.word	0x48000800
 8001398:	58000800 	.word	0x58000800

0800139c <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800139c:	b480      	push	{r7}
 800139e:	b087      	sub	sp, #28
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013a6:	2300      	movs	r3, #0
 80013a8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80013aa:	e0af      	b.n	800150c <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80013ac:	2201      	movs	r2, #1
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	fa02 f303 	lsl.w	r3, r2, r3
 80013b4:	683a      	ldr	r2, [r7, #0]
 80013b6:	4013      	ands	r3, r2
 80013b8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	f000 80a2 	beq.w	8001506 <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80013c2:	4a59      	ldr	r2, [pc, #356]	; (8001528 <HAL_GPIO_DeInit+0x18c>)
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	089b      	lsrs	r3, r3, #2
 80013c8:	3302      	adds	r3, #2
 80013ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ce:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	f003 0303 	and.w	r3, r3, #3
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	2207      	movs	r2, #7
 80013da:	fa02 f303 	lsl.w	r3, r2, r3
 80013de:	68fa      	ldr	r2, [r7, #12]
 80013e0:	4013      	ands	r3, r2
 80013e2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80013ea:	d00d      	beq.n	8001408 <HAL_GPIO_DeInit+0x6c>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	4a4f      	ldr	r2, [pc, #316]	; (800152c <HAL_GPIO_DeInit+0x190>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d007      	beq.n	8001404 <HAL_GPIO_DeInit+0x68>
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	4a4e      	ldr	r2, [pc, #312]	; (8001530 <HAL_GPIO_DeInit+0x194>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d101      	bne.n	8001400 <HAL_GPIO_DeInit+0x64>
 80013fc:	2302      	movs	r3, #2
 80013fe:	e004      	b.n	800140a <HAL_GPIO_DeInit+0x6e>
 8001400:	2307      	movs	r3, #7
 8001402:	e002      	b.n	800140a <HAL_GPIO_DeInit+0x6e>
 8001404:	2301      	movs	r3, #1
 8001406:	e000      	b.n	800140a <HAL_GPIO_DeInit+0x6e>
 8001408:	2300      	movs	r3, #0
 800140a:	697a      	ldr	r2, [r7, #20]
 800140c:	f002 0203 	and.w	r2, r2, #3
 8001410:	0092      	lsls	r2, r2, #2
 8001412:	4093      	lsls	r3, r2
 8001414:	68fa      	ldr	r2, [r7, #12]
 8001416:	429a      	cmp	r2, r3
 8001418:	d136      	bne.n	8001488 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 800141a:	4b46      	ldr	r3, [pc, #280]	; (8001534 <HAL_GPIO_DeInit+0x198>)
 800141c:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	43db      	mvns	r3, r3
 8001424:	4943      	ldr	r1, [pc, #268]	; (8001534 <HAL_GPIO_DeInit+0x198>)
 8001426:	4013      	ands	r3, r2
 8001428:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 800142c:	4b41      	ldr	r3, [pc, #260]	; (8001534 <HAL_GPIO_DeInit+0x198>)
 800142e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8001432:	693b      	ldr	r3, [r7, #16]
 8001434:	43db      	mvns	r3, r3
 8001436:	493f      	ldr	r1, [pc, #252]	; (8001534 <HAL_GPIO_DeInit+0x198>)
 8001438:	4013      	ands	r3, r2
 800143a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800143e:	4b3d      	ldr	r3, [pc, #244]	; (8001534 <HAL_GPIO_DeInit+0x198>)
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	43db      	mvns	r3, r3
 8001446:	493b      	ldr	r1, [pc, #236]	; (8001534 <HAL_GPIO_DeInit+0x198>)
 8001448:	4013      	ands	r3, r2
 800144a:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 800144c:	4b39      	ldr	r3, [pc, #228]	; (8001534 <HAL_GPIO_DeInit+0x198>)
 800144e:	685a      	ldr	r2, [r3, #4]
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	43db      	mvns	r3, r3
 8001454:	4937      	ldr	r1, [pc, #220]	; (8001534 <HAL_GPIO_DeInit+0x198>)
 8001456:	4013      	ands	r3, r2
 8001458:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	f003 0303 	and.w	r3, r3, #3
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	2207      	movs	r2, #7
 8001464:	fa02 f303 	lsl.w	r3, r2, r3
 8001468:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800146a:	4a2f      	ldr	r2, [pc, #188]	; (8001528 <HAL_GPIO_DeInit+0x18c>)
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	089b      	lsrs	r3, r3, #2
 8001470:	3302      	adds	r3, #2
 8001472:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	43da      	mvns	r2, r3
 800147a:	482b      	ldr	r0, [pc, #172]	; (8001528 <HAL_GPIO_DeInit+0x18c>)
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	089b      	lsrs	r3, r3, #2
 8001480:	400a      	ands	r2, r1
 8001482:	3302      	adds	r3, #2
 8001484:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	2103      	movs	r1, #3
 8001492:	fa01 f303 	lsl.w	r3, r1, r3
 8001496:	431a      	orrs	r2, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	08da      	lsrs	r2, r3, #3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	3208      	adds	r2, #8
 80014a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	f003 0307 	and.w	r3, r3, #7
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	220f      	movs	r2, #15
 80014b2:	fa02 f303 	lsl.w	r3, r2, r3
 80014b6:	43db      	mvns	r3, r3
 80014b8:	697a      	ldr	r2, [r7, #20]
 80014ba:	08d2      	lsrs	r2, r2, #3
 80014bc:	4019      	ands	r1, r3
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	3208      	adds	r2, #8
 80014c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	689a      	ldr	r2, [r3, #8]
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	005b      	lsls	r3, r3, #1
 80014ce:	2103      	movs	r1, #3
 80014d0:	fa01 f303 	lsl.w	r3, r1, r3
 80014d4:	43db      	mvns	r3, r3
 80014d6:	401a      	ands	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	685a      	ldr	r2, [r3, #4]
 80014e0:	2101      	movs	r1, #1
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	fa01 f303 	lsl.w	r3, r1, r3
 80014e8:	43db      	mvns	r3, r3
 80014ea:	401a      	ands	r2, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	68da      	ldr	r2, [r3, #12]
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	005b      	lsls	r3, r3, #1
 80014f8:	2103      	movs	r1, #3
 80014fa:	fa01 f303 	lsl.w	r3, r1, r3
 80014fe:	43db      	mvns	r3, r3
 8001500:	401a      	ands	r2, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	60da      	str	r2, [r3, #12]
    }

    position++;
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	3301      	adds	r3, #1
 800150a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800150c:	683a      	ldr	r2, [r7, #0]
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	fa22 f303 	lsr.w	r3, r2, r3
 8001514:	2b00      	cmp	r3, #0
 8001516:	f47f af49 	bne.w	80013ac <HAL_GPIO_DeInit+0x10>
  }
}
 800151a:	bf00      	nop
 800151c:	bf00      	nop
 800151e:	371c      	adds	r7, #28
 8001520:	46bd      	mov	sp, r7
 8001522:	bc80      	pop	{r7}
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	40010000 	.word	0x40010000
 800152c:	48000400 	.word	0x48000400
 8001530:	48000800 	.word	0x48000800
 8001534:	58000800 	.word	0x58000800

08001538 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	460b      	mov	r3, r1
 8001542:	807b      	strh	r3, [r7, #2]
 8001544:	4613      	mov	r3, r2
 8001546:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001548:	787b      	ldrb	r3, [r7, #1]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d003      	beq.n	8001556 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800154e:	887a      	ldrh	r2, [r7, #2]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001554:	e002      	b.n	800155c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001556:	887a      	ldrh	r2, [r7, #2]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	bc80      	pop	{r7}
 8001564:	4770      	bx	lr
	...

08001568 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800156c:	4b04      	ldr	r3, [pc, #16]	; (8001580 <HAL_PWR_EnableBkUpAccess+0x18>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a03      	ldr	r2, [pc, #12]	; (8001580 <HAL_PWR_EnableBkUpAccess+0x18>)
 8001572:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001576:	6013      	str	r3, [r2, #0]
}
 8001578:	bf00      	nop
 800157a:	46bd      	mov	sp, r7
 800157c:	bc80      	pop	{r7}
 800157e:	4770      	bx	lr
 8001580:	58000400 	.word	0x58000400

08001584 <LL_PWR_EnableBootC2>:
  *         refer to function @ref LL_PWR_IsActiveFlag_C2BOOTS().
  * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBootC2(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8001588:	4b04      	ldr	r3, [pc, #16]	; (800159c <LL_PWR_EnableBootC2+0x18>)
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	4a03      	ldr	r2, [pc, #12]	; (800159c <LL_PWR_EnableBootC2+0x18>)
 800158e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001592:	60d3      	str	r3, [r2, #12]
}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr
 800159c:	58000400 	.word	0x58000400

080015a0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80015a4:	4b03      	ldr	r3, [pc, #12]	; (80015b4 <HAL_PWREx_GetVoltageRange+0x14>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr
 80015b4:	58000400 	.word	0x58000400

080015b8 <HAL_PWREx_ReleaseCore>:
  *             This parameter can be one of the following values:
  *             @arg PWR_CORE_CPU2: Release the CPU2 from holding.
  * @retval None
  */
void HAL_PWREx_ReleaseCore(uint32_t CPU)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_CORE_HOLD_RELEASE(CPU));

  LL_PWR_EnableBootC2();
 80015c0:	f7ff ffe0 	bl	8001584 <LL_PWR_EnableBootC2>
}
 80015c4:	bf00      	nop
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <LL_PWR_IsEnabledBkUpAccess>:
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80015d0:	4b06      	ldr	r3, [pc, #24]	; (80015ec <LL_PWR_IsEnabledBkUpAccess+0x20>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015dc:	d101      	bne.n	80015e2 <LL_PWR_IsEnabledBkUpAccess+0x16>
 80015de:	2301      	movs	r3, #1
 80015e0:	e000      	b.n	80015e4 <LL_PWR_IsEnabledBkUpAccess+0x18>
 80015e2:	2300      	movs	r3, #0
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bc80      	pop	{r7}
 80015ea:	4770      	bx	lr
 80015ec:	58000400 	.word	0x58000400

080015f0 <LL_RCC_HSE_EnableTcxo>:
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80015f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80015fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001602:	6013      	str	r3, [r2, #0]
}
 8001604:	bf00      	nop
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr

0800160c <LL_RCC_HSE_DisableTcxo>:
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001610:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800161a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800161e:	6013      	str	r3, [r2, #0]
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	bc80      	pop	{r7}
 8001626:	4770      	bx	lr

08001628 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800162c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001636:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800163a:	d101      	bne.n	8001640 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800163c:	2301      	movs	r3, #1
 800163e:	e000      	b.n	8001642 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	46bd      	mov	sp, r7
 8001646:	bc80      	pop	{r7}
 8001648:	4770      	bx	lr

0800164a <LL_RCC_HSE_Enable>:
{
 800164a:	b480      	push	{r7}
 800164c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800164e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001658:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800165c:	6013      	str	r3, [r2, #0]
}
 800165e:	bf00      	nop
 8001660:	46bd      	mov	sp, r7
 8001662:	bc80      	pop	{r7}
 8001664:	4770      	bx	lr

08001666 <LL_RCC_HSE_Disable>:
{
 8001666:	b480      	push	{r7}
 8001668:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800166a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001674:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001678:	6013      	str	r3, [r2, #0]
}
 800167a:	bf00      	nop
 800167c:	46bd      	mov	sp, r7
 800167e:	bc80      	pop	{r7}
 8001680:	4770      	bx	lr

08001682 <LL_RCC_HSE_IsReady>:
{
 8001682:	b480      	push	{r7}
 8001684:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001686:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001690:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001694:	d101      	bne.n	800169a <LL_RCC_HSE_IsReady+0x18>
 8001696:	2301      	movs	r3, #1
 8001698:	e000      	b.n	800169c <LL_RCC_HSE_IsReady+0x1a>
 800169a:	2300      	movs	r3, #0
}
 800169c:	4618      	mov	r0, r3
 800169e:	46bd      	mov	sp, r7
 80016a0:	bc80      	pop	{r7}
 80016a2:	4770      	bx	lr

080016a4 <LL_RCC_HSI_Enable>:
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80016a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80016b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016b6:	6013      	str	r3, [r2, #0]
}
 80016b8:	bf00      	nop
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bc80      	pop	{r7}
 80016be:	4770      	bx	lr

080016c0 <LL_RCC_HSI_Disable>:
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80016c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80016ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80016d2:	6013      	str	r3, [r2, #0]
}
 80016d4:	bf00      	nop
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bc80      	pop	{r7}
 80016da:	4770      	bx	lr

080016dc <LL_RCC_HSI_IsReady>:
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80016e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016ee:	d101      	bne.n	80016f4 <LL_RCC_HSI_IsReady+0x18>
 80016f0:	2301      	movs	r3, #1
 80016f2:	e000      	b.n	80016f6 <LL_RCC_HSI_IsReady+0x1a>
 80016f4:	2300      	movs	r3, #0
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bc80      	pop	{r7}
 80016fc:	4770      	bx	lr

080016fe <LL_RCC_HSI_SetCalibTrimming>:
{
 80016fe:	b480      	push	{r7}
 8001700:	b083      	sub	sp, #12
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001706:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	061b      	lsls	r3, r3, #24
 8001714:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001718:	4313      	orrs	r3, r2
 800171a:	604b      	str	r3, [r1, #4]
}
 800171c:	bf00      	nop
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	bc80      	pop	{r7}
 8001724:	4770      	bx	lr

08001726 <LL_RCC_LSE_IsReady>:
{
 8001726:	b480      	push	{r7}
 8001728:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800172a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800172e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001732:	f003 0302 	and.w	r3, r3, #2
 8001736:	2b02      	cmp	r3, #2
 8001738:	d101      	bne.n	800173e <LL_RCC_LSE_IsReady+0x18>
 800173a:	2301      	movs	r3, #1
 800173c:	e000      	b.n	8001740 <LL_RCC_LSE_IsReady+0x1a>
 800173e:	2300      	movs	r3, #0
}
 8001740:	4618      	mov	r0, r3
 8001742:	46bd      	mov	sp, r7
 8001744:	bc80      	pop	{r7}
 8001746:	4770      	bx	lr

08001748 <LL_RCC_LSI_Enable>:
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 800174c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001750:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001754:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001758:	f043 0301 	orr.w	r3, r3, #1
 800175c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	bc80      	pop	{r7}
 8001766:	4770      	bx	lr

08001768 <LL_RCC_LSI_Disable>:
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800176c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001770:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001774:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001778:	f023 0301 	bic.w	r3, r3, #1
 800177c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001780:	bf00      	nop
 8001782:	46bd      	mov	sp, r7
 8001784:	bc80      	pop	{r7}
 8001786:	4770      	bx	lr

08001788 <LL_RCC_LSI_IsReady>:
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 800178c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001790:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001794:	f003 0302 	and.w	r3, r3, #2
 8001798:	2b02      	cmp	r3, #2
 800179a:	d101      	bne.n	80017a0 <LL_RCC_LSI_IsReady+0x18>
 800179c:	2301      	movs	r3, #1
 800179e:	e000      	b.n	80017a2 <LL_RCC_LSI_IsReady+0x1a>
 80017a0:	2300      	movs	r3, #0
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bc80      	pop	{r7}
 80017a8:	4770      	bx	lr

080017aa <LL_RCC_MSI_Enable>:
{
 80017aa:	b480      	push	{r7}
 80017ac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80017ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	6013      	str	r3, [r2, #0]
}
 80017be:	bf00      	nop
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bc80      	pop	{r7}
 80017c4:	4770      	bx	lr

080017c6 <LL_RCC_MSI_Disable>:
{
 80017c6:	b480      	push	{r7}
 80017c8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80017ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80017d4:	f023 0301 	bic.w	r3, r3, #1
 80017d8:	6013      	str	r3, [r2, #0]
}
 80017da:	bf00      	nop
 80017dc:	46bd      	mov	sp, r7
 80017de:	bc80      	pop	{r7}
 80017e0:	4770      	bx	lr

080017e2 <LL_RCC_MSI_IsReady>:
{
 80017e2:	b480      	push	{r7}
 80017e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80017e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0302 	and.w	r3, r3, #2
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d101      	bne.n	80017f8 <LL_RCC_MSI_IsReady+0x16>
 80017f4:	2301      	movs	r3, #1
 80017f6:	e000      	b.n	80017fa <LL_RCC_MSI_IsReady+0x18>
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bc80      	pop	{r7}
 8001800:	4770      	bx	lr

08001802 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8001802:	b480      	push	{r7}
 8001804:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8001806:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 0308 	and.w	r3, r3, #8
 8001810:	2b08      	cmp	r3, #8
 8001812:	d101      	bne.n	8001818 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8001814:	2301      	movs	r3, #1
 8001816:	e000      	b.n	800181a <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	46bd      	mov	sp, r7
 800181e:	bc80      	pop	{r7}
 8001820:	4770      	bx	lr

08001822 <LL_RCC_MSI_GetRange>:
{
 8001822:	b480      	push	{r7}
 8001824:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8001826:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001830:	4618      	mov	r0, r3
 8001832:	46bd      	mov	sp, r7
 8001834:	bc80      	pop	{r7}
 8001836:	4770      	bx	lr

08001838 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 800183c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001840:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001844:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8001848:	4618      	mov	r0, r3
 800184a:	46bd      	mov	sp, r7
 800184c:	bc80      	pop	{r7}
 800184e:	4770      	bx	lr

08001850 <LL_RCC_MSI_SetCalibTrimming>:
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001858:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	021b      	lsls	r3, r3, #8
 8001866:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800186a:	4313      	orrs	r3, r2
 800186c:	604b      	str	r3, [r1, #4]
}
 800186e:	bf00      	nop
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	bc80      	pop	{r7}
 8001876:	4770      	bx	lr

08001878 <LL_RCC_SetSysClkSource>:
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001880:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	f023 0203 	bic.w	r2, r3, #3
 800188a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4313      	orrs	r3, r2
 8001892:	608b      	str	r3, [r1, #8]
}
 8001894:	bf00      	nop
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	bc80      	pop	{r7}
 800189c:	4770      	bx	lr

0800189e <LL_RCC_GetSysClkSource>:
{
 800189e:	b480      	push	{r7}
 80018a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80018a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	f003 030c 	and.w	r3, r3, #12
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bc80      	pop	{r7}
 80018b2:	4770      	bx	lr

080018b4 <LL_RCC_SetAHBPrescaler>:
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80018bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	608b      	str	r3, [r1, #8]
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bc80      	pop	{r7}
 80018d8:	4770      	bx	lr

080018da <LL_C2_RCC_SetAHBPrescaler>:
{
 80018da:	b480      	push	{r7}
 80018dc:	b083      	sub	sp, #12
 80018de:	af00      	add	r7, sp, #0
 80018e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80018e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018e6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80018ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80018fa:	bf00      	nop
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	bc80      	pop	{r7}
 8001902:	4770      	bx	lr

08001904 <LL_RCC_SetAHB3Prescaler>:
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800190c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001910:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001914:	f023 020f 	bic.w	r2, r3, #15
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	091b      	lsrs	r3, r3, #4
 800191c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001920:	4313      	orrs	r3, r2
 8001922:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr

08001930 <LL_RCC_SetAPB1Prescaler>:
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001938:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001942:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4313      	orrs	r3, r2
 800194a:	608b      	str	r3, [r1, #8]
}
 800194c:	bf00      	nop
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr

08001956 <LL_RCC_SetAPB2Prescaler>:
{
 8001956:	b480      	push	{r7}
 8001958:	b083      	sub	sp, #12
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800195e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001968:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	4313      	orrs	r3, r2
 8001970:	608b      	str	r3, [r1, #8]
}
 8001972:	bf00      	nop
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	bc80      	pop	{r7}
 800197a:	4770      	bx	lr

0800197c <LL_RCC_GetAHBPrescaler>:
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001980:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800198a:	4618      	mov	r0, r3
 800198c:	46bd      	mov	sp, r7
 800198e:	bc80      	pop	{r7}
 8001990:	4770      	bx	lr

08001992 <LL_RCC_GetAHB3Prescaler>:
{
 8001992:	b480      	push	{r7}
 8001994:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001996:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800199a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800199e:	011b      	lsls	r3, r3, #4
 80019a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bc80      	pop	{r7}
 80019aa:	4770      	bx	lr

080019ac <LL_RCC_GetAPB1Prescaler>:
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80019b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	46bd      	mov	sp, r7
 80019be:	bc80      	pop	{r7}
 80019c0:	4770      	bx	lr

080019c2 <LL_RCC_GetAPB2Prescaler>:
{
 80019c2:	b480      	push	{r7}
 80019c4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80019c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr

080019d8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80019dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80019e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80019ea:	6013      	str	r3, [r2, #0]
}
 80019ec:	bf00      	nop
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bc80      	pop	{r7}
 80019f2:	4770      	bx	lr

080019f4 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80019f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a02:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a06:	6013      	str	r3, [r2, #0]
}
 8001a08:	bf00      	nop
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bc80      	pop	{r7}
 8001a0e:	4770      	bx	lr

08001a10 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001a14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a1e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001a22:	d101      	bne.n	8001a28 <LL_RCC_PLL_IsReady+0x18>
 8001a24:	2301      	movs	r3, #1
 8001a26:	e000      	b.n	8001a2a <LL_RCC_PLL_IsReady+0x1a>
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bc80      	pop	{r7}
 8001a30:	4770      	bx	lr

08001a32 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001a32:	b480      	push	{r7}
 8001a34:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001a36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	0a1b      	lsrs	r3, r3, #8
 8001a3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bc80      	pop	{r7}
 8001a48:	4770      	bx	lr

08001a4a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001a4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bc80      	pop	{r7}
 8001a5e:	4770      	bx	lr

08001a60 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001a64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a68:	68db      	ldr	r3, [r3, #12]
 8001a6a:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bc80      	pop	{r7}
 8001a74:	4770      	bx	lr

08001a76 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001a76:	b480      	push	{r7}
 8001a78:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001a7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	f003 0303 	and.w	r3, r3, #3
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bc80      	pop	{r7}
 8001a8a:	4770      	bx	lr

08001a8c <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001a90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a9e:	d101      	bne.n	8001aa4 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e000      	b.n	8001aa6 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bc80      	pop	{r7}
 8001aac:	4770      	bx	lr

08001aae <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8001ab2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ab6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001abe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001ac2:	d101      	bne.n	8001ac8 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e000      	b.n	8001aca <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8001ac8:	2300      	movs	r3, #0
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bc80      	pop	{r7}
 8001ad0:	4770      	bx	lr

08001ad2 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001ad6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ada:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001ade:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ae2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ae6:	d101      	bne.n	8001aec <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e000      	b.n	8001aee <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bc80      	pop	{r7}
 8001af4:	4770      	bx	lr

08001af6 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8001af6:	b480      	push	{r7}
 8001af8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001afa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b04:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001b08:	d101      	bne.n	8001b0e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e000      	b.n	8001b10 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8001b0e:	2300      	movs	r3, #0
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bc80      	pop	{r7}
 8001b16:	4770      	bx	lr

08001b18 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001b1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b26:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001b2a:	d101      	bne.n	8001b30 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e000      	b.n	8001b32 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bc80      	pop	{r7}
 8001b38:	4770      	bx	lr
	...

08001b3c <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b088      	sub	sp, #32
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d101      	bne.n	8001b4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e36f      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b4e:	f7ff fea6 	bl	800189e <LL_RCC_GetSysClkSource>
 8001b52:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b54:	f7ff ff8f 	bl	8001a76 <LL_RCC_PLL_GetMainSource>
 8001b58:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0320 	and.w	r3, r3, #32
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f000 80c4 	beq.w	8001cf0 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d005      	beq.n	8001b7a <HAL_RCC_OscConfig+0x3e>
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	2b0c      	cmp	r3, #12
 8001b72:	d176      	bne.n	8001c62 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d173      	bne.n	8001c62 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6a1b      	ldr	r3, [r3, #32]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d101      	bne.n	8001b86 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e353      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f003 0308 	and.w	r3, r3, #8
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d005      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x68>
 8001b98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ba2:	e006      	b.n	8001bb2 <HAL_RCC_OscConfig+0x76>
 8001ba4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ba8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bac:	091b      	lsrs	r3, r3, #4
 8001bae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d222      	bcs.n	8001bfc <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f000 fd5a 	bl	8002674 <RCC_SetFlashLatencyFromMSIRange>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e331      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001bd4:	f043 0308 	orr.w	r3, r3, #8
 8001bd8:	6013      	str	r3, [r2, #0]
 8001bda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001be8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001bec:	4313      	orrs	r3, r2
 8001bee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7ff fe2b 	bl	8001850 <LL_RCC_MSI_SetCalibTrimming>
 8001bfa:	e021      	b.n	8001c40 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001c06:	f043 0308 	orr.w	r3, r3, #8
 8001c0a:	6013      	str	r3, [r2, #0]
 8001c0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c1a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff fe12 	bl	8001850 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c30:	4618      	mov	r0, r3
 8001c32:	f000 fd1f 	bl	8002674 <RCC_SetFlashLatencyFromMSIRange>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e2f6      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001c40:	f000 fce0 	bl	8002604 <HAL_RCC_GetHCLKFreq>
 8001c44:	4603      	mov	r3, r0
 8001c46:	4aa7      	ldr	r2, [pc, #668]	; (8001ee4 <HAL_RCC_OscConfig+0x3a8>)
 8001c48:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8001c4a:	4ba7      	ldr	r3, [pc, #668]	; (8001ee8 <HAL_RCC_OscConfig+0x3ac>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff f8e2 	bl	8000e18 <HAL_InitTick>
 8001c54:	4603      	mov	r3, r0
 8001c56:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8001c58:	7cfb      	ldrb	r3, [r7, #19]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d047      	beq.n	8001cee <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8001c5e:	7cfb      	ldrb	r3, [r7, #19]
 8001c60:	e2e5      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6a1b      	ldr	r3, [r3, #32]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d02c      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001c6a:	f7ff fd9e 	bl	80017aa <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c6e:	f7ff f91f 	bl	8000eb0 <HAL_GetTick>
 8001c72:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8001c74:	e008      	b.n	8001c88 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c76:	f7ff f91b 	bl	8000eb0 <HAL_GetTick>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	1ad3      	subs	r3, r2, r3
 8001c80:	2b02      	cmp	r3, #2
 8001c82:	d901      	bls.n	8001c88 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8001c84:	2303      	movs	r3, #3
 8001c86:	e2d2      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8001c88:	f7ff fdab 	bl	80017e2 <LL_RCC_MSI_IsReady>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d0f1      	beq.n	8001c76 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001c9c:	f043 0308 	orr.w	r3, r3, #8
 8001ca0:	6013      	str	r3, [r2, #0]
 8001ca2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff fdc7 	bl	8001850 <LL_RCC_MSI_SetCalibTrimming>
 8001cc2:	e015      	b.n	8001cf0 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001cc4:	f7ff fd7f 	bl	80017c6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001cc8:	f7ff f8f2 	bl	8000eb0 <HAL_GetTick>
 8001ccc:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8001cce:	e008      	b.n	8001ce2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001cd0:	f7ff f8ee 	bl	8000eb0 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e2a5      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8001ce2:	f7ff fd7e 	bl	80017e2 <LL_RCC_MSI_IsReady>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d1f1      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x194>
 8001cec:	e000      	b.n	8001cf0 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001cee:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0301 	and.w	r3, r3, #1
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d058      	beq.n	8001dae <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	2b08      	cmp	r3, #8
 8001d00:	d005      	beq.n	8001d0e <HAL_RCC_OscConfig+0x1d2>
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	2b0c      	cmp	r3, #12
 8001d06:	d108      	bne.n	8001d1a <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	2b03      	cmp	r3, #3
 8001d0c:	d105      	bne.n	8001d1a <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d14b      	bne.n	8001dae <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e289      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8001d1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d38:	d102      	bne.n	8001d40 <HAL_RCC_OscConfig+0x204>
 8001d3a:	f7ff fc86 	bl	800164a <LL_RCC_HSE_Enable>
 8001d3e:	e00d      	b.n	8001d5c <HAL_RCC_OscConfig+0x220>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8001d48:	d104      	bne.n	8001d54 <HAL_RCC_OscConfig+0x218>
 8001d4a:	f7ff fc51 	bl	80015f0 <LL_RCC_HSE_EnableTcxo>
 8001d4e:	f7ff fc7c 	bl	800164a <LL_RCC_HSE_Enable>
 8001d52:	e003      	b.n	8001d5c <HAL_RCC_OscConfig+0x220>
 8001d54:	f7ff fc87 	bl	8001666 <LL_RCC_HSE_Disable>
 8001d58:	f7ff fc58 	bl	800160c <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d012      	beq.n	8001d8a <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d64:	f7ff f8a4 	bl	8000eb0 <HAL_GetTick>
 8001d68:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8001d6a:	e008      	b.n	8001d7e <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d6c:	f7ff f8a0 	bl	8000eb0 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b64      	cmp	r3, #100	; 0x64
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e257      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8001d7e:	f7ff fc80 	bl	8001682 <LL_RCC_HSE_IsReady>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d0f1      	beq.n	8001d6c <HAL_RCC_OscConfig+0x230>
 8001d88:	e011      	b.n	8001dae <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d8a:	f7ff f891 	bl	8000eb0 <HAL_GetTick>
 8001d8e:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8001d90:	e008      	b.n	8001da4 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d92:	f7ff f88d 	bl	8000eb0 <HAL_GetTick>
 8001d96:	4602      	mov	r2, r0
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	2b64      	cmp	r3, #100	; 0x64
 8001d9e:	d901      	bls.n	8001da4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001da0:	2303      	movs	r3, #3
 8001da2:	e244      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8001da4:	f7ff fc6d 	bl	8001682 <LL_RCC_HSE_IsReady>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d1f1      	bne.n	8001d92 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d046      	beq.n	8001e48 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	2b04      	cmp	r3, #4
 8001dbe:	d005      	beq.n	8001dcc <HAL_RCC_OscConfig+0x290>
 8001dc0:	69fb      	ldr	r3, [r7, #28]
 8001dc2:	2b0c      	cmp	r3, #12
 8001dc4:	d10e      	bne.n	8001de4 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d10b      	bne.n	8001de4 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d101      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e22a      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	695b      	ldr	r3, [r3, #20]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff fc8e 	bl	80016fe <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001de2:	e031      	b.n	8001e48 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	691b      	ldr	r3, [r3, #16]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d019      	beq.n	8001e20 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dec:	f7ff fc5a 	bl	80016a4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df0:	f7ff f85e 	bl	8000eb0 <HAL_GetTick>
 8001df4:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8001df6:	e008      	b.n	8001e0a <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001df8:	f7ff f85a 	bl	8000eb0 <HAL_GetTick>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e211      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8001e0a:	f7ff fc67 	bl	80016dc <LL_RCC_HSI_IsReady>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d0f1      	beq.n	8001df8 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	695b      	ldr	r3, [r3, #20]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff fc70 	bl	80016fe <LL_RCC_HSI_SetCalibTrimming>
 8001e1e:	e013      	b.n	8001e48 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e20:	f7ff fc4e 	bl	80016c0 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e24:	f7ff f844 	bl	8000eb0 <HAL_GetTick>
 8001e28:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001e2a:	e008      	b.n	8001e3e <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e2c:	f7ff f840 	bl	8000eb0 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e1f7      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8001e3e:	f7ff fc4d 	bl	80016dc <LL_RCC_HSI_IsReady>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d1f1      	bne.n	8001e2c <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0308 	and.w	r3, r3, #8
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d06e      	beq.n	8001f32 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d056      	beq.n	8001f0a <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8001e5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e64:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	69da      	ldr	r2, [r3, #28]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	f003 0310 	and.w	r3, r3, #16
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d031      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f003 0302 	and.w	r3, r3, #2
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d006      	beq.n	8001e8c <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d101      	bne.n	8001e8c <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e1d0      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f003 0301 	and.w	r3, r3, #1
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d013      	beq.n	8001ebe <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8001e96:	f7ff fc67 	bl	8001768 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001e9a:	f7ff f809 	bl	8000eb0 <HAL_GetTick>
 8001e9e:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8001ea0:	e008      	b.n	8001eb4 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ea2:	f7ff f805 	bl	8000eb0 <HAL_GetTick>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	2b11      	cmp	r3, #17
 8001eae:	d901      	bls.n	8001eb4 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e1bc      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8001eb4:	f7ff fc68 	bl	8001788 <LL_RCC_LSI_IsReady>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d1f1      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8001ebe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ec2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ec6:	f023 0210 	bic.w	r2, r3, #16
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	69db      	ldr	r3, [r3, #28]
 8001ece:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ed8:	f7ff fc36 	bl	8001748 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001edc:	f7fe ffe8 	bl	8000eb0 <HAL_GetTick>
 8001ee0:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8001ee2:	e00c      	b.n	8001efe <HAL_RCC_OscConfig+0x3c2>
 8001ee4:	20000000 	.word	0x20000000
 8001ee8:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001eec:	f7fe ffe0 	bl	8000eb0 <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b11      	cmp	r3, #17
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e197      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8001efe:	f7ff fc43 	bl	8001788 <LL_RCC_LSI_IsReady>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d0f1      	beq.n	8001eec <HAL_RCC_OscConfig+0x3b0>
 8001f08:	e013      	b.n	8001f32 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f0a:	f7ff fc2d 	bl	8001768 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f0e:	f7fe ffcf 	bl	8000eb0 <HAL_GetTick>
 8001f12:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8001f14:	e008      	b.n	8001f28 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f16:	f7fe ffcb 	bl	8000eb0 <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	2b11      	cmp	r3, #17
 8001f22:	d901      	bls.n	8001f28 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e182      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8001f28:	f7ff fc2e 	bl	8001788 <LL_RCC_LSI_IsReady>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d1f1      	bne.n	8001f16 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0304 	and.w	r3, r3, #4
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	f000 80d8 	beq.w	80020f0 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001f40:	f7ff fb44 	bl	80015cc <LL_PWR_IsEnabledBkUpAccess>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d113      	bne.n	8001f72 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001f4a:	f7ff fb0d 	bl	8001568 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f4e:	f7fe ffaf 	bl	8000eb0 <HAL_GetTick>
 8001f52:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001f54:	e008      	b.n	8001f68 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f56:	f7fe ffab 	bl	8000eb0 <HAL_GetTick>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d901      	bls.n	8001f68 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8001f64:	2303      	movs	r3, #3
 8001f66:	e162      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001f68:	f7ff fb30 	bl	80015cc <LL_PWR_IsEnabledBkUpAccess>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d0f1      	beq.n	8001f56 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d07b      	beq.n	8002072 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	2b85      	cmp	r3, #133	; 0x85
 8001f80:	d003      	beq.n	8001f8a <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	2b05      	cmp	r3, #5
 8001f88:	d109      	bne.n	8001f9e <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001f8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f92:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f96:	f043 0304 	orr.w	r3, r3, #4
 8001f9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f9e:	f7fe ff87 	bl	8000eb0 <HAL_GetTick>
 8001fa2:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001fa4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001fb0:	f043 0301 	orr.w	r3, r3, #1
 8001fb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8001fb8:	e00a      	b.n	8001fd0 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fba:	f7fe ff79 	bl	8000eb0 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d901      	bls.n	8001fd0 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e12e      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001fd0:	f7ff fba9 	bl	8001726 <LL_RCC_LSE_IsReady>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d0ef      	beq.n	8001fba <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	68db      	ldr	r3, [r3, #12]
 8001fde:	2b81      	cmp	r3, #129	; 0x81
 8001fe0:	d003      	beq.n	8001fea <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	68db      	ldr	r3, [r3, #12]
 8001fe6:	2b85      	cmp	r3, #133	; 0x85
 8001fe8:	d121      	bne.n	800202e <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fea:	f7fe ff61 	bl	8000eb0 <HAL_GetTick>
 8001fee:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001ff0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ff8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ffc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002000:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002004:	e00a      	b.n	800201c <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002006:	f7fe ff53 	bl	8000eb0 <HAL_GetTick>
 800200a:	4602      	mov	r2, r0
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	f241 3288 	movw	r2, #5000	; 0x1388
 8002014:	4293      	cmp	r3, r2
 8002016:	d901      	bls.n	800201c <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8002018:	2303      	movs	r3, #3
 800201a:	e108      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800201c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002020:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002024:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002028:	2b00      	cmp	r3, #0
 800202a:	d0ec      	beq.n	8002006 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800202c:	e060      	b.n	80020f0 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800202e:	f7fe ff3f 	bl	8000eb0 <HAL_GetTick>
 8002032:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002034:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800203c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002040:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002044:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002048:	e00a      	b.n	8002060 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800204a:	f7fe ff31 	bl	8000eb0 <HAL_GetTick>
 800204e:	4602      	mov	r2, r0
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	1ad3      	subs	r3, r2, r3
 8002054:	f241 3288 	movw	r2, #5000	; 0x1388
 8002058:	4293      	cmp	r3, r2
 800205a:	d901      	bls.n	8002060 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 800205c:	2303      	movs	r3, #3
 800205e:	e0e6      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002060:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002064:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002068:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800206c:	2b00      	cmp	r3, #0
 800206e:	d1ec      	bne.n	800204a <HAL_RCC_OscConfig+0x50e>
 8002070:	e03e      	b.n	80020f0 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002072:	f7fe ff1d 	bl	8000eb0 <HAL_GetTick>
 8002076:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002078:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800207c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002080:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002084:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002088:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800208c:	e00a      	b.n	80020a4 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800208e:	f7fe ff0f 	bl	8000eb0 <HAL_GetTick>
 8002092:	4602      	mov	r2, r0
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	f241 3288 	movw	r2, #5000	; 0x1388
 800209c:	4293      	cmp	r3, r2
 800209e:	d901      	bls.n	80020a4 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e0c4      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80020a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d1ec      	bne.n	800208e <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020b4:	f7fe fefc 	bl	8000eb0 <HAL_GetTick>
 80020b8:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80020ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80020c6:	f023 0301 	bic.w	r3, r3, #1
 80020ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80020ce:	e00a      	b.n	80020e6 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020d0:	f7fe feee 	bl	8000eb0 <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	f241 3288 	movw	r2, #5000	; 0x1388
 80020de:	4293      	cmp	r3, r2
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e0a3      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 80020e6:	f7ff fb1e 	bl	8001726 <LL_RCC_LSE_IsReady>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d1ef      	bne.n	80020d0 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	f000 8099 	beq.w	800222c <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	2b0c      	cmp	r3, #12
 80020fe:	d06c      	beq.n	80021da <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002104:	2b02      	cmp	r3, #2
 8002106:	d14b      	bne.n	80021a0 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002108:	f7ff fc74 	bl	80019f4 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800210c:	f7fe fed0 	bl	8000eb0 <HAL_GetTick>
 8002110:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8002112:	e008      	b.n	8002126 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002114:	f7fe fecc 	bl	8000eb0 <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	2b0a      	cmp	r3, #10
 8002120:	d901      	bls.n	8002126 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e083      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8002126:	f7ff fc73 	bl	8001a10 <LL_RCC_PLL_IsReady>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d1f1      	bne.n	8002114 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002130:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002134:	68da      	ldr	r2, [r3, #12]
 8002136:	4b40      	ldr	r3, [pc, #256]	; (8002238 <HAL_RCC_OscConfig+0x6fc>)
 8002138:	4013      	ands	r3, r2
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002142:	4311      	orrs	r1, r2
 8002144:	687a      	ldr	r2, [r7, #4]
 8002146:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002148:	0212      	lsls	r2, r2, #8
 800214a:	4311      	orrs	r1, r2
 800214c:	687a      	ldr	r2, [r7, #4]
 800214e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002150:	4311      	orrs	r1, r2
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002156:	4311      	orrs	r1, r2
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800215c:	430a      	orrs	r2, r1
 800215e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002162:	4313      	orrs	r3, r2
 8002164:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002166:	f7ff fc37 	bl	80019d8 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800216a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002174:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002178:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800217a:	f7fe fe99 	bl	8000eb0 <HAL_GetTick>
 800217e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8002180:	e008      	b.n	8002194 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002182:	f7fe fe95 	bl	8000eb0 <HAL_GetTick>
 8002186:	4602      	mov	r2, r0
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	2b0a      	cmp	r3, #10
 800218e:	d901      	bls.n	8002194 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8002190:	2303      	movs	r3, #3
 8002192:	e04c      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8002194:	f7ff fc3c 	bl	8001a10 <LL_RCC_PLL_IsReady>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d0f1      	beq.n	8002182 <HAL_RCC_OscConfig+0x646>
 800219e:	e045      	b.n	800222c <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021a0:	f7ff fc28 	bl	80019f4 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a4:	f7fe fe84 	bl	8000eb0 <HAL_GetTick>
 80021a8:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80021aa:	e008      	b.n	80021be <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ac:	f7fe fe80 	bl	8000eb0 <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	2b0a      	cmp	r3, #10
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e037      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80021be:	f7ff fc27 	bl	8001a10 <LL_RCC_PLL_IsReady>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d1f1      	bne.n	80021ac <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80021c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021cc:	68da      	ldr	r2, [r3, #12]
 80021ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021d2:	4b1a      	ldr	r3, [pc, #104]	; (800223c <HAL_RCC_OscConfig+0x700>)
 80021d4:	4013      	ands	r3, r2
 80021d6:	60cb      	str	r3, [r1, #12]
 80021d8:	e028      	b.n	800222c <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d101      	bne.n	80021e6 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e023      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80021e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	f003 0203 	and.w	r2, r3, #3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d115      	bne.n	8002228 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002206:	429a      	cmp	r2, r3
 8002208:	d10e      	bne.n	8002228 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002214:	021b      	lsls	r3, r3, #8
 8002216:	429a      	cmp	r2, r3
 8002218:	d106      	bne.n	8002228 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002224:	429a      	cmp	r2, r3
 8002226:	d001      	beq.n	800222c <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	e000      	b.n	800222e <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 800222c:	2300      	movs	r3, #0
}
 800222e:	4618      	mov	r0, r3
 8002230:	3720      	adds	r7, #32
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	11c1808c 	.word	0x11c1808c
 800223c:	eefefffc 	.word	0xeefefffc

08002240 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d101      	bne.n	8002254 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e12c      	b.n	80024ae <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002254:	4b98      	ldr	r3, [pc, #608]	; (80024b8 <HAL_RCC_ClockConfig+0x278>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 0307 	and.w	r3, r3, #7
 800225c:	683a      	ldr	r2, [r7, #0]
 800225e:	429a      	cmp	r2, r3
 8002260:	d91b      	bls.n	800229a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002262:	4b95      	ldr	r3, [pc, #596]	; (80024b8 <HAL_RCC_ClockConfig+0x278>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f023 0207 	bic.w	r2, r3, #7
 800226a:	4993      	ldr	r1, [pc, #588]	; (80024b8 <HAL_RCC_ClockConfig+0x278>)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	4313      	orrs	r3, r2
 8002270:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002272:	f7fe fe1d 	bl	8000eb0 <HAL_GetTick>
 8002276:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002278:	e008      	b.n	800228c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800227a:	f7fe fe19 	bl	8000eb0 <HAL_GetTick>
 800227e:	4602      	mov	r2, r0
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d901      	bls.n	800228c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e110      	b.n	80024ae <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800228c:	4b8a      	ldr	r3, [pc, #552]	; (80024b8 <HAL_RCC_ClockConfig+0x278>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 0307 	and.w	r3, r3, #7
 8002294:	683a      	ldr	r2, [r7, #0]
 8002296:	429a      	cmp	r2, r3
 8002298:	d1ef      	bne.n	800227a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0302 	and.w	r3, r3, #2
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d016      	beq.n	80022d4 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7ff fb02 	bl	80018b4 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80022b0:	f7fe fdfe 	bl	8000eb0 <HAL_GetTick>
 80022b4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80022b8:	f7fe fdfa 	bl	8000eb0 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e0f1      	b.n	80024ae <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80022ca:	f7ff fbdf 	bl	8001a8c <LL_RCC_IsActiveFlag_HPRE>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d0f1      	beq.n	80022b8 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0320 	and.w	r3, r3, #32
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d016      	beq.n	800230e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	695b      	ldr	r3, [r3, #20]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7ff faf8 	bl	80018da <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80022ea:	f7fe fde1 	bl	8000eb0 <HAL_GetTick>
 80022ee:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80022f0:	e008      	b.n	8002304 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80022f2:	f7fe fddd 	bl	8000eb0 <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d901      	bls.n	8002304 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e0d4      	b.n	80024ae <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002304:	f7ff fbd3 	bl	8001aae <LL_RCC_IsActiveFlag_C2HPRE>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d0f1      	beq.n	80022f2 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002316:	2b00      	cmp	r3, #0
 8002318:	d016      	beq.n	8002348 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	699b      	ldr	r3, [r3, #24]
 800231e:	4618      	mov	r0, r3
 8002320:	f7ff faf0 	bl	8001904 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002324:	f7fe fdc4 	bl	8000eb0 <HAL_GetTick>
 8002328:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800232a:	e008      	b.n	800233e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800232c:	f7fe fdc0 	bl	8000eb0 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b02      	cmp	r3, #2
 8002338:	d901      	bls.n	800233e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e0b7      	b.n	80024ae <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800233e:	f7ff fbc8 	bl	8001ad2 <LL_RCC_IsActiveFlag_SHDHPRE>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d0f1      	beq.n	800232c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0304 	and.w	r3, r3, #4
 8002350:	2b00      	cmp	r3, #0
 8002352:	d016      	beq.n	8002382 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	4618      	mov	r0, r3
 800235a:	f7ff fae9 	bl	8001930 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800235e:	f7fe fda7 	bl	8000eb0 <HAL_GetTick>
 8002362:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002364:	e008      	b.n	8002378 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002366:	f7fe fda3 	bl	8000eb0 <HAL_GetTick>
 800236a:	4602      	mov	r2, r0
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	2b02      	cmp	r3, #2
 8002372:	d901      	bls.n	8002378 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8002374:	2303      	movs	r3, #3
 8002376:	e09a      	b.n	80024ae <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002378:	f7ff fbbd 	bl	8001af6 <LL_RCC_IsActiveFlag_PPRE1>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d0f1      	beq.n	8002366 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0308 	and.w	r3, r3, #8
 800238a:	2b00      	cmp	r3, #0
 800238c:	d017      	beq.n	80023be <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	691b      	ldr	r3, [r3, #16]
 8002392:	00db      	lsls	r3, r3, #3
 8002394:	4618      	mov	r0, r3
 8002396:	f7ff fade 	bl	8001956 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800239a:	f7fe fd89 	bl	8000eb0 <HAL_GetTick>
 800239e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80023a0:	e008      	b.n	80023b4 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80023a2:	f7fe fd85 	bl	8000eb0 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d901      	bls.n	80023b4 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80023b0:	2303      	movs	r3, #3
 80023b2:	e07c      	b.n	80024ae <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80023b4:	f7ff fbb0 	bl	8001b18 <LL_RCC_IsActiveFlag_PPRE2>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d0f1      	beq.n	80023a2 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0301 	and.w	r3, r3, #1
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d043      	beq.n	8002452 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d106      	bne.n	80023e0 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80023d2:	f7ff f956 	bl	8001682 <LL_RCC_HSE_IsReady>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d11e      	bne.n	800241a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e066      	b.n	80024ae <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	2b03      	cmp	r3, #3
 80023e6:	d106      	bne.n	80023f6 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80023e8:	f7ff fb12 	bl	8001a10 <LL_RCC_PLL_IsReady>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d113      	bne.n	800241a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e05b      	b.n	80024ae <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d106      	bne.n	800240c <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80023fe:	f7ff f9f0 	bl	80017e2 <LL_RCC_MSI_IsReady>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d108      	bne.n	800241a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e050      	b.n	80024ae <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800240c:	f7ff f966 	bl	80016dc <LL_RCC_HSI_IsReady>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d101      	bne.n	800241a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e049      	b.n	80024ae <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	4618      	mov	r0, r3
 8002420:	f7ff fa2a 	bl	8001878 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002424:	f7fe fd44 	bl	8000eb0 <HAL_GetTick>
 8002428:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800242a:	e00a      	b.n	8002442 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800242c:	f7fe fd40 	bl	8000eb0 <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	f241 3288 	movw	r2, #5000	; 0x1388
 800243a:	4293      	cmp	r3, r2
 800243c:	d901      	bls.n	8002442 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e035      	b.n	80024ae <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002442:	f7ff fa2c 	bl	800189e <LL_RCC_GetSysClkSource>
 8002446:	4602      	mov	r2, r0
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	429a      	cmp	r2, r3
 8002450:	d1ec      	bne.n	800242c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002452:	4b19      	ldr	r3, [pc, #100]	; (80024b8 <HAL_RCC_ClockConfig+0x278>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0307 	and.w	r3, r3, #7
 800245a:	683a      	ldr	r2, [r7, #0]
 800245c:	429a      	cmp	r2, r3
 800245e:	d21b      	bcs.n	8002498 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002460:	4b15      	ldr	r3, [pc, #84]	; (80024b8 <HAL_RCC_ClockConfig+0x278>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f023 0207 	bic.w	r2, r3, #7
 8002468:	4913      	ldr	r1, [pc, #76]	; (80024b8 <HAL_RCC_ClockConfig+0x278>)
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	4313      	orrs	r3, r2
 800246e:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002470:	f7fe fd1e 	bl	8000eb0 <HAL_GetTick>
 8002474:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002476:	e008      	b.n	800248a <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002478:	f7fe fd1a 	bl	8000eb0 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	2b02      	cmp	r3, #2
 8002484:	d901      	bls.n	800248a <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e011      	b.n	80024ae <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800248a:	4b0b      	ldr	r3, [pc, #44]	; (80024b8 <HAL_RCC_ClockConfig+0x278>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0307 	and.w	r3, r3, #7
 8002492:	683a      	ldr	r2, [r7, #0]
 8002494:	429a      	cmp	r2, r3
 8002496:	d1ef      	bne.n	8002478 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002498:	f000 f8b4 	bl	8002604 <HAL_RCC_GetHCLKFreq>
 800249c:	4603      	mov	r3, r0
 800249e:	4a07      	ldr	r2, [pc, #28]	; (80024bc <HAL_RCC_ClockConfig+0x27c>)
 80024a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 80024a2:	4b07      	ldr	r3, [pc, #28]	; (80024c0 <HAL_RCC_ClockConfig+0x280>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7fe fcb6 	bl	8000e18 <HAL_InitTick>
 80024ac:	4603      	mov	r3, r0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	58004000 	.word	0x58004000
 80024bc:	20000000 	.word	0x20000000
 80024c0:	20000004 	.word	0x20000004

080024c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024c4:	b590      	push	{r4, r7, lr}
 80024c6:	b087      	sub	sp, #28
 80024c8:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 80024ca:	2300      	movs	r3, #0
 80024cc:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 80024ce:	2300      	movs	r3, #0
 80024d0:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024d2:	f7ff f9e4 	bl	800189e <LL_RCC_GetSysClkSource>
 80024d6:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024d8:	f7ff facd 	bl	8001a76 <LL_RCC_PLL_GetMainSource>
 80024dc:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d005      	beq.n	80024f0 <HAL_RCC_GetSysClockFreq+0x2c>
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	2b0c      	cmp	r3, #12
 80024e8:	d139      	bne.n	800255e <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d136      	bne.n	800255e <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80024f0:	f7ff f987 	bl	8001802 <LL_RCC_MSI_IsEnabledRangeSelect>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d115      	bne.n	8002526 <HAL_RCC_GetSysClockFreq+0x62>
 80024fa:	f7ff f982 	bl	8001802 <LL_RCC_MSI_IsEnabledRangeSelect>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b01      	cmp	r3, #1
 8002502:	d106      	bne.n	8002512 <HAL_RCC_GetSysClockFreq+0x4e>
 8002504:	f7ff f98d 	bl	8001822 <LL_RCC_MSI_GetRange>
 8002508:	4603      	mov	r3, r0
 800250a:	0a1b      	lsrs	r3, r3, #8
 800250c:	f003 030f 	and.w	r3, r3, #15
 8002510:	e005      	b.n	800251e <HAL_RCC_GetSysClockFreq+0x5a>
 8002512:	f7ff f991 	bl	8001838 <LL_RCC_MSI_GetRangeAfterStandby>
 8002516:	4603      	mov	r3, r0
 8002518:	0a1b      	lsrs	r3, r3, #8
 800251a:	f003 030f 	and.w	r3, r3, #15
 800251e:	4a36      	ldr	r2, [pc, #216]	; (80025f8 <HAL_RCC_GetSysClockFreq+0x134>)
 8002520:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002524:	e014      	b.n	8002550 <HAL_RCC_GetSysClockFreq+0x8c>
 8002526:	f7ff f96c 	bl	8001802 <LL_RCC_MSI_IsEnabledRangeSelect>
 800252a:	4603      	mov	r3, r0
 800252c:	2b01      	cmp	r3, #1
 800252e:	d106      	bne.n	800253e <HAL_RCC_GetSysClockFreq+0x7a>
 8002530:	f7ff f977 	bl	8001822 <LL_RCC_MSI_GetRange>
 8002534:	4603      	mov	r3, r0
 8002536:	091b      	lsrs	r3, r3, #4
 8002538:	f003 030f 	and.w	r3, r3, #15
 800253c:	e005      	b.n	800254a <HAL_RCC_GetSysClockFreq+0x86>
 800253e:	f7ff f97b 	bl	8001838 <LL_RCC_MSI_GetRangeAfterStandby>
 8002542:	4603      	mov	r3, r0
 8002544:	091b      	lsrs	r3, r3, #4
 8002546:	f003 030f 	and.w	r3, r3, #15
 800254a:	4a2b      	ldr	r2, [pc, #172]	; (80025f8 <HAL_RCC_GetSysClockFreq+0x134>)
 800254c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002550:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d115      	bne.n	8002584 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800255c:	e012      	b.n	8002584 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	2b04      	cmp	r3, #4
 8002562:	d102      	bne.n	800256a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002564:	4b25      	ldr	r3, [pc, #148]	; (80025fc <HAL_RCC_GetSysClockFreq+0x138>)
 8002566:	617b      	str	r3, [r7, #20]
 8002568:	e00c      	b.n	8002584 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	2b08      	cmp	r3, #8
 800256e:	d109      	bne.n	8002584 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002570:	f7ff f85a 	bl	8001628 <LL_RCC_HSE_IsEnabledDiv2>
 8002574:	4603      	mov	r3, r0
 8002576:	2b01      	cmp	r3, #1
 8002578:	d102      	bne.n	8002580 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800257a:	4b20      	ldr	r3, [pc, #128]	; (80025fc <HAL_RCC_GetSysClockFreq+0x138>)
 800257c:	617b      	str	r3, [r7, #20]
 800257e:	e001      	b.n	8002584 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002580:	4b1f      	ldr	r3, [pc, #124]	; (8002600 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002582:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002584:	f7ff f98b 	bl	800189e <LL_RCC_GetSysClkSource>
 8002588:	4603      	mov	r3, r0
 800258a:	2b0c      	cmp	r3, #12
 800258c:	d12f      	bne.n	80025ee <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800258e:	f7ff fa72 	bl	8001a76 <LL_RCC_PLL_GetMainSource>
 8002592:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b02      	cmp	r3, #2
 8002598:	d003      	beq.n	80025a2 <HAL_RCC_GetSysClockFreq+0xde>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2b03      	cmp	r3, #3
 800259e:	d003      	beq.n	80025a8 <HAL_RCC_GetSysClockFreq+0xe4>
 80025a0:	e00d      	b.n	80025be <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80025a2:	4b16      	ldr	r3, [pc, #88]	; (80025fc <HAL_RCC_GetSysClockFreq+0x138>)
 80025a4:	60fb      	str	r3, [r7, #12]
        break;
 80025a6:	e00d      	b.n	80025c4 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80025a8:	f7ff f83e 	bl	8001628 <LL_RCC_HSE_IsEnabledDiv2>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d102      	bne.n	80025b8 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80025b2:	4b12      	ldr	r3, [pc, #72]	; (80025fc <HAL_RCC_GetSysClockFreq+0x138>)
 80025b4:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80025b6:	e005      	b.n	80025c4 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 80025b8:	4b11      	ldr	r3, [pc, #68]	; (8002600 <HAL_RCC_GetSysClockFreq+0x13c>)
 80025ba:	60fb      	str	r3, [r7, #12]
        break;
 80025bc:	e002      	b.n	80025c4 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	60fb      	str	r3, [r7, #12]
        break;
 80025c2:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80025c4:	f7ff fa35 	bl	8001a32 <LL_RCC_PLL_GetN>
 80025c8:	4602      	mov	r2, r0
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	fb03 f402 	mul.w	r4, r3, r2
 80025d0:	f7ff fa46 	bl	8001a60 <LL_RCC_PLL_GetDivider>
 80025d4:	4603      	mov	r3, r0
 80025d6:	091b      	lsrs	r3, r3, #4
 80025d8:	3301      	adds	r3, #1
 80025da:	fbb4 f4f3 	udiv	r4, r4, r3
 80025de:	f7ff fa34 	bl	8001a4a <LL_RCC_PLL_GetR>
 80025e2:	4603      	mov	r3, r0
 80025e4:	0f5b      	lsrs	r3, r3, #29
 80025e6:	3301      	adds	r3, #1
 80025e8:	fbb4 f3f3 	udiv	r3, r4, r3
 80025ec:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80025ee:	697b      	ldr	r3, [r7, #20]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	371c      	adds	r7, #28
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd90      	pop	{r4, r7, pc}
 80025f8:	08007358 	.word	0x08007358
 80025fc:	00f42400 	.word	0x00f42400
 8002600:	01e84800 	.word	0x01e84800

08002604 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002604:	b598      	push	{r3, r4, r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002608:	f7ff ff5c 	bl	80024c4 <HAL_RCC_GetSysClockFreq>
 800260c:	4604      	mov	r4, r0
 800260e:	f7ff f9b5 	bl	800197c <LL_RCC_GetAHBPrescaler>
 8002612:	4603      	mov	r3, r0
 8002614:	091b      	lsrs	r3, r3, #4
 8002616:	f003 030f 	and.w	r3, r3, #15
 800261a:	4a03      	ldr	r2, [pc, #12]	; (8002628 <HAL_RCC_GetHCLKFreq+0x24>)
 800261c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002620:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002624:	4618      	mov	r0, r3
 8002626:	bd98      	pop	{r3, r4, r7, pc}
 8002628:	080072f8 	.word	0x080072f8

0800262c <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800262c:	b598      	push	{r3, r4, r7, lr}
 800262e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002630:	f7ff ffe8 	bl	8002604 <HAL_RCC_GetHCLKFreq>
 8002634:	4604      	mov	r4, r0
 8002636:	f7ff f9b9 	bl	80019ac <LL_RCC_GetAPB1Prescaler>
 800263a:	4603      	mov	r3, r0
 800263c:	0a1b      	lsrs	r3, r3, #8
 800263e:	4a03      	ldr	r2, [pc, #12]	; (800264c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002640:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002644:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002648:	4618      	mov	r0, r3
 800264a:	bd98      	pop	{r3, r4, r7, pc}
 800264c:	08007338 	.word	0x08007338

08002650 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002650:	b598      	push	{r3, r4, r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002654:	f7ff ffd6 	bl	8002604 <HAL_RCC_GetHCLKFreq>
 8002658:	4604      	mov	r4, r0
 800265a:	f7ff f9b2 	bl	80019c2 <LL_RCC_GetAPB2Prescaler>
 800265e:	4603      	mov	r3, r0
 8002660:	0adb      	lsrs	r3, r3, #11
 8002662:	4a03      	ldr	r2, [pc, #12]	; (8002670 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002664:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002668:	fa24 f303 	lsr.w	r3, r4, r3
}
 800266c:	4618      	mov	r0, r3
 800266e:	bd98      	pop	{r3, r4, r7, pc}
 8002670:	08007338 	.word	0x08007338

08002674 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002674:	b590      	push	{r4, r7, lr}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	091b      	lsrs	r3, r3, #4
 8002680:	f003 030f 	and.w	r3, r3, #15
 8002684:	4a10      	ldr	r2, [pc, #64]	; (80026c8 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8002686:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800268a:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 800268c:	f7ff f981 	bl	8001992 <LL_RCC_GetAHB3Prescaler>
 8002690:	4603      	mov	r3, r0
 8002692:	091b      	lsrs	r3, r3, #4
 8002694:	f003 030f 	and.w	r3, r3, #15
 8002698:	4a0c      	ldr	r2, [pc, #48]	; (80026cc <RCC_SetFlashLatencyFromMSIRange+0x58>)
 800269a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800269e:	68fa      	ldr	r2, [r7, #12]
 80026a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80026a4:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	4a09      	ldr	r2, [pc, #36]	; (80026d0 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 80026aa:	fba2 2303 	umull	r2, r3, r2, r3
 80026ae:	0c9c      	lsrs	r4, r3, #18
 80026b0:	f7fe ff76 	bl	80015a0 <HAL_PWREx_GetVoltageRange>
 80026b4:	4603      	mov	r3, r0
 80026b6:	4619      	mov	r1, r3
 80026b8:	4620      	mov	r0, r4
 80026ba:	f000 f80b 	bl	80026d4 <RCC_SetFlashLatency>
 80026be:	4603      	mov	r3, r0
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3714      	adds	r7, #20
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd90      	pop	{r4, r7, pc}
 80026c8:	08007358 	.word	0x08007358
 80026cc:	080072f8 	.word	0x080072f8
 80026d0:	431bde83 	.word	0x431bde83

080026d4 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b08e      	sub	sp, #56	; 0x38
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80026de:	4a3a      	ldr	r2, [pc, #232]	; (80027c8 <RCC_SetFlashLatency+0xf4>)
 80026e0:	f107 0320 	add.w	r3, r7, #32
 80026e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80026e8:	6018      	str	r0, [r3, #0]
 80026ea:	3304      	adds	r3, #4
 80026ec:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80026ee:	4a37      	ldr	r2, [pc, #220]	; (80027cc <RCC_SetFlashLatency+0xf8>)
 80026f0:	f107 0318 	add.w	r3, r7, #24
 80026f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80026f8:	6018      	str	r0, [r3, #0]
 80026fa:	3304      	adds	r3, #4
 80026fc:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80026fe:	4a34      	ldr	r2, [pc, #208]	; (80027d0 <RCC_SetFlashLatency+0xfc>)
 8002700:	f107 030c 	add.w	r3, r7, #12
 8002704:	ca07      	ldmia	r2, {r0, r1, r2}
 8002706:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800270a:	2300      	movs	r3, #0
 800270c:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002714:	d11b      	bne.n	800274e <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002716:	2300      	movs	r3, #0
 8002718:	633b      	str	r3, [r7, #48]	; 0x30
 800271a:	e014      	b.n	8002746 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800271c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	3338      	adds	r3, #56	; 0x38
 8002722:	443b      	add	r3, r7
 8002724:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002728:	461a      	mov	r2, r3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4293      	cmp	r3, r2
 800272e:	d807      	bhi.n	8002740 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	3338      	adds	r3, #56	; 0x38
 8002736:	443b      	add	r3, r7
 8002738:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800273c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800273e:	e021      	b.n	8002784 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002742:	3301      	adds	r3, #1
 8002744:	633b      	str	r3, [r7, #48]	; 0x30
 8002746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002748:	2b02      	cmp	r3, #2
 800274a:	d9e7      	bls.n	800271c <RCC_SetFlashLatency+0x48>
 800274c:	e01a      	b.n	8002784 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800274e:	2300      	movs	r3, #0
 8002750:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002752:	e014      	b.n	800277e <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	3338      	adds	r3, #56	; 0x38
 800275a:	443b      	add	r3, r7
 800275c:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8002760:	461a      	mov	r2, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4293      	cmp	r3, r2
 8002766:	d807      	bhi.n	8002778 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	3338      	adds	r3, #56	; 0x38
 800276e:	443b      	add	r3, r7
 8002770:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002774:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002776:	e005      	b.n	8002784 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002778:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800277a:	3301      	adds	r3, #1
 800277c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800277e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002780:	2b02      	cmp	r3, #2
 8002782:	d9e7      	bls.n	8002754 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002784:	4b13      	ldr	r3, [pc, #76]	; (80027d4 <RCC_SetFlashLatency+0x100>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f023 0207 	bic.w	r2, r3, #7
 800278c:	4911      	ldr	r1, [pc, #68]	; (80027d4 <RCC_SetFlashLatency+0x100>)
 800278e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002790:	4313      	orrs	r3, r2
 8002792:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002794:	f7fe fb8c 	bl	8000eb0 <HAL_GetTick>
 8002798:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800279a:	e008      	b.n	80027ae <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800279c:	f7fe fb88 	bl	8000eb0 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d901      	bls.n	80027ae <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e007      	b.n	80027be <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80027ae:	4b09      	ldr	r3, [pc, #36]	; (80027d4 <RCC_SetFlashLatency+0x100>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d1ef      	bne.n	800279c <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 80027bc:	2300      	movs	r3, #0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3738      	adds	r7, #56	; 0x38
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	08007228 	.word	0x08007228
 80027cc:	08007230 	.word	0x08007230
 80027d0:	08007238 	.word	0x08007238
 80027d4:	58004000 	.word	0x58004000

080027d8 <LL_RCC_LSE_IsReady>:
{
 80027d8:	b480      	push	{r7}
 80027da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80027dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027e4:	f003 0302 	and.w	r3, r3, #2
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d101      	bne.n	80027f0 <LL_RCC_LSE_IsReady+0x18>
 80027ec:	2301      	movs	r3, #1
 80027ee:	e000      	b.n	80027f2 <LL_RCC_LSE_IsReady+0x1a>
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bc80      	pop	{r7}
 80027f8:	4770      	bx	lr

080027fa <LL_RCC_SetUSARTClockSource>:
{
 80027fa:	b480      	push	{r7}
 80027fc:	b083      	sub	sp, #12
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8002802:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002806:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	0c1b      	lsrs	r3, r3, #16
 800280e:	43db      	mvns	r3, r3
 8002810:	401a      	ands	r2, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	b29b      	uxth	r3, r3
 8002816:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800281a:	4313      	orrs	r3, r2
 800281c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	bc80      	pop	{r7}
 8002828:	4770      	bx	lr

0800282a <LL_RCC_SetI2SClockSource>:
{
 800282a:	b480      	push	{r7}
 800282c:	b083      	sub	sp, #12
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8002832:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002836:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800283a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800283e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4313      	orrs	r3, r2
 8002846:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800284a:	bf00      	nop
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	bc80      	pop	{r7}
 8002852:	4770      	bx	lr

08002854 <LL_RCC_SetLPUARTClockSource>:
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800285c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002860:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002864:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002868:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	4313      	orrs	r3, r2
 8002870:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002874:	bf00      	nop
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	bc80      	pop	{r7}
 800287c:	4770      	bx	lr

0800287e <LL_RCC_SetI2CClockSource>:
{
 800287e:	b480      	push	{r7}
 8002880:	b083      	sub	sp, #12
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002886:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800288a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	091b      	lsrs	r3, r3, #4
 8002892:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002896:	43db      	mvns	r3, r3
 8002898:	401a      	ands	r2, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	011b      	lsls	r3, r3, #4
 800289e:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80028a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80028a6:	4313      	orrs	r3, r2
 80028a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80028ac:	bf00      	nop
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bc80      	pop	{r7}
 80028b4:	4770      	bx	lr

080028b6 <LL_RCC_SetLPTIMClockSource>:
{
 80028b6:	b480      	push	{r7}
 80028b8:	b083      	sub	sp, #12
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80028be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028c2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	0c1b      	lsrs	r3, r3, #16
 80028ca:	041b      	lsls	r3, r3, #16
 80028cc:	43db      	mvns	r3, r3
 80028ce:	401a      	ands	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	041b      	lsls	r3, r3, #16
 80028d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80028d8:	4313      	orrs	r3, r2
 80028da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80028de:	bf00      	nop
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bc80      	pop	{r7}
 80028e6:	4770      	bx	lr

080028e8 <LL_RCC_SetRNGClockSource>:
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80028f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028f8:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80028fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4313      	orrs	r3, r2
 8002904:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002908:	bf00      	nop
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	bc80      	pop	{r7}
 8002910:	4770      	bx	lr

08002912 <LL_RCC_SetADCClockSource>:
{
 8002912:	b480      	push	{r7}
 8002914:	b083      	sub	sp, #12
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800291a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800291e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002922:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002926:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4313      	orrs	r3, r2
 800292e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002932:	bf00      	nop
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	bc80      	pop	{r7}
 800293a:	4770      	bx	lr

0800293c <LL_RCC_SetRTCClockSource>:
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002944:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002948:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800294c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002950:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	4313      	orrs	r3, r2
 8002958:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800295c:	bf00      	nop
 800295e:	370c      	adds	r7, #12
 8002960:	46bd      	mov	sp, r7
 8002962:	bc80      	pop	{r7}
 8002964:	4770      	bx	lr

08002966 <LL_RCC_GetRTCClockSource>:
{
 8002966:	b480      	push	{r7}
 8002968:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800296a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800296e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002972:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8002976:	4618      	mov	r0, r3
 8002978:	46bd      	mov	sp, r7
 800297a:	bc80      	pop	{r7}
 800297c:	4770      	bx	lr

0800297e <LL_RCC_ForceBackupDomainReset>:
{
 800297e:	b480      	push	{r7}
 8002980:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002982:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002986:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800298a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800298e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002992:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002996:	bf00      	nop
 8002998:	46bd      	mov	sp, r7
 800299a:	bc80      	pop	{r7}
 800299c:	4770      	bx	lr

0800299e <LL_RCC_ReleaseBackupDomainReset>:
{
 800299e:	b480      	push	{r7}
 80029a0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80029a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029aa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80029b6:	bf00      	nop
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bc80      	pop	{r7}
 80029bc:	4770      	bx	lr
	...

080029c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b086      	sub	sp, #24
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80029c8:	2300      	movs	r3, #0
 80029ca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80029cc:	2300      	movs	r3, #0
 80029ce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80029d0:	2300      	movs	r3, #0
 80029d2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d058      	beq.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80029e0:	f7fe fdc2 	bl	8001568 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80029e4:	f7fe fa64 	bl	8000eb0 <HAL_GetTick>
 80029e8:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80029ea:	e009      	b.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ec:	f7fe fa60 	bl	8000eb0 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d902      	bls.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	74fb      	strb	r3, [r7, #19]
        break;
 80029fe:	e006      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8002a00:	4b7b      	ldr	r3, [pc, #492]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a0c:	d1ee      	bne.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8002a0e:	7cfb      	ldrb	r3, [r7, #19]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d13c      	bne.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8002a14:	f7ff ffa7 	bl	8002966 <LL_RCC_GetRTCClockSource>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d00f      	beq.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a2e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a30:	f7ff ffa5 	bl	800297e <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a34:	f7ff ffb3 	bl	800299e <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002a38:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	f003 0302 	and.w	r3, r3, #2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d014      	beq.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a4c:	f7fe fa30 	bl	8000eb0 <HAL_GetTick>
 8002a50:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8002a52:	e00b      	b.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a54:	f7fe fa2c 	bl	8000eb0 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d902      	bls.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	74fb      	strb	r3, [r7, #19]
            break;
 8002a6a:	e004      	b.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8002a6c:	f7ff feb4 	bl	80027d8 <LL_RCC_LSE_IsReady>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d1ee      	bne.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8002a76:	7cfb      	ldrb	r3, [r7, #19]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d105      	bne.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7ff ff5b 	bl	800293c <LL_RCC_SetRTCClockSource>
 8002a86:	e004      	b.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002a88:	7cfb      	ldrb	r3, [r7, #19]
 8002a8a:	74bb      	strb	r3, [r7, #18]
 8002a8c:	e001      	b.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a8e:	7cfb      	ldrb	r3, [r7, #19]
 8002a90:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d004      	beq.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7ff fea9 	bl	80027fa <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d004      	beq.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7ff fe9e 	bl	80027fa <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0320 	and.w	r3, r3, #32
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d004      	beq.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	691b      	ldr	r3, [r3, #16]
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7ff fec0 	bl	8002854 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d004      	beq.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff fee6 	bl	80028b6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d004      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7ff fedb 	bl	80028b6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d004      	beq.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7ff fed0 	bl	80028b6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d004      	beq.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	4618      	mov	r0, r3
 8002b28:	f7ff fea9 	bl	800287e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d004      	beq.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	699b      	ldr	r3, [r3, #24]
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff fe9e 	bl	800287e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d004      	beq.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	69db      	ldr	r3, [r3, #28]
 8002b52:	4618      	mov	r0, r3
 8002b54:	f7ff fe93 	bl	800287e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0310 	and.w	r3, r3, #16
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d011      	beq.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff fe5e 	bl	800282a <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b76:	d107      	bne.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8002b78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002b82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b86:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d010      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7ff fea5 	bl	80028e8 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d107      	bne.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8002ba6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002bb0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002bb4:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d011      	beq.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff fea3 	bl	8002912 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002bd4:	d107      	bne.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002bd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002be0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002be4:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8002be6:	7cbb      	ldrb	r3, [r7, #18]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3718      	adds	r7, #24
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	58000400 	.word	0x58000400

08002bf4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d071      	beq.n	8002cea <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d106      	bne.n	8002c20 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f7fd ff4e 	bl	8000abc <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2202      	movs	r2, #2
 8002c24:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002c28:	4b32      	ldr	r3, [pc, #200]	; (8002cf4 <HAL_RTC_Init+0x100>)
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	f003 0310 	and.w	r3, r3, #16
 8002c30:	2b10      	cmp	r3, #16
 8002c32:	d051      	beq.n	8002cd8 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002c34:	4b2f      	ldr	r3, [pc, #188]	; (8002cf4 <HAL_RTC_Init+0x100>)
 8002c36:	22ca      	movs	r2, #202	; 0xca
 8002c38:	625a      	str	r2, [r3, #36]	; 0x24
 8002c3a:	4b2e      	ldr	r3, [pc, #184]	; (8002cf4 <HAL_RTC_Init+0x100>)
 8002c3c:	2253      	movs	r2, #83	; 0x53
 8002c3e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f000 fbe3 	bl	800340c <RTC_EnterInitMode>
 8002c46:	4603      	mov	r3, r0
 8002c48:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8002c4a:	7bfb      	ldrb	r3, [r7, #15]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d13f      	bne.n	8002cd0 <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8002c50:	4b28      	ldr	r3, [pc, #160]	; (8002cf4 <HAL_RTC_Init+0x100>)
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	4a27      	ldr	r2, [pc, #156]	; (8002cf4 <HAL_RTC_Init+0x100>)
 8002c56:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 8002c5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c5e:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8002c60:	4b24      	ldr	r3, [pc, #144]	; (8002cf4 <HAL_RTC_Init+0x100>)
 8002c62:	699a      	ldr	r2, [r3, #24]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6859      	ldr	r1, [r3, #4]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	4319      	orrs	r1, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	699b      	ldr	r3, [r3, #24]
 8002c72:	430b      	orrs	r3, r1
 8002c74:	491f      	ldr	r1, [pc, #124]	; (8002cf4 <HAL_RTC_Init+0x100>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	68da      	ldr	r2, [r3, #12]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	041b      	lsls	r3, r3, #16
 8002c84:	491b      	ldr	r1, [pc, #108]	; (8002cf4 <HAL_RTC_Init+0x100>)
 8002c86:	4313      	orrs	r3, r2
 8002c88:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8002c8a:	4b1a      	ldr	r3, [pc, #104]	; (8002cf4 <HAL_RTC_Init+0x100>)
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c9a:	430b      	orrs	r3, r1
 8002c9c:	4915      	ldr	r1, [pc, #84]	; (8002cf4 <HAL_RTC_Init+0x100>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f000 fbe6 	bl	8003474 <RTC_ExitInitMode>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 8002cac:	7bfb      	ldrb	r3, [r7, #15]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d10e      	bne.n	8002cd0 <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 8002cb2:	4b10      	ldr	r3, [pc, #64]	; (8002cf4 <HAL_RTC_Init+0x100>)
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a19      	ldr	r1, [r3, #32]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	69db      	ldr	r3, [r3, #28]
 8002cc2:	4319      	orrs	r1, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	695b      	ldr	r3, [r3, #20]
 8002cc8:	430b      	orrs	r3, r1
 8002cca:	490a      	ldr	r1, [pc, #40]	; (8002cf4 <HAL_RTC_Init+0x100>)
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	618b      	str	r3, [r1, #24]
                    hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002cd0:	4b08      	ldr	r3, [pc, #32]	; (8002cf4 <HAL_RTC_Init+0x100>)
 8002cd2:	22ff      	movs	r2, #255	; 0xff
 8002cd4:	625a      	str	r2, [r3, #36]	; 0x24
 8002cd6:	e001      	b.n	8002cdc <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002cdc:	7bfb      	ldrb	r3, [r7, #15]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d103      	bne.n	8002cea <HAL_RTC_Init+0xf6>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 8002cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3710      	adds	r7, #16
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	40002800 	.word	0x40002800

08002cf8 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002cf8:	b590      	push	{r4, r7, lr}
 8002cfa:	b087      	sub	sp, #28
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	60f8      	str	r0, [r7, #12]
 8002d00:	60b9      	str	r1, [r7, #8]
 8002d02:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d101      	bne.n	8002d12 <HAL_RTC_SetTime+0x1a>
 8002d0e:	2302      	movs	r3, #2
 8002d10:	e088      	b.n	8002e24 <HAL_RTC_SetTime+0x12c>
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2201      	movs	r2, #1
 8002d16:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2202      	movs	r2, #2
 8002d1e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002d22:	4b42      	ldr	r3, [pc, #264]	; (8002e2c <HAL_RTC_SetTime+0x134>)
 8002d24:	22ca      	movs	r2, #202	; 0xca
 8002d26:	625a      	str	r2, [r3, #36]	; 0x24
 8002d28:	4b40      	ldr	r3, [pc, #256]	; (8002e2c <HAL_RTC_SetTime+0x134>)
 8002d2a:	2253      	movs	r2, #83	; 0x53
 8002d2c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f000 fb6c 	bl	800340c <RTC_EnterInitMode>
 8002d34:	4603      	mov	r3, r0
 8002d36:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8002d38:	7cfb      	ldrb	r3, [r7, #19]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d15e      	bne.n	8002dfc <HAL_RTC_SetTime+0x104>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8002d3e:	4b3b      	ldr	r3, [pc, #236]	; (8002e2c <HAL_RTC_SetTime+0x134>)
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d4a:	d057      	beq.n	8002dfc <HAL_RTC_SetTime+0x104>
    {
      if (Format == RTC_FORMAT_BIN)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d125      	bne.n	8002d9e <HAL_RTC_SetTime+0xa6>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8002d52:	4b36      	ldr	r3, [pc, #216]	; (8002e2c <HAL_RTC_SetTime+0x134>)
 8002d54:	699b      	ldr	r3, [r3, #24]
 8002d56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d102      	bne.n	8002d64 <HAL_RTC_SetTime+0x6c>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	2200      	movs	r2, #0
 8002d62:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f000 fbc1 	bl	80034f0 <RTC_ByteToBcd2>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	785b      	ldrb	r3, [r3, #1]
 8002d76:	4618      	mov	r0, r3
 8002d78:	f000 fbba 	bl	80034f0 <RTC_ByteToBcd2>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002d80:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	789b      	ldrb	r3, [r3, #2]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f000 fbb2 	bl	80034f0 <RTC_ByteToBcd2>
 8002d8c:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002d8e:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	78db      	ldrb	r3, [r3, #3]
 8002d96:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	617b      	str	r3, [r7, #20]
 8002d9c:	e017      	b.n	8002dce <HAL_RTC_SetTime+0xd6>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8002d9e:	4b23      	ldr	r3, [pc, #140]	; (8002e2c <HAL_RTC_SetTime+0x134>)
 8002da0:	699b      	ldr	r3, [r3, #24]
 8002da2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d102      	bne.n	8002db0 <HAL_RTC_SetTime+0xb8>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	2200      	movs	r2, #0
 8002dae:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	785b      	ldrb	r3, [r3, #1]
 8002dba:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002dbc:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8002dbe:	68ba      	ldr	r2, [r7, #8]
 8002dc0:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002dc2:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	78db      	ldrb	r3, [r3, #3]
 8002dc8:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 8002dce:	4a17      	ldr	r2, [pc, #92]	; (8002e2c <HAL_RTC_SetTime+0x134>)
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002dd6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002dda:	6013      	str	r3, [r2, #0]
      
      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 8002ddc:	4b13      	ldr	r3, [pc, #76]	; (8002e2c <HAL_RTC_SetTime+0x134>)
 8002dde:	699b      	ldr	r3, [r3, #24]
 8002de0:	4a12      	ldr	r2, [pc, #72]	; (8002e2c <HAL_RTC_SetTime+0x134>)
 8002de2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002de6:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 8002de8:	4b10      	ldr	r3, [pc, #64]	; (8002e2c <HAL_RTC_SetTime+0x134>)
 8002dea:	699a      	ldr	r2, [r3, #24]
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	68d9      	ldr	r1, [r3, #12]
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	691b      	ldr	r3, [r3, #16]
 8002df4:	430b      	orrs	r3, r1
 8002df6:	490d      	ldr	r1, [pc, #52]	; (8002e2c <HAL_RTC_SetTime+0x134>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	618b      	str	r3, [r1, #24]
    }
  }

  /* Exit Initialization mode */
  status = RTC_ExitInitMode(hrtc);
 8002dfc:	68f8      	ldr	r0, [r7, #12]
 8002dfe:	f000 fb39 	bl	8003474 <RTC_ExitInitMode>
 8002e02:	4603      	mov	r3, r0
 8002e04:	74fb      	strb	r3, [r7, #19]


  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e06:	4b09      	ldr	r3, [pc, #36]	; (8002e2c <HAL_RTC_SetTime+0x134>)
 8002e08:	22ff      	movs	r2, #255	; 0xff
 8002e0a:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8002e0c:	7cfb      	ldrb	r3, [r7, #19]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d103      	bne.n	8002e1a <HAL_RTC_SetTime+0x122>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2201      	movs	r2, #1
 8002e16:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return status;
 8002e22:	7cfb      	ldrb	r3, [r7, #19]
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	371c      	adds	r7, #28
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd90      	pop	{r4, r7, pc}
 8002e2c:	40002800 	.word	0x40002800

08002e30 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = READ_REG(RTC->SSR);
 8002e3c:	4b2c      	ldr	r3, [pc, #176]	; (8002ef0 <HAL_RTC_GetTime+0xc0>)
 8002e3e:	689a      	ldr	r2, [r3, #8]
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8002e44:	4b2a      	ldr	r3, [pc, #168]	; (8002ef0 <HAL_RTC_GetTime+0xc0>)
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e50:	d049      	beq.n	8002ee6 <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field*/
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 8002e52:	4b27      	ldr	r3, [pc, #156]	; (8002ef0 <HAL_RTC_GetTime+0xc0>)
 8002e54:	691b      	ldr	r3, [r3, #16]
 8002e56:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 8002e5e:	4b24      	ldr	r3, [pc, #144]	; (8002ef0 <HAL_RTC_GetTime+0xc0>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002e66:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002e6a:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	0c1b      	lsrs	r3, r3, #16
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002e76:	b2da      	uxtb	r2, r3
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	0a1b      	lsrs	r3, r3, #8
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e86:	b2da      	uxtb	r2, r3
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e94:	b2da      	uxtb	r2, r3
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	0d9b      	lsrs	r3, r3, #22
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	f003 0301 	and.w	r3, r3, #1
 8002ea4:	b2da      	uxtb	r2, r3
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d11a      	bne.n	8002ee6 <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f000 fb3a 	bl	800352e <RTC_Bcd2ToByte>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	785b      	ldrb	r3, [r3, #1]
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f000 fb31 	bl	800352e <RTC_Bcd2ToByte>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	461a      	mov	r2, r3
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	789b      	ldrb	r3, [r3, #2]
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f000 fb28 	bl	800352e <RTC_Bcd2ToByte>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 8002ee6:	2300      	movs	r3, #0
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3718      	adds	r7, #24
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	40002800 	.word	0x40002800

08002ef4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002ef4:	b590      	push	{r4, r7, lr}
 8002ef6:	b087      	sub	sp, #28
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	60b9      	str	r1, [r7, #8]
 8002efe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d101      	bne.n	8002f0e <HAL_RTC_SetDate+0x1a>
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	e071      	b.n	8002ff2 <HAL_RTC_SetDate+0xfe>
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2201      	movs	r2, #1
 8002f12:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2202      	movs	r2, #2
 8002f1a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d10e      	bne.n	8002f42 <HAL_RTC_SetDate+0x4e>
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	785b      	ldrb	r3, [r3, #1]
 8002f28:	f003 0310 	and.w	r3, r3, #16
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d008      	beq.n	8002f42 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	785b      	ldrb	r3, [r3, #1]
 8002f34:	f023 0310 	bic.w	r3, r3, #16
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	330a      	adds	r3, #10
 8002f3c:	b2da      	uxtb	r2, r3
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d11c      	bne.n	8002f82 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	78db      	ldrb	r3, [r3, #3]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f000 facf 	bl	80034f0 <RTC_ByteToBcd2>
 8002f52:	4603      	mov	r3, r0
 8002f54:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	785b      	ldrb	r3, [r3, #1]
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f000 fac8 	bl	80034f0 <RTC_ByteToBcd2>
 8002f60:	4603      	mov	r3, r0
 8002f62:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8002f64:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	789b      	ldrb	r3, [r3, #2]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f000 fac0 	bl	80034f0 <RTC_ByteToBcd2>
 8002f70:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002f72:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	617b      	str	r3, [r7, #20]
 8002f80:	e00e      	b.n	8002fa0 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	78db      	ldrb	r3, [r3, #3]
 8002f86:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	785b      	ldrb	r3, [r3, #1]
 8002f8c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002f8e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8002f90:	68ba      	ldr	r2, [r7, #8]
 8002f92:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8002f94:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002fa0:	4b16      	ldr	r3, [pc, #88]	; (8002ffc <HAL_RTC_SetDate+0x108>)
 8002fa2:	22ca      	movs	r2, #202	; 0xca
 8002fa4:	625a      	str	r2, [r3, #36]	; 0x24
 8002fa6:	4b15      	ldr	r3, [pc, #84]	; (8002ffc <HAL_RTC_SetDate+0x108>)
 8002fa8:	2253      	movs	r2, #83	; 0x53
 8002faa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002fac:	68f8      	ldr	r0, [r7, #12]
 8002fae:	f000 fa2d 	bl	800340c <RTC_EnterInitMode>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8002fb6:	7cfb      	ldrb	r3, [r7, #19]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d10b      	bne.n	8002fd4 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 8002fbc:	4a0f      	ldr	r2, [pc, #60]	; (8002ffc <HAL_RTC_SetDate+0x108>)
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002fc4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002fc8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002fca:	68f8      	ldr	r0, [r7, #12]
 8002fcc:	f000 fa52 	bl	8003474 <RTC_ExitInitMode>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002fd4:	4b09      	ldr	r3, [pc, #36]	; (8002ffc <HAL_RTC_SetDate+0x108>)
 8002fd6:	22ff      	movs	r2, #255	; 0xff
 8002fd8:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8002fda:	7cfb      	ldrb	r3, [r7, #19]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d103      	bne.n	8002fe8 <HAL_RTC_SetDate+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return status;
 8002ff0:	7cfb      	ldrb	r3, [r7, #19]
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	371c      	adds	r7, #28
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd90      	pop	{r4, r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	40002800 	.word	0x40002800

08003000 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af00      	add	r7, sp, #0
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 800300c:	4b22      	ldr	r3, [pc, #136]	; (8003098 <HAL_RTC_GetDate+0x98>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003014:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003018:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	0c1b      	lsrs	r3, r3, #16
 800301e:	b2da      	uxtb	r2, r3
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	0a1b      	lsrs	r3, r3, #8
 8003028:	b2db      	uxtb	r3, r3
 800302a:	f003 031f 	and.w	r3, r3, #31
 800302e:	b2da      	uxtb	r2, r3
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	b2db      	uxtb	r3, r3
 8003038:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800303c:	b2da      	uxtb	r2, r3
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	0b5b      	lsrs	r3, r3, #13
 8003046:	b2db      	uxtb	r3, r3
 8003048:	f003 0307 	and.w	r3, r3, #7
 800304c:	b2da      	uxtb	r2, r3
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d11a      	bne.n	800308e <HAL_RTC_GetDate+0x8e>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	78db      	ldrb	r3, [r3, #3]
 800305c:	4618      	mov	r0, r3
 800305e:	f000 fa66 	bl	800352e <RTC_Bcd2ToByte>
 8003062:	4603      	mov	r3, r0
 8003064:	461a      	mov	r2, r3
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	785b      	ldrb	r3, [r3, #1]
 800306e:	4618      	mov	r0, r3
 8003070:	f000 fa5d 	bl	800352e <RTC_Bcd2ToByte>
 8003074:	4603      	mov	r3, r0
 8003076:	461a      	mov	r2, r3
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	789b      	ldrb	r3, [r3, #2]
 8003080:	4618      	mov	r0, r3
 8003082:	f000 fa54 	bl	800352e <RTC_Bcd2ToByte>
 8003086:	4603      	mov	r3, r0
 8003088:	461a      	mov	r2, r3
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800308e:	2300      	movs	r3, #0
}
 8003090:	4618      	mov	r0, r3
 8003092:	3718      	adds	r7, #24
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	40002800 	.word	0x40002800

0800309c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800309c:	b590      	push	{r4, r7, lr}
 800309e:	b087      	sub	sp, #28
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80030a8:	2300      	movs	r3, #0
 80030aa:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d101      	bne.n	80030ba <HAL_RTC_SetAlarm_IT+0x1e>
 80030b6:	2302      	movs	r3, #2
 80030b8:	e0f3      	b.n	80032a2 <HAL_RTC_SetAlarm_IT+0x206>
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2201      	movs	r2, #1
 80030be:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2202      	movs	r2, #2
 80030c6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 80030ca:	4b78      	ldr	r3, [pc, #480]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030d2:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030da:	d06a      	beq.n	80031b2 <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d13a      	bne.n	8003158 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80030e2:	4b72      	ldr	r3, [pc, #456]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d102      	bne.n	80030f4 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	2200      	movs	r2, #0
 80030f2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	695b      	ldr	r3, [r3, #20]
 80030f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	4618      	mov	r0, r3
 8003102:	f000 f9f5 	bl	80034f0 <RTC_ByteToBcd2>
 8003106:	4603      	mov	r3, r0
 8003108:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	785b      	ldrb	r3, [r3, #1]
 800310e:	4618      	mov	r0, r3
 8003110:	f000 f9ee 	bl	80034f0 <RTC_ByteToBcd2>
 8003114:	4603      	mov	r3, r0
 8003116:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003118:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	789b      	ldrb	r3, [r3, #2]
 800311e:	4618      	mov	r0, r3
 8003120:	f000 f9e6 	bl	80034f0 <RTC_ByteToBcd2>
 8003124:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003126:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	78db      	ldrb	r3, [r3, #3]
 800312e:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003130:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800313a:	4618      	mov	r0, r3
 800313c:	f000 f9d8 	bl	80034f0 <RTC_ByteToBcd2>
 8003140:	4603      	mov	r3, r0
 8003142:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003144:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800314c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003152:	4313      	orrs	r3, r2
 8003154:	617b      	str	r3, [r7, #20]
 8003156:	e02c      	b.n	80031b2 <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	695b      	ldr	r3, [r3, #20]
 800315c:	f1b3 3f80 	cmp.w	r3, #2155905152	; 0x80808080
 8003160:	d00d      	beq.n	800317e <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	695b      	ldr	r3, [r3, #20]
 8003166:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800316a:	d008      	beq.n	800317e <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800316c:	4b4f      	ldr	r3, [pc, #316]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003174:	2b00      	cmp	r3, #0
 8003176:	d102      	bne.n	800317e <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	2200      	movs	r2, #0
 800317c:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	785b      	ldrb	r3, [r3, #1]
 8003188:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800318a:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800318c:	68ba      	ldr	r2, [r7, #8]
 800318e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003190:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	78db      	ldrb	r3, [r3, #3]
 8003196:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003198:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80031a0:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80031a2:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80031a8:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80031ae:	4313      	orrs	r3, r2
 80031b0:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80031b2:	4b3e      	ldr	r3, [pc, #248]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 80031b4:	22ca      	movs	r2, #202	; 0xca
 80031b6:	625a      	str	r2, [r3, #36]	; 0x24
 80031b8:	4b3c      	ldr	r3, [pc, #240]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 80031ba:	2253      	movs	r2, #83	; 0x53
 80031bc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031c6:	d12c      	bne.n	8003222 <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80031c8:	4b38      	ldr	r3, [pc, #224]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 80031ca:	699b      	ldr	r3, [r3, #24]
 80031cc:	4a37      	ldr	r2, [pc, #220]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 80031ce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80031d2:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80031d4:	4b35      	ldr	r3, [pc, #212]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 80031d6:	2201      	movs	r2, #1
 80031d8:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031e0:	d107      	bne.n	80031f2 <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	699a      	ldr	r2, [r3, #24]
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	69db      	ldr	r3, [r3, #28]
 80031ea:	4930      	ldr	r1, [pc, #192]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 80031ec:	4313      	orrs	r3, r2
 80031ee:	644b      	str	r3, [r1, #68]	; 0x44
 80031f0:	e006      	b.n	8003200 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 80031f2:	4a2e      	ldr	r2, [pc, #184]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 80031f8:	4a2c      	ldr	r2, [pc, #176]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8003200:	4a2a      	ldr	r2, [pc, #168]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320c:	f043 0201 	orr.w	r2, r3, #1
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8003214:	4b25      	ldr	r3, [pc, #148]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	4a24      	ldr	r2, [pc, #144]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 800321a:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 800321e:	6193      	str	r3, [r2, #24]
 8003220:	e02b      	b.n	800327a <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8003222:	4b22      	ldr	r3, [pc, #136]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 8003224:	699b      	ldr	r3, [r3, #24]
 8003226:	4a21      	ldr	r2, [pc, #132]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 8003228:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800322c:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800322e:	4b1f      	ldr	r3, [pc, #124]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 8003230:	2202      	movs	r2, #2
 8003232:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800323a:	d107      	bne.n	800324c <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	699a      	ldr	r2, [r3, #24]
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	69db      	ldr	r3, [r3, #28]
 8003244:	4919      	ldr	r1, [pc, #100]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 8003246:	4313      	orrs	r3, r2
 8003248:	64cb      	str	r3, [r1, #76]	; 0x4c
 800324a:	e006      	b.n	800325a <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 800324c:	4a17      	ldr	r2, [pc, #92]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8003252:	4a16      	ldr	r2, [pc, #88]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	699b      	ldr	r3, [r3, #24]
 8003258:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 800325a:	4a14      	ldr	r2, [pc, #80]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003266:	f043 0202 	orr.w	r2, r3, #2
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800326e:	4b0f      	ldr	r3, [pc, #60]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 8003270:	699b      	ldr	r3, [r3, #24]
 8003272:	4a0e      	ldr	r2, [pc, #56]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 8003274:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 8003278:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800327a:	4b0d      	ldr	r3, [pc, #52]	; (80032b0 <HAL_RTC_SetAlarm_IT+0x214>)
 800327c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003280:	4a0b      	ldr	r2, [pc, #44]	; (80032b0 <HAL_RTC_SetAlarm_IT+0x214>)
 8003282:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003286:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800328a:	4b08      	ldr	r3, [pc, #32]	; (80032ac <HAL_RTC_SetAlarm_IT+0x210>)
 800328c:	22ff      	movs	r2, #255	; 0xff
 800328e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2201      	movs	r2, #1
 8003294:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80032a0:	2300      	movs	r3, #0
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	371c      	adds	r7, #28
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd90      	pop	{r4, r7, pc}
 80032aa:	bf00      	nop
 80032ac:	40002800 	.word	0x40002800
 80032b0:	58000800 	.word	0x58000800

080032b4 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d101      	bne.n	80032cc <HAL_RTC_DeactivateAlarm+0x18>
 80032c8:	2302      	movs	r3, #2
 80032ca:	e048      	b.n	800335e <HAL_RTC_DeactivateAlarm+0xaa>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2202      	movs	r2, #2
 80032d8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80032dc:	4b22      	ldr	r3, [pc, #136]	; (8003368 <HAL_RTC_DeactivateAlarm+0xb4>)
 80032de:	22ca      	movs	r2, #202	; 0xca
 80032e0:	625a      	str	r2, [r3, #36]	; 0x24
 80032e2:	4b21      	ldr	r3, [pc, #132]	; (8003368 <HAL_RTC_DeactivateAlarm+0xb4>)
 80032e4:	2253      	movs	r2, #83	; 0x53
 80032e6:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032ee:	d115      	bne.n	800331c <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80032f0:	4b1d      	ldr	r3, [pc, #116]	; (8003368 <HAL_RTC_DeactivateAlarm+0xb4>)
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	4a1c      	ldr	r2, [pc, #112]	; (8003368 <HAL_RTC_DeactivateAlarm+0xb4>)
 80032f6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80032fa:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 80032fc:	4b1a      	ldr	r3, [pc, #104]	; (8003368 <HAL_RTC_DeactivateAlarm+0xb4>)
 80032fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003300:	4a19      	ldr	r2, [pc, #100]	; (8003368 <HAL_RTC_DeactivateAlarm+0xb4>)
 8003302:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003306:	6453      	str	r3, [r2, #68]	; 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800330c:	f023 0201 	bic.w	r2, r3, #1
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8003314:	4b14      	ldr	r3, [pc, #80]	; (8003368 <HAL_RTC_DeactivateAlarm+0xb4>)
 8003316:	2201      	movs	r2, #1
 8003318:	65da      	str	r2, [r3, #92]	; 0x5c
 800331a:	e014      	b.n	8003346 <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800331c:	4b12      	ldr	r3, [pc, #72]	; (8003368 <HAL_RTC_DeactivateAlarm+0xb4>)
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	4a11      	ldr	r2, [pc, #68]	; (8003368 <HAL_RTC_DeactivateAlarm+0xb4>)
 8003322:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 8003326:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8003328:	4b0f      	ldr	r3, [pc, #60]	; (8003368 <HAL_RTC_DeactivateAlarm+0xb4>)
 800332a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800332c:	4a0e      	ldr	r2, [pc, #56]	; (8003368 <HAL_RTC_DeactivateAlarm+0xb4>)
 800332e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003332:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003338:	f023 0202 	bic.w	r2, r3, #2
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8003340:	4b09      	ldr	r3, [pc, #36]	; (8003368 <HAL_RTC_DeactivateAlarm+0xb4>)
 8003342:	2202      	movs	r2, #2
 8003344:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003346:	4b08      	ldr	r3, [pc, #32]	; (8003368 <HAL_RTC_DeactivateAlarm+0xb4>)
 8003348:	22ff      	movs	r2, #255	; 0xff
 800334a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2201      	movs	r2, #1
 8003350:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2200      	movs	r2, #0
 8003358:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	bc80      	pop	{r7}
 8003366:	4770      	bx	lr
 8003368:	40002800 	.word	0x40002800

0800336c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b084      	sub	sp, #16
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8003374:	4b11      	ldr	r3, [pc, #68]	; (80033bc <HAL_RTC_AlarmIRQHandler+0x50>)
 8003376:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800337c:	4013      	ands	r3, r2
 800337e:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	2b00      	cmp	r3, #0
 8003388:	d005      	beq.n	8003396 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800338a:	4b0c      	ldr	r3, [pc, #48]	; (80033bc <HAL_RTC_AlarmIRQHandler+0x50>)
 800338c:	2201      	movs	r2, #1
 800338e:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f7fd f8fa 	bl	800058a <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	f003 0302 	and.w	r3, r3, #2
 800339c:	2b00      	cmp	r3, #0
 800339e:	d005      	beq.n	80033ac <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80033a0:	4b06      	ldr	r3, [pc, #24]	; (80033bc <HAL_RTC_AlarmIRQHandler+0x50>)
 80033a2:	2202      	movs	r2, #2
 80033a4:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f000 f8dc 	bl	8003564 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 80033b4:	bf00      	nop
 80033b6:	3710      	adds	r7, #16
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	40002800 	.word	0x40002800

080033c0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 80033c8:	4b0f      	ldr	r3, [pc, #60]	; (8003408 <HAL_RTC_WaitForSynchro+0x48>)
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	4a0e      	ldr	r2, [pc, #56]	; (8003408 <HAL_RTC_WaitForSynchro+0x48>)
 80033ce:	f023 0320 	bic.w	r3, r3, #32
 80033d2:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80033d4:	f7fd fd6c 	bl	8000eb0 <HAL_GetTick>
 80033d8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80033da:	e009      	b.n	80033f0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80033dc:	f7fd fd68 	bl	8000eb0 <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033ea:	d901      	bls.n	80033f0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80033ec:	2303      	movs	r3, #3
 80033ee:	e006      	b.n	80033fe <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80033f0:	4b05      	ldr	r3, [pc, #20]	; (8003408 <HAL_RTC_WaitForSynchro+0x48>)
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	f003 0320 	and.w	r3, r3, #32
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d0ef      	beq.n	80033dc <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3710      	adds	r7, #16
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	40002800 	.word	0x40002800

0800340c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003414:	2300      	movs	r3, #0
 8003416:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8003418:	4b15      	ldr	r3, [pc, #84]	; (8003470 <RTC_EnterInitMode+0x64>)
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003420:	2b00      	cmp	r3, #0
 8003422:	d120      	bne.n	8003466 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003424:	4b12      	ldr	r3, [pc, #72]	; (8003470 <RTC_EnterInitMode+0x64>)
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	4a11      	ldr	r2, [pc, #68]	; (8003470 <RTC_EnterInitMode+0x64>)
 800342a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800342e:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8003430:	f7fd fd3e 	bl	8000eb0 <HAL_GetTick>
 8003434:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003436:	e00d      	b.n	8003454 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003438:	f7fd fd3a 	bl	8000eb0 <HAL_GetTick>
 800343c:	4602      	mov	r2, r0
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	1ad3      	subs	r3, r2, r3
 8003442:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003446:	d905      	bls.n	8003454 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2203      	movs	r2, #3
 8003450:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003454:	4b06      	ldr	r3, [pc, #24]	; (8003470 <RTC_EnterInitMode+0x64>)
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800345c:	2b00      	cmp	r3, #0
 800345e:	d102      	bne.n	8003466 <RTC_EnterInitMode+0x5a>
 8003460:	7bfb      	ldrb	r3, [r7, #15]
 8003462:	2b03      	cmp	r3, #3
 8003464:	d1e8      	bne.n	8003438 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8003466:	7bfb      	ldrb	r3, [r7, #15]
}
 8003468:	4618      	mov	r0, r3
 800346a:	3710      	adds	r7, #16
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	40002800 	.word	0x40002800

08003474 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800347c:	2300      	movs	r3, #0
 800347e:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003480:	4b1a      	ldr	r3, [pc, #104]	; (80034ec <RTC_ExitInitMode+0x78>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	4a19      	ldr	r2, [pc, #100]	; (80034ec <RTC_ExitInitMode+0x78>)
 8003486:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800348a:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800348c:	4b17      	ldr	r3, [pc, #92]	; (80034ec <RTC_ExitInitMode+0x78>)
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	f003 0320 	and.w	r3, r3, #32
 8003494:	2b00      	cmp	r3, #0
 8003496:	d10c      	bne.n	80034b2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f7ff ff91 	bl	80033c0 <HAL_RTC_WaitForSynchro>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d01e      	beq.n	80034e2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2203      	movs	r2, #3
 80034a8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	73fb      	strb	r3, [r7, #15]
 80034b0:	e017      	b.n	80034e2 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80034b2:	4b0e      	ldr	r3, [pc, #56]	; (80034ec <RTC_ExitInitMode+0x78>)
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	4a0d      	ldr	r2, [pc, #52]	; (80034ec <RTC_ExitInitMode+0x78>)
 80034b8:	f023 0320 	bic.w	r3, r3, #32
 80034bc:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f7ff ff7e 	bl	80033c0 <HAL_RTC_WaitForSynchro>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d005      	beq.n	80034d6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2203      	movs	r2, #3
 80034ce:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80034d6:	4b05      	ldr	r3, [pc, #20]	; (80034ec <RTC_ExitInitMode+0x78>)
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	4a04      	ldr	r2, [pc, #16]	; (80034ec <RTC_ExitInitMode+0x78>)
 80034dc:	f043 0320 	orr.w	r3, r3, #32
 80034e0:	6193      	str	r3, [r2, #24]
  }

  return status;
 80034e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	40002800 	.word	0x40002800

080034f0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b085      	sub	sp, #20
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	4603      	mov	r3, r0
 80034f8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80034fa:	2300      	movs	r3, #0
 80034fc:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80034fe:	79fb      	ldrb	r3, [r7, #7]
 8003500:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8003502:	e005      	b.n	8003510 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	3301      	adds	r3, #1
 8003508:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800350a:	7afb      	ldrb	r3, [r7, #11]
 800350c:	3b0a      	subs	r3, #10
 800350e:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8003510:	7afb      	ldrb	r3, [r7, #11]
 8003512:	2b09      	cmp	r3, #9
 8003514:	d8f6      	bhi.n	8003504 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	b2db      	uxtb	r3, r3
 800351a:	011b      	lsls	r3, r3, #4
 800351c:	b2da      	uxtb	r2, r3
 800351e:	7afb      	ldrb	r3, [r7, #11]
 8003520:	4313      	orrs	r3, r2
 8003522:	b2db      	uxtb	r3, r3
}
 8003524:	4618      	mov	r0, r3
 8003526:	3714      	adds	r7, #20
 8003528:	46bd      	mov	sp, r7
 800352a:	bc80      	pop	{r7}
 800352c:	4770      	bx	lr

0800352e <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800352e:	b480      	push	{r7}
 8003530:	b085      	sub	sp, #20
 8003532:	af00      	add	r7, sp, #0
 8003534:	4603      	mov	r3, r0
 8003536:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 8003538:	79fb      	ldrb	r3, [r7, #7]
 800353a:	091b      	lsrs	r3, r3, #4
 800353c:	b2db      	uxtb	r3, r3
 800353e:	461a      	mov	r2, r3
 8003540:	4613      	mov	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	4413      	add	r3, r2
 8003546:	005b      	lsls	r3, r3, #1
 8003548:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	b2da      	uxtb	r2, r3
 800354e:	79fb      	ldrb	r3, [r7, #7]
 8003550:	f003 030f 	and.w	r3, r3, #15
 8003554:	b2db      	uxtb	r3, r3
 8003556:	4413      	add	r3, r2
 8003558:	b2db      	uxtb	r3, r3
}
 800355a:	4618      	mov	r0, r3
 800355c:	3714      	adds	r7, #20
 800355e:	46bd      	mov	sp, r7
 8003560:	bc80      	pop	{r7}
 8003562:	4770      	bx	lr

08003564 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800356c:	bf00      	nop
 800356e:	370c      	adds	r7, #12
 8003570:	46bd      	mov	sp, r7
 8003572:	bc80      	pop	{r7}
 8003574:	4770      	bx	lr

08003576 <LL_RCC_GetUSARTClockSource>:
{
 8003576:	b480      	push	{r7}
 8003578:	b083      	sub	sp, #12
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 800357e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003582:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	401a      	ands	r2, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	041b      	lsls	r3, r3, #16
 800358e:	4313      	orrs	r3, r2
}
 8003590:	4618      	mov	r0, r3
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	bc80      	pop	{r7}
 8003598:	4770      	bx	lr

0800359a <LL_RCC_GetLPUARTClockSource>:
{
 800359a:	b480      	push	{r7}
 800359c:	b083      	sub	sp, #12
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80035a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035a6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4013      	ands	r3, r2
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bc80      	pop	{r7}
 80035b6:	4770      	bx	lr

080035b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d101      	bne.n	80035ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e042      	b.n	8003650 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d106      	bne.n	80035e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f7fd fa99 	bl	8000b14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2224      	movs	r2, #36	; 0x24
 80035e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f022 0201 	bic.w	r2, r2, #1
 80035f8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f000 f976 	bl	80038ec <UART_SetConfig>
 8003600:	4603      	mov	r3, r0
 8003602:	2b01      	cmp	r3, #1
 8003604:	d101      	bne.n	800360a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e022      	b.n	8003650 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800360e:	2b00      	cmp	r3, #0
 8003610:	d002      	beq.n	8003618 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 fbde 	bl	8003dd4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	685a      	ldr	r2, [r3, #4]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003626:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	689a      	ldr	r2, [r3, #8]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003636:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f042 0201 	orr.w	r2, r2, #1
 8003646:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f000 fc64 	bl	8003f16 <UART_CheckIdleState>
 800364e:	4603      	mov	r3, r0
}
 8003650:	4618      	mov	r0, r3
 8003652:	3708      	adds	r7, #8
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b08a      	sub	sp, #40	; 0x28
 800365c:	af02      	add	r7, sp, #8
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	603b      	str	r3, [r7, #0]
 8003664:	4613      	mov	r3, r2
 8003666:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800366e:	2b20      	cmp	r3, #32
 8003670:	d173      	bne.n	800375a <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d002      	beq.n	800367e <HAL_UART_Transmit+0x26>
 8003678:	88fb      	ldrh	r3, [r7, #6]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e06c      	b.n	800375c <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2200      	movs	r2, #0
 8003686:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2221      	movs	r2, #33	; 0x21
 800368e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003692:	f7fd fc0d 	bl	8000eb0 <HAL_GetTick>
 8003696:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	88fa      	ldrh	r2, [r7, #6]
 800369c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	88fa      	ldrh	r2, [r7, #6]
 80036a4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036b0:	d108      	bne.n	80036c4 <HAL_UART_Transmit+0x6c>
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d104      	bne.n	80036c4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80036ba:	2300      	movs	r3, #0
 80036bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	61bb      	str	r3, [r7, #24]
 80036c2:	e003      	b.n	80036cc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80036c8:	2300      	movs	r3, #0
 80036ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80036cc:	e02c      	b.n	8003728 <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	9300      	str	r3, [sp, #0]
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	2200      	movs	r2, #0
 80036d6:	2180      	movs	r1, #128	; 0x80
 80036d8:	68f8      	ldr	r0, [r7, #12]
 80036da:	f000 fc6a 	bl	8003fb2 <UART_WaitOnFlagUntilTimeout>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d001      	beq.n	80036e8 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	e039      	b.n	800375c <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d10b      	bne.n	8003706 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	881b      	ldrh	r3, [r3, #0]
 80036f2:	461a      	mov	r2, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036fc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80036fe:	69bb      	ldr	r3, [r7, #24]
 8003700:	3302      	adds	r3, #2
 8003702:	61bb      	str	r3, [r7, #24]
 8003704:	e007      	b.n	8003716 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	781a      	ldrb	r2, [r3, #0]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	3301      	adds	r3, #1
 8003714:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800371c:	b29b      	uxth	r3, r3
 800371e:	3b01      	subs	r3, #1
 8003720:	b29a      	uxth	r2, r3
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800372e:	b29b      	uxth	r3, r3
 8003730:	2b00      	cmp	r3, #0
 8003732:	d1cc      	bne.n	80036ce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	9300      	str	r3, [sp, #0]
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	2200      	movs	r2, #0
 800373c:	2140      	movs	r1, #64	; 0x40
 800373e:	68f8      	ldr	r0, [r7, #12]
 8003740:	f000 fc37 	bl	8003fb2 <UART_WaitOnFlagUntilTimeout>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e006      	b.n	800375c <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2220      	movs	r2, #32
 8003752:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8003756:	2300      	movs	r3, #0
 8003758:	e000      	b.n	800375c <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 800375a:	2302      	movs	r3, #2
  }
}
 800375c:	4618      	mov	r0, r3
 800375e:	3720      	adds	r7, #32
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}

08003764 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b08a      	sub	sp, #40	; 0x28
 8003768:	af02      	add	r7, sp, #8
 800376a:	60f8      	str	r0, [r7, #12]
 800376c:	60b9      	str	r1, [r7, #8]
 800376e:	603b      	str	r3, [r7, #0]
 8003770:	4613      	mov	r3, r2
 8003772:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800377a:	2b20      	cmp	r3, #32
 800377c:	f040 80b1 	bne.w	80038e2 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d002      	beq.n	800378c <HAL_UART_Receive+0x28>
 8003786:	88fb      	ldrh	r3, [r7, #6]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d101      	bne.n	8003790 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e0a9      	b.n	80038e4 <HAL_UART_Receive+0x180>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2200      	movs	r2, #0
 8003794:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2222      	movs	r2, #34	; 0x22
 800379c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2200      	movs	r2, #0
 80037a4:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80037a6:	f7fd fb83 	bl	8000eb0 <HAL_GetTick>
 80037aa:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	88fa      	ldrh	r2, [r7, #6]
 80037b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	88fa      	ldrh	r2, [r7, #6]
 80037b8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037c4:	d10e      	bne.n	80037e4 <HAL_UART_Receive+0x80>
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d105      	bne.n	80037da <HAL_UART_Receive+0x76>
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f240 12ff 	movw	r2, #511	; 0x1ff
 80037d4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80037d8:	e02d      	b.n	8003836 <HAL_UART_Receive+0xd2>
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	22ff      	movs	r2, #255	; 0xff
 80037de:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80037e2:	e028      	b.n	8003836 <HAL_UART_Receive+0xd2>
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d10d      	bne.n	8003808 <HAL_UART_Receive+0xa4>
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	691b      	ldr	r3, [r3, #16]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d104      	bne.n	80037fe <HAL_UART_Receive+0x9a>
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	22ff      	movs	r2, #255	; 0xff
 80037f8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80037fc:	e01b      	b.n	8003836 <HAL_UART_Receive+0xd2>
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	227f      	movs	r2, #127	; 0x7f
 8003802:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8003806:	e016      	b.n	8003836 <HAL_UART_Receive+0xd2>
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003810:	d10d      	bne.n	800382e <HAL_UART_Receive+0xca>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d104      	bne.n	8003824 <HAL_UART_Receive+0xc0>
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	227f      	movs	r2, #127	; 0x7f
 800381e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8003822:	e008      	b.n	8003836 <HAL_UART_Receive+0xd2>
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	223f      	movs	r2, #63	; 0x3f
 8003828:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800382c:	e003      	b.n	8003836 <HAL_UART_Receive+0xd2>
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800383c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003846:	d108      	bne.n	800385a <HAL_UART_Receive+0xf6>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	691b      	ldr	r3, [r3, #16]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d104      	bne.n	800385a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8003850:	2300      	movs	r3, #0
 8003852:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	61bb      	str	r3, [r7, #24]
 8003858:	e003      	b.n	8003862 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800385e:	2300      	movs	r3, #0
 8003860:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003862:	e032      	b.n	80038ca <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	9300      	str	r3, [sp, #0]
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	2200      	movs	r2, #0
 800386c:	2120      	movs	r1, #32
 800386e:	68f8      	ldr	r0, [r7, #12]
 8003870:	f000 fb9f 	bl	8003fb2 <UART_WaitOnFlagUntilTimeout>
 8003874:	4603      	mov	r3, r0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d001      	beq.n	800387e <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e032      	b.n	80038e4 <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d10c      	bne.n	800389e <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388a:	b29a      	uxth	r2, r3
 800388c:	8a7b      	ldrh	r3, [r7, #18]
 800388e:	4013      	ands	r3, r2
 8003890:	b29a      	uxth	r2, r3
 8003892:	69bb      	ldr	r3, [r7, #24]
 8003894:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	3302      	adds	r3, #2
 800389a:	61bb      	str	r3, [r7, #24]
 800389c:	e00c      	b.n	80038b8 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a4:	b2da      	uxtb	r2, r3
 80038a6:	8a7b      	ldrh	r3, [r7, #18]
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	4013      	ands	r3, r2
 80038ac:	b2da      	uxtb	r2, r3
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	3301      	adds	r3, #1
 80038b6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80038be:	b29b      	uxth	r3, r3
 80038c0:	3b01      	subs	r3, #1
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d1c6      	bne.n	8003864 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2220      	movs	r2, #32
 80038da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 80038de:	2300      	movs	r3, #0
 80038e0:	e000      	b.n	80038e4 <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 80038e2:	2302      	movs	r3, #2
  }
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3720      	adds	r7, #32
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}

080038ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038f0:	b08c      	sub	sp, #48	; 0x30
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80038f6:	2300      	movs	r3, #0
 80038f8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	689a      	ldr	r2, [r3, #8]
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	691b      	ldr	r3, [r3, #16]
 8003904:	431a      	orrs	r2, r3
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	695b      	ldr	r3, [r3, #20]
 800390a:	431a      	orrs	r2, r3
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	69db      	ldr	r3, [r3, #28]
 8003910:	4313      	orrs	r3, r2
 8003912:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	4b94      	ldr	r3, [pc, #592]	; (8003b6c <UART_SetConfig+0x280>)
 800391c:	4013      	ands	r3, r2
 800391e:	697a      	ldr	r2, [r7, #20]
 8003920:	6812      	ldr	r2, [r2, #0]
 8003922:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003924:	430b      	orrs	r3, r1
 8003926:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	68da      	ldr	r2, [r3, #12]
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	430a      	orrs	r2, r1
 800393c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a89      	ldr	r2, [pc, #548]	; (8003b70 <UART_SetConfig+0x284>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d004      	beq.n	8003958 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003954:	4313      	orrs	r3, r2
 8003956:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003962:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	6812      	ldr	r2, [r2, #0]
 800396a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800396c:	430b      	orrs	r3, r1
 800396e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003976:	f023 010f 	bic.w	r1, r3, #15
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	430a      	orrs	r2, r1
 8003984:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a7a      	ldr	r2, [pc, #488]	; (8003b74 <UART_SetConfig+0x288>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d127      	bne.n	80039e0 <UART_SetConfig+0xf4>
 8003990:	2003      	movs	r0, #3
 8003992:	f7ff fdf0 	bl	8003576 <LL_RCC_GetUSARTClockSource>
 8003996:	4603      	mov	r3, r0
 8003998:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 800399c:	2b03      	cmp	r3, #3
 800399e:	d81b      	bhi.n	80039d8 <UART_SetConfig+0xec>
 80039a0:	a201      	add	r2, pc, #4	; (adr r2, 80039a8 <UART_SetConfig+0xbc>)
 80039a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039a6:	bf00      	nop
 80039a8:	080039b9 	.word	0x080039b9
 80039ac:	080039c9 	.word	0x080039c9
 80039b0:	080039c1 	.word	0x080039c1
 80039b4:	080039d1 	.word	0x080039d1
 80039b8:	2301      	movs	r3, #1
 80039ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80039be:	e080      	b.n	8003ac2 <UART_SetConfig+0x1d6>
 80039c0:	2302      	movs	r3, #2
 80039c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80039c6:	e07c      	b.n	8003ac2 <UART_SetConfig+0x1d6>
 80039c8:	2304      	movs	r3, #4
 80039ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80039ce:	e078      	b.n	8003ac2 <UART_SetConfig+0x1d6>
 80039d0:	2308      	movs	r3, #8
 80039d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80039d6:	e074      	b.n	8003ac2 <UART_SetConfig+0x1d6>
 80039d8:	2310      	movs	r3, #16
 80039da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80039de:	e070      	b.n	8003ac2 <UART_SetConfig+0x1d6>
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a64      	ldr	r2, [pc, #400]	; (8003b78 <UART_SetConfig+0x28c>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d138      	bne.n	8003a5c <UART_SetConfig+0x170>
 80039ea:	200c      	movs	r0, #12
 80039ec:	f7ff fdc3 	bl	8003576 <LL_RCC_GetUSARTClockSource>
 80039f0:	4603      	mov	r3, r0
 80039f2:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 80039f6:	2b0c      	cmp	r3, #12
 80039f8:	d82c      	bhi.n	8003a54 <UART_SetConfig+0x168>
 80039fa:	a201      	add	r2, pc, #4	; (adr r2, 8003a00 <UART_SetConfig+0x114>)
 80039fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a00:	08003a35 	.word	0x08003a35
 8003a04:	08003a55 	.word	0x08003a55
 8003a08:	08003a55 	.word	0x08003a55
 8003a0c:	08003a55 	.word	0x08003a55
 8003a10:	08003a45 	.word	0x08003a45
 8003a14:	08003a55 	.word	0x08003a55
 8003a18:	08003a55 	.word	0x08003a55
 8003a1c:	08003a55 	.word	0x08003a55
 8003a20:	08003a3d 	.word	0x08003a3d
 8003a24:	08003a55 	.word	0x08003a55
 8003a28:	08003a55 	.word	0x08003a55
 8003a2c:	08003a55 	.word	0x08003a55
 8003a30:	08003a4d 	.word	0x08003a4d
 8003a34:	2300      	movs	r3, #0
 8003a36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a3a:	e042      	b.n	8003ac2 <UART_SetConfig+0x1d6>
 8003a3c:	2302      	movs	r3, #2
 8003a3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a42:	e03e      	b.n	8003ac2 <UART_SetConfig+0x1d6>
 8003a44:	2304      	movs	r3, #4
 8003a46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a4a:	e03a      	b.n	8003ac2 <UART_SetConfig+0x1d6>
 8003a4c:	2308      	movs	r3, #8
 8003a4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a52:	e036      	b.n	8003ac2 <UART_SetConfig+0x1d6>
 8003a54:	2310      	movs	r3, #16
 8003a56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a5a:	e032      	b.n	8003ac2 <UART_SetConfig+0x1d6>
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a43      	ldr	r2, [pc, #268]	; (8003b70 <UART_SetConfig+0x284>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d12a      	bne.n	8003abc <UART_SetConfig+0x1d0>
 8003a66:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003a6a:	f7ff fd96 	bl	800359a <LL_RCC_GetLPUARTClockSource>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a74:	d01a      	beq.n	8003aac <UART_SetConfig+0x1c0>
 8003a76:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a7a:	d81b      	bhi.n	8003ab4 <UART_SetConfig+0x1c8>
 8003a7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a80:	d00c      	beq.n	8003a9c <UART_SetConfig+0x1b0>
 8003a82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a86:	d815      	bhi.n	8003ab4 <UART_SetConfig+0x1c8>
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d003      	beq.n	8003a94 <UART_SetConfig+0x1a8>
 8003a8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a90:	d008      	beq.n	8003aa4 <UART_SetConfig+0x1b8>
 8003a92:	e00f      	b.n	8003ab4 <UART_SetConfig+0x1c8>
 8003a94:	2300      	movs	r3, #0
 8003a96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a9a:	e012      	b.n	8003ac2 <UART_SetConfig+0x1d6>
 8003a9c:	2302      	movs	r3, #2
 8003a9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003aa2:	e00e      	b.n	8003ac2 <UART_SetConfig+0x1d6>
 8003aa4:	2304      	movs	r3, #4
 8003aa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003aaa:	e00a      	b.n	8003ac2 <UART_SetConfig+0x1d6>
 8003aac:	2308      	movs	r3, #8
 8003aae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ab2:	e006      	b.n	8003ac2 <UART_SetConfig+0x1d6>
 8003ab4:	2310      	movs	r3, #16
 8003ab6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003aba:	e002      	b.n	8003ac2 <UART_SetConfig+0x1d6>
 8003abc:	2310      	movs	r3, #16
 8003abe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a2a      	ldr	r2, [pc, #168]	; (8003b70 <UART_SetConfig+0x284>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	f040 80a4 	bne.w	8003c16 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003ace:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003ad2:	2b08      	cmp	r3, #8
 8003ad4:	d823      	bhi.n	8003b1e <UART_SetConfig+0x232>
 8003ad6:	a201      	add	r2, pc, #4	; (adr r2, 8003adc <UART_SetConfig+0x1f0>)
 8003ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003adc:	08003b01 	.word	0x08003b01
 8003ae0:	08003b1f 	.word	0x08003b1f
 8003ae4:	08003b09 	.word	0x08003b09
 8003ae8:	08003b1f 	.word	0x08003b1f
 8003aec:	08003b0f 	.word	0x08003b0f
 8003af0:	08003b1f 	.word	0x08003b1f
 8003af4:	08003b1f 	.word	0x08003b1f
 8003af8:	08003b1f 	.word	0x08003b1f
 8003afc:	08003b17 	.word	0x08003b17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b00:	f7fe fd94 	bl	800262c <HAL_RCC_GetPCLK1Freq>
 8003b04:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003b06:	e010      	b.n	8003b2a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b08:	4b1c      	ldr	r3, [pc, #112]	; (8003b7c <UART_SetConfig+0x290>)
 8003b0a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003b0c:	e00d      	b.n	8003b2a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b0e:	f7fe fcd9 	bl	80024c4 <HAL_RCC_GetSysClockFreq>
 8003b12:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003b14:	e009      	b.n	8003b2a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b1a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003b1c:	e005      	b.n	8003b2a <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003b28:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	f000 8137 	beq.w	8003da0 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b36:	4a12      	ldr	r2, [pc, #72]	; (8003b80 <UART_SetConfig+0x294>)
 8003b38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b3c:	461a      	mov	r2, r3
 8003b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b40:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b44:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	685a      	ldr	r2, [r3, #4]
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	005b      	lsls	r3, r3, #1
 8003b4e:	4413      	add	r3, r2
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d305      	bcc.n	8003b62 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003b5c:	69ba      	ldr	r2, [r7, #24]
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d910      	bls.n	8003b84 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003b68:	e11a      	b.n	8003da0 <UART_SetConfig+0x4b4>
 8003b6a:	bf00      	nop
 8003b6c:	cfff69f3 	.word	0xcfff69f3
 8003b70:	40008000 	.word	0x40008000
 8003b74:	40013800 	.word	0x40013800
 8003b78:	40004400 	.word	0x40004400
 8003b7c:	00f42400 	.word	0x00f42400
 8003b80:	08007398 	.word	0x08007398
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b86:	2200      	movs	r2, #0
 8003b88:	60bb      	str	r3, [r7, #8]
 8003b8a:	60fa      	str	r2, [r7, #12]
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b90:	4a8e      	ldr	r2, [pc, #568]	; (8003dcc <UART_SetConfig+0x4e0>)
 8003b92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	2200      	movs	r2, #0
 8003b9a:	603b      	str	r3, [r7, #0]
 8003b9c:	607a      	str	r2, [r7, #4]
 8003b9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ba2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003ba6:	f7fc fb3b 	bl	8000220 <__aeabi_uldivmod>
 8003baa:	4602      	mov	r2, r0
 8003bac:	460b      	mov	r3, r1
 8003bae:	4610      	mov	r0, r2
 8003bb0:	4619      	mov	r1, r3
 8003bb2:	f04f 0200 	mov.w	r2, #0
 8003bb6:	f04f 0300 	mov.w	r3, #0
 8003bba:	020b      	lsls	r3, r1, #8
 8003bbc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003bc0:	0202      	lsls	r2, r0, #8
 8003bc2:	6979      	ldr	r1, [r7, #20]
 8003bc4:	6849      	ldr	r1, [r1, #4]
 8003bc6:	0849      	lsrs	r1, r1, #1
 8003bc8:	2000      	movs	r0, #0
 8003bca:	460c      	mov	r4, r1
 8003bcc:	4605      	mov	r5, r0
 8003bce:	eb12 0804 	adds.w	r8, r2, r4
 8003bd2:	eb43 0905 	adc.w	r9, r3, r5
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	469a      	mov	sl, r3
 8003bde:	4693      	mov	fp, r2
 8003be0:	4652      	mov	r2, sl
 8003be2:	465b      	mov	r3, fp
 8003be4:	4640      	mov	r0, r8
 8003be6:	4649      	mov	r1, r9
 8003be8:	f7fc fb1a 	bl	8000220 <__aeabi_uldivmod>
 8003bec:	4602      	mov	r2, r0
 8003bee:	460b      	mov	r3, r1
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003bf4:	6a3b      	ldr	r3, [r7, #32]
 8003bf6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003bfa:	d308      	bcc.n	8003c0e <UART_SetConfig+0x322>
 8003bfc:	6a3b      	ldr	r3, [r7, #32]
 8003bfe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c02:	d204      	bcs.n	8003c0e <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	6a3a      	ldr	r2, [r7, #32]
 8003c0a:	60da      	str	r2, [r3, #12]
 8003c0c:	e0c8      	b.n	8003da0 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003c14:	e0c4      	b.n	8003da0 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	69db      	ldr	r3, [r3, #28]
 8003c1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c1e:	d167      	bne.n	8003cf0 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8003c20:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003c24:	2b08      	cmp	r3, #8
 8003c26:	d828      	bhi.n	8003c7a <UART_SetConfig+0x38e>
 8003c28:	a201      	add	r2, pc, #4	; (adr r2, 8003c30 <UART_SetConfig+0x344>)
 8003c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c2e:	bf00      	nop
 8003c30:	08003c55 	.word	0x08003c55
 8003c34:	08003c5d 	.word	0x08003c5d
 8003c38:	08003c65 	.word	0x08003c65
 8003c3c:	08003c7b 	.word	0x08003c7b
 8003c40:	08003c6b 	.word	0x08003c6b
 8003c44:	08003c7b 	.word	0x08003c7b
 8003c48:	08003c7b 	.word	0x08003c7b
 8003c4c:	08003c7b 	.word	0x08003c7b
 8003c50:	08003c73 	.word	0x08003c73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c54:	f7fe fcea 	bl	800262c <HAL_RCC_GetPCLK1Freq>
 8003c58:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003c5a:	e014      	b.n	8003c86 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c5c:	f7fe fcf8 	bl	8002650 <HAL_RCC_GetPCLK2Freq>
 8003c60:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003c62:	e010      	b.n	8003c86 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c64:	4b5a      	ldr	r3, [pc, #360]	; (8003dd0 <UART_SetConfig+0x4e4>)
 8003c66:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003c68:	e00d      	b.n	8003c86 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c6a:	f7fe fc2b 	bl	80024c4 <HAL_RCC_GetSysClockFreq>
 8003c6e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003c70:	e009      	b.n	8003c86 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c76:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003c78:	e005      	b.n	8003c86 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003c84:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	f000 8089 	beq.w	8003da0 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c92:	4a4e      	ldr	r2, [pc, #312]	; (8003dcc <UART_SetConfig+0x4e0>)
 8003c94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003c98:	461a      	mov	r2, r3
 8003c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c9c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ca0:	005a      	lsls	r2, r3, #1
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	085b      	lsrs	r3, r3, #1
 8003ca8:	441a      	add	r2, r3
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cb2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cb4:	6a3b      	ldr	r3, [r7, #32]
 8003cb6:	2b0f      	cmp	r3, #15
 8003cb8:	d916      	bls.n	8003ce8 <UART_SetConfig+0x3fc>
 8003cba:	6a3b      	ldr	r3, [r7, #32]
 8003cbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cc0:	d212      	bcs.n	8003ce8 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003cc2:	6a3b      	ldr	r3, [r7, #32]
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	f023 030f 	bic.w	r3, r3, #15
 8003cca:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ccc:	6a3b      	ldr	r3, [r7, #32]
 8003cce:	085b      	lsrs	r3, r3, #1
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	f003 0307 	and.w	r3, r3, #7
 8003cd6:	b29a      	uxth	r2, r3
 8003cd8:	8bfb      	ldrh	r3, [r7, #30]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	8bfa      	ldrh	r2, [r7, #30]
 8003ce4:	60da      	str	r2, [r3, #12]
 8003ce6:	e05b      	b.n	8003da0 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003cee:	e057      	b.n	8003da0 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003cf0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003cf4:	2b08      	cmp	r3, #8
 8003cf6:	d828      	bhi.n	8003d4a <UART_SetConfig+0x45e>
 8003cf8:	a201      	add	r2, pc, #4	; (adr r2, 8003d00 <UART_SetConfig+0x414>)
 8003cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cfe:	bf00      	nop
 8003d00:	08003d25 	.word	0x08003d25
 8003d04:	08003d2d 	.word	0x08003d2d
 8003d08:	08003d35 	.word	0x08003d35
 8003d0c:	08003d4b 	.word	0x08003d4b
 8003d10:	08003d3b 	.word	0x08003d3b
 8003d14:	08003d4b 	.word	0x08003d4b
 8003d18:	08003d4b 	.word	0x08003d4b
 8003d1c:	08003d4b 	.word	0x08003d4b
 8003d20:	08003d43 	.word	0x08003d43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d24:	f7fe fc82 	bl	800262c <HAL_RCC_GetPCLK1Freq>
 8003d28:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003d2a:	e014      	b.n	8003d56 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d2c:	f7fe fc90 	bl	8002650 <HAL_RCC_GetPCLK2Freq>
 8003d30:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003d32:	e010      	b.n	8003d56 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d34:	4b26      	ldr	r3, [pc, #152]	; (8003dd0 <UART_SetConfig+0x4e4>)
 8003d36:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003d38:	e00d      	b.n	8003d56 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d3a:	f7fe fbc3 	bl	80024c4 <HAL_RCC_GetSysClockFreq>
 8003d3e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003d40:	e009      	b.n	8003d56 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d46:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003d48:	e005      	b.n	8003d56 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003d54:	bf00      	nop
    }

    if (pclk != 0U)
 8003d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d021      	beq.n	8003da0 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d60:	4a1a      	ldr	r2, [pc, #104]	; (8003dcc <UART_SetConfig+0x4e0>)
 8003d62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003d66:	461a      	mov	r2, r3
 8003d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6a:	fbb3 f2f2 	udiv	r2, r3, r2
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	085b      	lsrs	r3, r3, #1
 8003d74:	441a      	add	r2, r3
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d7e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d80:	6a3b      	ldr	r3, [r7, #32]
 8003d82:	2b0f      	cmp	r3, #15
 8003d84:	d909      	bls.n	8003d9a <UART_SetConfig+0x4ae>
 8003d86:	6a3b      	ldr	r3, [r7, #32]
 8003d88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d8c:	d205      	bcs.n	8003d9a <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003d8e:	6a3b      	ldr	r3, [r7, #32]
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	60da      	str	r2, [r3, #12]
 8003d98:	e002      	b.n	8003da0 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	2201      	movs	r2, #1
 8003dac:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	2200      	movs	r2, #0
 8003db4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	2200      	movs	r2, #0
 8003dba:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003dbc:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3730      	adds	r7, #48	; 0x30
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003dca:	bf00      	nop
 8003dcc:	08007398 	.word	0x08007398
 8003dd0:	00f42400 	.word	0x00f42400

08003dd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003de0:	f003 0301 	and.w	r3, r3, #1
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00a      	beq.n	8003dfe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	430a      	orrs	r2, r1
 8003dfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d00a      	beq.n	8003e20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	430a      	orrs	r2, r1
 8003e1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e24:	f003 0304 	and.w	r3, r3, #4
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d00a      	beq.n	8003e42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e46:	f003 0308 	and.w	r3, r3, #8
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d00a      	beq.n	8003e64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	430a      	orrs	r2, r1
 8003e62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e68:	f003 0310 	and.w	r3, r3, #16
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d00a      	beq.n	8003e86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	430a      	orrs	r2, r1
 8003e84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e8a:	f003 0320 	and.w	r3, r3, #32
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d00a      	beq.n	8003ea8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d01a      	beq.n	8003eea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	430a      	orrs	r2, r1
 8003ec8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ece:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ed2:	d10a      	bne.n	8003eea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	430a      	orrs	r2, r1
 8003ee8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d00a      	beq.n	8003f0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	430a      	orrs	r2, r1
 8003f0a:	605a      	str	r2, [r3, #4]
  }
}
 8003f0c:	bf00      	nop
 8003f0e:	370c      	adds	r7, #12
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bc80      	pop	{r7}
 8003f14:	4770      	bx	lr

08003f16 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f16:	b580      	push	{r7, lr}
 8003f18:	b086      	sub	sp, #24
 8003f1a:	af02      	add	r7, sp, #8
 8003f1c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003f26:	f7fc ffc3 	bl	8000eb0 <HAL_GetTick>
 8003f2a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0308 	and.w	r3, r3, #8
 8003f36:	2b08      	cmp	r3, #8
 8003f38:	d10e      	bne.n	8003f58 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f3a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f3e:	9300      	str	r3, [sp, #0]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f000 f832 	bl	8003fb2 <UART_WaitOnFlagUntilTimeout>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d001      	beq.n	8003f58 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	e028      	b.n	8003faa <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0304 	and.w	r3, r3, #4
 8003f62:	2b04      	cmp	r3, #4
 8003f64:	d10e      	bne.n	8003f84 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f66:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f6a:	9300      	str	r3, [sp, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f000 f81c 	bl	8003fb2 <UART_WaitOnFlagUntilTimeout>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d001      	beq.n	8003f84 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f80:	2303      	movs	r3, #3
 8003f82:	e012      	b.n	8003faa <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2220      	movs	r2, #32
 8003f88:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2220      	movs	r2, #32
 8003f90:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3710      	adds	r7, #16
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b09c      	sub	sp, #112	; 0x70
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	60f8      	str	r0, [r7, #12]
 8003fba:	60b9      	str	r1, [r7, #8]
 8003fbc:	603b      	str	r3, [r7, #0]
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fc2:	e0a9      	b.n	8004118 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fc4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003fc6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fca:	f000 80a5 	beq.w	8004118 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fce:	f7fc ff6f 	bl	8000eb0 <HAL_GetTick>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	1ad3      	subs	r3, r2, r3
 8003fd8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d302      	bcc.n	8003fe4 <UART_WaitOnFlagUntilTimeout+0x32>
 8003fde:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d140      	bne.n	8004066 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003fec:	e853 3f00 	ldrex	r3, [r3]
 8003ff0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003ff2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ff4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003ff8:	667b      	str	r3, [r7, #100]	; 0x64
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	461a      	mov	r2, r3
 8004000:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004002:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004004:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004006:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004008:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800400a:	e841 2300 	strex	r3, r2, [r1]
 800400e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004010:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004012:	2b00      	cmp	r3, #0
 8004014:	d1e6      	bne.n	8003fe4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	3308      	adds	r3, #8
 800401c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800401e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004020:	e853 3f00 	ldrex	r3, [r3]
 8004024:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004028:	f023 0301 	bic.w	r3, r3, #1
 800402c:	663b      	str	r3, [r7, #96]	; 0x60
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	3308      	adds	r3, #8
 8004034:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004036:	64ba      	str	r2, [r7, #72]	; 0x48
 8004038:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800403a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800403c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800403e:	e841 2300 	strex	r3, r2, [r1]
 8004042:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004044:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1e5      	bne.n	8004016 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2220      	movs	r2, #32
 800404e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2220      	movs	r2, #32
 8004056:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

        return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e069      	b.n	800413a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0304 	and.w	r3, r3, #4
 8004070:	2b00      	cmp	r3, #0
 8004072:	d051      	beq.n	8004118 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	69db      	ldr	r3, [r3, #28]
 800407a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800407e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004082:	d149      	bne.n	8004118 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800408c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004096:	e853 3f00 	ldrex	r3, [r3]
 800409a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800409c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800409e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80040a2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	461a      	mov	r2, r3
 80040aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040ac:	637b      	str	r3, [r7, #52]	; 0x34
 80040ae:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040b0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80040b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80040b4:	e841 2300 	strex	r3, r2, [r1]
 80040b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80040ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d1e6      	bne.n	800408e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	3308      	adds	r3, #8
 80040c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	e853 3f00 	ldrex	r3, [r3]
 80040ce:	613b      	str	r3, [r7, #16]
   return(result);
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	f023 0301 	bic.w	r3, r3, #1
 80040d6:	66bb      	str	r3, [r7, #104]	; 0x68
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	3308      	adds	r3, #8
 80040de:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80040e0:	623a      	str	r2, [r7, #32]
 80040e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e4:	69f9      	ldr	r1, [r7, #28]
 80040e6:	6a3a      	ldr	r2, [r7, #32]
 80040e8:	e841 2300 	strex	r3, r2, [r1]
 80040ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d1e5      	bne.n	80040c0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2220      	movs	r2, #32
 80040f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->RxState = HAL_UART_STATE_READY;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2220      	movs	r2, #32
 8004100:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2220      	movs	r2, #32
 8004108:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8004114:	2303      	movs	r3, #3
 8004116:	e010      	b.n	800413a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	69da      	ldr	r2, [r3, #28]
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	4013      	ands	r3, r2
 8004122:	68ba      	ldr	r2, [r7, #8]
 8004124:	429a      	cmp	r2, r3
 8004126:	bf0c      	ite	eq
 8004128:	2301      	moveq	r3, #1
 800412a:	2300      	movne	r3, #0
 800412c:	b2db      	uxtb	r3, r3
 800412e:	461a      	mov	r2, r3
 8004130:	79fb      	ldrb	r3, [r7, #7]
 8004132:	429a      	cmp	r2, r3
 8004134:	f43f af46 	beq.w	8003fc4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004138:	2300      	movs	r3, #0
}
 800413a:	4618      	mov	r0, r3
 800413c:	3770      	adds	r7, #112	; 0x70
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}

08004142 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004142:	b480      	push	{r7}
 8004144:	b085      	sub	sp, #20
 8004146:	af00      	add	r7, sp, #0
 8004148:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004150:	2b01      	cmp	r3, #1
 8004152:	d101      	bne.n	8004158 <HAL_UARTEx_DisableFifoMode+0x16>
 8004154:	2302      	movs	r3, #2
 8004156:	e027      	b.n	80041a8 <HAL_UARTEx_DisableFifoMode+0x66>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2224      	movs	r2, #36	; 0x24
 8004164:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f022 0201 	bic.w	r2, r2, #1
 800417e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004186:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2200      	movs	r2, #0
 800418c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2220      	movs	r2, #32
 800419a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2200      	movs	r2, #0
 80041a2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80041a6:	2300      	movs	r3, #0
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3714      	adds	r7, #20
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bc80      	pop	{r7}
 80041b0:	4770      	bx	lr

080041b2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b084      	sub	sp, #16
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	6078      	str	r0, [r7, #4]
 80041ba:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d101      	bne.n	80041ca <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80041c6:	2302      	movs	r3, #2
 80041c8:	e02d      	b.n	8004226 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2201      	movs	r2, #1
 80041ce:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2224      	movs	r2, #36	; 0x24
 80041d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f022 0201 	bic.w	r2, r2, #1
 80041f0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	683a      	ldr	r2, [r7, #0]
 8004202:	430a      	orrs	r2, r1
 8004204:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f850 	bl	80042ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68fa      	ldr	r2, [r7, #12]
 8004212:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2220      	movs	r2, #32
 8004218:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3710      	adds	r7, #16
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}

0800422e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800422e:	b580      	push	{r7, lr}
 8004230:	b084      	sub	sp, #16
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]
 8004236:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800423e:	2b01      	cmp	r3, #1
 8004240:	d101      	bne.n	8004246 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004242:	2302      	movs	r3, #2
 8004244:	e02d      	b.n	80042a2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2201      	movs	r2, #1
 800424a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2224      	movs	r2, #36	; 0x24
 8004252:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f022 0201 	bic.w	r2, r2, #1
 800426c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	683a      	ldr	r2, [r7, #0]
 800427e:	430a      	orrs	r2, r1
 8004280:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f000 f812 	bl	80042ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	68fa      	ldr	r2, [r7, #12]
 800428e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2220      	movs	r2, #32
 8004294:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3710      	adds	r7, #16
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
	...

080042ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b085      	sub	sp, #20
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d108      	bne.n	80042ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80042cc:	e031      	b.n	8004332 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80042ce:	2308      	movs	r3, #8
 80042d0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80042d2:	2308      	movs	r3, #8
 80042d4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	0e5b      	lsrs	r3, r3, #25
 80042de:	b2db      	uxtb	r3, r3
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	0f5b      	lsrs	r3, r3, #29
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	f003 0307 	and.w	r3, r3, #7
 80042f4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80042f6:	7bbb      	ldrb	r3, [r7, #14]
 80042f8:	7b3a      	ldrb	r2, [r7, #12]
 80042fa:	4910      	ldr	r1, [pc, #64]	; (800433c <UARTEx_SetNbDataToProcess+0x90>)
 80042fc:	5c8a      	ldrb	r2, [r1, r2]
 80042fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004302:	7b3a      	ldrb	r2, [r7, #12]
 8004304:	490e      	ldr	r1, [pc, #56]	; (8004340 <UARTEx_SetNbDataToProcess+0x94>)
 8004306:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004308:	fb93 f3f2 	sdiv	r3, r3, r2
 800430c:	b29a      	uxth	r2, r3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004314:	7bfb      	ldrb	r3, [r7, #15]
 8004316:	7b7a      	ldrb	r2, [r7, #13]
 8004318:	4908      	ldr	r1, [pc, #32]	; (800433c <UARTEx_SetNbDataToProcess+0x90>)
 800431a:	5c8a      	ldrb	r2, [r1, r2]
 800431c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004320:	7b7a      	ldrb	r2, [r7, #13]
 8004322:	4907      	ldr	r1, [pc, #28]	; (8004340 <UARTEx_SetNbDataToProcess+0x94>)
 8004324:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004326:	fb93 f3f2 	sdiv	r3, r3, r2
 800432a:	b29a      	uxth	r2, r3
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004332:	bf00      	nop
 8004334:	3714      	adds	r7, #20
 8004336:	46bd      	mov	sp, r7
 8004338:	bc80      	pop	{r7}
 800433a:	4770      	bx	lr
 800433c:	080073b0 	.word	0x080073b0
 8004340:	080073b8 	.word	0x080073b8

08004344 <calendar_init>:

/*
 *
 */
void calendar_init(RTC_HandleTypeDef* hrtc)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
	// store pointer to rtc structure
	_hrtc = hrtc;
 800434c:	4a1b      	ldr	r2, [pc, #108]	; (80043bc <calendar_init+0x78>)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6013      	str	r3, [r2, #0]

	// pass pointer to alarm control
	rtcCalendarControl_init(hrtc);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f000 fc30 	bl	8004bb8 <rtcCalendarControl_init>

	// initialize the calendar
	_calendarHead = -1;
 8004358:	4b19      	ldr	r3, [pc, #100]	; (80043c0 <calendar_init+0x7c>)
 800435a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800435e:	601a      	str	r2, [r3, #0]
	_calendarFree = 0;
 8004360:	4b18      	ldr	r3, [pc, #96]	; (80043c4 <calendar_init+0x80>)
 8004362:	2200      	movs	r2, #0
 8004364:	601a      	str	r2, [r3, #0]
	_currentEvent = -1;
 8004366:	4b18      	ldr	r3, [pc, #96]	; (80043c8 <calendar_init+0x84>)
 8004368:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800436c:	601a      	str	r2, [r3, #0]
	_isInEvent = false;
 800436e:	4b17      	ldr	r3, [pc, #92]	; (80043cc <calendar_init+0x88>)
 8004370:	2200      	movs	r2, #0
 8004372:	701a      	strb	r2, [r3, #0]
	for (int idx = 0; idx < MAX_NUM_EVENTS - 1; idx++)
 8004374:	2300      	movs	r3, #0
 8004376:	60fb      	str	r3, [r7, #12]
 8004378:	e00d      	b.n	8004396 <calendar_init+0x52>
	{
		_calendarEvents[idx].next = idx + 1;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	1c59      	adds	r1, r3, #1
 800437e:	4814      	ldr	r0, [pc, #80]	; (80043d0 <calendar_init+0x8c>)
 8004380:	68fa      	ldr	r2, [r7, #12]
 8004382:	4613      	mov	r3, r2
 8004384:	00db      	lsls	r3, r3, #3
 8004386:	1a9b      	subs	r3, r3, r2
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	4403      	add	r3, r0
 800438c:	3318      	adds	r3, #24
 800438e:	6019      	str	r1, [r3, #0]
	for (int idx = 0; idx < MAX_NUM_EVENTS - 1; idx++)
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	3301      	adds	r3, #1
 8004394:	60fb      	str	r3, [r7, #12]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2bfe      	cmp	r3, #254	; 0xfe
 800439a:	ddee      	ble.n	800437a <calendar_init+0x36>
	}
	_calendarEvents[MAX_NUM_EVENTS - 1].next = -1;
 800439c:	4b0c      	ldr	r3, [pc, #48]	; (80043d0 <calendar_init+0x8c>)
 800439e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043a2:	461a      	mov	r2, r3
 80043a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80043a8:	f8c2 3bfc 	str.w	r3, [r2, #3068]	; 0xbfc

	// set init flag
	_isInit = true;
 80043ac:	4b09      	ldr	r3, [pc, #36]	; (80043d4 <calendar_init+0x90>)
 80043ae:	2201      	movs	r2, #1
 80043b0:	701a      	strb	r2, [r3, #0]
}
 80043b2:	bf00      	nop
 80043b4:	3710      	adds	r7, #16
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	2000016c 	.word	0x2000016c
 80043c0:	2000000c 	.word	0x2000000c
 80043c4:	20001d70 	.word	0x20001d70
 80043c8:	20000010 	.word	0x20000010
 80043cc:	20001d74 	.word	0x20001d74
 80043d0:	20000170 	.word	0x20000170
 80043d4:	20000168 	.word	0x20000168

080043d8 <calendar_start>:

/*
 *
 */
void calendar_start(void)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
	struct_DateTime nextAlarm;
	int currentEventIdx;
	bool withinEvent;

	// get calendar alarm for next alarm in event list relative to now
	if (getNextAlarm(&nextAlarm, &currentEventIdx, &withinEvent)) {
 80043de:	1cfa      	adds	r2, r7, #3
 80043e0:	1d39      	adds	r1, r7, #4
 80043e2:	f107 0308 	add.w	r3, r7, #8
 80043e6:	4618      	mov	r0, r3
 80043e8:	f000 f9ec 	bl	80047c4 <getNextAlarm>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d02b      	beq.n	800444a <calendar_start+0x72>
		// set alarm for next event transition (start or end of event)
		rtcCalendarControl_setAlarm_A(nextAlarm.day, nextAlarm.hour, nextAlarm.minute, nextAlarm.second);
 80043f2:	7ab8      	ldrb	r0, [r7, #10]
 80043f4:	7af9      	ldrb	r1, [r7, #11]
 80043f6:	7b3a      	ldrb	r2, [r7, #12]
 80043f8:	7b7b      	ldrb	r3, [r7, #13]
 80043fa:	f000 fd49 	bl	8004e90 <rtcCalendarControl_setAlarm_A>

		// if starting within an event, run the start callback
		if (withinEvent) {
 80043fe:	78fb      	ldrb	r3, [r7, #3]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d01b      	beq.n	800443c <calendar_start+0x64>
			if (_calendarEvents[currentEventIdx].event.start_callback != NULL)
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	4914      	ldr	r1, [pc, #80]	; (8004458 <calendar_start+0x80>)
 8004408:	4613      	mov	r3, r2
 800440a:	00db      	lsls	r3, r3, #3
 800440c:	1a9b      	subs	r3, r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	440b      	add	r3, r1
 8004412:	3308      	adds	r3, #8
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d009      	beq.n	800442e <calendar_start+0x56>
				(*_calendarEvents[currentEventIdx].event.start_callback)();
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	490e      	ldr	r1, [pc, #56]	; (8004458 <calendar_start+0x80>)
 800441e:	4613      	mov	r3, r2
 8004420:	00db      	lsls	r3, r3, #3
 8004422:	1a9b      	subs	r3, r3, r2
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	440b      	add	r3, r1
 8004428:	3308      	adds	r3, #8
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4798      	blx	r3
			_currentEvent = currentEventIdx;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	4a0a      	ldr	r2, [pc, #40]	; (800445c <calendar_start+0x84>)
 8004432:	6013      	str	r3, [r2, #0]
			_isInEvent = true;
 8004434:	4b0a      	ldr	r3, [pc, #40]	; (8004460 <calendar_start+0x88>)
 8004436:	2201      	movs	r2, #1
 8004438:	701a      	strb	r2, [r3, #0]
 800443a:	e002      	b.n	8004442 <calendar_start+0x6a>
		}
		else
		{
			_isInEvent = false;
 800443c:	4b08      	ldr	r3, [pc, #32]	; (8004460 <calendar_start+0x88>)
 800443e:	2200      	movs	r2, #0
 8004440:	701a      	strb	r2, [r3, #0]
		}

		// make sure that alarm fired is cleared/reset
		_alarmAFired = false;
 8004442:	4b08      	ldr	r3, [pc, #32]	; (8004464 <calendar_start+0x8c>)
 8004444:	2200      	movs	r2, #0
 8004446:	701a      	strb	r2, [r3, #0]

	// if there is no alarm to set, disable the alarm
	else {
		rtcCalendarControl_diableAlarm_A();
	}
}
 8004448:	e001      	b.n	800444e <calendar_start+0x76>
		rtcCalendarControl_diableAlarm_A();
 800444a:	f000 fdbd 	bl	8004fc8 <rtcCalendarControl_diableAlarm_A>
}
 800444e:	bf00      	nop
 8004450:	3710      	adds	r7, #16
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	20000170 	.word	0x20000170
 800445c:	20000010 	.word	0x20000010
 8004460:	20001d74 	.word	0x20001d74
 8004464:	20001d75 	.word	0x20001d75

08004468 <calendar_setDateTime>:

/*
 *
 */
void calendar_setDateTime(struct_DateTime dateTime)
{
 8004468:	b5b0      	push	{r4, r5, r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af02      	add	r7, sp, #8
 800446e:	463b      	mov	r3, r7
 8004470:	e883 0003 	stmia.w	r3, {r0, r1}
	rtcCalendarControl_setDateTime(dateTime.year, dateTime.month, dateTime.day, dateTime.hour, dateTime.minute, dateTime.second);
 8004474:	7838      	ldrb	r0, [r7, #0]
 8004476:	7879      	ldrb	r1, [r7, #1]
 8004478:	78bc      	ldrb	r4, [r7, #2]
 800447a:	78fd      	ldrb	r5, [r7, #3]
 800447c:	793b      	ldrb	r3, [r7, #4]
 800447e:	797a      	ldrb	r2, [r7, #5]
 8004480:	9201      	str	r2, [sp, #4]
 8004482:	9300      	str	r3, [sp, #0]
 8004484:	462b      	mov	r3, r5
 8004486:	4622      	mov	r2, r4
 8004488:	f000 fba4 	bl	8004bd4 <rtcCalendarControl_setDateTime>
}
 800448c:	bf00      	nop
 800448e:	3708      	adds	r7, #8
 8004490:	46bd      	mov	sp, r7
 8004492:	bdb0      	pop	{r4, r5, r7, pc}

08004494 <calendar_getDateTime>:

/*
 *
 */
void calendar_getDateTime(struct_DateTime* dateTime)
{
 8004494:	b5b0      	push	{r4, r5, r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af02      	add	r7, sp, #8
 800449a:	6078      	str	r0, [r7, #4]
	rtcCalendarControl_getDateTime(&(dateTime->year), &(dateTime->month), &(dateTime->day), &(dateTime->hour), &(dateTime->minute), &(dateTime->second));
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	1c59      	adds	r1, r3, #1
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	1c9c      	adds	r4, r3, #2
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	1cdd      	adds	r5, r3, #3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	3304      	adds	r3, #4
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	3205      	adds	r2, #5
 80044b2:	9201      	str	r2, [sp, #4]
 80044b4:	9300      	str	r3, [sp, #0]
 80044b6:	462b      	mov	r3, r5
 80044b8:	4622      	mov	r2, r4
 80044ba:	f000 fc55 	bl	8004d68 <rtcCalendarControl_getDateTime>
}
 80044be:	bf00      	nop
 80044c0:	3708      	adds	r7, #8
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080044c8 <calendar_addEvent>:

/*
 *
 */
CalendarStatus calendar_addEvent(CalendarEvent *event)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
	// add only if the calendar has been initialized
	if (_isInit)
 80044d0:	4b09      	ldr	r3, [pc, #36]	; (80044f8 <calendar_addEvent+0x30>)
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d009      	beq.n	80044ec <calendar_addEvent+0x24>
	{
		if (_addEvent(event))
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	f000 fa9b 	bl	8004a14 <_addEvent>
 80044de:	4603      	mov	r3, r0
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d001      	beq.n	80044e8 <calendar_addEvent+0x20>
		{
			return CALENDAR_OKAY;
 80044e4:	2300      	movs	r3, #0
 80044e6:	e002      	b.n	80044ee <calendar_addEvent+0x26>
		}

		else
		{
			return CALENDAR_FULL;
 80044e8:	2302      	movs	r3, #2
 80044ea:	e000      	b.n	80044ee <calendar_addEvent+0x26>
	}

	// the calendar has not been initialized
	else
	{
		return CALENDER_NOT_INIT;
 80044ec:	2301      	movs	r3, #1
	}
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3708      	adds	r7, #8
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	20000168 	.word	0x20000168

080044fc <calendar_update>:

/*
 *
 */
void calendar_update(void)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b094      	sub	sp, #80	; 0x50
 8004500:	af00      	add	r7, sp, #0
	struct_DateTime nextAlarm;
	int currentEventIdx;
	bool withinEvent;

	if (_alarmAFired) {
 8004502:	4b7a      	ldr	r3, [pc, #488]	; (80046ec <calendar_update+0x1f0>)
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	b2db      	uxtb	r3, r3
 8004508:	2b00      	cmp	r3, #0
 800450a:	f000 80ea 	beq.w	80046e2 <calendar_update+0x1e6>
		// get calendar alarm for next alarm in event list relative to now
		if (getNextAlarm(&nextAlarm, &currentEventIdx, &withinEvent)) {
 800450e:	f107 0243 	add.w	r2, r7, #67	; 0x43
 8004512:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8004516:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800451a:	4618      	mov	r0, r3
 800451c:	f000 f952 	bl	80047c4 <getNextAlarm>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	f000 80bf 	beq.w	80046a6 <calendar_update+0x1aa>
			// set alarm for next event transition (start or end of event)
			rtcCalendarControl_setAlarm_A(nextAlarm.day, nextAlarm.hour, nextAlarm.minute, nextAlarm.second);
 8004528:	f897 004a 	ldrb.w	r0, [r7, #74]	; 0x4a
 800452c:	f897 104b 	ldrb.w	r1, [r7, #75]	; 0x4b
 8004530:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8004534:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004538:	f000 fcaa 	bl	8004e90 <rtcCalendarControl_setAlarm_A>

			// if the current event has changed (event ended or began), then run appropriate
			// callback functions

			// if entering an event from no event
			if (withinEvent && !CURRENTLY_IN_EVENT) {
 800453c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004540:	2b00      	cmp	r3, #0
 8004542:	d01c      	beq.n	800457e <calendar_update+0x82>
 8004544:	4b6a      	ldr	r3, [pc, #424]	; (80046f0 <calendar_update+0x1f4>)
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	f083 0301 	eor.w	r3, r3, #1
 800454c:	b2db      	uxtb	r3, r3
 800454e:	2b00      	cmp	r3, #0
 8004550:	d015      	beq.n	800457e <calendar_update+0x82>

				// call start event callback
				if (_calendarEvents[currentEventIdx].event.start_callback != NULL)
 8004552:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004554:	4967      	ldr	r1, [pc, #412]	; (80046f4 <calendar_update+0x1f8>)
 8004556:	4613      	mov	r3, r2
 8004558:	00db      	lsls	r3, r3, #3
 800455a:	1a9b      	subs	r3, r3, r2
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	440b      	add	r3, r1
 8004560:	3308      	adds	r3, #8
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d061      	beq.n	800462c <calendar_update+0x130>
					(*_calendarEvents[currentEventIdx].event.start_callback)();
 8004568:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800456a:	4962      	ldr	r1, [pc, #392]	; (80046f4 <calendar_update+0x1f8>)
 800456c:	4613      	mov	r3, r2
 800456e:	00db      	lsls	r3, r3, #3
 8004570:	1a9b      	subs	r3, r3, r2
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	440b      	add	r3, r1
 8004576:	3308      	adds	r3, #8
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4798      	blx	r3
				if (_calendarEvents[currentEventIdx].event.start_callback != NULL)
 800457c:	e056      	b.n	800462c <calendar_update+0x130>
			}

			// if entering an event from another event
			else if (withinEvent && CURRENTLY_IN_EVENT) {
 800457e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004582:	2b00      	cmp	r3, #0
 8004584:	d030      	beq.n	80045e8 <calendar_update+0xec>
 8004586:	4b5a      	ldr	r3, [pc, #360]	; (80046f0 <calendar_update+0x1f4>)
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d02c      	beq.n	80045e8 <calendar_update+0xec>
				// call end event callback for event just left
				if (_calendarEvents[_currentEvent].event.end_callback != NULL)
 800458e:	4b5a      	ldr	r3, [pc, #360]	; (80046f8 <calendar_update+0x1fc>)
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	4958      	ldr	r1, [pc, #352]	; (80046f4 <calendar_update+0x1f8>)
 8004594:	4613      	mov	r3, r2
 8004596:	00db      	lsls	r3, r3, #3
 8004598:	1a9b      	subs	r3, r3, r2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	440b      	add	r3, r1
 800459e:	3314      	adds	r3, #20
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d00a      	beq.n	80045bc <calendar_update+0xc0>
					(*_calendarEvents[_currentEvent].event.end_callback)();
 80045a6:	4b54      	ldr	r3, [pc, #336]	; (80046f8 <calendar_update+0x1fc>)
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	4952      	ldr	r1, [pc, #328]	; (80046f4 <calendar_update+0x1f8>)
 80045ac:	4613      	mov	r3, r2
 80045ae:	00db      	lsls	r3, r3, #3
 80045b0:	1a9b      	subs	r3, r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	440b      	add	r3, r1
 80045b6:	3314      	adds	r3, #20
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4798      	blx	r3

				// call start event callback for event just entered
				if (_calendarEvents[currentEventIdx].event.start_callback != NULL)
 80045bc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80045be:	494d      	ldr	r1, [pc, #308]	; (80046f4 <calendar_update+0x1f8>)
 80045c0:	4613      	mov	r3, r2
 80045c2:	00db      	lsls	r3, r3, #3
 80045c4:	1a9b      	subs	r3, r3, r2
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	440b      	add	r3, r1
 80045ca:	3308      	adds	r3, #8
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d02c      	beq.n	800462c <calendar_update+0x130>
					(*_calendarEvents[currentEventIdx].event.start_callback)();
 80045d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80045d4:	4947      	ldr	r1, [pc, #284]	; (80046f4 <calendar_update+0x1f8>)
 80045d6:	4613      	mov	r3, r2
 80045d8:	00db      	lsls	r3, r3, #3
 80045da:	1a9b      	subs	r3, r3, r2
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	440b      	add	r3, r1
 80045e0:	3308      	adds	r3, #8
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4798      	blx	r3
				if (_calendarEvents[currentEventIdx].event.start_callback != NULL)
 80045e6:	e021      	b.n	800462c <calendar_update+0x130>

			}

			// if exiting an event into no event
			else if (!withinEvent && CURRENTLY_IN_EVENT) {
 80045e8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80045ec:	f083 0301 	eor.w	r3, r3, #1
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d01a      	beq.n	800462c <calendar_update+0x130>
 80045f6:	4b3e      	ldr	r3, [pc, #248]	; (80046f0 <calendar_update+0x1f4>)
 80045f8:	781b      	ldrb	r3, [r3, #0]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d016      	beq.n	800462c <calendar_update+0x130>
				// call end event callback for event just left
				if (_calendarEvents[_currentEvent].event.end_callback != NULL)
 80045fe:	4b3e      	ldr	r3, [pc, #248]	; (80046f8 <calendar_update+0x1fc>)
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	493c      	ldr	r1, [pc, #240]	; (80046f4 <calendar_update+0x1f8>)
 8004604:	4613      	mov	r3, r2
 8004606:	00db      	lsls	r3, r3, #3
 8004608:	1a9b      	subs	r3, r3, r2
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	440b      	add	r3, r1
 800460e:	3314      	adds	r3, #20
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d00a      	beq.n	800462c <calendar_update+0x130>
					(*_calendarEvents[_currentEvent].event.end_callback)();
 8004616:	4b38      	ldr	r3, [pc, #224]	; (80046f8 <calendar_update+0x1fc>)
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	4936      	ldr	r1, [pc, #216]	; (80046f4 <calendar_update+0x1f8>)
 800461c:	4613      	mov	r3, r2
 800461e:	00db      	lsls	r3, r3, #3
 8004620:	1a9b      	subs	r3, r3, r2
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	440b      	add	r3, r1
 8004626:	3314      	adds	r3, #20
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4798      	blx	r3

			// else, alarm is just being reset for next month/year


			// update current event
			_currentEvent = currentEventIdx;
 800462c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800462e:	4a32      	ldr	r2, [pc, #200]	; (80046f8 <calendar_update+0x1fc>)
 8004630:	6013      	str	r3, [r2, #0]
			if (withinEvent)
 8004632:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004636:	2b00      	cmp	r3, #0
 8004638:	d01b      	beq.n	8004672 <calendar_update+0x176>
			{
				_isInEvent = true;
 800463a:	4b2d      	ldr	r3, [pc, #180]	; (80046f0 <calendar_update+0x1f4>)
 800463c:	2201      	movs	r2, #1
 800463e:	701a      	strb	r2, [r3, #0]
				// for testing purposes
				char body[UART_PACKET_PAYLOAD_SIZE] = {0};
 8004640:	2300      	movs	r3, #0
 8004642:	607b      	str	r3, [r7, #4]
 8004644:	f107 0308 	add.w	r3, r7, #8
 8004648:	2238      	movs	r2, #56	; 0x38
 800464a:	2100      	movs	r1, #0
 800464c:	4618      	mov	r0, r3
 800464e:	f001 fac5 	bl	8005bdc <memset>
				snprintf(body, UART_PACKET_SIZE, "IN EVENT %d", _currentEvent+1);
 8004652:	4b29      	ldr	r3, [pc, #164]	; (80046f8 <calendar_update+0x1fc>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	3301      	adds	r3, #1
 8004658:	1d38      	adds	r0, r7, #4
 800465a:	4a28      	ldr	r2, [pc, #160]	; (80046fc <calendar_update+0x200>)
 800465c:	2140      	movs	r1, #64	; 0x40
 800465e:	f001 fac5 	bl	8005bec <sniprintf>
				desktopAppSession_enqueueMessage("MESG", body);
 8004662:	1d3b      	adds	r3, r7, #4
 8004664:	4619      	mov	r1, r3
 8004666:	4826      	ldr	r0, [pc, #152]	; (8004700 <calendar_update+0x204>)
 8004668:	f000 ff2a 	bl	80054c0 <desktopAppSession_enqueueMessage>
				desktopAppSession_update();
 800466c:	f000 ff10 	bl	8005490 <desktopAppSession_update>
 8004670:	e034      	b.n	80046dc <calendar_update+0x1e0>
			}
			else
			{
				_isInEvent = false;
 8004672:	4b1f      	ldr	r3, [pc, #124]	; (80046f0 <calendar_update+0x1f4>)
 8004674:	2200      	movs	r2, #0
 8004676:	701a      	strb	r2, [r3, #0]
				// for testing purposes
				char body[UART_PACKET_PAYLOAD_SIZE] = {0};
 8004678:	2300      	movs	r3, #0
 800467a:	607b      	str	r3, [r7, #4]
 800467c:	f107 0308 	add.w	r3, r7, #8
 8004680:	2238      	movs	r2, #56	; 0x38
 8004682:	2100      	movs	r1, #0
 8004684:	4618      	mov	r0, r3
 8004686:	f001 faa9 	bl	8005bdc <memset>
				snprintf(body, UART_PACKET_SIZE, "NOT IN EVENT");
 800468a:	1d3b      	adds	r3, r7, #4
 800468c:	4a1d      	ldr	r2, [pc, #116]	; (8004704 <calendar_update+0x208>)
 800468e:	2140      	movs	r1, #64	; 0x40
 8004690:	4618      	mov	r0, r3
 8004692:	f001 faab 	bl	8005bec <sniprintf>
				desktopAppSession_enqueueMessage("MESG", body);
 8004696:	1d3b      	adds	r3, r7, #4
 8004698:	4619      	mov	r1, r3
 800469a:	4819      	ldr	r0, [pc, #100]	; (8004700 <calendar_update+0x204>)
 800469c:	f000 ff10 	bl	80054c0 <desktopAppSession_enqueueMessage>
				desktopAppSession_update();
 80046a0:	f000 fef6 	bl	8005490 <desktopAppSession_update>
 80046a4:	e01a      	b.n	80046dc <calendar_update+0x1e0>

		// if there is no alarm to set, disable the alarm and exit any events
		else {
//			diableAlarm_A();

			if (CURRENTLY_IN_EVENT) {
 80046a6:	4b12      	ldr	r3, [pc, #72]	; (80046f0 <calendar_update+0x1f4>)
 80046a8:	781b      	ldrb	r3, [r3, #0]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d016      	beq.n	80046dc <calendar_update+0x1e0>
				// call end event callback for event just left
				if (_calendarEvents[_currentEvent].event.end_callback != NULL)
 80046ae:	4b12      	ldr	r3, [pc, #72]	; (80046f8 <calendar_update+0x1fc>)
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	4910      	ldr	r1, [pc, #64]	; (80046f4 <calendar_update+0x1f8>)
 80046b4:	4613      	mov	r3, r2
 80046b6:	00db      	lsls	r3, r3, #3
 80046b8:	1a9b      	subs	r3, r3, r2
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	440b      	add	r3, r1
 80046be:	3314      	adds	r3, #20
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00a      	beq.n	80046dc <calendar_update+0x1e0>
					(*_calendarEvents[_currentEvent].event.end_callback)();
 80046c6:	4b0c      	ldr	r3, [pc, #48]	; (80046f8 <calendar_update+0x1fc>)
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	490a      	ldr	r1, [pc, #40]	; (80046f4 <calendar_update+0x1f8>)
 80046cc:	4613      	mov	r3, r2
 80046ce:	00db      	lsls	r3, r3, #3
 80046d0:	1a9b      	subs	r3, r3, r2
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	440b      	add	r3, r1
 80046d6:	3314      	adds	r3, #20
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4798      	blx	r3
			}
		}

		// reset alarm fired flag
		_alarmAFired = false;
 80046dc:	4b03      	ldr	r3, [pc, #12]	; (80046ec <calendar_update+0x1f0>)
 80046de:	2200      	movs	r2, #0
 80046e0:	701a      	strb	r2, [r3, #0]
	}
}
 80046e2:	bf00      	nop
 80046e4:	3750      	adds	r7, #80	; 0x50
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	20001d75 	.word	0x20001d75
 80046f0:	20001d74 	.word	0x20001d74
 80046f4:	20000170 	.word	0x20000170
 80046f8:	20000010 	.word	0x20000010
 80046fc:	08007244 	.word	0x08007244
 8004700:	08007250 	.word	0x08007250
 8004704:	08007258 	.word	0x08007258

08004708 <calendar_AlarmA_ISR>:

/*
 *
 */
void calendar_AlarmA_ISR(void)
{
 8004708:	b480      	push	{r7}
 800470a:	af00      	add	r7, sp, #0
	// set flag that an alarm fired
	_alarmAFired = true;
 800470c:	4b03      	ldr	r3, [pc, #12]	; (800471c <calendar_AlarmA_ISR+0x14>)
 800470e:	2201      	movs	r2, #1
 8004710:	701a      	strb	r2, [r3, #0]
}
 8004712:	bf00      	nop
 8004714:	46bd      	mov	sp, r7
 8004716:	bc80      	pop	{r7}
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	20001d75 	.word	0x20001d75

08004720 <compareDateTime>:
/* Find the time difference in seconds of dateTime1 and dateTime2.
 *
 * Note: Does not account for leap years.
 */
int32_t compareDateTime(struct_DateTime dateTime_1, struct_DateTime dateTime_2)
{
 8004720:	b590      	push	{r4, r7, lr}
 8004722:	b087      	sub	sp, #28
 8004724:	af00      	add	r7, sp, #0
 8004726:	f107 0408 	add.w	r4, r7, #8
 800472a:	e884 0003 	stmia.w	r4, {r0, r1}
 800472e:	4639      	mov	r1, r7
 8004730:	e881 000c 	stmia.w	r1, {r2, r3}
	uint32_t dateTimeSeconds_1, dateTimeSeconds_2;

	dateTimeSeconds_1 = dateTimeToSeconds(dateTime_1);
 8004734:	f107 0308 	add.w	r3, r7, #8
 8004738:	e893 0003 	ldmia.w	r3, {r0, r1}
 800473c:	f000 f80e 	bl	800475c <dateTimeToSeconds>
 8004740:	6178      	str	r0, [r7, #20]
	dateTimeSeconds_2 = dateTimeToSeconds(dateTime_2);
 8004742:	463b      	mov	r3, r7
 8004744:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004748:	f000 f808 	bl	800475c <dateTimeToSeconds>
 800474c:	6138      	str	r0, [r7, #16]

	// return net comparison (date time 1 - date time 2)
	return dateTimeSeconds_1 - dateTimeSeconds_2;
 800474e:	697a      	ldr	r2, [r7, #20]
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	1ad3      	subs	r3, r2, r3
}
 8004754:	4618      	mov	r0, r3
 8004756:	371c      	adds	r7, #28
 8004758:	46bd      	mov	sp, r7
 800475a:	bd90      	pop	{r4, r7, pc}

0800475c <dateTimeToSeconds>:

/*
 *
 */
uint32_t dateTimeToSeconds(struct_DateTime dateTime)
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	463b      	mov	r3, r7
 8004764:	e883 0003 	stmia.w	r3, {r0, r1}
	// Convert to seconds. Note: assumes 30 days in a month and
	// no leap years, it is not needed for the calculation because
	// they are used for relative comparisons, not absolute values.
	return (dateTime.second
 8004768:	797b      	ldrb	r3, [r7, #5]
 800476a:	4619      	mov	r1, r3
			+ (dateTime.minute * 60)
 800476c:	793b      	ldrb	r3, [r7, #4]
 800476e:	461a      	mov	r2, r3
 8004770:	4613      	mov	r3, r2
 8004772:	011b      	lsls	r3, r3, #4
 8004774:	1a9b      	subs	r3, r3, r2
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	18ca      	adds	r2, r1, r3
			+ (dateTime.hour * 3600)
 800477a:	78fb      	ldrb	r3, [r7, #3]
 800477c:	4619      	mov	r1, r3
 800477e:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004782:	fb01 f303 	mul.w	r3, r1, r3
 8004786:	441a      	add	r2, r3
			+ ((dateTime.day - 1) * 86400)
 8004788:	78bb      	ldrb	r3, [r7, #2]
 800478a:	3b01      	subs	r3, #1
 800478c:	490a      	ldr	r1, [pc, #40]	; (80047b8 <dateTimeToSeconds+0x5c>)
 800478e:	fb01 f303 	mul.w	r3, r1, r3
 8004792:	441a      	add	r2, r3
			+ ((dateTime.month - 1) * 2592000)
 8004794:	787b      	ldrb	r3, [r7, #1]
 8004796:	3b01      	subs	r3, #1
 8004798:	4908      	ldr	r1, [pc, #32]	; (80047bc <dateTimeToSeconds+0x60>)
 800479a:	fb01 f303 	mul.w	r3, r1, r3
 800479e:	441a      	add	r2, r3
			+ (dateTime.year * 31104000));
 80047a0:	783b      	ldrb	r3, [r7, #0]
 80047a2:	4619      	mov	r1, r3
 80047a4:	4b06      	ldr	r3, [pc, #24]	; (80047c0 <dateTimeToSeconds+0x64>)
 80047a6:	fb01 f303 	mul.w	r3, r1, r3
 80047aa:	4413      	add	r3, r2
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	370c      	adds	r7, #12
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bc80      	pop	{r7}
 80047b4:	4770      	bx	lr
 80047b6:	bf00      	nop
 80047b8:	00015180 	.word	0x00015180
 80047bc:	00278d00 	.word	0x00278d00
 80047c0:	01da9c00 	.word	0x01da9c00

080047c4 <getNextAlarm>:

/*
 *
 */
bool getNextAlarm(struct_DateTime* dateTime, int* nowEventIdx, bool* inEvent)
{
 80047c4:	b590      	push	{r4, r7, lr}
 80047c6:	b08d      	sub	sp, #52	; 0x34
 80047c8:	af02      	add	r7, sp, #8
 80047ca:	60f8      	str	r0, [r7, #12]
 80047cc:	60b9      	str	r1, [r7, #8]
 80047ce:	607a      	str	r2, [r7, #4]
	int eventIdx = 0;
 80047d0:	2300      	movs	r3, #0
 80047d2:	627b      	str	r3, [r7, #36]	; 0x24
	bool nextAlarmFound = false;
 80047d4:	2300      	movs	r3, #0
 80047d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	struct_DateTime now = {0};
 80047da:	f107 031c 	add.w	r3, r7, #28
 80047de:	2200      	movs	r2, #0
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	809a      	strh	r2, [r3, #4]
	struct_DateTime nextAlarmDateTime = {0};
 80047e4:	f107 0314 	add.w	r3, r7, #20
 80047e8:	2200      	movs	r2, #0
 80047ea:	601a      	str	r2, [r3, #0]
 80047ec:	809a      	strh	r2, [r3, #4]

	// get the current date and time
	rtcCalendarControl_getDateTime(&now.year, &now.month, &now.day, &now.hour, &now.minute, &now.second);
 80047ee:	f107 031c 	add.w	r3, r7, #28
 80047f2:	1cdc      	adds	r4, r3, #3
 80047f4:	f107 031c 	add.w	r3, r7, #28
 80047f8:	1c9a      	adds	r2, r3, #2
 80047fa:	f107 031c 	add.w	r3, r7, #28
 80047fe:	1c59      	adds	r1, r3, #1
 8004800:	f107 001c 	add.w	r0, r7, #28
 8004804:	f107 031c 	add.w	r3, r7, #28
 8004808:	3305      	adds	r3, #5
 800480a:	9301      	str	r3, [sp, #4]
 800480c:	f107 031c 	add.w	r3, r7, #28
 8004810:	3304      	adds	r3, #4
 8004812:	9300      	str	r3, [sp, #0]
 8004814:	4623      	mov	r3, r4
 8004816:	f000 faa7 	bl	8004d68 <rtcCalendarControl_getDateTime>

	// Traverse over the events list and find where 'now' falls.  This can be before
	// any all the events, within an event, between events, or after all the events.
	eventIdx = _calendarHead;
 800481a:	4b7c      	ldr	r3, [pc, #496]	; (8004a0c <getNextAlarm+0x248>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	627b      	str	r3, [r7, #36]	; 0x24
	nextAlarmFound = false;
 8004820:	2300      	movs	r3, #0
 8004822:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	if (eventIdx != -1)
 8004826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004828:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800482c:	f000 80ce 	beq.w	80049cc <getNextAlarm+0x208>
	{
		while (eventIdx != -1 && !nextAlarmFound) {
 8004830:	e0c0      	b.n	80049b4 <getNextAlarm+0x1f0>
			// test if before event
			if (compareDateTime(now, _calendarEvents[eventIdx].event.start) < 0)
 8004832:	4977      	ldr	r1, [pc, #476]	; (8004a10 <getNextAlarm+0x24c>)
 8004834:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004836:	4613      	mov	r3, r2
 8004838:	00db      	lsls	r3, r3, #3
 800483a:	1a9b      	subs	r3, r3, r2
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	440b      	add	r3, r1
 8004840:	cb0c      	ldmia	r3, {r2, r3}
 8004842:	f107 011c 	add.w	r1, r7, #28
 8004846:	c903      	ldmia	r1, {r0, r1}
 8004848:	f7ff ff6a 	bl	8004720 <compareDateTime>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	da41      	bge.n	80048d6 <getNextAlarm+0x112>
			{
				// then the next alarm is the beginning of this event
				nextAlarmDateTime.year = _calendarEvents[eventIdx].event.start.year;
 8004852:	496f      	ldr	r1, [pc, #444]	; (8004a10 <getNextAlarm+0x24c>)
 8004854:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004856:	4613      	mov	r3, r2
 8004858:	00db      	lsls	r3, r3, #3
 800485a:	1a9b      	subs	r3, r3, r2
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	440b      	add	r3, r1
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	753b      	strb	r3, [r7, #20]
				nextAlarmDateTime.month = _calendarEvents[eventIdx].event.start.month;
 8004864:	496a      	ldr	r1, [pc, #424]	; (8004a10 <getNextAlarm+0x24c>)
 8004866:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004868:	4613      	mov	r3, r2
 800486a:	00db      	lsls	r3, r3, #3
 800486c:	1a9b      	subs	r3, r3, r2
 800486e:	009b      	lsls	r3, r3, #2
 8004870:	440b      	add	r3, r1
 8004872:	3301      	adds	r3, #1
 8004874:	781b      	ldrb	r3, [r3, #0]
 8004876:	757b      	strb	r3, [r7, #21]
				nextAlarmDateTime.day = _calendarEvents[eventIdx].event.start.day;
 8004878:	4965      	ldr	r1, [pc, #404]	; (8004a10 <getNextAlarm+0x24c>)
 800487a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800487c:	4613      	mov	r3, r2
 800487e:	00db      	lsls	r3, r3, #3
 8004880:	1a9b      	subs	r3, r3, r2
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	440b      	add	r3, r1
 8004886:	3302      	adds	r3, #2
 8004888:	781b      	ldrb	r3, [r3, #0]
 800488a:	75bb      	strb	r3, [r7, #22]
				nextAlarmDateTime.hour = _calendarEvents[eventIdx].event.start.hour;
 800488c:	4960      	ldr	r1, [pc, #384]	; (8004a10 <getNextAlarm+0x24c>)
 800488e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004890:	4613      	mov	r3, r2
 8004892:	00db      	lsls	r3, r3, #3
 8004894:	1a9b      	subs	r3, r3, r2
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	440b      	add	r3, r1
 800489a:	3303      	adds	r3, #3
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	75fb      	strb	r3, [r7, #23]
				nextAlarmDateTime.minute = _calendarEvents[eventIdx].event.start.minute;
 80048a0:	495b      	ldr	r1, [pc, #364]	; (8004a10 <getNextAlarm+0x24c>)
 80048a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048a4:	4613      	mov	r3, r2
 80048a6:	00db      	lsls	r3, r3, #3
 80048a8:	1a9b      	subs	r3, r3, r2
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	440b      	add	r3, r1
 80048ae:	3304      	adds	r3, #4
 80048b0:	781b      	ldrb	r3, [r3, #0]
 80048b2:	763b      	strb	r3, [r7, #24]
				nextAlarmDateTime.second = _calendarEvents[eventIdx].event.start.second;
 80048b4:	4956      	ldr	r1, [pc, #344]	; (8004a10 <getNextAlarm+0x24c>)
 80048b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048b8:	4613      	mov	r3, r2
 80048ba:	00db      	lsls	r3, r3, #3
 80048bc:	1a9b      	subs	r3, r3, r2
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	440b      	add	r3, r1
 80048c2:	3305      	adds	r3, #5
 80048c4:	781b      	ldrb	r3, [r3, #0]
 80048c6:	767b      	strb	r3, [r7, #25]

				// set found
				nextAlarmFound = true;
 80048c8:	2301      	movs	r3, #1
 80048ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				*inEvent = false;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	701a      	strb	r2, [r3, #0]
 80048d4:	e06e      	b.n	80049b4 <getNextAlarm+0x1f0>
			}

			// test if within event
			else if(compareDateTime(now, _calendarEvents[eventIdx].event.start) >= 0
 80048d6:	494e      	ldr	r1, [pc, #312]	; (8004a10 <getNextAlarm+0x24c>)
 80048d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048da:	4613      	mov	r3, r2
 80048dc:	00db      	lsls	r3, r3, #3
 80048de:	1a9b      	subs	r3, r3, r2
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	440b      	add	r3, r1
 80048e4:	cb0c      	ldmia	r3, {r2, r3}
 80048e6:	f107 011c 	add.w	r1, r7, #28
 80048ea:	c903      	ldmia	r1, {r0, r1}
 80048ec:	f7ff ff18 	bl	8004720 <compareDateTime>
 80048f0:	4603      	mov	r3, r0
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	db54      	blt.n	80049a0 <getNextAlarm+0x1dc>
					&& compareDateTime(now, _calendarEvents[eventIdx].event.end) < 0)
 80048f6:	4946      	ldr	r1, [pc, #280]	; (8004a10 <getNextAlarm+0x24c>)
 80048f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048fa:	4613      	mov	r3, r2
 80048fc:	00db      	lsls	r3, r3, #3
 80048fe:	1a9b      	subs	r3, r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	440b      	add	r3, r1
 8004904:	3308      	adds	r3, #8
 8004906:	3304      	adds	r3, #4
 8004908:	cb0c      	ldmia	r3, {r2, r3}
 800490a:	f107 011c 	add.w	r1, r7, #28
 800490e:	c903      	ldmia	r1, {r0, r1}
 8004910:	f7ff ff06 	bl	8004720 <compareDateTime>
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	da42      	bge.n	80049a0 <getNextAlarm+0x1dc>
			{
				// then the next alarm is the end of this event
				nextAlarmDateTime.year = _calendarEvents[eventIdx].event.end.year;
 800491a:	493d      	ldr	r1, [pc, #244]	; (8004a10 <getNextAlarm+0x24c>)
 800491c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800491e:	4613      	mov	r3, r2
 8004920:	00db      	lsls	r3, r3, #3
 8004922:	1a9b      	subs	r3, r3, r2
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	440b      	add	r3, r1
 8004928:	330c      	adds	r3, #12
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	753b      	strb	r3, [r7, #20]
				nextAlarmDateTime.month = _calendarEvents[eventIdx].event.end.month;
 800492e:	4938      	ldr	r1, [pc, #224]	; (8004a10 <getNextAlarm+0x24c>)
 8004930:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004932:	4613      	mov	r3, r2
 8004934:	00db      	lsls	r3, r3, #3
 8004936:	1a9b      	subs	r3, r3, r2
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	440b      	add	r3, r1
 800493c:	330d      	adds	r3, #13
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	757b      	strb	r3, [r7, #21]
				nextAlarmDateTime.day = _calendarEvents[eventIdx].event.end.day;
 8004942:	4933      	ldr	r1, [pc, #204]	; (8004a10 <getNextAlarm+0x24c>)
 8004944:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004946:	4613      	mov	r3, r2
 8004948:	00db      	lsls	r3, r3, #3
 800494a:	1a9b      	subs	r3, r3, r2
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	440b      	add	r3, r1
 8004950:	330e      	adds	r3, #14
 8004952:	781b      	ldrb	r3, [r3, #0]
 8004954:	75bb      	strb	r3, [r7, #22]
				nextAlarmDateTime.hour = _calendarEvents[eventIdx].event.end.hour;
 8004956:	492e      	ldr	r1, [pc, #184]	; (8004a10 <getNextAlarm+0x24c>)
 8004958:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800495a:	4613      	mov	r3, r2
 800495c:	00db      	lsls	r3, r3, #3
 800495e:	1a9b      	subs	r3, r3, r2
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	440b      	add	r3, r1
 8004964:	330f      	adds	r3, #15
 8004966:	781b      	ldrb	r3, [r3, #0]
 8004968:	75fb      	strb	r3, [r7, #23]
				nextAlarmDateTime.minute = _calendarEvents[eventIdx].event.end.minute;
 800496a:	4929      	ldr	r1, [pc, #164]	; (8004a10 <getNextAlarm+0x24c>)
 800496c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800496e:	4613      	mov	r3, r2
 8004970:	00db      	lsls	r3, r3, #3
 8004972:	1a9b      	subs	r3, r3, r2
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	440b      	add	r3, r1
 8004978:	3310      	adds	r3, #16
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	763b      	strb	r3, [r7, #24]
				nextAlarmDateTime.second = _calendarEvents[eventIdx].event.end.second;
 800497e:	4924      	ldr	r1, [pc, #144]	; (8004a10 <getNextAlarm+0x24c>)
 8004980:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004982:	4613      	mov	r3, r2
 8004984:	00db      	lsls	r3, r3, #3
 8004986:	1a9b      	subs	r3, r3, r2
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	440b      	add	r3, r1
 800498c:	3311      	adds	r3, #17
 800498e:	781b      	ldrb	r3, [r3, #0]
 8004990:	767b      	strb	r3, [r7, #25]

				// set found
				nextAlarmFound = true;
 8004992:	2301      	movs	r3, #1
 8004994:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				*inEvent = true;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2201      	movs	r2, #1
 800499c:	701a      	strb	r2, [r3, #0]
 800499e:	e009      	b.n	80049b4 <getNextAlarm+0x1f0>
			}

			// traverse to next event
			else {
				eventIdx = _calendarEvents[eventIdx].next;
 80049a0:	491b      	ldr	r1, [pc, #108]	; (8004a10 <getNextAlarm+0x24c>)
 80049a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049a4:	4613      	mov	r3, r2
 80049a6:	00db      	lsls	r3, r3, #3
 80049a8:	1a9b      	subs	r3, r3, r2
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	440b      	add	r3, r1
 80049ae:	3318      	adds	r3, #24
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	627b      	str	r3, [r7, #36]	; 0x24
		while (eventIdx != -1 && !nextAlarmFound) {
 80049b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80049ba:	d007      	beq.n	80049cc <getNextAlarm+0x208>
 80049bc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80049c0:	f083 0301 	eor.w	r3, r3, #1
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f47f af33 	bne.w	8004832 <getNextAlarm+0x6e>
			}
		}
	}

	// If there is no next alarm, then return no alarm
	if (!nextAlarmFound) {
 80049cc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80049d0:	f083 0301 	eor.w	r3, r3, #1
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d007      	beq.n	80049ea <getNextAlarm+0x226>
		dateTime = NULL;
 80049da:	2300      	movs	r3, #0
 80049dc:	60fb      	str	r3, [r7, #12]
		*nowEventIdx = -1;
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80049e4:	601a      	str	r2, [r3, #0]
		return false;
 80049e6:	2300      	movs	r3, #0
 80049e8:	e00b      	b.n	8004a02 <getNextAlarm+0x23e>
	}

	// Return the next alarm found.
	else {
		*dateTime = nextAlarmDateTime;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	461a      	mov	r2, r3
 80049ee:	f107 0314 	add.w	r3, r7, #20
 80049f2:	6818      	ldr	r0, [r3, #0]
 80049f4:	6010      	str	r0, [r2, #0]
 80049f6:	889b      	ldrh	r3, [r3, #4]
 80049f8:	8093      	strh	r3, [r2, #4]
		*nowEventIdx = eventIdx;
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049fe:	601a      	str	r2, [r3, #0]
		return true;
 8004a00:	2301      	movs	r3, #1
	}
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	372c      	adds	r7, #44	; 0x2c
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd90      	pop	{r4, r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	2000000c 	.word	0x2000000c
 8004a10:	20000170 	.word	0x20000170

08004a14 <_addEvent>:

/*
 *
 */
bool _addEvent(CalendarEvent* event)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
	int tempEndOfHead;

	// if the calendar is full, return early
	if (_calendarFree == -1)
 8004a1c:	4b42      	ldr	r3, [pc, #264]	; (8004b28 <_addEvent+0x114>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a24:	d101      	bne.n	8004a2a <_addEvent+0x16>
	{
		return false;
 8004a26:	2300      	movs	r3, #0
 8004a28:	e079      	b.n	8004b1e <_addEvent+0x10a>
	}

	// if the calendar is empty, insert at front
	if (_calendarHead == -1)
 8004a2a:	4b40      	ldr	r3, [pc, #256]	; (8004b2c <_addEvent+0x118>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a32:	d128      	bne.n	8004a86 <_addEvent+0x72>
	{
		// copy event into start of free linked list
		_copyEvent(&(_calendarEvents[_calendarFree].event), event);
 8004a34:	4b3c      	ldr	r3, [pc, #240]	; (8004b28 <_addEvent+0x114>)
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	4613      	mov	r3, r2
 8004a3a:	00db      	lsls	r3, r3, #3
 8004a3c:	1a9b      	subs	r3, r3, r2
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	4a3b      	ldr	r2, [pc, #236]	; (8004b30 <_addEvent+0x11c>)
 8004a42:	4413      	add	r3, r2
 8004a44:	6879      	ldr	r1, [r7, #4]
 8004a46:	4618      	mov	r0, r3
 8004a48:	f000 f874 	bl	8004b34 <_copyEvent>

		// set the head
		_calendarHead = _calendarFree;
 8004a4c:	4b36      	ldr	r3, [pc, #216]	; (8004b28 <_addEvent+0x114>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a36      	ldr	r2, [pc, #216]	; (8004b2c <_addEvent+0x118>)
 8004a52:	6013      	str	r3, [r2, #0]

		// set free to next free
		_calendarFree = _calendarEvents[_calendarFree].next;
 8004a54:	4b34      	ldr	r3, [pc, #208]	; (8004b28 <_addEvent+0x114>)
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	4935      	ldr	r1, [pc, #212]	; (8004b30 <_addEvent+0x11c>)
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	00db      	lsls	r3, r3, #3
 8004a5e:	1a9b      	subs	r3, r3, r2
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	440b      	add	r3, r1
 8004a64:	3318      	adds	r3, #24
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a2f      	ldr	r2, [pc, #188]	; (8004b28 <_addEvent+0x114>)
 8004a6a:	6013      	str	r3, [r2, #0]

		// set end of head list
		_calendarEvents[_calendarHead].next = -1;
 8004a6c:	4b2f      	ldr	r3, [pc, #188]	; (8004b2c <_addEvent+0x118>)
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	492f      	ldr	r1, [pc, #188]	; (8004b30 <_addEvent+0x11c>)
 8004a72:	4613      	mov	r3, r2
 8004a74:	00db      	lsls	r3, r3, #3
 8004a76:	1a9b      	subs	r3, r3, r2
 8004a78:	009b      	lsls	r3, r3, #2
 8004a7a:	440b      	add	r3, r1
 8004a7c:	3318      	adds	r3, #24
 8004a7e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004a82:	601a      	str	r2, [r3, #0]
 8004a84:	e04a      	b.n	8004b1c <_addEvent+0x108>

	// if the calendar is not empty (or full), insert at end of list
	else
	{
		// find end of head
		tempEndOfHead = _calendarHead;
 8004a86:	4b29      	ldr	r3, [pc, #164]	; (8004b2c <_addEvent+0x118>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	60fb      	str	r3, [r7, #12]
		while(_calendarEvents[tempEndOfHead].next != -1)
 8004a8c:	e009      	b.n	8004aa2 <_addEvent+0x8e>
			tempEndOfHead = _calendarEvents[tempEndOfHead].next;
 8004a8e:	4928      	ldr	r1, [pc, #160]	; (8004b30 <_addEvent+0x11c>)
 8004a90:	68fa      	ldr	r2, [r7, #12]
 8004a92:	4613      	mov	r3, r2
 8004a94:	00db      	lsls	r3, r3, #3
 8004a96:	1a9b      	subs	r3, r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	440b      	add	r3, r1
 8004a9c:	3318      	adds	r3, #24
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	60fb      	str	r3, [r7, #12]
		while(_calendarEvents[tempEndOfHead].next != -1)
 8004aa2:	4923      	ldr	r1, [pc, #140]	; (8004b30 <_addEvent+0x11c>)
 8004aa4:	68fa      	ldr	r2, [r7, #12]
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	00db      	lsls	r3, r3, #3
 8004aaa:	1a9b      	subs	r3, r3, r2
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	440b      	add	r3, r1
 8004ab0:	3318      	adds	r3, #24
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ab8:	d1e9      	bne.n	8004a8e <_addEvent+0x7a>

		// copy events into start of free linked list
		_copyEvent(&(_calendarEvents[_calendarFree].event), event);
 8004aba:	4b1b      	ldr	r3, [pc, #108]	; (8004b28 <_addEvent+0x114>)
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	4613      	mov	r3, r2
 8004ac0:	00db      	lsls	r3, r3, #3
 8004ac2:	1a9b      	subs	r3, r3, r2
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	4a1a      	ldr	r2, [pc, #104]	; (8004b30 <_addEvent+0x11c>)
 8004ac8:	4413      	add	r3, r2
 8004aca:	6879      	ldr	r1, [r7, #4]
 8004acc:	4618      	mov	r0, r3
 8004ace:	f000 f831 	bl	8004b34 <_copyEvent>

		// link into head list
		_calendarEvents[tempEndOfHead].next = _calendarFree;
 8004ad2:	4b15      	ldr	r3, [pc, #84]	; (8004b28 <_addEvent+0x114>)
 8004ad4:	6819      	ldr	r1, [r3, #0]
 8004ad6:	4816      	ldr	r0, [pc, #88]	; (8004b30 <_addEvent+0x11c>)
 8004ad8:	68fa      	ldr	r2, [r7, #12]
 8004ada:	4613      	mov	r3, r2
 8004adc:	00db      	lsls	r3, r3, #3
 8004ade:	1a9b      	subs	r3, r3, r2
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	4403      	add	r3, r0
 8004ae4:	3318      	adds	r3, #24
 8004ae6:	6019      	str	r1, [r3, #0]
		tempEndOfHead = _calendarFree;
 8004ae8:	4b0f      	ldr	r3, [pc, #60]	; (8004b28 <_addEvent+0x114>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	60fb      	str	r3, [r7, #12]

		// set free to next free
			_calendarFree = _calendarEvents[_calendarFree].next;
 8004aee:	4b0e      	ldr	r3, [pc, #56]	; (8004b28 <_addEvent+0x114>)
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	490f      	ldr	r1, [pc, #60]	; (8004b30 <_addEvent+0x11c>)
 8004af4:	4613      	mov	r3, r2
 8004af6:	00db      	lsls	r3, r3, #3
 8004af8:	1a9b      	subs	r3, r3, r2
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	440b      	add	r3, r1
 8004afe:	3318      	adds	r3, #24
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a09      	ldr	r2, [pc, #36]	; (8004b28 <_addEvent+0x114>)
 8004b04:	6013      	str	r3, [r2, #0]

		// set end of head list
		_calendarEvents[tempEndOfHead].next = -1;
 8004b06:	490a      	ldr	r1, [pc, #40]	; (8004b30 <_addEvent+0x11c>)
 8004b08:	68fa      	ldr	r2, [r7, #12]
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	00db      	lsls	r3, r3, #3
 8004b0e:	1a9b      	subs	r3, r3, r2
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	440b      	add	r3, r1
 8004b14:	3318      	adds	r3, #24
 8004b16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004b1a:	601a      	str	r2, [r3, #0]
	}

	// return okay
	return true;
 8004b1c:	2301      	movs	r3, #1
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3710      	adds	r7, #16
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	20001d70 	.word	0x20001d70
 8004b2c:	2000000c 	.word	0x2000000c
 8004b30:	20000170 	.word	0x20000170

08004b34 <_copyEvent>:

/*
 *
 */
void _copyEvent(CalendarEvent* to, CalendarEvent* from)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b083      	sub	sp, #12
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
	to->start.year = from->start.year;
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	781a      	ldrb	r2, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	701a      	strb	r2, [r3, #0]
	to->start.month = from->start.month;
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	785a      	ldrb	r2, [r3, #1]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	705a      	strb	r2, [r3, #1]
	to->start.day = from->start.day;
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	789a      	ldrb	r2, [r3, #2]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	709a      	strb	r2, [r3, #2]
	to->start.hour = from->start.hour;
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	78da      	ldrb	r2, [r3, #3]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	70da      	strb	r2, [r3, #3]
	to->start.minute = from->start.minute;
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	791a      	ldrb	r2, [r3, #4]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	711a      	strb	r2, [r3, #4]
	to->start.second = from->start.second;
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	795a      	ldrb	r2, [r3, #5]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	715a      	strb	r2, [r3, #5]
	to->start_callback = from->start_callback;
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	689a      	ldr	r2, [r3, #8]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	609a      	str	r2, [r3, #8]
	to->end.year = from->end.year;
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	7b1a      	ldrb	r2, [r3, #12]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	731a      	strb	r2, [r3, #12]
	to->end.month = from->end.month;
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	7b5a      	ldrb	r2, [r3, #13]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	735a      	strb	r2, [r3, #13]
	to->end.day = from->end.day;
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	7b9a      	ldrb	r2, [r3, #14]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	739a      	strb	r2, [r3, #14]
	to->end.hour = from->end.hour;
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	7bda      	ldrb	r2, [r3, #15]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	73da      	strb	r2, [r3, #15]
	to->end.minute = from->end.minute;
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	7c1a      	ldrb	r2, [r3, #16]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	741a      	strb	r2, [r3, #16]
	to->end.second = from->end.second;
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	7c5a      	ldrb	r2, [r3, #17]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	745a      	strb	r2, [r3, #17]
	to->end_callback = from->end_callback;
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	695a      	ldr	r2, [r3, #20]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	615a      	str	r2, [r3, #20]
}
 8004bae:	bf00      	nop
 8004bb0:	370c      	adds	r7, #12
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bc80      	pop	{r7}
 8004bb6:	4770      	bx	lr

08004bb8 <rtcCalendarControl_init>:


/*
 *
 */
void rtcCalendarControl_init(RTC_HandleTypeDef* hrtc) {
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
	_rtc_handle = hrtc;
 8004bc0:	4a03      	ldr	r2, [pc, #12]	; (8004bd0 <rtcCalendarControl_init+0x18>)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6013      	str	r3, [r2, #0]
}
 8004bc6:	bf00      	nop
 8004bc8:	370c      	adds	r7, #12
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bc80      	pop	{r7}
 8004bce:	4770      	bx	lr
 8004bd0:	20001d78 	.word	0x20001d78

08004bd4 <rtcCalendarControl_setDateTime>:


/*
 *
 */
void rtcCalendarControl_setDateTime(uint8_t year, uint8_t month, uint8_t day, uint8_t hour, uint8_t minute, uint8_t second) {
 8004bd4:	b590      	push	{r4, r7, lr}
 8004bd6:	b089      	sub	sp, #36	; 0x24
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	4604      	mov	r4, r0
 8004bdc:	4608      	mov	r0, r1
 8004bde:	4611      	mov	r1, r2
 8004be0:	461a      	mov	r2, r3
 8004be2:	4623      	mov	r3, r4
 8004be4:	71fb      	strb	r3, [r7, #7]
 8004be6:	4603      	mov	r3, r0
 8004be8:	71bb      	strb	r3, [r7, #6]
 8004bea:	460b      	mov	r3, r1
 8004bec:	717b      	strb	r3, [r7, #5]
 8004bee:	4613      	mov	r3, r2
 8004bf0:	713b      	strb	r3, [r7, #4]
  RTC_DateTypeDef date;
  RTC_TimeTypeDef time;

  date.Year = ((year/10) << 4) | (year % 10);
 8004bf2:	79fb      	ldrb	r3, [r7, #7]
 8004bf4:	4a5a      	ldr	r2, [pc, #360]	; (8004d60 <rtcCalendarControl_setDateTime+0x18c>)
 8004bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8004bfa:	08db      	lsrs	r3, r3, #3
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	011b      	lsls	r3, r3, #4
 8004c00:	b258      	sxtb	r0, r3
 8004c02:	79fa      	ldrb	r2, [r7, #7]
 8004c04:	4b56      	ldr	r3, [pc, #344]	; (8004d60 <rtcCalendarControl_setDateTime+0x18c>)
 8004c06:	fba3 1302 	umull	r1, r3, r3, r2
 8004c0a:	08d9      	lsrs	r1, r3, #3
 8004c0c:	460b      	mov	r3, r1
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	440b      	add	r3, r1
 8004c12:	005b      	lsls	r3, r3, #1
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	b25b      	sxtb	r3, r3
 8004c1a:	4303      	orrs	r3, r0
 8004c1c:	b25b      	sxtb	r3, r3
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	77fb      	strb	r3, [r7, #31]
  date.Month = ((month/10) << 4) | (month % 10);
 8004c22:	79bb      	ldrb	r3, [r7, #6]
 8004c24:	4a4e      	ldr	r2, [pc, #312]	; (8004d60 <rtcCalendarControl_setDateTime+0x18c>)
 8004c26:	fba2 2303 	umull	r2, r3, r2, r3
 8004c2a:	08db      	lsrs	r3, r3, #3
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	011b      	lsls	r3, r3, #4
 8004c30:	b258      	sxtb	r0, r3
 8004c32:	79ba      	ldrb	r2, [r7, #6]
 8004c34:	4b4a      	ldr	r3, [pc, #296]	; (8004d60 <rtcCalendarControl_setDateTime+0x18c>)
 8004c36:	fba3 1302 	umull	r1, r3, r3, r2
 8004c3a:	08d9      	lsrs	r1, r3, #3
 8004c3c:	460b      	mov	r3, r1
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	440b      	add	r3, r1
 8004c42:	005b      	lsls	r3, r3, #1
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	b25b      	sxtb	r3, r3
 8004c4a:	4303      	orrs	r3, r0
 8004c4c:	b25b      	sxtb	r3, r3
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	777b      	strb	r3, [r7, #29]
  date.Date = ((day/10) << 4) | (day % 10);
 8004c52:	797b      	ldrb	r3, [r7, #5]
 8004c54:	4a42      	ldr	r2, [pc, #264]	; (8004d60 <rtcCalendarControl_setDateTime+0x18c>)
 8004c56:	fba2 2303 	umull	r2, r3, r2, r3
 8004c5a:	08db      	lsrs	r3, r3, #3
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	011b      	lsls	r3, r3, #4
 8004c60:	b258      	sxtb	r0, r3
 8004c62:	797a      	ldrb	r2, [r7, #5]
 8004c64:	4b3e      	ldr	r3, [pc, #248]	; (8004d60 <rtcCalendarControl_setDateTime+0x18c>)
 8004c66:	fba3 1302 	umull	r1, r3, r3, r2
 8004c6a:	08d9      	lsrs	r1, r3, #3
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	440b      	add	r3, r1
 8004c72:	005b      	lsls	r3, r3, #1
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	b25b      	sxtb	r3, r3
 8004c7a:	4303      	orrs	r3, r0
 8004c7c:	b25b      	sxtb	r3, r3
 8004c7e:	b2db      	uxtb	r3, r3
 8004c80:	77bb      	strb	r3, [r7, #30]
  date.WeekDay = 0;
 8004c82:	2300      	movs	r3, #0
 8004c84:	773b      	strb	r3, [r7, #28]
  time.Hours = ((hour/10) << 4) | (hour % 10);
 8004c86:	793b      	ldrb	r3, [r7, #4]
 8004c88:	4a35      	ldr	r2, [pc, #212]	; (8004d60 <rtcCalendarControl_setDateTime+0x18c>)
 8004c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c8e:	08db      	lsrs	r3, r3, #3
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	011b      	lsls	r3, r3, #4
 8004c94:	b258      	sxtb	r0, r3
 8004c96:	793a      	ldrb	r2, [r7, #4]
 8004c98:	4b31      	ldr	r3, [pc, #196]	; (8004d60 <rtcCalendarControl_setDateTime+0x18c>)
 8004c9a:	fba3 1302 	umull	r1, r3, r3, r2
 8004c9e:	08d9      	lsrs	r1, r3, #3
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	440b      	add	r3, r1
 8004ca6:	005b      	lsls	r3, r3, #1
 8004ca8:	1ad3      	subs	r3, r2, r3
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	b25b      	sxtb	r3, r3
 8004cae:	4303      	orrs	r3, r0
 8004cb0:	b25b      	sxtb	r3, r3
 8004cb2:	b2db      	uxtb	r3, r3
 8004cb4:	723b      	strb	r3, [r7, #8]
  time.Minutes = ((minute/10) << 4) | (minute % 10);
 8004cb6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004cba:	4a29      	ldr	r2, [pc, #164]	; (8004d60 <rtcCalendarControl_setDateTime+0x18c>)
 8004cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc0:	08db      	lsrs	r3, r3, #3
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	011b      	lsls	r3, r3, #4
 8004cc6:	b258      	sxtb	r0, r3
 8004cc8:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8004ccc:	4b24      	ldr	r3, [pc, #144]	; (8004d60 <rtcCalendarControl_setDateTime+0x18c>)
 8004cce:	fba3 1302 	umull	r1, r3, r3, r2
 8004cd2:	08d9      	lsrs	r1, r3, #3
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	440b      	add	r3, r1
 8004cda:	005b      	lsls	r3, r3, #1
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	b25b      	sxtb	r3, r3
 8004ce2:	4303      	orrs	r3, r0
 8004ce4:	b25b      	sxtb	r3, r3
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	727b      	strb	r3, [r7, #9]
  time.Seconds = ((second/10) << 4) | (second % 10);
 8004cea:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004cee:	4a1c      	ldr	r2, [pc, #112]	; (8004d60 <rtcCalendarControl_setDateTime+0x18c>)
 8004cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8004cf4:	08db      	lsrs	r3, r3, #3
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	011b      	lsls	r3, r3, #4
 8004cfa:	b258      	sxtb	r0, r3
 8004cfc:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8004d00:	4b17      	ldr	r3, [pc, #92]	; (8004d60 <rtcCalendarControl_setDateTime+0x18c>)
 8004d02:	fba3 1302 	umull	r1, r3, r3, r2
 8004d06:	08d9      	lsrs	r1, r3, #3
 8004d08:	460b      	mov	r3, r1
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	440b      	add	r3, r1
 8004d0e:	005b      	lsls	r3, r3, #1
 8004d10:	1ad3      	subs	r3, r2, r3
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	b25b      	sxtb	r3, r3
 8004d16:	4303      	orrs	r3, r0
 8004d18:	b25b      	sxtb	r3, r3
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	72bb      	strb	r3, [r7, #10]

  // Set the date.
  if (HAL_RTC_SetDate(_rtc_handle, &date, RTC_FORMAT) != HAL_OK) {
 8004d1e:	4b11      	ldr	r3, [pc, #68]	; (8004d64 <rtcCalendarControl_setDateTime+0x190>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f107 011c 	add.w	r1, r7, #28
 8004d26:	2201      	movs	r2, #1
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f7fe f8e3 	bl	8002ef4 <HAL_RTC_SetDate>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d002      	beq.n	8004d3a <rtcCalendarControl_setDateTime+0x166>
  __ASM volatile ("cpsid i" : : : "memory");
 8004d34:	b672      	cpsid	i
}
 8004d36:	bf00      	nop
    __disable_irq();
    while (1)
    	(void)0;
 8004d38:	e7fe      	b.n	8004d38 <rtcCalendarControl_setDateTime+0x164>
  }

  // Set the time.
  if (HAL_RTC_SetTime(_rtc_handle, &time, RTC_FORMAT) != HAL_OK) {
 8004d3a:	4b0a      	ldr	r3, [pc, #40]	; (8004d64 <rtcCalendarControl_setDateTime+0x190>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f107 0108 	add.w	r1, r7, #8
 8004d42:	2201      	movs	r2, #1
 8004d44:	4618      	mov	r0, r3
 8004d46:	f7fd ffd7 	bl	8002cf8 <HAL_RTC_SetTime>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d002      	beq.n	8004d56 <rtcCalendarControl_setDateTime+0x182>
  __ASM volatile ("cpsid i" : : : "memory");
 8004d50:	b672      	cpsid	i
}
 8004d52:	bf00      	nop
    __disable_irq();
    while (1)
    	(void)0;
 8004d54:	e7fe      	b.n	8004d54 <rtcCalendarControl_setDateTime+0x180>
  }
}
 8004d56:	bf00      	nop
 8004d58:	3724      	adds	r7, #36	; 0x24
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd90      	pop	{r4, r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	cccccccd 	.word	0xcccccccd
 8004d64:	20001d78 	.word	0x20001d78

08004d68 <rtcCalendarControl_getDateTime>:


/*
 *
 */
void rtcCalendarControl_getDateTime(uint8_t* year, uint8_t* month, uint8_t* day, uint8_t* hour, uint8_t* minute, uint8_t* second) {
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b08a      	sub	sp, #40	; 0x28
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	60b9      	str	r1, [r7, #8]
 8004d72:	607a      	str	r2, [r7, #4]
 8004d74:	603b      	str	r3, [r7, #0]
  RTC_TimeTypeDef time = {0};
 8004d76:	f107 0314 	add.w	r3, r7, #20
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	601a      	str	r2, [r3, #0]
 8004d7e:	605a      	str	r2, [r3, #4]
 8004d80:	609a      	str	r2, [r3, #8]
 8004d82:	60da      	str	r2, [r3, #12]
 8004d84:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef date = {0};
 8004d86:	2300      	movs	r3, #0
 8004d88:	613b      	str	r3, [r7, #16]

  // Get the time and the date.
  if(HAL_RTC_GetTime(_rtc_handle, &time, RTC_FORMAT) != HAL_OK) {
 8004d8a:	4b40      	ldr	r3, [pc, #256]	; (8004e8c <rtcCalendarControl_getDateTime+0x124>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f107 0114 	add.w	r1, r7, #20
 8004d92:	2201      	movs	r2, #1
 8004d94:	4618      	mov	r0, r3
 8004d96:	f7fe f84b 	bl	8002e30 <HAL_RTC_GetTime>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d002      	beq.n	8004da6 <rtcCalendarControl_getDateTime+0x3e>
  __ASM volatile ("cpsid i" : : : "memory");
 8004da0:	b672      	cpsid	i
}
 8004da2:	bf00      	nop
    __disable_irq();
    while (1)
    	(void)0;
 8004da4:	e7fe      	b.n	8004da4 <rtcCalendarControl_getDateTime+0x3c>
  }
  if(HAL_RTC_GetDate(_rtc_handle, &date, RTC_FORMAT) != HAL_OK) {
 8004da6:	4b39      	ldr	r3, [pc, #228]	; (8004e8c <rtcCalendarControl_getDateTime+0x124>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f107 0110 	add.w	r1, r7, #16
 8004dae:	2201      	movs	r2, #1
 8004db0:	4618      	mov	r0, r3
 8004db2:	f7fe f925 	bl	8003000 <HAL_RTC_GetDate>
 8004db6:	4603      	mov	r3, r0
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d002      	beq.n	8004dc2 <rtcCalendarControl_getDateTime+0x5a>
  __ASM volatile ("cpsid i" : : : "memory");
 8004dbc:	b672      	cpsid	i
}
 8004dbe:	bf00      	nop
    __disable_irq();
    while (1)
    	(void)0;
 8004dc0:	e7fe      	b.n	8004dc0 <rtcCalendarControl_getDateTime+0x58>
  }

  // Return through parameters
  *year = ((date.Year & 0xF0) >> 4) * 10 + (date.Year & 0x0F);
 8004dc2:	7cfb      	ldrb	r3, [r7, #19]
 8004dc4:	091b      	lsrs	r3, r3, #4
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	461a      	mov	r2, r3
 8004dca:	0092      	lsls	r2, r2, #2
 8004dcc:	4413      	add	r3, r2
 8004dce:	005b      	lsls	r3, r3, #1
 8004dd0:	b2da      	uxtb	r2, r3
 8004dd2:	7cfb      	ldrb	r3, [r7, #19]
 8004dd4:	f003 030f 	and.w	r3, r3, #15
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	4413      	add	r3, r2
 8004ddc:	b2da      	uxtb	r2, r3
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	701a      	strb	r2, [r3, #0]
  *month = ((date.Month & 0xF0) >> 4) * 10 + (date.Month & 0x0F);
 8004de2:	7c7b      	ldrb	r3, [r7, #17]
 8004de4:	091b      	lsrs	r3, r3, #4
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	461a      	mov	r2, r3
 8004dea:	0092      	lsls	r2, r2, #2
 8004dec:	4413      	add	r3, r2
 8004dee:	005b      	lsls	r3, r3, #1
 8004df0:	b2da      	uxtb	r2, r3
 8004df2:	7c7b      	ldrb	r3, [r7, #17]
 8004df4:	f003 030f 	and.w	r3, r3, #15
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	4413      	add	r3, r2
 8004dfc:	b2da      	uxtb	r2, r3
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	701a      	strb	r2, [r3, #0]
  *day = ((date.Date & 0xF0) >> 4) * 10 + (date.Date & 0x0F);
 8004e02:	7cbb      	ldrb	r3, [r7, #18]
 8004e04:	091b      	lsrs	r3, r3, #4
 8004e06:	b2db      	uxtb	r3, r3
 8004e08:	461a      	mov	r2, r3
 8004e0a:	0092      	lsls	r2, r2, #2
 8004e0c:	4413      	add	r3, r2
 8004e0e:	005b      	lsls	r3, r3, #1
 8004e10:	b2da      	uxtb	r2, r3
 8004e12:	7cbb      	ldrb	r3, [r7, #18]
 8004e14:	f003 030f 	and.w	r3, r3, #15
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	4413      	add	r3, r2
 8004e1c:	b2da      	uxtb	r2, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	701a      	strb	r2, [r3, #0]
  *hour = ((time.Hours & 0xF0) >> 4) * 10 + (time.Hours & 0x0F);
 8004e22:	7d3b      	ldrb	r3, [r7, #20]
 8004e24:	091b      	lsrs	r3, r3, #4
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	461a      	mov	r2, r3
 8004e2a:	0092      	lsls	r2, r2, #2
 8004e2c:	4413      	add	r3, r2
 8004e2e:	005b      	lsls	r3, r3, #1
 8004e30:	b2da      	uxtb	r2, r3
 8004e32:	7d3b      	ldrb	r3, [r7, #20]
 8004e34:	f003 030f 	and.w	r3, r3, #15
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	4413      	add	r3, r2
 8004e3c:	b2da      	uxtb	r2, r3
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	701a      	strb	r2, [r3, #0]
  *minute = ((time.Minutes & 0xF0) >> 4) * 10 + (time.Minutes & 0x0F);
 8004e42:	7d7b      	ldrb	r3, [r7, #21]
 8004e44:	091b      	lsrs	r3, r3, #4
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	461a      	mov	r2, r3
 8004e4a:	0092      	lsls	r2, r2, #2
 8004e4c:	4413      	add	r3, r2
 8004e4e:	005b      	lsls	r3, r3, #1
 8004e50:	b2da      	uxtb	r2, r3
 8004e52:	7d7b      	ldrb	r3, [r7, #21]
 8004e54:	f003 030f 	and.w	r3, r3, #15
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	4413      	add	r3, r2
 8004e5c:	b2da      	uxtb	r2, r3
 8004e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e60:	701a      	strb	r2, [r3, #0]
  *second = ((time.Seconds & 0xF0) >> 4) * 10 + (time.Seconds & 0x0F);
 8004e62:	7dbb      	ldrb	r3, [r7, #22]
 8004e64:	091b      	lsrs	r3, r3, #4
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	461a      	mov	r2, r3
 8004e6a:	0092      	lsls	r2, r2, #2
 8004e6c:	4413      	add	r3, r2
 8004e6e:	005b      	lsls	r3, r3, #1
 8004e70:	b2da      	uxtb	r2, r3
 8004e72:	7dbb      	ldrb	r3, [r7, #22]
 8004e74:	f003 030f 	and.w	r3, r3, #15
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	4413      	add	r3, r2
 8004e7c:	b2da      	uxtb	r2, r3
 8004e7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e80:	701a      	strb	r2, [r3, #0]
}
 8004e82:	bf00      	nop
 8004e84:	3728      	adds	r7, #40	; 0x28
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	20001d78 	.word	0x20001d78

08004e90 <rtcCalendarControl_setAlarm_A>:


/*
 *
 */
void rtcCalendarControl_setAlarm_A(uint8_t day, uint8_t hour, uint8_t minute, uint8_t second) {
 8004e90:	b590      	push	{r4, r7, lr}
 8004e92:	b08f      	sub	sp, #60	; 0x3c
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	4604      	mov	r4, r0
 8004e98:	4608      	mov	r0, r1
 8004e9a:	4611      	mov	r1, r2
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	4623      	mov	r3, r4
 8004ea0:	71fb      	strb	r3, [r7, #7]
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	71bb      	strb	r3, [r7, #6]
 8004ea6:	460b      	mov	r3, r1
 8004ea8:	717b      	strb	r3, [r7, #5]
 8004eaa:	4613      	mov	r3, r2
 8004eac:	713b      	strb	r3, [r7, #4]
  RTC_AlarmTypeDef alarm = {0};
 8004eae:	f107 030c 	add.w	r3, r7, #12
 8004eb2:	222c      	movs	r2, #44	; 0x2c
 8004eb4:	2100      	movs	r1, #0
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f000 fe90 	bl	8005bdc <memset>

  alarm.AlarmDateWeekDay = ((day/10) << 4) | (day % 10);
 8004ebc:	79fb      	ldrb	r3, [r7, #7]
 8004ebe:	4a40      	ldr	r2, [pc, #256]	; (8004fc0 <rtcCalendarControl_setAlarm_A+0x130>)
 8004ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ec4:	08db      	lsrs	r3, r3, #3
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	011b      	lsls	r3, r3, #4
 8004eca:	b258      	sxtb	r0, r3
 8004ecc:	79fa      	ldrb	r2, [r7, #7]
 8004ece:	4b3c      	ldr	r3, [pc, #240]	; (8004fc0 <rtcCalendarControl_setAlarm_A+0x130>)
 8004ed0:	fba3 1302 	umull	r1, r3, r3, r2
 8004ed4:	08d9      	lsrs	r1, r3, #3
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	440b      	add	r3, r1
 8004edc:	005b      	lsls	r3, r3, #1
 8004ede:	1ad3      	subs	r3, r2, r3
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	b25b      	sxtb	r3, r3
 8004ee4:	4303      	orrs	r3, r0
 8004ee6:	b25b      	sxtb	r3, r3
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  alarm.AlarmTime.Hours = ((hour/10) << 4) | (hour % 10);
 8004eee:	79bb      	ldrb	r3, [r7, #6]
 8004ef0:	4a33      	ldr	r2, [pc, #204]	; (8004fc0 <rtcCalendarControl_setAlarm_A+0x130>)
 8004ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ef6:	08db      	lsrs	r3, r3, #3
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	011b      	lsls	r3, r3, #4
 8004efc:	b258      	sxtb	r0, r3
 8004efe:	79ba      	ldrb	r2, [r7, #6]
 8004f00:	4b2f      	ldr	r3, [pc, #188]	; (8004fc0 <rtcCalendarControl_setAlarm_A+0x130>)
 8004f02:	fba3 1302 	umull	r1, r3, r3, r2
 8004f06:	08d9      	lsrs	r1, r3, #3
 8004f08:	460b      	mov	r3, r1
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	440b      	add	r3, r1
 8004f0e:	005b      	lsls	r3, r3, #1
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	b25b      	sxtb	r3, r3
 8004f16:	4303      	orrs	r3, r0
 8004f18:	b25b      	sxtb	r3, r3
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	733b      	strb	r3, [r7, #12]
  alarm.AlarmTime.Minutes = ((minute/10) << 4) | (minute % 10);
 8004f1e:	797b      	ldrb	r3, [r7, #5]
 8004f20:	4a27      	ldr	r2, [pc, #156]	; (8004fc0 <rtcCalendarControl_setAlarm_A+0x130>)
 8004f22:	fba2 2303 	umull	r2, r3, r2, r3
 8004f26:	08db      	lsrs	r3, r3, #3
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	011b      	lsls	r3, r3, #4
 8004f2c:	b258      	sxtb	r0, r3
 8004f2e:	797a      	ldrb	r2, [r7, #5]
 8004f30:	4b23      	ldr	r3, [pc, #140]	; (8004fc0 <rtcCalendarControl_setAlarm_A+0x130>)
 8004f32:	fba3 1302 	umull	r1, r3, r3, r2
 8004f36:	08d9      	lsrs	r1, r3, #3
 8004f38:	460b      	mov	r3, r1
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	440b      	add	r3, r1
 8004f3e:	005b      	lsls	r3, r3, #1
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	b25b      	sxtb	r3, r3
 8004f46:	4303      	orrs	r3, r0
 8004f48:	b25b      	sxtb	r3, r3
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	737b      	strb	r3, [r7, #13]
  alarm.AlarmTime.Seconds = ((second/10) << 4) | (second % 10);
 8004f4e:	793b      	ldrb	r3, [r7, #4]
 8004f50:	4a1b      	ldr	r2, [pc, #108]	; (8004fc0 <rtcCalendarControl_setAlarm_A+0x130>)
 8004f52:	fba2 2303 	umull	r2, r3, r2, r3
 8004f56:	08db      	lsrs	r3, r3, #3
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	011b      	lsls	r3, r3, #4
 8004f5c:	b258      	sxtb	r0, r3
 8004f5e:	793a      	ldrb	r2, [r7, #4]
 8004f60:	4b17      	ldr	r3, [pc, #92]	; (8004fc0 <rtcCalendarControl_setAlarm_A+0x130>)
 8004f62:	fba3 1302 	umull	r1, r3, r3, r2
 8004f66:	08d9      	lsrs	r1, r3, #3
 8004f68:	460b      	mov	r3, r1
 8004f6a:	009b      	lsls	r3, r3, #2
 8004f6c:	440b      	add	r3, r1
 8004f6e:	005b      	lsls	r3, r3, #1
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	b25b      	sxtb	r3, r3
 8004f76:	4303      	orrs	r3, r0
 8004f78:	b25b      	sxtb	r3, r3
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	73bb      	strb	r3, [r7, #14]
  alarm.AlarmTime.SubSeconds = 0x0;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	613b      	str	r3, [r7, #16]
  alarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004f82:	2300      	movs	r3, #0
 8004f84:	61bb      	str	r3, [r7, #24]
  alarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004f86:	2300      	movs	r3, #0
 8004f88:	61fb      	str	r3, [r7, #28]
  alarm.AlarmMask = RTC_ALARMMASK_NONE;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	623b      	str	r3, [r7, #32]
  alarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	627b      	str	r3, [r7, #36]	; 0x24
  alarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8004f92:	2300      	movs	r3, #0
 8004f94:	62fb      	str	r3, [r7, #44]	; 0x2c
  alarm.Alarm = RTC_ALARM_A;
 8004f96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f9a:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RTC_SetAlarm_IT(_rtc_handle, &alarm, RTC_FORMAT) != HAL_OK)
 8004f9c:	4b09      	ldr	r3, [pc, #36]	; (8004fc4 <rtcCalendarControl_setAlarm_A+0x134>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f107 010c 	add.w	r1, r7, #12
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f7fe f878 	bl	800309c <HAL_RTC_SetAlarm_IT>
 8004fac:	4603      	mov	r3, r0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d002      	beq.n	8004fb8 <rtcCalendarControl_setAlarm_A+0x128>
  __ASM volatile ("cpsid i" : : : "memory");
 8004fb2:	b672      	cpsid	i
}
 8004fb4:	bf00      	nop
  {
    __disable_irq();
    while (1)
    	(void)0;
 8004fb6:	e7fe      	b.n	8004fb6 <rtcCalendarControl_setAlarm_A+0x126>
  }
}
 8004fb8:	bf00      	nop
 8004fba:	373c      	adds	r7, #60	; 0x3c
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd90      	pop	{r4, r7, pc}
 8004fc0:	cccccccd 	.word	0xcccccccd
 8004fc4:	20001d78 	.word	0x20001d78

08004fc8 <rtcCalendarControl_diableAlarm_A>:


/*
 *
 */
void rtcCalendarControl_diableAlarm_A(void) {
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	af00      	add	r7, sp, #0
	if(HAL_RTC_DeactivateAlarm(_rtc_handle, RTC_ALARM_A) != HAL_OK) {
 8004fcc:	4b07      	ldr	r3, [pc, #28]	; (8004fec <rtcCalendarControl_diableAlarm_A+0x24>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f7fe f96d 	bl	80032b4 <HAL_RTC_DeactivateAlarm>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d002      	beq.n	8004fe6 <rtcCalendarControl_diableAlarm_A+0x1e>
  __ASM volatile ("cpsid i" : : : "memory");
 8004fe0:	b672      	cpsid	i
}
 8004fe2:	bf00      	nop
		__disable_irq();
		while (1)
			(void)0;
 8004fe4:	e7fe      	b.n	8004fe4 <rtcCalendarControl_diableAlarm_A+0x1c>
	}
}
 8004fe6:	bf00      	nop
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	20001d78 	.word	0x20001d78

08004ff0 <LL_AHB2_GRP1_EnableClock>:
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004ff8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ffc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004ffe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4313      	orrs	r3, r2
 8005006:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005008:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800500c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4013      	ands	r3, r2
 8005012:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005014:	68fb      	ldr	r3, [r7, #12]
}
 8005016:	bf00      	nop
 8005018:	3714      	adds	r7, #20
 800501a:	46bd      	mov	sp, r7
 800501c:	bc80      	pop	{r7}
 800501e:	4770      	bx	lr

08005020 <LL_AHB2_GRP1_IsEnabledClock>:
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(RCC->AHB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 8005028:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800502c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4013      	ands	r3, r2
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	429a      	cmp	r2, r3
 8005036:	d101      	bne.n	800503c <LL_AHB2_GRP1_IsEnabledClock+0x1c>
 8005038:	2301      	movs	r3, #1
 800503a:	e000      	b.n	800503e <LL_AHB2_GRP1_IsEnabledClock+0x1e>
 800503c:	2300      	movs	r3, #0
}
 800503e:	4618      	mov	r0, r3
 8005040:	370c      	adds	r7, #12
 8005042:	46bd      	mov	sp, r7
 8005044:	bc80      	pop	{r7}
 8005046:	4770      	bx	lr

08005048 <LL_AHB2_GRP1_DisableClock>:
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8005050:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005054:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	43db      	mvns	r3, r3
 800505a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800505e:	4013      	ands	r3, r2
 8005060:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 8005062:	bf00      	nop
 8005064:	370c      	adds	r7, #12
 8005066:	46bd      	mov	sp, r7
 8005068:	bc80      	pop	{r7}
 800506a:	4770      	bx	lr

0800506c <activate_led>:

/* Activate LED
 *
 * Turns on an LED on the Nucleo board.
 */
void activate_led(LED_COLOR led) {
 800506c:	b580      	push	{r7, lr}
 800506e:	b088      	sub	sp, #32
 8005070:	af00      	add	r7, sp, #0
 8005072:	4603      	mov	r3, r0
 8005074:	80fb      	strh	r3, [r7, #6]
  // Start the GPIO clock the LED is attached to.
  gpioB_isEnabled = __HAL_RCC_GPIOB_IS_CLK_ENABLED();
 8005076:	2002      	movs	r0, #2
 8005078:	f7ff ffd2 	bl	8005020 <LL_AHB2_GRP1_IsEnabledClock>
 800507c:	4603      	mov	r3, r0
 800507e:	4a13      	ldr	r2, [pc, #76]	; (80050cc <activate_led+0x60>)
 8005080:	6013      	str	r3, [r2, #0]
  if (!gpioB_isEnabled) {
 8005082:	4b12      	ldr	r3, [pc, #72]	; (80050cc <activate_led+0x60>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d102      	bne.n	8005090 <activate_led+0x24>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800508a:	2002      	movs	r0, #2
 800508c:	f7ff ffb0 	bl	8004ff0 <LL_AHB2_GRP1_EnableClock>
  }

  // Initialize the LED to turn on.
  GPIO_InitTypeDef led_gpio_params = {
 8005090:	f107 030c 	add.w	r3, r7, #12
 8005094:	2200      	movs	r2, #0
 8005096:	601a      	str	r2, [r3, #0]
 8005098:	605a      	str	r2, [r3, #4]
 800509a:	609a      	str	r2, [r3, #8]
 800509c:	60da      	str	r2, [r3, #12]
 800509e:	611a      	str	r2, [r3, #16]
 80050a0:	88fb      	ldrh	r3, [r7, #6]
 80050a2:	60fb      	str	r3, [r7, #12]
 80050a4:	2301      	movs	r3, #1
 80050a6:	613b      	str	r3, [r7, #16]
 80050a8:	2302      	movs	r3, #2
 80050aa:	61bb      	str	r3, [r7, #24]
      .Pin = led,
      .Mode = GPIO_MODE_OUTPUT_PP,
      .Pull = GPIO_NOPULL,
      .Speed = GPIO_SPEED_FREQ_HIGH
  };
  HAL_GPIO_Init(GPIOB, &led_gpio_params);
 80050ac:	f107 030c 	add.w	r3, r7, #12
 80050b0:	4619      	mov	r1, r3
 80050b2:	4807      	ldr	r0, [pc, #28]	; (80050d0 <activate_led+0x64>)
 80050b4:	f7fc f812 	bl	80010dc <HAL_GPIO_Init>

  // Turn LED on.
  HAL_GPIO_WritePin(GPIOB, led, GPIO_PIN_SET);
 80050b8:	88fb      	ldrh	r3, [r7, #6]
 80050ba:	2201      	movs	r2, #1
 80050bc:	4619      	mov	r1, r3
 80050be:	4804      	ldr	r0, [pc, #16]	; (80050d0 <activate_led+0x64>)
 80050c0:	f7fc fa3a 	bl	8001538 <HAL_GPIO_WritePin>
}
 80050c4:	bf00      	nop
 80050c6:	3720      	adds	r7, #32
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}
 80050cc:	20001d7c 	.word	0x20001d7c
 80050d0:	48000400 	.word	0x48000400

080050d4 <deactivate_led>:

/* Deactivare LED
 *
 * Turns off an LED on the Nucleo board.
 */
void deactivate_led(LED_COLOR led) {
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b082      	sub	sp, #8
 80050d8:	af00      	add	r7, sp, #0
 80050da:	4603      	mov	r3, r0
 80050dc:	80fb      	strh	r3, [r7, #6]
  // Turn LED off.
  HAL_GPIO_WritePin(GPIOB, led, GPIO_PIN_RESET);
 80050de:	88fb      	ldrh	r3, [r7, #6]
 80050e0:	2200      	movs	r2, #0
 80050e2:	4619      	mov	r1, r3
 80050e4:	4809      	ldr	r0, [pc, #36]	; (800510c <deactivate_led+0x38>)
 80050e6:	f7fc fa27 	bl	8001538 <HAL_GPIO_WritePin>

  // Deinitialize the LED.
  HAL_GPIO_DeInit(GPIOB, led);
 80050ea:	88fb      	ldrh	r3, [r7, #6]
 80050ec:	4619      	mov	r1, r3
 80050ee:	4807      	ldr	r0, [pc, #28]	; (800510c <deactivate_led+0x38>)
 80050f0:	f7fc f954 	bl	800139c <HAL_GPIO_DeInit>

  // Disable the GPIO clock the LED is attached to.
  if (!gpioB_isEnabled) {
 80050f4:	4b06      	ldr	r3, [pc, #24]	; (8005110 <deactivate_led+0x3c>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d102      	bne.n	8005102 <deactivate_led+0x2e>
    __HAL_RCC_GPIOB_CLK_DISABLE();
 80050fc:	2002      	movs	r0, #2
 80050fe:	f7ff ffa3 	bl	8005048 <LL_AHB2_GRP1_DisableClock>
  }
}
 8005102:	bf00      	nop
 8005104:	3708      	adds	r7, #8
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	48000400 	.word	0x48000400
 8005110:	20001d7c 	.word	0x20001d7c

08005114 <code_to_appActions>:

/*
 *
 */
AppActions code_to_appActions(char* code)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b082      	sub	sp, #8
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
	// set calendar date/time
	if (!strncmp(code, SET_CALENDAR_DATETIME_CODE, UART_PACKET_HEADER_SIZE))
 800511c:	2204      	movs	r2, #4
 800511e:	4925      	ldr	r1, [pc, #148]	; (80051b4 <code_to_appActions+0xa0>)
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f000 fd97 	bl	8005c54 <strncmp>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d101      	bne.n	8005130 <code_to_appActions+0x1c>
		return SET_CALENDAR_DATETIME;
 800512c:	2301      	movs	r3, #1
 800512e:	e03c      	b.n	80051aa <code_to_appActions+0x96>

	// get calendar date/time
	else if (!strncmp(code, GET_CALENDAR_DATETIME_CODE, UART_PACKET_HEADER_SIZE))
 8005130:	2204      	movs	r2, #4
 8005132:	4921      	ldr	r1, [pc, #132]	; (80051b8 <code_to_appActions+0xa4>)
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f000 fd8d 	bl	8005c54 <strncmp>
 800513a:	4603      	mov	r3, r0
 800513c:	2b00      	cmp	r3, #0
 800513e:	d101      	bne.n	8005144 <code_to_appActions+0x30>
		return GET_CALENDAR_DATETIME;
 8005140:	2302      	movs	r3, #2
 8005142:	e032      	b.n	80051aa <code_to_appActions+0x96>

	// add calendar event
	else if (!strncmp(code, ADD_CALENDAR_EVENT_CODE, UART_PACKET_HEADER_SIZE))
 8005144:	2204      	movs	r2, #4
 8005146:	491d      	ldr	r1, [pc, #116]	; (80051bc <code_to_appActions+0xa8>)
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f000 fd83 	bl	8005c54 <strncmp>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d101      	bne.n	8005158 <code_to_appActions+0x44>
			return ADD_CALENDAR_EVENT;
 8005154:	2303      	movs	r3, #3
 8005156:	e028      	b.n	80051aa <code_to_appActions+0x96>

	// get/view calendar event
	else if (!strncmp(code, GET_CALENDAR_EVENT_CODE, UART_PACKET_HEADER_SIZE))
 8005158:	2204      	movs	r2, #4
 800515a:	4919      	ldr	r1, [pc, #100]	; (80051c0 <code_to_appActions+0xac>)
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f000 fd79 	bl	8005c54 <strncmp>
 8005162:	4603      	mov	r3, r0
 8005164:	2b00      	cmp	r3, #0
 8005166:	d101      	bne.n	800516c <code_to_appActions+0x58>
			return GET_CALENDAR_EVENT;
 8005168:	2304      	movs	r3, #4
 800516a:	e01e      	b.n	80051aa <code_to_appActions+0x96>

	// remove calendar event
	else if (!strncmp(code, REMOVE_CALENDAR_EVENT_CODE, UART_PACKET_HEADER_SIZE))
 800516c:	2204      	movs	r2, #4
 800516e:	4915      	ldr	r1, [pc, #84]	; (80051c4 <code_to_appActions+0xb0>)
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f000 fd6f 	bl	8005c54 <strncmp>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d101      	bne.n	8005180 <code_to_appActions+0x6c>
			return REMOVE_CALENDAR_EVENT;
 800517c:	2305      	movs	r3, #5
 800517e:	e014      	b.n	80051aa <code_to_appActions+0x96>

	// clear all calendar events
	else if (!strncmp(code, CLEAR_CALENDAR_EVENTS_CODE, UART_PACKET_HEADER_SIZE))
 8005180:	2204      	movs	r2, #4
 8005182:	4911      	ldr	r1, [pc, #68]	; (80051c8 <code_to_appActions+0xb4>)
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 fd65 	bl	8005c54 <strncmp>
 800518a:	4603      	mov	r3, r0
 800518c:	2b00      	cmp	r3, #0
 800518e:	d101      	bne.n	8005194 <code_to_appActions+0x80>
			return CLEAR_CALENDAR_EVENTS;
 8005190:	2306      	movs	r3, #6
 8005192:	e00a      	b.n	80051aa <code_to_appActions+0x96>

	// start calendar
	else if (!strncmp(code, START_CALENDAR_CODE, UART_PACKET_HEADER_SIZE))
 8005194:	2204      	movs	r2, #4
 8005196:	490d      	ldr	r1, [pc, #52]	; (80051cc <code_to_appActions+0xb8>)
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f000 fd5b 	bl	8005c54 <strncmp>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d101      	bne.n	80051a8 <code_to_appActions+0x94>
			return START_CALENDAR;
 80051a4:	2307      	movs	r3, #7
 80051a6:	e000      	b.n	80051aa <code_to_appActions+0x96>

	// invalid code
	else
		return NO_ACTION;
 80051a8:	2300      	movs	r3, #0
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	3708      	adds	r7, #8
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	bf00      	nop
 80051b4:	08007268 	.word	0x08007268
 80051b8:	08007270 	.word	0x08007270
 80051bc:	08007278 	.word	0x08007278
 80051c0:	08007280 	.word	0x08007280
 80051c4:	08007288 	.word	0x08007288
 80051c8:	08007290 	.word	0x08007290
 80051cc:	08007298 	.word	0x08007298

080051d0 <parseDateTime>:

/*
 *
 */
void parseDateTime(struct_DateTime* dateTime, char data[UART_PACKET_PAYLOAD_SIZE])
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b082      	sub	sp, #8
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	6039      	str	r1, [r7, #0]
	// parse year
	dateTime->year = atoi(strtok(data, ";"));
 80051da:	4926      	ldr	r1, [pc, #152]	; (8005274 <parseDateTime+0xa4>)
 80051dc:	6838      	ldr	r0, [r7, #0]
 80051de:	f000 fd4d 	bl	8005c7c <strtok>
 80051e2:	4603      	mov	r3, r0
 80051e4:	4618      	mov	r0, r3
 80051e6:	f000 fcbd 	bl	8005b64 <atoi>
 80051ea:	4603      	mov	r3, r0
 80051ec:	b2da      	uxtb	r2, r3
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	701a      	strb	r2, [r3, #0]

	// parse month
	dateTime->month = atoi(strtok(NULL, ";"));
 80051f2:	4920      	ldr	r1, [pc, #128]	; (8005274 <parseDateTime+0xa4>)
 80051f4:	2000      	movs	r0, #0
 80051f6:	f000 fd41 	bl	8005c7c <strtok>
 80051fa:	4603      	mov	r3, r0
 80051fc:	4618      	mov	r0, r3
 80051fe:	f000 fcb1 	bl	8005b64 <atoi>
 8005202:	4603      	mov	r3, r0
 8005204:	b2da      	uxtb	r2, r3
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	705a      	strb	r2, [r3, #1]

	// parse date
	dateTime->day = atoi(strtok(NULL, ";"));
 800520a:	491a      	ldr	r1, [pc, #104]	; (8005274 <parseDateTime+0xa4>)
 800520c:	2000      	movs	r0, #0
 800520e:	f000 fd35 	bl	8005c7c <strtok>
 8005212:	4603      	mov	r3, r0
 8005214:	4618      	mov	r0, r3
 8005216:	f000 fca5 	bl	8005b64 <atoi>
 800521a:	4603      	mov	r3, r0
 800521c:	b2da      	uxtb	r2, r3
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	709a      	strb	r2, [r3, #2]

	// parse hour
	dateTime->hour = atoi(strtok(NULL, ";"));
 8005222:	4914      	ldr	r1, [pc, #80]	; (8005274 <parseDateTime+0xa4>)
 8005224:	2000      	movs	r0, #0
 8005226:	f000 fd29 	bl	8005c7c <strtok>
 800522a:	4603      	mov	r3, r0
 800522c:	4618      	mov	r0, r3
 800522e:	f000 fc99 	bl	8005b64 <atoi>
 8005232:	4603      	mov	r3, r0
 8005234:	b2da      	uxtb	r2, r3
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	70da      	strb	r2, [r3, #3]

	// parse minute
	dateTime->minute = atoi(strtok(NULL, ";"));
 800523a:	490e      	ldr	r1, [pc, #56]	; (8005274 <parseDateTime+0xa4>)
 800523c:	2000      	movs	r0, #0
 800523e:	f000 fd1d 	bl	8005c7c <strtok>
 8005242:	4603      	mov	r3, r0
 8005244:	4618      	mov	r0, r3
 8005246:	f000 fc8d 	bl	8005b64 <atoi>
 800524a:	4603      	mov	r3, r0
 800524c:	b2da      	uxtb	r2, r3
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	711a      	strb	r2, [r3, #4]

	// parse second
	dateTime->second = atoi(strtok(NULL, ";"));
 8005252:	4908      	ldr	r1, [pc, #32]	; (8005274 <parseDateTime+0xa4>)
 8005254:	2000      	movs	r0, #0
 8005256:	f000 fd11 	bl	8005c7c <strtok>
 800525a:	4603      	mov	r3, r0
 800525c:	4618      	mov	r0, r3
 800525e:	f000 fc81 	bl	8005b64 <atoi>
 8005262:	4603      	mov	r3, r0
 8005264:	b2da      	uxtb	r2, r3
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	715a      	strb	r2, [r3, #5]
}
 800526a:	bf00      	nop
 800526c:	3708      	adds	r7, #8
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}
 8005272:	bf00      	nop
 8005274:	080072a0 	.word	0x080072a0

08005278 <formatDateTime>:

/*
 *
 */
void formatDateTime(char data[UART_PACKET_PAYLOAD_SIZE], struct_DateTime* dateTime)
{
 8005278:	b5b0      	push	{r4, r5, r7, lr}
 800527a:	b088      	sub	sp, #32
 800527c:	af06      	add	r7, sp, #24
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
	memset(data, 0, UART_PACKET_PAYLOAD_SIZE*sizeof(char));
 8005282:	223c      	movs	r2, #60	; 0x3c
 8005284:	2100      	movs	r1, #0
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 fca8 	bl	8005bdc <memset>
	snprintf(data, UART_PACKET_PAYLOAD_SIZE, "%d;%d;%d;%d;%d;%d", dateTime->year, dateTime->month, dateTime->day,
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	781b      	ldrb	r3, [r3, #0]
 8005290:	461d      	mov	r5, r3
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	785b      	ldrb	r3, [r3, #1]
 8005296:	461a      	mov	r2, r3
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	789b      	ldrb	r3, [r3, #2]
 800529c:	4619      	mov	r1, r3
			dateTime->hour, dateTime->minute, dateTime->second);
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	78db      	ldrb	r3, [r3, #3]
	snprintf(data, UART_PACKET_PAYLOAD_SIZE, "%d;%d;%d;%d;%d;%d", dateTime->year, dateTime->month, dateTime->day,
 80052a2:	4618      	mov	r0, r3
			dateTime->hour, dateTime->minute, dateTime->second);
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	791b      	ldrb	r3, [r3, #4]
	snprintf(data, UART_PACKET_PAYLOAD_SIZE, "%d;%d;%d;%d;%d;%d", dateTime->year, dateTime->month, dateTime->day,
 80052a8:	461c      	mov	r4, r3
			dateTime->hour, dateTime->minute, dateTime->second);
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	795b      	ldrb	r3, [r3, #5]
	snprintf(data, UART_PACKET_PAYLOAD_SIZE, "%d;%d;%d;%d;%d;%d", dateTime->year, dateTime->month, dateTime->day,
 80052ae:	9304      	str	r3, [sp, #16]
 80052b0:	9403      	str	r4, [sp, #12]
 80052b2:	9002      	str	r0, [sp, #8]
 80052b4:	9101      	str	r1, [sp, #4]
 80052b6:	9200      	str	r2, [sp, #0]
 80052b8:	462b      	mov	r3, r5
 80052ba:	4a04      	ldr	r2, [pc, #16]	; (80052cc <formatDateTime+0x54>)
 80052bc:	213c      	movs	r1, #60	; 0x3c
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f000 fc94 	bl	8005bec <sniprintf>
}
 80052c4:	bf00      	nop
 80052c6:	3708      	adds	r7, #8
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bdb0      	pop	{r4, r5, r7, pc}
 80052cc:	080072a4 	.word	0x080072a4

080052d0 <parseEvent>:

/*
 *
 */
void parseEvent(CalendarEvent* event, char data[UART_PACKET_PAYLOAD_SIZE])
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	6039      	str	r1, [r7, #0]
	// parse start year
	event->start.year = atoi(strtok(data, ";"));
 80052da:	494a      	ldr	r1, [pc, #296]	; (8005404 <parseEvent+0x134>)
 80052dc:	6838      	ldr	r0, [r7, #0]
 80052de:	f000 fccd 	bl	8005c7c <strtok>
 80052e2:	4603      	mov	r3, r0
 80052e4:	4618      	mov	r0, r3
 80052e6:	f000 fc3d 	bl	8005b64 <atoi>
 80052ea:	4603      	mov	r3, r0
 80052ec:	b2da      	uxtb	r2, r3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	701a      	strb	r2, [r3, #0]

	// parse start month
	event->start.month = atoi(strtok(NULL, ";"));
 80052f2:	4944      	ldr	r1, [pc, #272]	; (8005404 <parseEvent+0x134>)
 80052f4:	2000      	movs	r0, #0
 80052f6:	f000 fcc1 	bl	8005c7c <strtok>
 80052fa:	4603      	mov	r3, r0
 80052fc:	4618      	mov	r0, r3
 80052fe:	f000 fc31 	bl	8005b64 <atoi>
 8005302:	4603      	mov	r3, r0
 8005304:	b2da      	uxtb	r2, r3
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	705a      	strb	r2, [r3, #1]

	// parse start date
	event->start.day = atoi(strtok(NULL, ";"));
 800530a:	493e      	ldr	r1, [pc, #248]	; (8005404 <parseEvent+0x134>)
 800530c:	2000      	movs	r0, #0
 800530e:	f000 fcb5 	bl	8005c7c <strtok>
 8005312:	4603      	mov	r3, r0
 8005314:	4618      	mov	r0, r3
 8005316:	f000 fc25 	bl	8005b64 <atoi>
 800531a:	4603      	mov	r3, r0
 800531c:	b2da      	uxtb	r2, r3
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	709a      	strb	r2, [r3, #2]

	// parse start hour
	event->start.hour = atoi(strtok(NULL, ";"));
 8005322:	4938      	ldr	r1, [pc, #224]	; (8005404 <parseEvent+0x134>)
 8005324:	2000      	movs	r0, #0
 8005326:	f000 fca9 	bl	8005c7c <strtok>
 800532a:	4603      	mov	r3, r0
 800532c:	4618      	mov	r0, r3
 800532e:	f000 fc19 	bl	8005b64 <atoi>
 8005332:	4603      	mov	r3, r0
 8005334:	b2da      	uxtb	r2, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	70da      	strb	r2, [r3, #3]

	// parse start minute
	event->start.minute = atoi(strtok(NULL, ";"));
 800533a:	4932      	ldr	r1, [pc, #200]	; (8005404 <parseEvent+0x134>)
 800533c:	2000      	movs	r0, #0
 800533e:	f000 fc9d 	bl	8005c7c <strtok>
 8005342:	4603      	mov	r3, r0
 8005344:	4618      	mov	r0, r3
 8005346:	f000 fc0d 	bl	8005b64 <atoi>
 800534a:	4603      	mov	r3, r0
 800534c:	b2da      	uxtb	r2, r3
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	711a      	strb	r2, [r3, #4]

	// parse start second
	event->start.second = atoi(strtok(NULL, ";"));
 8005352:	492c      	ldr	r1, [pc, #176]	; (8005404 <parseEvent+0x134>)
 8005354:	2000      	movs	r0, #0
 8005356:	f000 fc91 	bl	8005c7c <strtok>
 800535a:	4603      	mov	r3, r0
 800535c:	4618      	mov	r0, r3
 800535e:	f000 fc01 	bl	8005b64 <atoi>
 8005362:	4603      	mov	r3, r0
 8005364:	b2da      	uxtb	r2, r3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	715a      	strb	r2, [r3, #5]

	// parse end year
	event->end.year = atoi(strtok(NULL, ";"));
 800536a:	4926      	ldr	r1, [pc, #152]	; (8005404 <parseEvent+0x134>)
 800536c:	2000      	movs	r0, #0
 800536e:	f000 fc85 	bl	8005c7c <strtok>
 8005372:	4603      	mov	r3, r0
 8005374:	4618      	mov	r0, r3
 8005376:	f000 fbf5 	bl	8005b64 <atoi>
 800537a:	4603      	mov	r3, r0
 800537c:	b2da      	uxtb	r2, r3
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	731a      	strb	r2, [r3, #12]

	// parse end month
	event->end.month = atoi(strtok(NULL, ";"));
 8005382:	4920      	ldr	r1, [pc, #128]	; (8005404 <parseEvent+0x134>)
 8005384:	2000      	movs	r0, #0
 8005386:	f000 fc79 	bl	8005c7c <strtok>
 800538a:	4603      	mov	r3, r0
 800538c:	4618      	mov	r0, r3
 800538e:	f000 fbe9 	bl	8005b64 <atoi>
 8005392:	4603      	mov	r3, r0
 8005394:	b2da      	uxtb	r2, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	735a      	strb	r2, [r3, #13]

	// parse end date
	event->end.day = atoi(strtok(NULL, ";"));
 800539a:	491a      	ldr	r1, [pc, #104]	; (8005404 <parseEvent+0x134>)
 800539c:	2000      	movs	r0, #0
 800539e:	f000 fc6d 	bl	8005c7c <strtok>
 80053a2:	4603      	mov	r3, r0
 80053a4:	4618      	mov	r0, r3
 80053a6:	f000 fbdd 	bl	8005b64 <atoi>
 80053aa:	4603      	mov	r3, r0
 80053ac:	b2da      	uxtb	r2, r3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	739a      	strb	r2, [r3, #14]

	// parse end hour
	event->end.hour = atoi(strtok(NULL, ";"));
 80053b2:	4914      	ldr	r1, [pc, #80]	; (8005404 <parseEvent+0x134>)
 80053b4:	2000      	movs	r0, #0
 80053b6:	f000 fc61 	bl	8005c7c <strtok>
 80053ba:	4603      	mov	r3, r0
 80053bc:	4618      	mov	r0, r3
 80053be:	f000 fbd1 	bl	8005b64 <atoi>
 80053c2:	4603      	mov	r3, r0
 80053c4:	b2da      	uxtb	r2, r3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	73da      	strb	r2, [r3, #15]

	// parse end minute
	event->end.minute = atoi(strtok(NULL, ";"));
 80053ca:	490e      	ldr	r1, [pc, #56]	; (8005404 <parseEvent+0x134>)
 80053cc:	2000      	movs	r0, #0
 80053ce:	f000 fc55 	bl	8005c7c <strtok>
 80053d2:	4603      	mov	r3, r0
 80053d4:	4618      	mov	r0, r3
 80053d6:	f000 fbc5 	bl	8005b64 <atoi>
 80053da:	4603      	mov	r3, r0
 80053dc:	b2da      	uxtb	r2, r3
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	741a      	strb	r2, [r3, #16]

	// parse end second
	event->end.second = atoi(strtok(NULL, ";"));
 80053e2:	4908      	ldr	r1, [pc, #32]	; (8005404 <parseEvent+0x134>)
 80053e4:	2000      	movs	r0, #0
 80053e6:	f000 fc49 	bl	8005c7c <strtok>
 80053ea:	4603      	mov	r3, r0
 80053ec:	4618      	mov	r0, r3
 80053ee:	f000 fbb9 	bl	8005b64 <atoi>
 80053f2:	4603      	mov	r3, r0
 80053f4:	b2da      	uxtb	r2, r3
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	745a      	strb	r2, [r3, #17]
}
 80053fa:	bf00      	nop
 80053fc:	3708      	adds	r7, #8
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	080072a0 	.word	0x080072a0

08005408 <desktopAppSession_init>:

/*
 *
 */
bool desktopAppSession_init(UART_HandleTypeDef* huart)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b082      	sub	sp, #8
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
	// initialize transport layer
	if (uartTransport_init(huart))
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f000 fa99 	bl	8005948 <uartTransport_init>
 8005416:	4603      	mov	r3, r0
 8005418:	2b00      	cmp	r3, #0
 800541a:	d007      	beq.n	800542c <desktopAppSession_init+0x24>
	{
		_sessionOpen = false;
 800541c:	4b06      	ldr	r3, [pc, #24]	; (8005438 <desktopAppSession_init+0x30>)
 800541e:	2200      	movs	r2, #0
 8005420:	701a      	strb	r2, [r3, #0]
		_sessionInit = true;
 8005422:	4b06      	ldr	r3, [pc, #24]	; (800543c <desktopAppSession_init+0x34>)
 8005424:	2201      	movs	r2, #1
 8005426:	701a      	strb	r2, [r3, #0]
		return true;
 8005428:	2301      	movs	r3, #1
 800542a:	e000      	b.n	800542e <desktopAppSession_init+0x26>
	}

	else
	{
		return false;
 800542c:	2300      	movs	r3, #0
	}
}
 800542e:	4618      	mov	r0, r3
 8005430:	3708      	adds	r7, #8
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}
 8005436:	bf00      	nop
 8005438:	20001d80 	.word	0x20001d80
 800543c:	20001d81 	.word	0x20001d81

08005440 <desktopAppSession_start>:

/*
 *
 */
DesktopComSessionStatus desktopAppSession_start(void)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b082      	sub	sp, #8
 8005444:	af00      	add	r7, sp, #0
	DesktopComSessionStatus handshakeStatus;

	if (_sessionInit)
 8005446:	4b10      	ldr	r3, [pc, #64]	; (8005488 <desktopAppSession_start+0x48>)
 8005448:	781b      	ldrb	r3, [r3, #0]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d016      	beq.n	800547c <desktopAppSession_start+0x3c>
	{
		if (!_sessionOpen)
 800544e:	4b0f      	ldr	r3, [pc, #60]	; (800548c <desktopAppSession_start+0x4c>)
 8005450:	781b      	ldrb	r3, [r3, #0]
 8005452:	f083 0301 	eor.w	r3, r3, #1
 8005456:	b2db      	uxtb	r3, r3
 8005458:	2b00      	cmp	r3, #0
 800545a:	d00d      	beq.n	8005478 <desktopAppSession_start+0x38>
		{
			handshakeStatus = _handshake(SESSION_START_TIMEOUT_MS);
 800545c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005460:	f000 f850 	bl	8005504 <_handshake>
 8005464:	4603      	mov	r3, r0
 8005466:	71fb      	strb	r3, [r7, #7]
			if (handshakeStatus == SESSION_OKAY)
 8005468:	79fb      	ldrb	r3, [r7, #7]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d102      	bne.n	8005474 <desktopAppSession_start+0x34>
				_sessionOpen = true;
 800546e:	4b07      	ldr	r3, [pc, #28]	; (800548c <desktopAppSession_start+0x4c>)
 8005470:	2201      	movs	r2, #1
 8005472:	701a      	strb	r2, [r3, #0]
			return handshakeStatus;
 8005474:	79fb      	ldrb	r3, [r7, #7]
 8005476:	e002      	b.n	800547e <desktopAppSession_start+0x3e>
		}

		else
		{
			return SESSION_OKAY;
 8005478:	2300      	movs	r3, #0
 800547a:	e000      	b.n	800547e <desktopAppSession_start+0x3e>
		}
	}

	else
	{
		return SESSION_NOT_INIT;
 800547c:	2303      	movs	r3, #3
	}
}
 800547e:	4618      	mov	r0, r3
 8005480:	3708      	adds	r7, #8
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
 8005486:	bf00      	nop
 8005488:	20001d81 	.word	0x20001d81
 800548c:	20001d80 	.word	0x20001d80

08005490 <desktopAppSession_update>:

/*
 *
 */
DesktopComSessionStatus desktopAppSession_update(void)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	af00      	add	r7, sp, #0
	if (_sessionInit)
 8005494:	4b08      	ldr	r3, [pc, #32]	; (80054b8 <desktopAppSession_update+0x28>)
 8005496:	781b      	ldrb	r3, [r3, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d009      	beq.n	80054b0 <desktopAppSession_update+0x20>
	{
		if (_sessionOpen)
 800549c:	4b07      	ldr	r3, [pc, #28]	; (80054bc <desktopAppSession_update+0x2c>)
 800549e:	781b      	ldrb	r3, [r3, #0]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d003      	beq.n	80054ac <desktopAppSession_update+0x1c>
		{
			return _session_cycle();
 80054a4:	f000 f916 	bl	80056d4 <_session_cycle>
 80054a8:	4603      	mov	r3, r0
 80054aa:	e002      	b.n	80054b2 <desktopAppSession_update+0x22>
		}

		else
		{
			return SESSION_NOT_OPEN;
 80054ac:	2304      	movs	r3, #4
 80054ae:	e000      	b.n	80054b2 <desktopAppSession_update+0x22>
		}
	}

	else
	{
		return SESSION_NOT_INIT;
 80054b0:	2303      	movs	r3, #3
	}
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	20001d81 	.word	0x20001d81
 80054bc:	20001d80 	.word	0x20001d80

080054c0 <desktopAppSession_enqueueMessage>:

/*
 *
 */
DesktopComSessionStatus desktopAppSession_enqueueMessage(char header[UART_PACKET_HEADER_SIZE], char body[UART_PACKET_PAYLOAD_SIZE])
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b082      	sub	sp, #8
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	6039      	str	r1, [r7, #0]
	TransportStatus transportStatus;

	if (_sessionInit)
 80054ca:	4b0c      	ldr	r3, [pc, #48]	; (80054fc <desktopAppSession_enqueueMessage+0x3c>)
 80054cc:	781b      	ldrb	r3, [r3, #0]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00e      	beq.n	80054f0 <desktopAppSession_enqueueMessage+0x30>
	{
		if (_sessionOpen)
 80054d2:	4b0b      	ldr	r3, [pc, #44]	; (8005500 <desktopAppSession_enqueueMessage+0x40>)
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d008      	beq.n	80054ec <desktopAppSession_enqueueMessage+0x2c>
		{
			// enqueue message
			if (uartTransport_bufferTx((uint8_t*)header, (uint8_t*)body) != TRANSPORT_OKAY)
 80054da:	6839      	ldr	r1, [r7, #0]
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f000 fa55 	bl	800598c <uartTransport_bufferTx>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d005      	beq.n	80054f4 <desktopAppSession_enqueueMessage+0x34>
			{
				return SESSION_BUSY;
 80054e8:	2305      	movs	r3, #5
 80054ea:	e003      	b.n	80054f4 <desktopAppSession_enqueueMessage+0x34>
			}
		}

		else
		{
			return SESSION_NOT_OPEN;
 80054ec:	2304      	movs	r3, #4
 80054ee:	e001      	b.n	80054f4 <desktopAppSession_enqueueMessage+0x34>
		}
	}

	else
	{
		return SESSION_NOT_INIT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e7ff      	b.n	80054f4 <desktopAppSession_enqueueMessage+0x34>
	}
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3708      	adds	r7, #8
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}
 80054fc:	20001d81 	.word	0x20001d81
 8005500:	20001d80 	.word	0x20001d80

08005504 <_handshake>:

/*
 *
 */
DesktopComSessionStatus _handshake(unsigned int timeout_ms)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b094      	sub	sp, #80	; 0x50
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
	unsigned int state = 0;
 800550c:	2300      	movs	r3, #0
 800550e:	64fb      	str	r3, [r7, #76]	; 0x4c
	bool error = false;
 8005510:	2300      	movs	r3, #0
 8005512:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	bool success = false;
 8005516:	2300      	movs	r3, #0
 8005518:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
	TransportStatus transportStatus;
	char messageHeader[UART_PACKET_HEADER_SIZE] = {0};
 800551c:	2300      	movs	r3, #0
 800551e:	647b      	str	r3, [r7, #68]	; 0x44
	char messageBody[UART_PACKET_PAYLOAD_SIZE] = {0};
 8005520:	2300      	movs	r3, #0
 8005522:	60bb      	str	r3, [r7, #8]
 8005524:	f107 030c 	add.w	r3, r7, #12
 8005528:	2238      	movs	r2, #56	; 0x38
 800552a:	2100      	movs	r1, #0
 800552c:	4618      	mov	r0, r3
 800552e:	f000 fb55 	bl	8005bdc <memset>

	while (!success && !error)
 8005532:	e0a2      	b.n	800567a <_handshake+0x176>
	{
		// state 0:  receive message
		if (state == 0)
 8005534:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005536:	2b00      	cmp	r3, #0
 8005538:	d106      	bne.n	8005548 <_handshake+0x44>
		{
			transportStatus = uartTransport_rx_polled(timeout_ms); // handshake timeout until start of handshake
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 faba 	bl	8005ab4 <uartTransport_rx_polled>
 8005540:	4603      	mov	r3, r0
 8005542:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 8005546:	e063      	b.n	8005610 <_handshake+0x10c>
		}
		// state 1: message received, dequeue
		else if (state == 1)
 8005548:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800554a:	2b01      	cmp	r3, #1
 800554c:	d10b      	bne.n	8005566 <_handshake+0x62>
		{
			transportStatus = uartTransport_debufferRx((uint8_t*)messageHeader, (uint8_t*)messageBody);
 800554e:	f107 0208 	add.w	r2, r7, #8
 8005552:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005556:	4611      	mov	r1, r2
 8005558:	4618      	mov	r0, r3
 800555a:	f000 fa41 	bl	80059e0 <uartTransport_debufferRx>
 800555e:	4603      	mov	r3, r0
 8005560:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 8005564:	e054      	b.n	8005610 <_handshake+0x10c>
		}
		// state 2: check if sync
		else if (state == 2)
 8005566:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005568:	2b02      	cmp	r3, #2
 800556a:	d10d      	bne.n	8005588 <_handshake+0x84>
		{
			if (strncmp(messageHeader, HANDSHAKE_HEADER_SYNC, UART_PACKET_HEADER_SIZE))
 800556c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005570:	2204      	movs	r2, #4
 8005572:	4955      	ldr	r1, [pc, #340]	; (80056c8 <_handshake+0x1c4>)
 8005574:	4618      	mov	r0, r3
 8005576:	f000 fb6d 	bl	8005c54 <strncmp>
 800557a:	4603      	mov	r3, r0
 800557c:	2b00      	cmp	r3, #0
 800557e:	d047      	beq.n	8005610 <_handshake+0x10c>
			{
				error = true;
 8005580:	2301      	movs	r3, #1
 8005582:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 8005586:	e043      	b.n	8005610 <_handshake+0x10c>
			}
		}
		// state 3: sync received, queue ack
		else if (state == 3)
 8005588:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800558a:	2b03      	cmp	r3, #3
 800558c:	d110      	bne.n	80055b0 <_handshake+0xac>
		{
			memset(messageBody,0,UART_PACKET_PAYLOAD_SIZE);
 800558e:	f107 0308 	add.w	r3, r7, #8
 8005592:	223c      	movs	r2, #60	; 0x3c
 8005594:	2100      	movs	r1, #0
 8005596:	4618      	mov	r0, r3
 8005598:	f000 fb20 	bl	8005bdc <memset>
			transportStatus = uartTransport_bufferTx((uint8_t*)HANDSHAKE_HEADER_ACKN, (uint8_t*)messageBody);
 800559c:	f107 0308 	add.w	r3, r7, #8
 80055a0:	4619      	mov	r1, r3
 80055a2:	484a      	ldr	r0, [pc, #296]	; (80056cc <_handshake+0x1c8>)
 80055a4:	f000 f9f2 	bl	800598c <uartTransport_bufferTx>
 80055a8:	4603      	mov	r3, r0
 80055aa:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 80055ae:	e02f      	b.n	8005610 <_handshake+0x10c>
		}
		// state 4: send ack
		else if (state == 4)
 80055b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055b2:	2b04      	cmp	r3, #4
 80055b4:	d106      	bne.n	80055c4 <_handshake+0xc0>
		{
			transportStatus = uartTransport_tx_polled(SEND_TIMEOUT_MS);
 80055b6:	2064      	movs	r0, #100	; 0x64
 80055b8:	f000 fa3e 	bl	8005a38 <uartTransport_tx_polled>
 80055bc:	4603      	mov	r3, r0
 80055be:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 80055c2:	e025      	b.n	8005610 <_handshake+0x10c>
		}
		// state 5: ack sent, receive message
		else if (state == 5)
 80055c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055c6:	2b05      	cmp	r3, #5
 80055c8:	d106      	bne.n	80055d8 <_handshake+0xd4>
		{
			transportStatus = uartTransport_rx_polled(RECEIVE_TIMEOUT_MS);
 80055ca:	20fa      	movs	r0, #250	; 0xfa
 80055cc:	f000 fa72 	bl	8005ab4 <uartTransport_rx_polled>
 80055d0:	4603      	mov	r3, r0
 80055d2:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 80055d6:	e01b      	b.n	8005610 <_handshake+0x10c>
		}
		// state 6: dequeue message
		else if (state == 6)
 80055d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055da:	2b06      	cmp	r3, #6
 80055dc:	d10b      	bne.n	80055f6 <_handshake+0xf2>
		{
			transportStatus = uartTransport_debufferRx((uint8_t*)messageHeader, (uint8_t*)messageBody);
 80055de:	f107 0208 	add.w	r2, r7, #8
 80055e2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80055e6:	4611      	mov	r1, r2
 80055e8:	4618      	mov	r0, r3
 80055ea:	f000 f9f9 	bl	80059e0 <uartTransport_debufferRx>
 80055ee:	4603      	mov	r3, r0
 80055f0:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 80055f4:	e00c      	b.n	8005610 <_handshake+0x10c>
		}
		// state 7: message received, check if syn ack
		else // if (state == 7)
		{
			if (strncmp(messageHeader, HANDSHAKE_HEADER_SYNACK, UART_PACKET_HEADER_SIZE))
 80055f6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80055fa:	2204      	movs	r2, #4
 80055fc:	4934      	ldr	r1, [pc, #208]	; (80056d0 <_handshake+0x1cc>)
 80055fe:	4618      	mov	r0, r3
 8005600:	f000 fb28 	bl	8005c54 <strncmp>
 8005604:	4603      	mov	r3, r0
 8005606:	2b00      	cmp	r3, #0
 8005608:	d002      	beq.n	8005610 <_handshake+0x10c>
			{
				error = true;
 800560a:	2301      	movs	r3, #1
 800560c:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
			}
		}


		// catch status codes and move through state machine
		if (transportStatus == TRANSPORT_OKAY)
 8005610:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8005614:	2b00      	cmp	r3, #0
 8005616:	d12d      	bne.n	8005674 <_handshake+0x170>
		{
			if (state == 0)
 8005618:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800561a:	2b00      	cmp	r3, #0
 800561c:	d102      	bne.n	8005624 <_handshake+0x120>
				state = 1;
 800561e:	2301      	movs	r3, #1
 8005620:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005622:	e02a      	b.n	800567a <_handshake+0x176>
			else if (state == 1)
 8005624:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005626:	2b01      	cmp	r3, #1
 8005628:	d102      	bne.n	8005630 <_handshake+0x12c>
				state = 2;
 800562a:	2302      	movs	r3, #2
 800562c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800562e:	e024      	b.n	800567a <_handshake+0x176>
			else if (state == 2)
 8005630:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005632:	2b02      	cmp	r3, #2
 8005634:	d102      	bne.n	800563c <_handshake+0x138>
				state = 3;
 8005636:	2303      	movs	r3, #3
 8005638:	64fb      	str	r3, [r7, #76]	; 0x4c
 800563a:	e01e      	b.n	800567a <_handshake+0x176>
			else if (state == 3)
 800563c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800563e:	2b03      	cmp	r3, #3
 8005640:	d102      	bne.n	8005648 <_handshake+0x144>
				state = 4;
 8005642:	2304      	movs	r3, #4
 8005644:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005646:	e018      	b.n	800567a <_handshake+0x176>
			else if (state == 4)
 8005648:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800564a:	2b04      	cmp	r3, #4
 800564c:	d102      	bne.n	8005654 <_handshake+0x150>
				state = 5;
 800564e:	2305      	movs	r3, #5
 8005650:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005652:	e012      	b.n	800567a <_handshake+0x176>
			else if (state == 5)
 8005654:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005656:	2b05      	cmp	r3, #5
 8005658:	d102      	bne.n	8005660 <_handshake+0x15c>
				state = 6;
 800565a:	2306      	movs	r3, #6
 800565c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800565e:	e00c      	b.n	800567a <_handshake+0x176>
			else if (state == 6)
 8005660:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005662:	2b06      	cmp	r3, #6
 8005664:	d102      	bne.n	800566c <_handshake+0x168>
				state = 7;
 8005666:	2307      	movs	r3, #7
 8005668:	64fb      	str	r3, [r7, #76]	; 0x4c
 800566a:	e006      	b.n	800567a <_handshake+0x176>
			else // if (state == 7)
				success = true;
 800566c:	2301      	movs	r3, #1
 800566e:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 8005672:	e002      	b.n	800567a <_handshake+0x176>
		}
		else
		{
			error = true;
 8005674:	2301      	movs	r3, #1
 8005676:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	while (!success && !error)
 800567a:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800567e:	f083 0301 	eor.w	r3, r3, #1
 8005682:	b2db      	uxtb	r3, r3
 8005684:	2b00      	cmp	r3, #0
 8005686:	d007      	beq.n	8005698 <_handshake+0x194>
 8005688:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800568c:	f083 0301 	eor.w	r3, r3, #1
 8005690:	b2db      	uxtb	r3, r3
 8005692:	2b00      	cmp	r3, #0
 8005694:	f47f af4e 	bne.w	8005534 <_handshake+0x30>
		}
	}


	// report status of handshake
	if (success && !error)
 8005698:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800569c:	2b00      	cmp	r3, #0
 800569e:	d008      	beq.n	80056b2 <_handshake+0x1ae>
 80056a0:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80056a4:	f083 0301 	eor.w	r3, r3, #1
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d001      	beq.n	80056b2 <_handshake+0x1ae>
	{
		return SESSION_OKAY;
 80056ae:	2300      	movs	r3, #0
 80056b0:	e006      	b.n	80056c0 <_handshake+0x1bc>
	}
	else
	{
		if (transportStatus == TRANSPORT_TIMEOUT)
 80056b2:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d101      	bne.n	80056be <_handshake+0x1ba>
		{
			return SESSION_TIMEOUT;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e000      	b.n	80056c0 <_handshake+0x1bc>
		}
		else
		{
			return SESSION_ERROR;
 80056be:	2302      	movs	r3, #2
		}
	}
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3750      	adds	r7, #80	; 0x50
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}
 80056c8:	080072b8 	.word	0x080072b8
 80056cc:	080072c0 	.word	0x080072c0
 80056d0:	080072c8 	.word	0x080072c8

080056d4 <_session_cycle>:

/*
 *
 */
DesktopComSessionStatus _session_cycle(void)
{
 80056d4:	b5b0      	push	{r4, r5, r7, lr}
 80056d6:	b092      	sub	sp, #72	; 0x48
 80056d8:	af00      	add	r7, sp, #0
	char messageHeader[UART_PACKET_HEADER_SIZE] = {0};
 80056da:	2300      	movs	r3, #0
 80056dc:	643b      	str	r3, [r7, #64]	; 0x40
	char messageBody[UART_PACKET_PAYLOAD_SIZE] = {0};
 80056de:	2300      	movs	r3, #0
 80056e0:	607b      	str	r3, [r7, #4]
 80056e2:	f107 0308 	add.w	r3, r7, #8
 80056e6:	2238      	movs	r2, #56	; 0x38
 80056e8:	2100      	movs	r1, #0
 80056ea:	4618      	mov	r0, r3
 80056ec:	f000 fa76 	bl	8005bdc <memset>
	DesktopComSessionStatus status;

	// Perform Tx message phase of session cycle.
	status = _tell();
 80056f0:	f000 f8b0 	bl	8005854 <_tell>
 80056f4:	4603      	mov	r3, r0
 80056f6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	// Perform Rx message phase of session cycle.
	status = _listen();
 80056fa:	f000 f859 	bl	80057b0 <_listen>
 80056fe:	4603      	mov	r3, r0
 8005700:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (status == SESSION_ERROR)
 8005704:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005708:	2b02      	cmp	r3, #2
 800570a:	d101      	bne.n	8005710 <_session_cycle+0x3c>
	{
		return SESSION_ERROR;
 800570c:	2302      	movs	r3, #2
 800570e:	e03e      	b.n	800578e <_session_cycle+0xba>
	}

	// If a message was received while listening.
	else if (status == SESSION_OKAY)
 8005710:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005714:	2b00      	cmp	r3, #0
 8005716:	d139      	bne.n	800578c <_session_cycle+0xb8>
	{
		// dequeue received message
		uartTransport_debufferRx((uint8_t*)messageHeader, (uint8_t*)messageBody);
 8005718:	1d3a      	adds	r2, r7, #4
 800571a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800571e:	4611      	mov	r1, r2
 8005720:	4618      	mov	r0, r3
 8005722:	f000 f95d 	bl	80059e0 <uartTransport_debufferRx>

		// Check if disconnection handshake message was received.
		// If so, set session open flag to false.
		if (!strncmp(messageHeader, HANDSHAKE_HEADER_DISC, UART_PACKET_HEADER_SIZE))
 8005726:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800572a:	2204      	movs	r2, #4
 800572c:	491a      	ldr	r1, [pc, #104]	; (8005798 <_session_cycle+0xc4>)
 800572e:	4618      	mov	r0, r3
 8005730:	f000 fa90 	bl	8005c54 <strncmp>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d103      	bne.n	8005742 <_session_cycle+0x6e>
		{
			_sessionOpen = false;
 800573a:	4b18      	ldr	r3, [pc, #96]	; (800579c <_session_cycle+0xc8>)
 800573c:	2200      	movs	r2, #0
 800573e:	701a      	strb	r2, [r3, #0]
 8005740:	e024      	b.n	800578c <_session_cycle+0xb8>
		}

		// Check if echo command.
		else if (!strncmp(messageHeader, ECHO_HEADER, UART_PACKET_HEADER_SIZE))
 8005742:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005746:	2204      	movs	r2, #4
 8005748:	4915      	ldr	r1, [pc, #84]	; (80057a0 <_session_cycle+0xcc>)
 800574a:	4618      	mov	r0, r3
 800574c:	f000 fa82 	bl	8005c54 <strncmp>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d107      	bne.n	8005766 <_session_cycle+0x92>
		{
			desktopAppSession_enqueueMessage(messageHeader, messageBody);
 8005756:	1d3a      	adds	r2, r7, #4
 8005758:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800575c:	4611      	mov	r1, r2
 800575e:	4618      	mov	r0, r3
 8005760:	f7ff feae 	bl	80054c0 <desktopAppSession_enqueueMessage>
 8005764:	e012      	b.n	800578c <_session_cycle+0xb8>
 8005766:	6c3b      	ldr	r3, [r7, #64]	; 0x40
		}

		// Else, buffer for processing by the application
		else
		{
			memcpy(_messageCommand, messageHeader, UART_PACKET_HEADER_SIZE*sizeof(char));
 8005768:	4a0e      	ldr	r2, [pc, #56]	; (80057a4 <_session_cycle+0xd0>)
 800576a:	6013      	str	r3, [r2, #0]
			memcpy(_messageData, messageBody, UART_PACKET_PAYLOAD_SIZE*sizeof(char));
 800576c:	4b0e      	ldr	r3, [pc, #56]	; (80057a8 <_session_cycle+0xd4>)
 800576e:	461d      	mov	r5, r3
 8005770:	1d3c      	adds	r4, r7, #4
 8005772:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005774:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005776:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005778:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800577a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800577c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800577e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8005782:	e885 0007 	stmia.w	r5, {r0, r1, r2}
			_messageReady = true;
 8005786:	4b09      	ldr	r3, [pc, #36]	; (80057ac <_session_cycle+0xd8>)
 8005788:	2201      	movs	r2, #1
 800578a:	701a      	strb	r2, [r3, #0]
		}
	}

	return SESSION_OKAY;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3748      	adds	r7, #72	; 0x48
 8005792:	46bd      	mov	sp, r7
 8005794:	bdb0      	pop	{r4, r5, r7, pc}
 8005796:	bf00      	nop
 8005798:	080072d0 	.word	0x080072d0
 800579c:	20001d80 	.word	0x20001d80
 80057a0:	080072d8 	.word	0x080072d8
 80057a4:	20001d84 	.word	0x20001d84
 80057a8:	20001d88 	.word	0x20001d88
 80057ac:	20001dc4 	.word	0x20001dc4

080057b0 <_listen>:

/*
 *
 */
DesktopComSessionStatus _listen(void)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b090      	sub	sp, #64	; 0x40
 80057b4:	af00      	add	r7, sp, #0
	TransportStatus transportStatus;
	char messageBody[UART_PACKET_PAYLOAD_SIZE] = {0};
 80057b6:	2300      	movs	r3, #0
 80057b8:	603b      	str	r3, [r7, #0]
 80057ba:	1d3b      	adds	r3, r7, #4
 80057bc:	2238      	movs	r2, #56	; 0x38
 80057be:	2100      	movs	r1, #0
 80057c0:	4618      	mov	r0, r3
 80057c2:	f000 fa0b 	bl	8005bdc <memset>

	// CTS Window
	// Tx the CTS message to signal to desktop that the MCU is about to be ready to
	// receive a message.
	memset(messageBody,0,UART_PACKET_PAYLOAD_SIZE);
 80057c6:	463b      	mov	r3, r7
 80057c8:	223c      	movs	r2, #60	; 0x3c
 80057ca:	2100      	movs	r1, #0
 80057cc:	4618      	mov	r0, r3
 80057ce:	f000 fa05 	bl	8005bdc <memset>
	snprintf(messageBody, UART_PACKET_PAYLOAD_SIZE, "Clear to send!\n");
 80057d2:	463b      	mov	r3, r7
 80057d4:	4a1d      	ldr	r2, [pc, #116]	; (800584c <_listen+0x9c>)
 80057d6:	213c      	movs	r1, #60	; 0x3c
 80057d8:	4618      	mov	r0, r3
 80057da:	f000 fa07 	bl	8005bec <sniprintf>
	transportStatus = uartTransport_bufferTx((uint8_t*)CTS_HEADER,(uint8_t*) messageBody);
 80057de:	463b      	mov	r3, r7
 80057e0:	4619      	mov	r1, r3
 80057e2:	481b      	ldr	r0, [pc, #108]	; (8005850 <_listen+0xa0>)
 80057e4:	f000 f8d2 	bl	800598c <uartTransport_bufferTx>
 80057e8:	4603      	mov	r3, r0
 80057ea:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (transportStatus != TRANSPORT_OKAY)
 80057ee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d001      	beq.n	80057fa <_listen+0x4a>
	{
		return SESSION_ERROR;
 80057f6:	2302      	movs	r3, #2
 80057f8:	e024      	b.n	8005844 <_listen+0x94>
	}

	transportStatus = uartTransport_tx_polled(SEND_TIMEOUT_MS);
 80057fa:	2064      	movs	r0, #100	; 0x64
 80057fc:	f000 f91c 	bl	8005a38 <uartTransport_tx_polled>
 8005800:	4603      	mov	r3, r0
 8005802:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (transportStatus == TRANSPORT_TIMEOUT)
 8005806:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800580a:	2b01      	cmp	r3, #1
 800580c:	d101      	bne.n	8005812 <_listen+0x62>
	{
		return SESSION_TIMEOUT;
 800580e:	2301      	movs	r3, #1
 8005810:	e018      	b.n	8005844 <_listen+0x94>
	}
	else if (transportStatus != TRANSPORT_OKAY)
 8005812:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005816:	2b00      	cmp	r3, #0
 8005818:	d001      	beq.n	800581e <_listen+0x6e>
	{
		return SESSION_ERROR;
 800581a:	2302      	movs	r3, #2
 800581c:	e012      	b.n	8005844 <_listen+0x94>
	}

	// Message Window
	// Rx to receive a packet from the desktop.
	transportStatus = uartTransport_rx_polled(RECEIVE_TIMEOUT_MS);
 800581e:	20fa      	movs	r0, #250	; 0xfa
 8005820:	f000 f948 	bl	8005ab4 <uartTransport_rx_polled>
 8005824:	4603      	mov	r3, r0
 8005826:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (transportStatus == TRANSPORT_TIMEOUT)
 800582a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800582e:	2b01      	cmp	r3, #1
 8005830:	d101      	bne.n	8005836 <_listen+0x86>
	{
		return SESSION_TIMEOUT;
 8005832:	2301      	movs	r3, #1
 8005834:	e006      	b.n	8005844 <_listen+0x94>
	}
	else if (transportStatus != TRANSPORT_OKAY)
 8005836:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800583a:	2b00      	cmp	r3, #0
 800583c:	d001      	beq.n	8005842 <_listen+0x92>
	{
		return SESSION_ERROR;
 800583e:	2302      	movs	r3, #2
 8005840:	e000      	b.n	8005844 <_listen+0x94>
	}

	return SESSION_OKAY;
 8005842:	2300      	movs	r3, #0
}
 8005844:	4618      	mov	r0, r3
 8005846:	3740      	adds	r7, #64	; 0x40
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}
 800584c:	080072e0 	.word	0x080072e0
 8005850:	080072f0 	.word	0x080072f0

08005854 <_tell>:

/*
 *
 */
DesktopComSessionStatus _tell(void)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b082      	sub	sp, #8
 8005858:	af00      	add	r7, sp, #0
	TransportStatus transportStatus;

	transportStatus = uartTransport_tx_polled(SEND_TIMEOUT_MS);
 800585a:	2064      	movs	r0, #100	; 0x64
 800585c:	f000 f8ec 	bl	8005a38 <uartTransport_tx_polled>
 8005860:	4603      	mov	r3, r0
 8005862:	71fb      	strb	r3, [r7, #7]

	if (transportStatus == TRANSPORT_OKAY)
 8005864:	79fb      	ldrb	r3, [r7, #7]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d101      	bne.n	800586e <_tell+0x1a>
	{
		return SESSION_OKAY;
 800586a:	2300      	movs	r3, #0
 800586c:	e005      	b.n	800587a <_tell+0x26>
	}
	else if (transportStatus == TRANSPORT_TIMEOUT)
 800586e:	79fb      	ldrb	r3, [r7, #7]
 8005870:	2b01      	cmp	r3, #1
 8005872:	d101      	bne.n	8005878 <_tell+0x24>
	{
		return SESSION_TIMEOUT;
 8005874:	2301      	movs	r3, #1
 8005876:	e000      	b.n	800587a <_tell+0x26>
	}
	else // if (transportStatus == TRANSPORT_ERROR || transportStatus == TRANSPORT_BUSY)
	{
		return SESSION_ERROR;
 8005878:	2302      	movs	r3, #2
	}
}
 800587a:	4618      	mov	r0, r3
 800587c:	3708      	adds	r7, #8
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
	...

08005884 <desktopAppSession_dequeueMessage>:

/*
 *
 */
DesktopComSessionStatus desktopAppSession_dequeueMessage(char header[UART_PACKET_HEADER_SIZE], char body[UART_PACKET_PAYLOAD_SIZE])
{
 8005884:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
	if (_messageReady)
 800588e:	4b15      	ldr	r3, [pc, #84]	; (80058e4 <desktopAppSession_dequeueMessage+0x60>)
 8005890:	781b      	ldrb	r3, [r3, #0]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d020      	beq.n	80058d8 <desktopAppSession_dequeueMessage+0x54>
 8005896:	4b14      	ldr	r3, [pc, #80]	; (80058e8 <desktopAppSession_dequeueMessage+0x64>)
 8005898:	681a      	ldr	r2, [r3, #0]
	{
		memcpy(header, _messageCommand, UART_PACKET_HEADER_SIZE*sizeof(char));
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	601a      	str	r2, [r3, #0]
		memcpy(body, _messageData, UART_PACKET_PAYLOAD_SIZE*sizeof(char));
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	4a12      	ldr	r2, [pc, #72]	; (80058ec <desktopAppSession_dequeueMessage+0x68>)
 80058a2:	4614      	mov	r4, r2
 80058a4:	469c      	mov	ip, r3
 80058a6:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80058aa:	4665      	mov	r5, ip
 80058ac:	4626      	mov	r6, r4
 80058ae:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80058b0:	6028      	str	r0, [r5, #0]
 80058b2:	6069      	str	r1, [r5, #4]
 80058b4:	60aa      	str	r2, [r5, #8]
 80058b6:	60eb      	str	r3, [r5, #12]
 80058b8:	3410      	adds	r4, #16
 80058ba:	f10c 0c10 	add.w	ip, ip, #16
 80058be:	4574      	cmp	r4, lr
 80058c0:	d1f3      	bne.n	80058aa <desktopAppSession_dequeueMessage+0x26>
 80058c2:	4665      	mov	r5, ip
 80058c4:	4623      	mov	r3, r4
 80058c6:	cb07      	ldmia	r3!, {r0, r1, r2}
 80058c8:	6028      	str	r0, [r5, #0]
 80058ca:	6069      	str	r1, [r5, #4]
 80058cc:	60aa      	str	r2, [r5, #8]
		_messageReady = false;
 80058ce:	4b05      	ldr	r3, [pc, #20]	; (80058e4 <desktopAppSession_dequeueMessage+0x60>)
 80058d0:	2200      	movs	r2, #0
 80058d2:	701a      	strb	r2, [r3, #0]

		return SESSION_OKAY;
 80058d4:	2300      	movs	r3, #0
 80058d6:	e000      	b.n	80058da <desktopAppSession_dequeueMessage+0x56>
	}

	else
	{
		return SESSION_ERROR;
 80058d8:	2302      	movs	r3, #2
	}
}
 80058da:	4618      	mov	r0, r3
 80058dc:	370c      	adds	r7, #12
 80058de:	46bd      	mov	sp, r7
 80058e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058e2:	bf00      	nop
 80058e4:	20001dc4 	.word	0x20001dc4
 80058e8:	20001d84 	.word	0x20001d84
 80058ec:	20001d88 	.word	0x20001d88

080058f0 <composePacket>:
 * UART_PACKET_PAYLOAD_SIZE bytes to the packet buffer offset by UART_PACKET_HEADER_SIZE
 * number of bytes.
 */
void composePacket(uint8_t packet_buffer[UART_PACKET_SIZE], const uint8_t header[UART_PACKET_HEADER_SIZE],
		const uint8_t payload[UART_PACKET_PAYLOAD_SIZE])
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b084      	sub	sp, #16
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	607a      	str	r2, [r7, #4]
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	461a      	mov	r2, r3
	// Copy header into packet.
	memcpy(packet_buffer, header, UART_PACKET_HEADER_SIZE * sizeof(uint8_t));
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	601a      	str	r2, [r3, #0]
	// Copy payload into packet.
	memcpy(packet_buffer + UART_PACKET_HEADER_SIZE, payload, UART_PACKET_PAYLOAD_SIZE * sizeof(uint8_t));
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	3304      	adds	r3, #4
 800590a:	223c      	movs	r2, #60	; 0x3c
 800590c:	6879      	ldr	r1, [r7, #4]
 800590e:	4618      	mov	r0, r3
 8005910:	f000 f956 	bl	8005bc0 <memcpy>
}
 8005914:	bf00      	nop
 8005916:	3710      	adds	r7, #16
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <decomposePacket>:
 * Copies UART_PACKET_HEADER_SIZE number of bytes to the header_buffer and copies
 * UART_PACKET_PAYLOAD_SIZE number of bytes to the payload buffer.
 */
void decomposePacket(uint8_t header[UART_PACKET_HEADER_SIZE], uint8_t payload[UART_PACKET_PAYLOAD_SIZE],
		const uint8_t packet_buffer[UART_PACKET_SIZE])
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	60f8      	str	r0, [r7, #12]
 8005924:	60b9      	str	r1, [r7, #8]
 8005926:	607a      	str	r2, [r7, #4]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	461a      	mov	r2, r3
	// Copy header from packet.
	memcpy(header, packet_buffer, UART_PACKET_HEADER_SIZE * sizeof(uint8_t));
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	601a      	str	r2, [r3, #0]
	// Copy payload from packet.
	memcpy(payload, packet_buffer + UART_PACKET_HEADER_SIZE, UART_PACKET_PAYLOAD_SIZE * sizeof(uint8_t));
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	3304      	adds	r3, #4
 8005936:	223c      	movs	r2, #60	; 0x3c
 8005938:	4619      	mov	r1, r3
 800593a:	68b8      	ldr	r0, [r7, #8]
 800593c:	f000 f940 	bl	8005bc0 <memcpy>
}
 8005940:	bf00      	nop
 8005942:	3710      	adds	r7, #16
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}

08005948 <uartTransport_init>:
 * operational variables.
 *
 * Note:  will not re-initalize until the layer has been de-initalized.
 */
bool uartTransport_init(UART_HandleTypeDef* huart)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
	if (!IS_UART_HANDLE_INIT(_uartHandle) && IS_UART_HANDLE_INIT(huart))
 8005950:	4b0d      	ldr	r3, [pc, #52]	; (8005988 <uartTransport_init+0x40>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d004      	beq.n	8005962 <uartTransport_init+0x1a>
 8005958:	4b0b      	ldr	r3, [pc, #44]	; (8005988 <uartTransport_init+0x40>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d10d      	bne.n	800597e <uartTransport_init+0x36>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d00a      	beq.n	800597e <uartTransport_init+0x36>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d006      	beq.n	800597e <uartTransport_init+0x36>
	{
		_uartHandle = huart;
 8005970:	4a05      	ldr	r2, [pc, #20]	; (8005988 <uartTransport_init+0x40>)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6013      	str	r3, [r2, #0]
		_transportLayer_reset();
 8005976:	f000 f8d9 	bl	8005b2c <_transportLayer_reset>
		return true;
 800597a:	2301      	movs	r3, #1
 800597c:	e000      	b.n	8005980 <uartTransport_init+0x38>
	}

	else
	{
		return false;
 800597e:	2300      	movs	r3, #0
	}
}
 8005980:	4618      	mov	r0, r3
 8005982:	3708      	adds	r7, #8
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}
 8005988:	20001dc8 	.word	0x20001dc8

0800598c <uartTransport_bufferTx>:
 * Enqueues a packet for transmission.  Only successful if the layer has been
 * initialized.  Reports if queuing could or could not be performed due to the
 * tx buffer being full.
 */
TransportStatus uartTransport_bufferTx(uint8_t header[UART_PACKET_HEADER_SIZE], uint8_t body[UART_PACKET_PAYLOAD_SIZE])
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b082      	sub	sp, #8
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]
	if (IS_UART_HANDLE_INIT(_uartHandle))
 8005996:	4b0f      	ldr	r3, [pc, #60]	; (80059d4 <uartTransport_bufferTx+0x48>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d014      	beq.n	80059c8 <uartTransport_bufferTx+0x3c>
 800599e:	4b0d      	ldr	r3, [pc, #52]	; (80059d4 <uartTransport_bufferTx+0x48>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d00f      	beq.n	80059c8 <uartTransport_bufferTx+0x3c>
	{
		if (_txBuffer_full)
 80059a8:	4b0b      	ldr	r3, [pc, #44]	; (80059d8 <uartTransport_bufferTx+0x4c>)
 80059aa:	781b      	ldrb	r3, [r3, #0]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d001      	beq.n	80059b4 <uartTransport_bufferTx+0x28>
		{
			return TRANSPORT_TX_FULL;
 80059b0:	2304      	movs	r3, #4
 80059b2:	e00a      	b.n	80059ca <uartTransport_bufferTx+0x3e>
		}

		else
		{
			// Compose header and body into one message
			composePacket(_txBuffer, header, body);
 80059b4:	683a      	ldr	r2, [r7, #0]
 80059b6:	6879      	ldr	r1, [r7, #4]
 80059b8:	4808      	ldr	r0, [pc, #32]	; (80059dc <uartTransport_bufferTx+0x50>)
 80059ba:	f7ff ff99 	bl	80058f0 <composePacket>
			_txBuffer_full = true;
 80059be:	4b06      	ldr	r3, [pc, #24]	; (80059d8 <uartTransport_bufferTx+0x4c>)
 80059c0:	2201      	movs	r2, #1
 80059c2:	701a      	strb	r2, [r3, #0]

			return TRANSPORT_OKAY;
 80059c4:	2300      	movs	r3, #0
 80059c6:	e000      	b.n	80059ca <uartTransport_bufferTx+0x3e>
		}
	}

	else
	{
		return TRANSPORT_NOT_INIT;
 80059c8:	2308      	movs	r3, #8
	}
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3708      	adds	r7, #8
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	20001dc8 	.word	0x20001dc8
 80059d8:	20001e4c 	.word	0x20001e4c
 80059dc:	20001dcc 	.word	0x20001dcc

080059e0 <uartTransport_debufferRx>:
 * Dequeues a packet from those that have been received.  Only successful if
 * the layer has been initialized.  Reportes of dequeuing could or could not be
 * performed due to the rx buffer being empty.
 */
TransportStatus uartTransport_debufferRx(uint8_t header[UART_PACKET_HEADER_SIZE], uint8_t body[UART_PACKET_PAYLOAD_SIZE])
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b082      	sub	sp, #8
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	6039      	str	r1, [r7, #0]
	if (IS_UART_HANDLE_INIT(_uartHandle))
 80059ea:	4b10      	ldr	r3, [pc, #64]	; (8005a2c <uartTransport_debufferRx+0x4c>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d017      	beq.n	8005a22 <uartTransport_debufferRx+0x42>
 80059f2:	4b0e      	ldr	r3, [pc, #56]	; (8005a2c <uartTransport_debufferRx+0x4c>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d012      	beq.n	8005a22 <uartTransport_debufferRx+0x42>
	{
		if (!_rxBuffer_full)
 80059fc:	4b0c      	ldr	r3, [pc, #48]	; (8005a30 <uartTransport_debufferRx+0x50>)
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	f083 0301 	eor.w	r3, r3, #1
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d001      	beq.n	8005a0e <uartTransport_debufferRx+0x2e>
		{
			return TRANSPORT_RX_EMPTY;
 8005a0a:	2306      	movs	r3, #6
 8005a0c:	e00a      	b.n	8005a24 <uartTransport_debufferRx+0x44>

		else
		{
			// retrieve message from buffer
			// decompose header and body from message
			decomposePacket(header, body, _rxBuffer);
 8005a0e:	4a09      	ldr	r2, [pc, #36]	; (8005a34 <uartTransport_debufferRx+0x54>)
 8005a10:	6839      	ldr	r1, [r7, #0]
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f7ff ff82 	bl	800591c <decomposePacket>
			_rxBuffer_full = false;
 8005a18:	4b05      	ldr	r3, [pc, #20]	; (8005a30 <uartTransport_debufferRx+0x50>)
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	701a      	strb	r2, [r3, #0]

			return TRANSPORT_OKAY;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	e000      	b.n	8005a24 <uartTransport_debufferRx+0x44>
		}
	}

	else
	{
		return TRANSPORT_NOT_INIT;
 8005a22:	2308      	movs	r3, #8
	}
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3708      	adds	r7, #8
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}
 8005a2c:	20001dc8 	.word	0x20001dc8
 8005a30:	20001e4d 	.word	0x20001e4d
 8005a34:	20001e0c 	.word	0x20001e0c

08005a38 <uartTransport_tx_polled>:
 * Transmits all packets in tx queue.  Reports if the tx queue is empty
 * (to start) or the state of the transmissions (success or failure).
 * Uses HAL calls.
 */
TransportStatus uartTransport_tx_polled(uint32_t timeout_ms)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b084      	sub	sp, #16
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef hal_status;

	if (IS_UART_HANDLE_INIT(_uartHandle))
 8005a40:	4b19      	ldr	r3, [pc, #100]	; (8005aa8 <uartTransport_tx_polled+0x70>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d02a      	beq.n	8005a9e <uartTransport_tx_polled+0x66>
 8005a48:	4b17      	ldr	r3, [pc, #92]	; (8005aa8 <uartTransport_tx_polled+0x70>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d025      	beq.n	8005a9e <uartTransport_tx_polled+0x66>
	{
		// only transmit if a message has been queued
		if (!_txBuffer_full)
 8005a52:	4b16      	ldr	r3, [pc, #88]	; (8005aac <uartTransport_tx_polled+0x74>)
 8005a54:	781b      	ldrb	r3, [r3, #0]
 8005a56:	f083 0301 	eor.w	r3, r3, #1
 8005a5a:	b2db      	uxtb	r3, r3
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d001      	beq.n	8005a64 <uartTransport_tx_polled+0x2c>
		{
			return TRANSPORT_TX_EMPTY;
 8005a60:	2305      	movs	r3, #5
 8005a62:	e01d      	b.n	8005aa0 <uartTransport_tx_polled+0x68>
		}

		// transmit the message
		hal_status = HAL_UART_Transmit(_uartHandle, (uint8_t*)_txBuffer, UART_PACKET_SIZE, timeout_ms);
 8005a64:	4b10      	ldr	r3, [pc, #64]	; (8005aa8 <uartTransport_tx_polled+0x70>)
 8005a66:	6818      	ldr	r0, [r3, #0]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2240      	movs	r2, #64	; 0x40
 8005a6c:	4910      	ldr	r1, [pc, #64]	; (8005ab0 <uartTransport_tx_polled+0x78>)
 8005a6e:	f7fd fdf3 	bl	8003658 <HAL_UART_Transmit>
 8005a72:	4603      	mov	r3, r0
 8005a74:	73fb      	strb	r3, [r7, #15]

		// alias the has status with transport layer status
		if (hal_status == HAL_ERROR)
 8005a76:	7bfb      	ldrb	r3, [r7, #15]
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d101      	bne.n	8005a80 <uartTransport_tx_polled+0x48>
		{
			/*
			 * Note : this error occurs if pData passed into HAL_UART_Transmit() is NULL
			 * or Size passed in is not greater than 0.
			 */
			return TRANSPORT_ERROR;
 8005a7c:	2302      	movs	r3, #2
 8005a7e:	e00f      	b.n	8005aa0 <uartTransport_tx_polled+0x68>
		}
		else if (hal_status == HAL_TIMEOUT)
 8005a80:	7bfb      	ldrb	r3, [r7, #15]
 8005a82:	2b03      	cmp	r3, #3
 8005a84:	d101      	bne.n	8005a8a <uartTransport_tx_polled+0x52>
		{
			return TRANSPORT_TIMEOUT;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e00a      	b.n	8005aa0 <uartTransport_tx_polled+0x68>
		}
		else if (hal_status == HAL_BUSY)
 8005a8a:	7bfb      	ldrb	r3, [r7, #15]
 8005a8c:	2b02      	cmp	r3, #2
 8005a8e:	d101      	bne.n	8005a94 <uartTransport_tx_polled+0x5c>
		{
			return TRANSPORT_BUSY;
 8005a90:	2303      	movs	r3, #3
 8005a92:	e005      	b.n	8005aa0 <uartTransport_tx_polled+0x68>
		}
		else
		{
			_txBuffer_full = false;
 8005a94:	4b05      	ldr	r3, [pc, #20]	; (8005aac <uartTransport_tx_polled+0x74>)
 8005a96:	2200      	movs	r2, #0
 8005a98:	701a      	strb	r2, [r3, #0]
			return TRANSPORT_OKAY;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	e000      	b.n	8005aa0 <uartTransport_tx_polled+0x68>
		}
	}

	else
	{
		return TRANSPORT_NOT_INIT;
 8005a9e:	2308      	movs	r3, #8
	}
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3710      	adds	r7, #16
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	20001dc8 	.word	0x20001dc8
 8005aac:	20001e4c 	.word	0x20001e4c
 8005ab0:	20001dcc 	.word	0x20001dcc

08005ab4 <uartTransport_rx_polled>:
 * Receives packets and enqueues them to the rx queue.  Reports of the
 * rx queue was full (to start) or the state of the receptions (success
 * or failure).  Uses HAL calls.
 */
TransportStatus uartTransport_rx_polled(uint32_t timeout_ms)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef hal_status;

	if (IS_UART_HANDLE_INIT(_uartHandle))
 8005abc:	4b18      	ldr	r3, [pc, #96]	; (8005b20 <uartTransport_rx_polled+0x6c>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d027      	beq.n	8005b14 <uartTransport_rx_polled+0x60>
 8005ac4:	4b16      	ldr	r3, [pc, #88]	; (8005b20 <uartTransport_rx_polled+0x6c>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d022      	beq.n	8005b14 <uartTransport_rx_polled+0x60>
	{
		// only receive if the buffer is empty
		if (_rxBuffer_full)
 8005ace:	4b15      	ldr	r3, [pc, #84]	; (8005b24 <uartTransport_rx_polled+0x70>)
 8005ad0:	781b      	ldrb	r3, [r3, #0]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d001      	beq.n	8005ada <uartTransport_rx_polled+0x26>
		{
			return TRANSPORT_RX_FULL;
 8005ad6:	2307      	movs	r3, #7
 8005ad8:	e01d      	b.n	8005b16 <uartTransport_rx_polled+0x62>
		}

		// receive a message
		hal_status = HAL_UART_Receive(_uartHandle, (uint8_t*)_rxBuffer, UART_PACKET_SIZE, timeout_ms);
 8005ada:	4b11      	ldr	r3, [pc, #68]	; (8005b20 <uartTransport_rx_polled+0x6c>)
 8005adc:	6818      	ldr	r0, [r3, #0]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2240      	movs	r2, #64	; 0x40
 8005ae2:	4911      	ldr	r1, [pc, #68]	; (8005b28 <uartTransport_rx_polled+0x74>)
 8005ae4:	f7fd fe3e 	bl	8003764 <HAL_UART_Receive>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	73fb      	strb	r3, [r7, #15]

		// alias the has status with transport layer status
		if (hal_status == HAL_ERROR)
 8005aec:	7bfb      	ldrb	r3, [r7, #15]
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d101      	bne.n	8005af6 <uartTransport_rx_polled+0x42>
		{
			/*
			 * Note : this error occurs if pData passed into HAL_UART_Transmit() is NULL
			 * or Size passed in is not greater than 0.
			 */
			return TRANSPORT_ERROR;
 8005af2:	2302      	movs	r3, #2
 8005af4:	e00f      	b.n	8005b16 <uartTransport_rx_polled+0x62>
		}
		else if (hal_status == HAL_TIMEOUT)
 8005af6:	7bfb      	ldrb	r3, [r7, #15]
 8005af8:	2b03      	cmp	r3, #3
 8005afa:	d101      	bne.n	8005b00 <uartTransport_rx_polled+0x4c>
		{
			return TRANSPORT_TIMEOUT;
 8005afc:	2301      	movs	r3, #1
 8005afe:	e00a      	b.n	8005b16 <uartTransport_rx_polled+0x62>
		}
		else if (hal_status == HAL_BUSY)
 8005b00:	7bfb      	ldrb	r3, [r7, #15]
 8005b02:	2b02      	cmp	r3, #2
 8005b04:	d101      	bne.n	8005b0a <uartTransport_rx_polled+0x56>
		{
			return TRANSPORT_BUSY;
 8005b06:	2303      	movs	r3, #3
 8005b08:	e005      	b.n	8005b16 <uartTransport_rx_polled+0x62>
		}
		else
		{
			_rxBuffer_full = true;
 8005b0a:	4b06      	ldr	r3, [pc, #24]	; (8005b24 <uartTransport_rx_polled+0x70>)
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	701a      	strb	r2, [r3, #0]
			return TRANSPORT_OKAY;
 8005b10:	2300      	movs	r3, #0
 8005b12:	e000      	b.n	8005b16 <uartTransport_rx_polled+0x62>
		}
	}

	else
	{
		return TRANSPORT_NOT_INIT;
 8005b14:	2308      	movs	r3, #8
	}
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3710      	adds	r7, #16
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	20001dc8 	.word	0x20001dc8
 8005b24:	20001e4d 	.word	0x20001e4d
 8005b28:	20001e0c 	.word	0x20001e0c

08005b2c <_transportLayer_reset>:
/* _transportLayer_reset
 *
 * Resets operational variables other than the HAL UART handle pointer.
 */
void _transportLayer_reset(void)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	af00      	add	r7, sp, #0
	memset(_txBuffer, 0, UART_PACKET_SIZE * sizeof(uint8_t));
 8005b30:	2240      	movs	r2, #64	; 0x40
 8005b32:	2100      	movs	r1, #0
 8005b34:	4807      	ldr	r0, [pc, #28]	; (8005b54 <_transportLayer_reset+0x28>)
 8005b36:	f000 f851 	bl	8005bdc <memset>
	memset(_rxBuffer, 0, UART_PACKET_SIZE * sizeof(uint8_t));
 8005b3a:	2240      	movs	r2, #64	; 0x40
 8005b3c:	2100      	movs	r1, #0
 8005b3e:	4806      	ldr	r0, [pc, #24]	; (8005b58 <_transportLayer_reset+0x2c>)
 8005b40:	f000 f84c 	bl	8005bdc <memset>
	_txBuffer_full = false;
 8005b44:	4b05      	ldr	r3, [pc, #20]	; (8005b5c <_transportLayer_reset+0x30>)
 8005b46:	2200      	movs	r2, #0
 8005b48:	701a      	strb	r2, [r3, #0]
	_rxBuffer_full = false;
 8005b4a:	4b05      	ldr	r3, [pc, #20]	; (8005b60 <_transportLayer_reset+0x34>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	701a      	strb	r2, [r3, #0]
}
 8005b50:	bf00      	nop
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	20001dcc 	.word	0x20001dcc
 8005b58:	20001e0c 	.word	0x20001e0c
 8005b5c:	20001e4c 	.word	0x20001e4c
 8005b60:	20001e4d 	.word	0x20001e4d

08005b64 <atoi>:
 8005b64:	220a      	movs	r2, #10
 8005b66:	2100      	movs	r1, #0
 8005b68:	f000 b960 	b.w	8005e2c <strtol>

08005b6c <__errno>:
 8005b6c:	4b01      	ldr	r3, [pc, #4]	; (8005b74 <__errno+0x8>)
 8005b6e:	6818      	ldr	r0, [r3, #0]
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	20000014 	.word	0x20000014

08005b78 <__libc_init_array>:
 8005b78:	b570      	push	{r4, r5, r6, lr}
 8005b7a:	4d0d      	ldr	r5, [pc, #52]	; (8005bb0 <__libc_init_array+0x38>)
 8005b7c:	4c0d      	ldr	r4, [pc, #52]	; (8005bb4 <__libc_init_array+0x3c>)
 8005b7e:	1b64      	subs	r4, r4, r5
 8005b80:	10a4      	asrs	r4, r4, #2
 8005b82:	2600      	movs	r6, #0
 8005b84:	42a6      	cmp	r6, r4
 8005b86:	d109      	bne.n	8005b9c <__libc_init_array+0x24>
 8005b88:	4d0b      	ldr	r5, [pc, #44]	; (8005bb8 <__libc_init_array+0x40>)
 8005b8a:	4c0c      	ldr	r4, [pc, #48]	; (8005bbc <__libc_init_array+0x44>)
 8005b8c:	f001 faf8 	bl	8007180 <_init>
 8005b90:	1b64      	subs	r4, r4, r5
 8005b92:	10a4      	asrs	r4, r4, #2
 8005b94:	2600      	movs	r6, #0
 8005b96:	42a6      	cmp	r6, r4
 8005b98:	d105      	bne.n	8005ba6 <__libc_init_array+0x2e>
 8005b9a:	bd70      	pop	{r4, r5, r6, pc}
 8005b9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ba0:	4798      	blx	r3
 8005ba2:	3601      	adds	r6, #1
 8005ba4:	e7ee      	b.n	8005b84 <__libc_init_array+0xc>
 8005ba6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005baa:	4798      	blx	r3
 8005bac:	3601      	adds	r6, #1
 8005bae:	e7f2      	b.n	8005b96 <__libc_init_array+0x1e>
 8005bb0:	08007610 	.word	0x08007610
 8005bb4:	08007610 	.word	0x08007610
 8005bb8:	08007610 	.word	0x08007610
 8005bbc:	08007614 	.word	0x08007614

08005bc0 <memcpy>:
 8005bc0:	440a      	add	r2, r1
 8005bc2:	4291      	cmp	r1, r2
 8005bc4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005bc8:	d100      	bne.n	8005bcc <memcpy+0xc>
 8005bca:	4770      	bx	lr
 8005bcc:	b510      	push	{r4, lr}
 8005bce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005bd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005bd6:	4291      	cmp	r1, r2
 8005bd8:	d1f9      	bne.n	8005bce <memcpy+0xe>
 8005bda:	bd10      	pop	{r4, pc}

08005bdc <memset>:
 8005bdc:	4402      	add	r2, r0
 8005bde:	4603      	mov	r3, r0
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d100      	bne.n	8005be6 <memset+0xa>
 8005be4:	4770      	bx	lr
 8005be6:	f803 1b01 	strb.w	r1, [r3], #1
 8005bea:	e7f9      	b.n	8005be0 <memset+0x4>

08005bec <sniprintf>:
 8005bec:	b40c      	push	{r2, r3}
 8005bee:	b530      	push	{r4, r5, lr}
 8005bf0:	4b17      	ldr	r3, [pc, #92]	; (8005c50 <sniprintf+0x64>)
 8005bf2:	1e0c      	subs	r4, r1, #0
 8005bf4:	681d      	ldr	r5, [r3, #0]
 8005bf6:	b09d      	sub	sp, #116	; 0x74
 8005bf8:	da08      	bge.n	8005c0c <sniprintf+0x20>
 8005bfa:	238b      	movs	r3, #139	; 0x8b
 8005bfc:	602b      	str	r3, [r5, #0]
 8005bfe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c02:	b01d      	add	sp, #116	; 0x74
 8005c04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c08:	b002      	add	sp, #8
 8005c0a:	4770      	bx	lr
 8005c0c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005c10:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005c14:	bf14      	ite	ne
 8005c16:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8005c1a:	4623      	moveq	r3, r4
 8005c1c:	9304      	str	r3, [sp, #16]
 8005c1e:	9307      	str	r3, [sp, #28]
 8005c20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005c24:	9002      	str	r0, [sp, #8]
 8005c26:	9006      	str	r0, [sp, #24]
 8005c28:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005c2c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005c2e:	ab21      	add	r3, sp, #132	; 0x84
 8005c30:	a902      	add	r1, sp, #8
 8005c32:	4628      	mov	r0, r5
 8005c34:	9301      	str	r3, [sp, #4]
 8005c36:	f000 fa75 	bl	8006124 <_svfiprintf_r>
 8005c3a:	1c43      	adds	r3, r0, #1
 8005c3c:	bfbc      	itt	lt
 8005c3e:	238b      	movlt	r3, #139	; 0x8b
 8005c40:	602b      	strlt	r3, [r5, #0]
 8005c42:	2c00      	cmp	r4, #0
 8005c44:	d0dd      	beq.n	8005c02 <sniprintf+0x16>
 8005c46:	9b02      	ldr	r3, [sp, #8]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	701a      	strb	r2, [r3, #0]
 8005c4c:	e7d9      	b.n	8005c02 <sniprintf+0x16>
 8005c4e:	bf00      	nop
 8005c50:	20000014 	.word	0x20000014

08005c54 <strncmp>:
 8005c54:	b510      	push	{r4, lr}
 8005c56:	4603      	mov	r3, r0
 8005c58:	b172      	cbz	r2, 8005c78 <strncmp+0x24>
 8005c5a:	3901      	subs	r1, #1
 8005c5c:	1884      	adds	r4, r0, r2
 8005c5e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005c62:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8005c66:	4290      	cmp	r0, r2
 8005c68:	d101      	bne.n	8005c6e <strncmp+0x1a>
 8005c6a:	42a3      	cmp	r3, r4
 8005c6c:	d101      	bne.n	8005c72 <strncmp+0x1e>
 8005c6e:	1a80      	subs	r0, r0, r2
 8005c70:	bd10      	pop	{r4, pc}
 8005c72:	2800      	cmp	r0, #0
 8005c74:	d1f3      	bne.n	8005c5e <strncmp+0xa>
 8005c76:	e7fa      	b.n	8005c6e <strncmp+0x1a>
 8005c78:	4610      	mov	r0, r2
 8005c7a:	e7f9      	b.n	8005c70 <strncmp+0x1c>

08005c7c <strtok>:
 8005c7c:	4b16      	ldr	r3, [pc, #88]	; (8005cd8 <strtok+0x5c>)
 8005c7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c82:	681f      	ldr	r7, [r3, #0]
 8005c84:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8005c86:	4605      	mov	r5, r0
 8005c88:	460e      	mov	r6, r1
 8005c8a:	b9ec      	cbnz	r4, 8005cc8 <strtok+0x4c>
 8005c8c:	2050      	movs	r0, #80	; 0x50
 8005c8e:	f000 f907 	bl	8005ea0 <malloc>
 8005c92:	4602      	mov	r2, r0
 8005c94:	65b8      	str	r0, [r7, #88]	; 0x58
 8005c96:	b920      	cbnz	r0, 8005ca2 <strtok+0x26>
 8005c98:	4b10      	ldr	r3, [pc, #64]	; (8005cdc <strtok+0x60>)
 8005c9a:	4811      	ldr	r0, [pc, #68]	; (8005ce0 <strtok+0x64>)
 8005c9c:	2157      	movs	r1, #87	; 0x57
 8005c9e:	f000 f8cf 	bl	8005e40 <__assert_func>
 8005ca2:	e9c0 4400 	strd	r4, r4, [r0]
 8005ca6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8005caa:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8005cae:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8005cb2:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8005cb6:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8005cba:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8005cbe:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8005cc2:	6184      	str	r4, [r0, #24]
 8005cc4:	7704      	strb	r4, [r0, #28]
 8005cc6:	6244      	str	r4, [r0, #36]	; 0x24
 8005cc8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005cca:	4631      	mov	r1, r6
 8005ccc:	4628      	mov	r0, r5
 8005cce:	2301      	movs	r3, #1
 8005cd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005cd4:	f000 b806 	b.w	8005ce4 <__strtok_r>
 8005cd8:	20000014 	.word	0x20000014
 8005cdc:	080073c4 	.word	0x080073c4
 8005ce0:	080073db 	.word	0x080073db

08005ce4 <__strtok_r>:
 8005ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ce6:	b908      	cbnz	r0, 8005cec <__strtok_r+0x8>
 8005ce8:	6810      	ldr	r0, [r2, #0]
 8005cea:	b188      	cbz	r0, 8005d10 <__strtok_r+0x2c>
 8005cec:	4604      	mov	r4, r0
 8005cee:	4620      	mov	r0, r4
 8005cf0:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005cf4:	460f      	mov	r7, r1
 8005cf6:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005cfa:	b91e      	cbnz	r6, 8005d04 <__strtok_r+0x20>
 8005cfc:	b965      	cbnz	r5, 8005d18 <__strtok_r+0x34>
 8005cfe:	6015      	str	r5, [r2, #0]
 8005d00:	4628      	mov	r0, r5
 8005d02:	e005      	b.n	8005d10 <__strtok_r+0x2c>
 8005d04:	42b5      	cmp	r5, r6
 8005d06:	d1f6      	bne.n	8005cf6 <__strtok_r+0x12>
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d1f0      	bne.n	8005cee <__strtok_r+0xa>
 8005d0c:	6014      	str	r4, [r2, #0]
 8005d0e:	7003      	strb	r3, [r0, #0]
 8005d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d12:	461c      	mov	r4, r3
 8005d14:	e00c      	b.n	8005d30 <__strtok_r+0x4c>
 8005d16:	b915      	cbnz	r5, 8005d1e <__strtok_r+0x3a>
 8005d18:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005d1c:	460e      	mov	r6, r1
 8005d1e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005d22:	42ab      	cmp	r3, r5
 8005d24:	d1f7      	bne.n	8005d16 <__strtok_r+0x32>
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d0f3      	beq.n	8005d12 <__strtok_r+0x2e>
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8005d30:	6014      	str	r4, [r2, #0]
 8005d32:	e7ed      	b.n	8005d10 <__strtok_r+0x2c>

08005d34 <_strtol_l.constprop.0>:
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d3a:	4680      	mov	r8, r0
 8005d3c:	d001      	beq.n	8005d42 <_strtol_l.constprop.0+0xe>
 8005d3e:	2b24      	cmp	r3, #36	; 0x24
 8005d40:	d906      	bls.n	8005d50 <_strtol_l.constprop.0+0x1c>
 8005d42:	f7ff ff13 	bl	8005b6c <__errno>
 8005d46:	2316      	movs	r3, #22
 8005d48:	6003      	str	r3, [r0, #0]
 8005d4a:	2000      	movs	r0, #0
 8005d4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d50:	4f35      	ldr	r7, [pc, #212]	; (8005e28 <_strtol_l.constprop.0+0xf4>)
 8005d52:	460d      	mov	r5, r1
 8005d54:	4628      	mov	r0, r5
 8005d56:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005d5a:	5de6      	ldrb	r6, [r4, r7]
 8005d5c:	f016 0608 	ands.w	r6, r6, #8
 8005d60:	d1f8      	bne.n	8005d54 <_strtol_l.constprop.0+0x20>
 8005d62:	2c2d      	cmp	r4, #45	; 0x2d
 8005d64:	d12f      	bne.n	8005dc6 <_strtol_l.constprop.0+0x92>
 8005d66:	782c      	ldrb	r4, [r5, #0]
 8005d68:	2601      	movs	r6, #1
 8005d6a:	1c85      	adds	r5, r0, #2
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d057      	beq.n	8005e20 <_strtol_l.constprop.0+0xec>
 8005d70:	2b10      	cmp	r3, #16
 8005d72:	d109      	bne.n	8005d88 <_strtol_l.constprop.0+0x54>
 8005d74:	2c30      	cmp	r4, #48	; 0x30
 8005d76:	d107      	bne.n	8005d88 <_strtol_l.constprop.0+0x54>
 8005d78:	7828      	ldrb	r0, [r5, #0]
 8005d7a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8005d7e:	2858      	cmp	r0, #88	; 0x58
 8005d80:	d149      	bne.n	8005e16 <_strtol_l.constprop.0+0xe2>
 8005d82:	786c      	ldrb	r4, [r5, #1]
 8005d84:	2310      	movs	r3, #16
 8005d86:	3502      	adds	r5, #2
 8005d88:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8005d8c:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8005d90:	2700      	movs	r7, #0
 8005d92:	fbbe f9f3 	udiv	r9, lr, r3
 8005d96:	4638      	mov	r0, r7
 8005d98:	fb03 ea19 	mls	sl, r3, r9, lr
 8005d9c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8005da0:	f1bc 0f09 	cmp.w	ip, #9
 8005da4:	d814      	bhi.n	8005dd0 <_strtol_l.constprop.0+0x9c>
 8005da6:	4664      	mov	r4, ip
 8005da8:	42a3      	cmp	r3, r4
 8005daa:	dd22      	ble.n	8005df2 <_strtol_l.constprop.0+0xbe>
 8005dac:	2f00      	cmp	r7, #0
 8005dae:	db1d      	blt.n	8005dec <_strtol_l.constprop.0+0xb8>
 8005db0:	4581      	cmp	r9, r0
 8005db2:	d31b      	bcc.n	8005dec <_strtol_l.constprop.0+0xb8>
 8005db4:	d101      	bne.n	8005dba <_strtol_l.constprop.0+0x86>
 8005db6:	45a2      	cmp	sl, r4
 8005db8:	db18      	blt.n	8005dec <_strtol_l.constprop.0+0xb8>
 8005dba:	fb00 4003 	mla	r0, r0, r3, r4
 8005dbe:	2701      	movs	r7, #1
 8005dc0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005dc4:	e7ea      	b.n	8005d9c <_strtol_l.constprop.0+0x68>
 8005dc6:	2c2b      	cmp	r4, #43	; 0x2b
 8005dc8:	bf04      	itt	eq
 8005dca:	782c      	ldrbeq	r4, [r5, #0]
 8005dcc:	1c85      	addeq	r5, r0, #2
 8005dce:	e7cd      	b.n	8005d6c <_strtol_l.constprop.0+0x38>
 8005dd0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8005dd4:	f1bc 0f19 	cmp.w	ip, #25
 8005dd8:	d801      	bhi.n	8005dde <_strtol_l.constprop.0+0xaa>
 8005dda:	3c37      	subs	r4, #55	; 0x37
 8005ddc:	e7e4      	b.n	8005da8 <_strtol_l.constprop.0+0x74>
 8005dde:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8005de2:	f1bc 0f19 	cmp.w	ip, #25
 8005de6:	d804      	bhi.n	8005df2 <_strtol_l.constprop.0+0xbe>
 8005de8:	3c57      	subs	r4, #87	; 0x57
 8005dea:	e7dd      	b.n	8005da8 <_strtol_l.constprop.0+0x74>
 8005dec:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005df0:	e7e6      	b.n	8005dc0 <_strtol_l.constprop.0+0x8c>
 8005df2:	2f00      	cmp	r7, #0
 8005df4:	da07      	bge.n	8005e06 <_strtol_l.constprop.0+0xd2>
 8005df6:	2322      	movs	r3, #34	; 0x22
 8005df8:	f8c8 3000 	str.w	r3, [r8]
 8005dfc:	4670      	mov	r0, lr
 8005dfe:	2a00      	cmp	r2, #0
 8005e00:	d0a4      	beq.n	8005d4c <_strtol_l.constprop.0+0x18>
 8005e02:	1e69      	subs	r1, r5, #1
 8005e04:	e005      	b.n	8005e12 <_strtol_l.constprop.0+0xde>
 8005e06:	b106      	cbz	r6, 8005e0a <_strtol_l.constprop.0+0xd6>
 8005e08:	4240      	negs	r0, r0
 8005e0a:	2a00      	cmp	r2, #0
 8005e0c:	d09e      	beq.n	8005d4c <_strtol_l.constprop.0+0x18>
 8005e0e:	2f00      	cmp	r7, #0
 8005e10:	d1f7      	bne.n	8005e02 <_strtol_l.constprop.0+0xce>
 8005e12:	6011      	str	r1, [r2, #0]
 8005e14:	e79a      	b.n	8005d4c <_strtol_l.constprop.0+0x18>
 8005e16:	2430      	movs	r4, #48	; 0x30
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d1b5      	bne.n	8005d88 <_strtol_l.constprop.0+0x54>
 8005e1c:	2308      	movs	r3, #8
 8005e1e:	e7b3      	b.n	8005d88 <_strtol_l.constprop.0+0x54>
 8005e20:	2c30      	cmp	r4, #48	; 0x30
 8005e22:	d0a9      	beq.n	8005d78 <_strtol_l.constprop.0+0x44>
 8005e24:	230a      	movs	r3, #10
 8005e26:	e7af      	b.n	8005d88 <_strtol_l.constprop.0+0x54>
 8005e28:	08007475 	.word	0x08007475

08005e2c <strtol>:
 8005e2c:	4613      	mov	r3, r2
 8005e2e:	460a      	mov	r2, r1
 8005e30:	4601      	mov	r1, r0
 8005e32:	4802      	ldr	r0, [pc, #8]	; (8005e3c <strtol+0x10>)
 8005e34:	6800      	ldr	r0, [r0, #0]
 8005e36:	f7ff bf7d 	b.w	8005d34 <_strtol_l.constprop.0>
 8005e3a:	bf00      	nop
 8005e3c:	20000014 	.word	0x20000014

08005e40 <__assert_func>:
 8005e40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005e42:	4614      	mov	r4, r2
 8005e44:	461a      	mov	r2, r3
 8005e46:	4b09      	ldr	r3, [pc, #36]	; (8005e6c <__assert_func+0x2c>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4605      	mov	r5, r0
 8005e4c:	68d8      	ldr	r0, [r3, #12]
 8005e4e:	b14c      	cbz	r4, 8005e64 <__assert_func+0x24>
 8005e50:	4b07      	ldr	r3, [pc, #28]	; (8005e70 <__assert_func+0x30>)
 8005e52:	9100      	str	r1, [sp, #0]
 8005e54:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005e58:	4906      	ldr	r1, [pc, #24]	; (8005e74 <__assert_func+0x34>)
 8005e5a:	462b      	mov	r3, r5
 8005e5c:	f000 f80e 	bl	8005e7c <fiprintf>
 8005e60:	f000 fe1c 	bl	8006a9c <abort>
 8005e64:	4b04      	ldr	r3, [pc, #16]	; (8005e78 <__assert_func+0x38>)
 8005e66:	461c      	mov	r4, r3
 8005e68:	e7f3      	b.n	8005e52 <__assert_func+0x12>
 8005e6a:	bf00      	nop
 8005e6c:	20000014 	.word	0x20000014
 8005e70:	08007438 	.word	0x08007438
 8005e74:	08007445 	.word	0x08007445
 8005e78:	08007473 	.word	0x08007473

08005e7c <fiprintf>:
 8005e7c:	b40e      	push	{r1, r2, r3}
 8005e7e:	b503      	push	{r0, r1, lr}
 8005e80:	4601      	mov	r1, r0
 8005e82:	ab03      	add	r3, sp, #12
 8005e84:	4805      	ldr	r0, [pc, #20]	; (8005e9c <fiprintf+0x20>)
 8005e86:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e8a:	6800      	ldr	r0, [r0, #0]
 8005e8c:	9301      	str	r3, [sp, #4]
 8005e8e:	f000 fa71 	bl	8006374 <_vfiprintf_r>
 8005e92:	b002      	add	sp, #8
 8005e94:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e98:	b003      	add	sp, #12
 8005e9a:	4770      	bx	lr
 8005e9c:	20000014 	.word	0x20000014

08005ea0 <malloc>:
 8005ea0:	4b02      	ldr	r3, [pc, #8]	; (8005eac <malloc+0xc>)
 8005ea2:	4601      	mov	r1, r0
 8005ea4:	6818      	ldr	r0, [r3, #0]
 8005ea6:	f000 b86d 	b.w	8005f84 <_malloc_r>
 8005eaa:	bf00      	nop
 8005eac:	20000014 	.word	0x20000014

08005eb0 <_free_r>:
 8005eb0:	b538      	push	{r3, r4, r5, lr}
 8005eb2:	4605      	mov	r5, r0
 8005eb4:	2900      	cmp	r1, #0
 8005eb6:	d041      	beq.n	8005f3c <_free_r+0x8c>
 8005eb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ebc:	1f0c      	subs	r4, r1, #4
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	bfb8      	it	lt
 8005ec2:	18e4      	addlt	r4, r4, r3
 8005ec4:	f001 f828 	bl	8006f18 <__malloc_lock>
 8005ec8:	4a1d      	ldr	r2, [pc, #116]	; (8005f40 <_free_r+0x90>)
 8005eca:	6813      	ldr	r3, [r2, #0]
 8005ecc:	b933      	cbnz	r3, 8005edc <_free_r+0x2c>
 8005ece:	6063      	str	r3, [r4, #4]
 8005ed0:	6014      	str	r4, [r2, #0]
 8005ed2:	4628      	mov	r0, r5
 8005ed4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ed8:	f001 b824 	b.w	8006f24 <__malloc_unlock>
 8005edc:	42a3      	cmp	r3, r4
 8005ede:	d908      	bls.n	8005ef2 <_free_r+0x42>
 8005ee0:	6820      	ldr	r0, [r4, #0]
 8005ee2:	1821      	adds	r1, r4, r0
 8005ee4:	428b      	cmp	r3, r1
 8005ee6:	bf01      	itttt	eq
 8005ee8:	6819      	ldreq	r1, [r3, #0]
 8005eea:	685b      	ldreq	r3, [r3, #4]
 8005eec:	1809      	addeq	r1, r1, r0
 8005eee:	6021      	streq	r1, [r4, #0]
 8005ef0:	e7ed      	b.n	8005ece <_free_r+0x1e>
 8005ef2:	461a      	mov	r2, r3
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	b10b      	cbz	r3, 8005efc <_free_r+0x4c>
 8005ef8:	42a3      	cmp	r3, r4
 8005efa:	d9fa      	bls.n	8005ef2 <_free_r+0x42>
 8005efc:	6811      	ldr	r1, [r2, #0]
 8005efe:	1850      	adds	r0, r2, r1
 8005f00:	42a0      	cmp	r0, r4
 8005f02:	d10b      	bne.n	8005f1c <_free_r+0x6c>
 8005f04:	6820      	ldr	r0, [r4, #0]
 8005f06:	4401      	add	r1, r0
 8005f08:	1850      	adds	r0, r2, r1
 8005f0a:	4283      	cmp	r3, r0
 8005f0c:	6011      	str	r1, [r2, #0]
 8005f0e:	d1e0      	bne.n	8005ed2 <_free_r+0x22>
 8005f10:	6818      	ldr	r0, [r3, #0]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	6053      	str	r3, [r2, #4]
 8005f16:	4401      	add	r1, r0
 8005f18:	6011      	str	r1, [r2, #0]
 8005f1a:	e7da      	b.n	8005ed2 <_free_r+0x22>
 8005f1c:	d902      	bls.n	8005f24 <_free_r+0x74>
 8005f1e:	230c      	movs	r3, #12
 8005f20:	602b      	str	r3, [r5, #0]
 8005f22:	e7d6      	b.n	8005ed2 <_free_r+0x22>
 8005f24:	6820      	ldr	r0, [r4, #0]
 8005f26:	1821      	adds	r1, r4, r0
 8005f28:	428b      	cmp	r3, r1
 8005f2a:	bf04      	itt	eq
 8005f2c:	6819      	ldreq	r1, [r3, #0]
 8005f2e:	685b      	ldreq	r3, [r3, #4]
 8005f30:	6063      	str	r3, [r4, #4]
 8005f32:	bf04      	itt	eq
 8005f34:	1809      	addeq	r1, r1, r0
 8005f36:	6021      	streq	r1, [r4, #0]
 8005f38:	6054      	str	r4, [r2, #4]
 8005f3a:	e7ca      	b.n	8005ed2 <_free_r+0x22>
 8005f3c:	bd38      	pop	{r3, r4, r5, pc}
 8005f3e:	bf00      	nop
 8005f40:	20001e50 	.word	0x20001e50

08005f44 <sbrk_aligned>:
 8005f44:	b570      	push	{r4, r5, r6, lr}
 8005f46:	4e0e      	ldr	r6, [pc, #56]	; (8005f80 <sbrk_aligned+0x3c>)
 8005f48:	460c      	mov	r4, r1
 8005f4a:	6831      	ldr	r1, [r6, #0]
 8005f4c:	4605      	mov	r5, r0
 8005f4e:	b911      	cbnz	r1, 8005f56 <sbrk_aligned+0x12>
 8005f50:	f000 fcd4 	bl	80068fc <_sbrk_r>
 8005f54:	6030      	str	r0, [r6, #0]
 8005f56:	4621      	mov	r1, r4
 8005f58:	4628      	mov	r0, r5
 8005f5a:	f000 fccf 	bl	80068fc <_sbrk_r>
 8005f5e:	1c43      	adds	r3, r0, #1
 8005f60:	d00a      	beq.n	8005f78 <sbrk_aligned+0x34>
 8005f62:	1cc4      	adds	r4, r0, #3
 8005f64:	f024 0403 	bic.w	r4, r4, #3
 8005f68:	42a0      	cmp	r0, r4
 8005f6a:	d007      	beq.n	8005f7c <sbrk_aligned+0x38>
 8005f6c:	1a21      	subs	r1, r4, r0
 8005f6e:	4628      	mov	r0, r5
 8005f70:	f000 fcc4 	bl	80068fc <_sbrk_r>
 8005f74:	3001      	adds	r0, #1
 8005f76:	d101      	bne.n	8005f7c <sbrk_aligned+0x38>
 8005f78:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005f7c:	4620      	mov	r0, r4
 8005f7e:	bd70      	pop	{r4, r5, r6, pc}
 8005f80:	20001e54 	.word	0x20001e54

08005f84 <_malloc_r>:
 8005f84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f88:	1ccd      	adds	r5, r1, #3
 8005f8a:	f025 0503 	bic.w	r5, r5, #3
 8005f8e:	3508      	adds	r5, #8
 8005f90:	2d0c      	cmp	r5, #12
 8005f92:	bf38      	it	cc
 8005f94:	250c      	movcc	r5, #12
 8005f96:	2d00      	cmp	r5, #0
 8005f98:	4607      	mov	r7, r0
 8005f9a:	db01      	blt.n	8005fa0 <_malloc_r+0x1c>
 8005f9c:	42a9      	cmp	r1, r5
 8005f9e:	d905      	bls.n	8005fac <_malloc_r+0x28>
 8005fa0:	230c      	movs	r3, #12
 8005fa2:	603b      	str	r3, [r7, #0]
 8005fa4:	2600      	movs	r6, #0
 8005fa6:	4630      	mov	r0, r6
 8005fa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fac:	4e2e      	ldr	r6, [pc, #184]	; (8006068 <_malloc_r+0xe4>)
 8005fae:	f000 ffb3 	bl	8006f18 <__malloc_lock>
 8005fb2:	6833      	ldr	r3, [r6, #0]
 8005fb4:	461c      	mov	r4, r3
 8005fb6:	bb34      	cbnz	r4, 8006006 <_malloc_r+0x82>
 8005fb8:	4629      	mov	r1, r5
 8005fba:	4638      	mov	r0, r7
 8005fbc:	f7ff ffc2 	bl	8005f44 <sbrk_aligned>
 8005fc0:	1c43      	adds	r3, r0, #1
 8005fc2:	4604      	mov	r4, r0
 8005fc4:	d14d      	bne.n	8006062 <_malloc_r+0xde>
 8005fc6:	6834      	ldr	r4, [r6, #0]
 8005fc8:	4626      	mov	r6, r4
 8005fca:	2e00      	cmp	r6, #0
 8005fcc:	d140      	bne.n	8006050 <_malloc_r+0xcc>
 8005fce:	6823      	ldr	r3, [r4, #0]
 8005fd0:	4631      	mov	r1, r6
 8005fd2:	4638      	mov	r0, r7
 8005fd4:	eb04 0803 	add.w	r8, r4, r3
 8005fd8:	f000 fc90 	bl	80068fc <_sbrk_r>
 8005fdc:	4580      	cmp	r8, r0
 8005fde:	d13a      	bne.n	8006056 <_malloc_r+0xd2>
 8005fe0:	6821      	ldr	r1, [r4, #0]
 8005fe2:	3503      	adds	r5, #3
 8005fe4:	1a6d      	subs	r5, r5, r1
 8005fe6:	f025 0503 	bic.w	r5, r5, #3
 8005fea:	3508      	adds	r5, #8
 8005fec:	2d0c      	cmp	r5, #12
 8005fee:	bf38      	it	cc
 8005ff0:	250c      	movcc	r5, #12
 8005ff2:	4629      	mov	r1, r5
 8005ff4:	4638      	mov	r0, r7
 8005ff6:	f7ff ffa5 	bl	8005f44 <sbrk_aligned>
 8005ffa:	3001      	adds	r0, #1
 8005ffc:	d02b      	beq.n	8006056 <_malloc_r+0xd2>
 8005ffe:	6823      	ldr	r3, [r4, #0]
 8006000:	442b      	add	r3, r5
 8006002:	6023      	str	r3, [r4, #0]
 8006004:	e00e      	b.n	8006024 <_malloc_r+0xa0>
 8006006:	6822      	ldr	r2, [r4, #0]
 8006008:	1b52      	subs	r2, r2, r5
 800600a:	d41e      	bmi.n	800604a <_malloc_r+0xc6>
 800600c:	2a0b      	cmp	r2, #11
 800600e:	d916      	bls.n	800603e <_malloc_r+0xba>
 8006010:	1961      	adds	r1, r4, r5
 8006012:	42a3      	cmp	r3, r4
 8006014:	6025      	str	r5, [r4, #0]
 8006016:	bf18      	it	ne
 8006018:	6059      	strne	r1, [r3, #4]
 800601a:	6863      	ldr	r3, [r4, #4]
 800601c:	bf08      	it	eq
 800601e:	6031      	streq	r1, [r6, #0]
 8006020:	5162      	str	r2, [r4, r5]
 8006022:	604b      	str	r3, [r1, #4]
 8006024:	4638      	mov	r0, r7
 8006026:	f104 060b 	add.w	r6, r4, #11
 800602a:	f000 ff7b 	bl	8006f24 <__malloc_unlock>
 800602e:	f026 0607 	bic.w	r6, r6, #7
 8006032:	1d23      	adds	r3, r4, #4
 8006034:	1af2      	subs	r2, r6, r3
 8006036:	d0b6      	beq.n	8005fa6 <_malloc_r+0x22>
 8006038:	1b9b      	subs	r3, r3, r6
 800603a:	50a3      	str	r3, [r4, r2]
 800603c:	e7b3      	b.n	8005fa6 <_malloc_r+0x22>
 800603e:	6862      	ldr	r2, [r4, #4]
 8006040:	42a3      	cmp	r3, r4
 8006042:	bf0c      	ite	eq
 8006044:	6032      	streq	r2, [r6, #0]
 8006046:	605a      	strne	r2, [r3, #4]
 8006048:	e7ec      	b.n	8006024 <_malloc_r+0xa0>
 800604a:	4623      	mov	r3, r4
 800604c:	6864      	ldr	r4, [r4, #4]
 800604e:	e7b2      	b.n	8005fb6 <_malloc_r+0x32>
 8006050:	4634      	mov	r4, r6
 8006052:	6876      	ldr	r6, [r6, #4]
 8006054:	e7b9      	b.n	8005fca <_malloc_r+0x46>
 8006056:	230c      	movs	r3, #12
 8006058:	603b      	str	r3, [r7, #0]
 800605a:	4638      	mov	r0, r7
 800605c:	f000 ff62 	bl	8006f24 <__malloc_unlock>
 8006060:	e7a1      	b.n	8005fa6 <_malloc_r+0x22>
 8006062:	6025      	str	r5, [r4, #0]
 8006064:	e7de      	b.n	8006024 <_malloc_r+0xa0>
 8006066:	bf00      	nop
 8006068:	20001e50 	.word	0x20001e50

0800606c <__ssputs_r>:
 800606c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006070:	688e      	ldr	r6, [r1, #8]
 8006072:	429e      	cmp	r6, r3
 8006074:	4682      	mov	sl, r0
 8006076:	460c      	mov	r4, r1
 8006078:	4690      	mov	r8, r2
 800607a:	461f      	mov	r7, r3
 800607c:	d838      	bhi.n	80060f0 <__ssputs_r+0x84>
 800607e:	898a      	ldrh	r2, [r1, #12]
 8006080:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006084:	d032      	beq.n	80060ec <__ssputs_r+0x80>
 8006086:	6825      	ldr	r5, [r4, #0]
 8006088:	6909      	ldr	r1, [r1, #16]
 800608a:	eba5 0901 	sub.w	r9, r5, r1
 800608e:	6965      	ldr	r5, [r4, #20]
 8006090:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006094:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006098:	3301      	adds	r3, #1
 800609a:	444b      	add	r3, r9
 800609c:	106d      	asrs	r5, r5, #1
 800609e:	429d      	cmp	r5, r3
 80060a0:	bf38      	it	cc
 80060a2:	461d      	movcc	r5, r3
 80060a4:	0553      	lsls	r3, r2, #21
 80060a6:	d531      	bpl.n	800610c <__ssputs_r+0xa0>
 80060a8:	4629      	mov	r1, r5
 80060aa:	f7ff ff6b 	bl	8005f84 <_malloc_r>
 80060ae:	4606      	mov	r6, r0
 80060b0:	b950      	cbnz	r0, 80060c8 <__ssputs_r+0x5c>
 80060b2:	230c      	movs	r3, #12
 80060b4:	f8ca 3000 	str.w	r3, [sl]
 80060b8:	89a3      	ldrh	r3, [r4, #12]
 80060ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060be:	81a3      	strh	r3, [r4, #12]
 80060c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060c8:	6921      	ldr	r1, [r4, #16]
 80060ca:	464a      	mov	r2, r9
 80060cc:	f7ff fd78 	bl	8005bc0 <memcpy>
 80060d0:	89a3      	ldrh	r3, [r4, #12]
 80060d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80060d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060da:	81a3      	strh	r3, [r4, #12]
 80060dc:	6126      	str	r6, [r4, #16]
 80060de:	6165      	str	r5, [r4, #20]
 80060e0:	444e      	add	r6, r9
 80060e2:	eba5 0509 	sub.w	r5, r5, r9
 80060e6:	6026      	str	r6, [r4, #0]
 80060e8:	60a5      	str	r5, [r4, #8]
 80060ea:	463e      	mov	r6, r7
 80060ec:	42be      	cmp	r6, r7
 80060ee:	d900      	bls.n	80060f2 <__ssputs_r+0x86>
 80060f0:	463e      	mov	r6, r7
 80060f2:	6820      	ldr	r0, [r4, #0]
 80060f4:	4632      	mov	r2, r6
 80060f6:	4641      	mov	r1, r8
 80060f8:	f000 fef4 	bl	8006ee4 <memmove>
 80060fc:	68a3      	ldr	r3, [r4, #8]
 80060fe:	1b9b      	subs	r3, r3, r6
 8006100:	60a3      	str	r3, [r4, #8]
 8006102:	6823      	ldr	r3, [r4, #0]
 8006104:	4433      	add	r3, r6
 8006106:	6023      	str	r3, [r4, #0]
 8006108:	2000      	movs	r0, #0
 800610a:	e7db      	b.n	80060c4 <__ssputs_r+0x58>
 800610c:	462a      	mov	r2, r5
 800610e:	f000 ff0f 	bl	8006f30 <_realloc_r>
 8006112:	4606      	mov	r6, r0
 8006114:	2800      	cmp	r0, #0
 8006116:	d1e1      	bne.n	80060dc <__ssputs_r+0x70>
 8006118:	6921      	ldr	r1, [r4, #16]
 800611a:	4650      	mov	r0, sl
 800611c:	f7ff fec8 	bl	8005eb0 <_free_r>
 8006120:	e7c7      	b.n	80060b2 <__ssputs_r+0x46>
	...

08006124 <_svfiprintf_r>:
 8006124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006128:	4698      	mov	r8, r3
 800612a:	898b      	ldrh	r3, [r1, #12]
 800612c:	061b      	lsls	r3, r3, #24
 800612e:	b09d      	sub	sp, #116	; 0x74
 8006130:	4607      	mov	r7, r0
 8006132:	460d      	mov	r5, r1
 8006134:	4614      	mov	r4, r2
 8006136:	d50e      	bpl.n	8006156 <_svfiprintf_r+0x32>
 8006138:	690b      	ldr	r3, [r1, #16]
 800613a:	b963      	cbnz	r3, 8006156 <_svfiprintf_r+0x32>
 800613c:	2140      	movs	r1, #64	; 0x40
 800613e:	f7ff ff21 	bl	8005f84 <_malloc_r>
 8006142:	6028      	str	r0, [r5, #0]
 8006144:	6128      	str	r0, [r5, #16]
 8006146:	b920      	cbnz	r0, 8006152 <_svfiprintf_r+0x2e>
 8006148:	230c      	movs	r3, #12
 800614a:	603b      	str	r3, [r7, #0]
 800614c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006150:	e0d1      	b.n	80062f6 <_svfiprintf_r+0x1d2>
 8006152:	2340      	movs	r3, #64	; 0x40
 8006154:	616b      	str	r3, [r5, #20]
 8006156:	2300      	movs	r3, #0
 8006158:	9309      	str	r3, [sp, #36]	; 0x24
 800615a:	2320      	movs	r3, #32
 800615c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006160:	f8cd 800c 	str.w	r8, [sp, #12]
 8006164:	2330      	movs	r3, #48	; 0x30
 8006166:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006310 <_svfiprintf_r+0x1ec>
 800616a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800616e:	f04f 0901 	mov.w	r9, #1
 8006172:	4623      	mov	r3, r4
 8006174:	469a      	mov	sl, r3
 8006176:	f813 2b01 	ldrb.w	r2, [r3], #1
 800617a:	b10a      	cbz	r2, 8006180 <_svfiprintf_r+0x5c>
 800617c:	2a25      	cmp	r2, #37	; 0x25
 800617e:	d1f9      	bne.n	8006174 <_svfiprintf_r+0x50>
 8006180:	ebba 0b04 	subs.w	fp, sl, r4
 8006184:	d00b      	beq.n	800619e <_svfiprintf_r+0x7a>
 8006186:	465b      	mov	r3, fp
 8006188:	4622      	mov	r2, r4
 800618a:	4629      	mov	r1, r5
 800618c:	4638      	mov	r0, r7
 800618e:	f7ff ff6d 	bl	800606c <__ssputs_r>
 8006192:	3001      	adds	r0, #1
 8006194:	f000 80aa 	beq.w	80062ec <_svfiprintf_r+0x1c8>
 8006198:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800619a:	445a      	add	r2, fp
 800619c:	9209      	str	r2, [sp, #36]	; 0x24
 800619e:	f89a 3000 	ldrb.w	r3, [sl]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	f000 80a2 	beq.w	80062ec <_svfiprintf_r+0x1c8>
 80061a8:	2300      	movs	r3, #0
 80061aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80061ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061b2:	f10a 0a01 	add.w	sl, sl, #1
 80061b6:	9304      	str	r3, [sp, #16]
 80061b8:	9307      	str	r3, [sp, #28]
 80061ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80061be:	931a      	str	r3, [sp, #104]	; 0x68
 80061c0:	4654      	mov	r4, sl
 80061c2:	2205      	movs	r2, #5
 80061c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061c8:	4851      	ldr	r0, [pc, #324]	; (8006310 <_svfiprintf_r+0x1ec>)
 80061ca:	f7f9 ffd9 	bl	8000180 <memchr>
 80061ce:	9a04      	ldr	r2, [sp, #16]
 80061d0:	b9d8      	cbnz	r0, 800620a <_svfiprintf_r+0xe6>
 80061d2:	06d0      	lsls	r0, r2, #27
 80061d4:	bf44      	itt	mi
 80061d6:	2320      	movmi	r3, #32
 80061d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80061dc:	0711      	lsls	r1, r2, #28
 80061de:	bf44      	itt	mi
 80061e0:	232b      	movmi	r3, #43	; 0x2b
 80061e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80061e6:	f89a 3000 	ldrb.w	r3, [sl]
 80061ea:	2b2a      	cmp	r3, #42	; 0x2a
 80061ec:	d015      	beq.n	800621a <_svfiprintf_r+0xf6>
 80061ee:	9a07      	ldr	r2, [sp, #28]
 80061f0:	4654      	mov	r4, sl
 80061f2:	2000      	movs	r0, #0
 80061f4:	f04f 0c0a 	mov.w	ip, #10
 80061f8:	4621      	mov	r1, r4
 80061fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061fe:	3b30      	subs	r3, #48	; 0x30
 8006200:	2b09      	cmp	r3, #9
 8006202:	d94e      	bls.n	80062a2 <_svfiprintf_r+0x17e>
 8006204:	b1b0      	cbz	r0, 8006234 <_svfiprintf_r+0x110>
 8006206:	9207      	str	r2, [sp, #28]
 8006208:	e014      	b.n	8006234 <_svfiprintf_r+0x110>
 800620a:	eba0 0308 	sub.w	r3, r0, r8
 800620e:	fa09 f303 	lsl.w	r3, r9, r3
 8006212:	4313      	orrs	r3, r2
 8006214:	9304      	str	r3, [sp, #16]
 8006216:	46a2      	mov	sl, r4
 8006218:	e7d2      	b.n	80061c0 <_svfiprintf_r+0x9c>
 800621a:	9b03      	ldr	r3, [sp, #12]
 800621c:	1d19      	adds	r1, r3, #4
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	9103      	str	r1, [sp, #12]
 8006222:	2b00      	cmp	r3, #0
 8006224:	bfbb      	ittet	lt
 8006226:	425b      	neglt	r3, r3
 8006228:	f042 0202 	orrlt.w	r2, r2, #2
 800622c:	9307      	strge	r3, [sp, #28]
 800622e:	9307      	strlt	r3, [sp, #28]
 8006230:	bfb8      	it	lt
 8006232:	9204      	strlt	r2, [sp, #16]
 8006234:	7823      	ldrb	r3, [r4, #0]
 8006236:	2b2e      	cmp	r3, #46	; 0x2e
 8006238:	d10c      	bne.n	8006254 <_svfiprintf_r+0x130>
 800623a:	7863      	ldrb	r3, [r4, #1]
 800623c:	2b2a      	cmp	r3, #42	; 0x2a
 800623e:	d135      	bne.n	80062ac <_svfiprintf_r+0x188>
 8006240:	9b03      	ldr	r3, [sp, #12]
 8006242:	1d1a      	adds	r2, r3, #4
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	9203      	str	r2, [sp, #12]
 8006248:	2b00      	cmp	r3, #0
 800624a:	bfb8      	it	lt
 800624c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006250:	3402      	adds	r4, #2
 8006252:	9305      	str	r3, [sp, #20]
 8006254:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8006314 <_svfiprintf_r+0x1f0>
 8006258:	7821      	ldrb	r1, [r4, #0]
 800625a:	2203      	movs	r2, #3
 800625c:	4650      	mov	r0, sl
 800625e:	f7f9 ff8f 	bl	8000180 <memchr>
 8006262:	b140      	cbz	r0, 8006276 <_svfiprintf_r+0x152>
 8006264:	2340      	movs	r3, #64	; 0x40
 8006266:	eba0 000a 	sub.w	r0, r0, sl
 800626a:	fa03 f000 	lsl.w	r0, r3, r0
 800626e:	9b04      	ldr	r3, [sp, #16]
 8006270:	4303      	orrs	r3, r0
 8006272:	3401      	adds	r4, #1
 8006274:	9304      	str	r3, [sp, #16]
 8006276:	f814 1b01 	ldrb.w	r1, [r4], #1
 800627a:	4827      	ldr	r0, [pc, #156]	; (8006318 <_svfiprintf_r+0x1f4>)
 800627c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006280:	2206      	movs	r2, #6
 8006282:	f7f9 ff7d 	bl	8000180 <memchr>
 8006286:	2800      	cmp	r0, #0
 8006288:	d038      	beq.n	80062fc <_svfiprintf_r+0x1d8>
 800628a:	4b24      	ldr	r3, [pc, #144]	; (800631c <_svfiprintf_r+0x1f8>)
 800628c:	bb1b      	cbnz	r3, 80062d6 <_svfiprintf_r+0x1b2>
 800628e:	9b03      	ldr	r3, [sp, #12]
 8006290:	3307      	adds	r3, #7
 8006292:	f023 0307 	bic.w	r3, r3, #7
 8006296:	3308      	adds	r3, #8
 8006298:	9303      	str	r3, [sp, #12]
 800629a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800629c:	4433      	add	r3, r6
 800629e:	9309      	str	r3, [sp, #36]	; 0x24
 80062a0:	e767      	b.n	8006172 <_svfiprintf_r+0x4e>
 80062a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80062a6:	460c      	mov	r4, r1
 80062a8:	2001      	movs	r0, #1
 80062aa:	e7a5      	b.n	80061f8 <_svfiprintf_r+0xd4>
 80062ac:	2300      	movs	r3, #0
 80062ae:	3401      	adds	r4, #1
 80062b0:	9305      	str	r3, [sp, #20]
 80062b2:	4619      	mov	r1, r3
 80062b4:	f04f 0c0a 	mov.w	ip, #10
 80062b8:	4620      	mov	r0, r4
 80062ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062be:	3a30      	subs	r2, #48	; 0x30
 80062c0:	2a09      	cmp	r2, #9
 80062c2:	d903      	bls.n	80062cc <_svfiprintf_r+0x1a8>
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d0c5      	beq.n	8006254 <_svfiprintf_r+0x130>
 80062c8:	9105      	str	r1, [sp, #20]
 80062ca:	e7c3      	b.n	8006254 <_svfiprintf_r+0x130>
 80062cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80062d0:	4604      	mov	r4, r0
 80062d2:	2301      	movs	r3, #1
 80062d4:	e7f0      	b.n	80062b8 <_svfiprintf_r+0x194>
 80062d6:	ab03      	add	r3, sp, #12
 80062d8:	9300      	str	r3, [sp, #0]
 80062da:	462a      	mov	r2, r5
 80062dc:	4b10      	ldr	r3, [pc, #64]	; (8006320 <_svfiprintf_r+0x1fc>)
 80062de:	a904      	add	r1, sp, #16
 80062e0:	4638      	mov	r0, r7
 80062e2:	f3af 8000 	nop.w
 80062e6:	1c42      	adds	r2, r0, #1
 80062e8:	4606      	mov	r6, r0
 80062ea:	d1d6      	bne.n	800629a <_svfiprintf_r+0x176>
 80062ec:	89ab      	ldrh	r3, [r5, #12]
 80062ee:	065b      	lsls	r3, r3, #25
 80062f0:	f53f af2c 	bmi.w	800614c <_svfiprintf_r+0x28>
 80062f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80062f6:	b01d      	add	sp, #116	; 0x74
 80062f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062fc:	ab03      	add	r3, sp, #12
 80062fe:	9300      	str	r3, [sp, #0]
 8006300:	462a      	mov	r2, r5
 8006302:	4b07      	ldr	r3, [pc, #28]	; (8006320 <_svfiprintf_r+0x1fc>)
 8006304:	a904      	add	r1, sp, #16
 8006306:	4638      	mov	r0, r7
 8006308:	f000 f9d2 	bl	80066b0 <_printf_i>
 800630c:	e7eb      	b.n	80062e6 <_svfiprintf_r+0x1c2>
 800630e:	bf00      	nop
 8006310:	08007575 	.word	0x08007575
 8006314:	0800757b 	.word	0x0800757b
 8006318:	0800757f 	.word	0x0800757f
 800631c:	00000000 	.word	0x00000000
 8006320:	0800606d 	.word	0x0800606d

08006324 <__sfputc_r>:
 8006324:	6893      	ldr	r3, [r2, #8]
 8006326:	3b01      	subs	r3, #1
 8006328:	2b00      	cmp	r3, #0
 800632a:	b410      	push	{r4}
 800632c:	6093      	str	r3, [r2, #8]
 800632e:	da07      	bge.n	8006340 <__sfputc_r+0x1c>
 8006330:	6994      	ldr	r4, [r2, #24]
 8006332:	42a3      	cmp	r3, r4
 8006334:	db01      	blt.n	800633a <__sfputc_r+0x16>
 8006336:	290a      	cmp	r1, #10
 8006338:	d102      	bne.n	8006340 <__sfputc_r+0x1c>
 800633a:	bc10      	pop	{r4}
 800633c:	f000 baee 	b.w	800691c <__swbuf_r>
 8006340:	6813      	ldr	r3, [r2, #0]
 8006342:	1c58      	adds	r0, r3, #1
 8006344:	6010      	str	r0, [r2, #0]
 8006346:	7019      	strb	r1, [r3, #0]
 8006348:	4608      	mov	r0, r1
 800634a:	bc10      	pop	{r4}
 800634c:	4770      	bx	lr

0800634e <__sfputs_r>:
 800634e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006350:	4606      	mov	r6, r0
 8006352:	460f      	mov	r7, r1
 8006354:	4614      	mov	r4, r2
 8006356:	18d5      	adds	r5, r2, r3
 8006358:	42ac      	cmp	r4, r5
 800635a:	d101      	bne.n	8006360 <__sfputs_r+0x12>
 800635c:	2000      	movs	r0, #0
 800635e:	e007      	b.n	8006370 <__sfputs_r+0x22>
 8006360:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006364:	463a      	mov	r2, r7
 8006366:	4630      	mov	r0, r6
 8006368:	f7ff ffdc 	bl	8006324 <__sfputc_r>
 800636c:	1c43      	adds	r3, r0, #1
 800636e:	d1f3      	bne.n	8006358 <__sfputs_r+0xa>
 8006370:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006374 <_vfiprintf_r>:
 8006374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006378:	460d      	mov	r5, r1
 800637a:	b09d      	sub	sp, #116	; 0x74
 800637c:	4614      	mov	r4, r2
 800637e:	4698      	mov	r8, r3
 8006380:	4606      	mov	r6, r0
 8006382:	b118      	cbz	r0, 800638c <_vfiprintf_r+0x18>
 8006384:	6983      	ldr	r3, [r0, #24]
 8006386:	b90b      	cbnz	r3, 800638c <_vfiprintf_r+0x18>
 8006388:	f000 fca6 	bl	8006cd8 <__sinit>
 800638c:	4b89      	ldr	r3, [pc, #548]	; (80065b4 <_vfiprintf_r+0x240>)
 800638e:	429d      	cmp	r5, r3
 8006390:	d11b      	bne.n	80063ca <_vfiprintf_r+0x56>
 8006392:	6875      	ldr	r5, [r6, #4]
 8006394:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006396:	07d9      	lsls	r1, r3, #31
 8006398:	d405      	bmi.n	80063a6 <_vfiprintf_r+0x32>
 800639a:	89ab      	ldrh	r3, [r5, #12]
 800639c:	059a      	lsls	r2, r3, #22
 800639e:	d402      	bmi.n	80063a6 <_vfiprintf_r+0x32>
 80063a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80063a2:	f000 fd37 	bl	8006e14 <__retarget_lock_acquire_recursive>
 80063a6:	89ab      	ldrh	r3, [r5, #12]
 80063a8:	071b      	lsls	r3, r3, #28
 80063aa:	d501      	bpl.n	80063b0 <_vfiprintf_r+0x3c>
 80063ac:	692b      	ldr	r3, [r5, #16]
 80063ae:	b9eb      	cbnz	r3, 80063ec <_vfiprintf_r+0x78>
 80063b0:	4629      	mov	r1, r5
 80063b2:	4630      	mov	r0, r6
 80063b4:	f000 fb04 	bl	80069c0 <__swsetup_r>
 80063b8:	b1c0      	cbz	r0, 80063ec <_vfiprintf_r+0x78>
 80063ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80063bc:	07dc      	lsls	r4, r3, #31
 80063be:	d50e      	bpl.n	80063de <_vfiprintf_r+0x6a>
 80063c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063c4:	b01d      	add	sp, #116	; 0x74
 80063c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063ca:	4b7b      	ldr	r3, [pc, #492]	; (80065b8 <_vfiprintf_r+0x244>)
 80063cc:	429d      	cmp	r5, r3
 80063ce:	d101      	bne.n	80063d4 <_vfiprintf_r+0x60>
 80063d0:	68b5      	ldr	r5, [r6, #8]
 80063d2:	e7df      	b.n	8006394 <_vfiprintf_r+0x20>
 80063d4:	4b79      	ldr	r3, [pc, #484]	; (80065bc <_vfiprintf_r+0x248>)
 80063d6:	429d      	cmp	r5, r3
 80063d8:	bf08      	it	eq
 80063da:	68f5      	ldreq	r5, [r6, #12]
 80063dc:	e7da      	b.n	8006394 <_vfiprintf_r+0x20>
 80063de:	89ab      	ldrh	r3, [r5, #12]
 80063e0:	0598      	lsls	r0, r3, #22
 80063e2:	d4ed      	bmi.n	80063c0 <_vfiprintf_r+0x4c>
 80063e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80063e6:	f000 fd16 	bl	8006e16 <__retarget_lock_release_recursive>
 80063ea:	e7e9      	b.n	80063c0 <_vfiprintf_r+0x4c>
 80063ec:	2300      	movs	r3, #0
 80063ee:	9309      	str	r3, [sp, #36]	; 0x24
 80063f0:	2320      	movs	r3, #32
 80063f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80063f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80063fa:	2330      	movs	r3, #48	; 0x30
 80063fc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80065c0 <_vfiprintf_r+0x24c>
 8006400:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006404:	f04f 0901 	mov.w	r9, #1
 8006408:	4623      	mov	r3, r4
 800640a:	469a      	mov	sl, r3
 800640c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006410:	b10a      	cbz	r2, 8006416 <_vfiprintf_r+0xa2>
 8006412:	2a25      	cmp	r2, #37	; 0x25
 8006414:	d1f9      	bne.n	800640a <_vfiprintf_r+0x96>
 8006416:	ebba 0b04 	subs.w	fp, sl, r4
 800641a:	d00b      	beq.n	8006434 <_vfiprintf_r+0xc0>
 800641c:	465b      	mov	r3, fp
 800641e:	4622      	mov	r2, r4
 8006420:	4629      	mov	r1, r5
 8006422:	4630      	mov	r0, r6
 8006424:	f7ff ff93 	bl	800634e <__sfputs_r>
 8006428:	3001      	adds	r0, #1
 800642a:	f000 80aa 	beq.w	8006582 <_vfiprintf_r+0x20e>
 800642e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006430:	445a      	add	r2, fp
 8006432:	9209      	str	r2, [sp, #36]	; 0x24
 8006434:	f89a 3000 	ldrb.w	r3, [sl]
 8006438:	2b00      	cmp	r3, #0
 800643a:	f000 80a2 	beq.w	8006582 <_vfiprintf_r+0x20e>
 800643e:	2300      	movs	r3, #0
 8006440:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006444:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006448:	f10a 0a01 	add.w	sl, sl, #1
 800644c:	9304      	str	r3, [sp, #16]
 800644e:	9307      	str	r3, [sp, #28]
 8006450:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006454:	931a      	str	r3, [sp, #104]	; 0x68
 8006456:	4654      	mov	r4, sl
 8006458:	2205      	movs	r2, #5
 800645a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800645e:	4858      	ldr	r0, [pc, #352]	; (80065c0 <_vfiprintf_r+0x24c>)
 8006460:	f7f9 fe8e 	bl	8000180 <memchr>
 8006464:	9a04      	ldr	r2, [sp, #16]
 8006466:	b9d8      	cbnz	r0, 80064a0 <_vfiprintf_r+0x12c>
 8006468:	06d1      	lsls	r1, r2, #27
 800646a:	bf44      	itt	mi
 800646c:	2320      	movmi	r3, #32
 800646e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006472:	0713      	lsls	r3, r2, #28
 8006474:	bf44      	itt	mi
 8006476:	232b      	movmi	r3, #43	; 0x2b
 8006478:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800647c:	f89a 3000 	ldrb.w	r3, [sl]
 8006480:	2b2a      	cmp	r3, #42	; 0x2a
 8006482:	d015      	beq.n	80064b0 <_vfiprintf_r+0x13c>
 8006484:	9a07      	ldr	r2, [sp, #28]
 8006486:	4654      	mov	r4, sl
 8006488:	2000      	movs	r0, #0
 800648a:	f04f 0c0a 	mov.w	ip, #10
 800648e:	4621      	mov	r1, r4
 8006490:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006494:	3b30      	subs	r3, #48	; 0x30
 8006496:	2b09      	cmp	r3, #9
 8006498:	d94e      	bls.n	8006538 <_vfiprintf_r+0x1c4>
 800649a:	b1b0      	cbz	r0, 80064ca <_vfiprintf_r+0x156>
 800649c:	9207      	str	r2, [sp, #28]
 800649e:	e014      	b.n	80064ca <_vfiprintf_r+0x156>
 80064a0:	eba0 0308 	sub.w	r3, r0, r8
 80064a4:	fa09 f303 	lsl.w	r3, r9, r3
 80064a8:	4313      	orrs	r3, r2
 80064aa:	9304      	str	r3, [sp, #16]
 80064ac:	46a2      	mov	sl, r4
 80064ae:	e7d2      	b.n	8006456 <_vfiprintf_r+0xe2>
 80064b0:	9b03      	ldr	r3, [sp, #12]
 80064b2:	1d19      	adds	r1, r3, #4
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	9103      	str	r1, [sp, #12]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	bfbb      	ittet	lt
 80064bc:	425b      	neglt	r3, r3
 80064be:	f042 0202 	orrlt.w	r2, r2, #2
 80064c2:	9307      	strge	r3, [sp, #28]
 80064c4:	9307      	strlt	r3, [sp, #28]
 80064c6:	bfb8      	it	lt
 80064c8:	9204      	strlt	r2, [sp, #16]
 80064ca:	7823      	ldrb	r3, [r4, #0]
 80064cc:	2b2e      	cmp	r3, #46	; 0x2e
 80064ce:	d10c      	bne.n	80064ea <_vfiprintf_r+0x176>
 80064d0:	7863      	ldrb	r3, [r4, #1]
 80064d2:	2b2a      	cmp	r3, #42	; 0x2a
 80064d4:	d135      	bne.n	8006542 <_vfiprintf_r+0x1ce>
 80064d6:	9b03      	ldr	r3, [sp, #12]
 80064d8:	1d1a      	adds	r2, r3, #4
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	9203      	str	r2, [sp, #12]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	bfb8      	it	lt
 80064e2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80064e6:	3402      	adds	r4, #2
 80064e8:	9305      	str	r3, [sp, #20]
 80064ea:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80065c4 <_vfiprintf_r+0x250>
 80064ee:	7821      	ldrb	r1, [r4, #0]
 80064f0:	2203      	movs	r2, #3
 80064f2:	4650      	mov	r0, sl
 80064f4:	f7f9 fe44 	bl	8000180 <memchr>
 80064f8:	b140      	cbz	r0, 800650c <_vfiprintf_r+0x198>
 80064fa:	2340      	movs	r3, #64	; 0x40
 80064fc:	eba0 000a 	sub.w	r0, r0, sl
 8006500:	fa03 f000 	lsl.w	r0, r3, r0
 8006504:	9b04      	ldr	r3, [sp, #16]
 8006506:	4303      	orrs	r3, r0
 8006508:	3401      	adds	r4, #1
 800650a:	9304      	str	r3, [sp, #16]
 800650c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006510:	482d      	ldr	r0, [pc, #180]	; (80065c8 <_vfiprintf_r+0x254>)
 8006512:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006516:	2206      	movs	r2, #6
 8006518:	f7f9 fe32 	bl	8000180 <memchr>
 800651c:	2800      	cmp	r0, #0
 800651e:	d03f      	beq.n	80065a0 <_vfiprintf_r+0x22c>
 8006520:	4b2a      	ldr	r3, [pc, #168]	; (80065cc <_vfiprintf_r+0x258>)
 8006522:	bb1b      	cbnz	r3, 800656c <_vfiprintf_r+0x1f8>
 8006524:	9b03      	ldr	r3, [sp, #12]
 8006526:	3307      	adds	r3, #7
 8006528:	f023 0307 	bic.w	r3, r3, #7
 800652c:	3308      	adds	r3, #8
 800652e:	9303      	str	r3, [sp, #12]
 8006530:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006532:	443b      	add	r3, r7
 8006534:	9309      	str	r3, [sp, #36]	; 0x24
 8006536:	e767      	b.n	8006408 <_vfiprintf_r+0x94>
 8006538:	fb0c 3202 	mla	r2, ip, r2, r3
 800653c:	460c      	mov	r4, r1
 800653e:	2001      	movs	r0, #1
 8006540:	e7a5      	b.n	800648e <_vfiprintf_r+0x11a>
 8006542:	2300      	movs	r3, #0
 8006544:	3401      	adds	r4, #1
 8006546:	9305      	str	r3, [sp, #20]
 8006548:	4619      	mov	r1, r3
 800654a:	f04f 0c0a 	mov.w	ip, #10
 800654e:	4620      	mov	r0, r4
 8006550:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006554:	3a30      	subs	r2, #48	; 0x30
 8006556:	2a09      	cmp	r2, #9
 8006558:	d903      	bls.n	8006562 <_vfiprintf_r+0x1ee>
 800655a:	2b00      	cmp	r3, #0
 800655c:	d0c5      	beq.n	80064ea <_vfiprintf_r+0x176>
 800655e:	9105      	str	r1, [sp, #20]
 8006560:	e7c3      	b.n	80064ea <_vfiprintf_r+0x176>
 8006562:	fb0c 2101 	mla	r1, ip, r1, r2
 8006566:	4604      	mov	r4, r0
 8006568:	2301      	movs	r3, #1
 800656a:	e7f0      	b.n	800654e <_vfiprintf_r+0x1da>
 800656c:	ab03      	add	r3, sp, #12
 800656e:	9300      	str	r3, [sp, #0]
 8006570:	462a      	mov	r2, r5
 8006572:	4b17      	ldr	r3, [pc, #92]	; (80065d0 <_vfiprintf_r+0x25c>)
 8006574:	a904      	add	r1, sp, #16
 8006576:	4630      	mov	r0, r6
 8006578:	f3af 8000 	nop.w
 800657c:	4607      	mov	r7, r0
 800657e:	1c78      	adds	r0, r7, #1
 8006580:	d1d6      	bne.n	8006530 <_vfiprintf_r+0x1bc>
 8006582:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006584:	07d9      	lsls	r1, r3, #31
 8006586:	d405      	bmi.n	8006594 <_vfiprintf_r+0x220>
 8006588:	89ab      	ldrh	r3, [r5, #12]
 800658a:	059a      	lsls	r2, r3, #22
 800658c:	d402      	bmi.n	8006594 <_vfiprintf_r+0x220>
 800658e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006590:	f000 fc41 	bl	8006e16 <__retarget_lock_release_recursive>
 8006594:	89ab      	ldrh	r3, [r5, #12]
 8006596:	065b      	lsls	r3, r3, #25
 8006598:	f53f af12 	bmi.w	80063c0 <_vfiprintf_r+0x4c>
 800659c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800659e:	e711      	b.n	80063c4 <_vfiprintf_r+0x50>
 80065a0:	ab03      	add	r3, sp, #12
 80065a2:	9300      	str	r3, [sp, #0]
 80065a4:	462a      	mov	r2, r5
 80065a6:	4b0a      	ldr	r3, [pc, #40]	; (80065d0 <_vfiprintf_r+0x25c>)
 80065a8:	a904      	add	r1, sp, #16
 80065aa:	4630      	mov	r0, r6
 80065ac:	f000 f880 	bl	80066b0 <_printf_i>
 80065b0:	e7e4      	b.n	800657c <_vfiprintf_r+0x208>
 80065b2:	bf00      	nop
 80065b4:	080075c8 	.word	0x080075c8
 80065b8:	080075e8 	.word	0x080075e8
 80065bc:	080075a8 	.word	0x080075a8
 80065c0:	08007575 	.word	0x08007575
 80065c4:	0800757b 	.word	0x0800757b
 80065c8:	0800757f 	.word	0x0800757f
 80065cc:	00000000 	.word	0x00000000
 80065d0:	0800634f 	.word	0x0800634f

080065d4 <_printf_common>:
 80065d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065d8:	4616      	mov	r6, r2
 80065da:	4699      	mov	r9, r3
 80065dc:	688a      	ldr	r2, [r1, #8]
 80065de:	690b      	ldr	r3, [r1, #16]
 80065e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80065e4:	4293      	cmp	r3, r2
 80065e6:	bfb8      	it	lt
 80065e8:	4613      	movlt	r3, r2
 80065ea:	6033      	str	r3, [r6, #0]
 80065ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80065f0:	4607      	mov	r7, r0
 80065f2:	460c      	mov	r4, r1
 80065f4:	b10a      	cbz	r2, 80065fa <_printf_common+0x26>
 80065f6:	3301      	adds	r3, #1
 80065f8:	6033      	str	r3, [r6, #0]
 80065fa:	6823      	ldr	r3, [r4, #0]
 80065fc:	0699      	lsls	r1, r3, #26
 80065fe:	bf42      	ittt	mi
 8006600:	6833      	ldrmi	r3, [r6, #0]
 8006602:	3302      	addmi	r3, #2
 8006604:	6033      	strmi	r3, [r6, #0]
 8006606:	6825      	ldr	r5, [r4, #0]
 8006608:	f015 0506 	ands.w	r5, r5, #6
 800660c:	d106      	bne.n	800661c <_printf_common+0x48>
 800660e:	f104 0a19 	add.w	sl, r4, #25
 8006612:	68e3      	ldr	r3, [r4, #12]
 8006614:	6832      	ldr	r2, [r6, #0]
 8006616:	1a9b      	subs	r3, r3, r2
 8006618:	42ab      	cmp	r3, r5
 800661a:	dc26      	bgt.n	800666a <_printf_common+0x96>
 800661c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006620:	1e13      	subs	r3, r2, #0
 8006622:	6822      	ldr	r2, [r4, #0]
 8006624:	bf18      	it	ne
 8006626:	2301      	movne	r3, #1
 8006628:	0692      	lsls	r2, r2, #26
 800662a:	d42b      	bmi.n	8006684 <_printf_common+0xb0>
 800662c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006630:	4649      	mov	r1, r9
 8006632:	4638      	mov	r0, r7
 8006634:	47c0      	blx	r8
 8006636:	3001      	adds	r0, #1
 8006638:	d01e      	beq.n	8006678 <_printf_common+0xa4>
 800663a:	6823      	ldr	r3, [r4, #0]
 800663c:	68e5      	ldr	r5, [r4, #12]
 800663e:	6832      	ldr	r2, [r6, #0]
 8006640:	f003 0306 	and.w	r3, r3, #6
 8006644:	2b04      	cmp	r3, #4
 8006646:	bf08      	it	eq
 8006648:	1aad      	subeq	r5, r5, r2
 800664a:	68a3      	ldr	r3, [r4, #8]
 800664c:	6922      	ldr	r2, [r4, #16]
 800664e:	bf0c      	ite	eq
 8006650:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006654:	2500      	movne	r5, #0
 8006656:	4293      	cmp	r3, r2
 8006658:	bfc4      	itt	gt
 800665a:	1a9b      	subgt	r3, r3, r2
 800665c:	18ed      	addgt	r5, r5, r3
 800665e:	2600      	movs	r6, #0
 8006660:	341a      	adds	r4, #26
 8006662:	42b5      	cmp	r5, r6
 8006664:	d11a      	bne.n	800669c <_printf_common+0xc8>
 8006666:	2000      	movs	r0, #0
 8006668:	e008      	b.n	800667c <_printf_common+0xa8>
 800666a:	2301      	movs	r3, #1
 800666c:	4652      	mov	r2, sl
 800666e:	4649      	mov	r1, r9
 8006670:	4638      	mov	r0, r7
 8006672:	47c0      	blx	r8
 8006674:	3001      	adds	r0, #1
 8006676:	d103      	bne.n	8006680 <_printf_common+0xac>
 8006678:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800667c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006680:	3501      	adds	r5, #1
 8006682:	e7c6      	b.n	8006612 <_printf_common+0x3e>
 8006684:	18e1      	adds	r1, r4, r3
 8006686:	1c5a      	adds	r2, r3, #1
 8006688:	2030      	movs	r0, #48	; 0x30
 800668a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800668e:	4422      	add	r2, r4
 8006690:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006694:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006698:	3302      	adds	r3, #2
 800669a:	e7c7      	b.n	800662c <_printf_common+0x58>
 800669c:	2301      	movs	r3, #1
 800669e:	4622      	mov	r2, r4
 80066a0:	4649      	mov	r1, r9
 80066a2:	4638      	mov	r0, r7
 80066a4:	47c0      	blx	r8
 80066a6:	3001      	adds	r0, #1
 80066a8:	d0e6      	beq.n	8006678 <_printf_common+0xa4>
 80066aa:	3601      	adds	r6, #1
 80066ac:	e7d9      	b.n	8006662 <_printf_common+0x8e>
	...

080066b0 <_printf_i>:
 80066b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066b4:	7e0f      	ldrb	r7, [r1, #24]
 80066b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80066b8:	2f78      	cmp	r7, #120	; 0x78
 80066ba:	4691      	mov	r9, r2
 80066bc:	4680      	mov	r8, r0
 80066be:	460c      	mov	r4, r1
 80066c0:	469a      	mov	sl, r3
 80066c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80066c6:	d807      	bhi.n	80066d8 <_printf_i+0x28>
 80066c8:	2f62      	cmp	r7, #98	; 0x62
 80066ca:	d80a      	bhi.n	80066e2 <_printf_i+0x32>
 80066cc:	2f00      	cmp	r7, #0
 80066ce:	f000 80d8 	beq.w	8006882 <_printf_i+0x1d2>
 80066d2:	2f58      	cmp	r7, #88	; 0x58
 80066d4:	f000 80a3 	beq.w	800681e <_printf_i+0x16e>
 80066d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80066dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80066e0:	e03a      	b.n	8006758 <_printf_i+0xa8>
 80066e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80066e6:	2b15      	cmp	r3, #21
 80066e8:	d8f6      	bhi.n	80066d8 <_printf_i+0x28>
 80066ea:	a101      	add	r1, pc, #4	; (adr r1, 80066f0 <_printf_i+0x40>)
 80066ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80066f0:	08006749 	.word	0x08006749
 80066f4:	0800675d 	.word	0x0800675d
 80066f8:	080066d9 	.word	0x080066d9
 80066fc:	080066d9 	.word	0x080066d9
 8006700:	080066d9 	.word	0x080066d9
 8006704:	080066d9 	.word	0x080066d9
 8006708:	0800675d 	.word	0x0800675d
 800670c:	080066d9 	.word	0x080066d9
 8006710:	080066d9 	.word	0x080066d9
 8006714:	080066d9 	.word	0x080066d9
 8006718:	080066d9 	.word	0x080066d9
 800671c:	08006869 	.word	0x08006869
 8006720:	0800678d 	.word	0x0800678d
 8006724:	0800684b 	.word	0x0800684b
 8006728:	080066d9 	.word	0x080066d9
 800672c:	080066d9 	.word	0x080066d9
 8006730:	0800688b 	.word	0x0800688b
 8006734:	080066d9 	.word	0x080066d9
 8006738:	0800678d 	.word	0x0800678d
 800673c:	080066d9 	.word	0x080066d9
 8006740:	080066d9 	.word	0x080066d9
 8006744:	08006853 	.word	0x08006853
 8006748:	682b      	ldr	r3, [r5, #0]
 800674a:	1d1a      	adds	r2, r3, #4
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	602a      	str	r2, [r5, #0]
 8006750:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006754:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006758:	2301      	movs	r3, #1
 800675a:	e0a3      	b.n	80068a4 <_printf_i+0x1f4>
 800675c:	6820      	ldr	r0, [r4, #0]
 800675e:	6829      	ldr	r1, [r5, #0]
 8006760:	0606      	lsls	r6, r0, #24
 8006762:	f101 0304 	add.w	r3, r1, #4
 8006766:	d50a      	bpl.n	800677e <_printf_i+0xce>
 8006768:	680e      	ldr	r6, [r1, #0]
 800676a:	602b      	str	r3, [r5, #0]
 800676c:	2e00      	cmp	r6, #0
 800676e:	da03      	bge.n	8006778 <_printf_i+0xc8>
 8006770:	232d      	movs	r3, #45	; 0x2d
 8006772:	4276      	negs	r6, r6
 8006774:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006778:	485e      	ldr	r0, [pc, #376]	; (80068f4 <_printf_i+0x244>)
 800677a:	230a      	movs	r3, #10
 800677c:	e019      	b.n	80067b2 <_printf_i+0x102>
 800677e:	680e      	ldr	r6, [r1, #0]
 8006780:	602b      	str	r3, [r5, #0]
 8006782:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006786:	bf18      	it	ne
 8006788:	b236      	sxthne	r6, r6
 800678a:	e7ef      	b.n	800676c <_printf_i+0xbc>
 800678c:	682b      	ldr	r3, [r5, #0]
 800678e:	6820      	ldr	r0, [r4, #0]
 8006790:	1d19      	adds	r1, r3, #4
 8006792:	6029      	str	r1, [r5, #0]
 8006794:	0601      	lsls	r1, r0, #24
 8006796:	d501      	bpl.n	800679c <_printf_i+0xec>
 8006798:	681e      	ldr	r6, [r3, #0]
 800679a:	e002      	b.n	80067a2 <_printf_i+0xf2>
 800679c:	0646      	lsls	r6, r0, #25
 800679e:	d5fb      	bpl.n	8006798 <_printf_i+0xe8>
 80067a0:	881e      	ldrh	r6, [r3, #0]
 80067a2:	4854      	ldr	r0, [pc, #336]	; (80068f4 <_printf_i+0x244>)
 80067a4:	2f6f      	cmp	r7, #111	; 0x6f
 80067a6:	bf0c      	ite	eq
 80067a8:	2308      	moveq	r3, #8
 80067aa:	230a      	movne	r3, #10
 80067ac:	2100      	movs	r1, #0
 80067ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80067b2:	6865      	ldr	r5, [r4, #4]
 80067b4:	60a5      	str	r5, [r4, #8]
 80067b6:	2d00      	cmp	r5, #0
 80067b8:	bfa2      	ittt	ge
 80067ba:	6821      	ldrge	r1, [r4, #0]
 80067bc:	f021 0104 	bicge.w	r1, r1, #4
 80067c0:	6021      	strge	r1, [r4, #0]
 80067c2:	b90e      	cbnz	r6, 80067c8 <_printf_i+0x118>
 80067c4:	2d00      	cmp	r5, #0
 80067c6:	d04d      	beq.n	8006864 <_printf_i+0x1b4>
 80067c8:	4615      	mov	r5, r2
 80067ca:	fbb6 f1f3 	udiv	r1, r6, r3
 80067ce:	fb03 6711 	mls	r7, r3, r1, r6
 80067d2:	5dc7      	ldrb	r7, [r0, r7]
 80067d4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80067d8:	4637      	mov	r7, r6
 80067da:	42bb      	cmp	r3, r7
 80067dc:	460e      	mov	r6, r1
 80067de:	d9f4      	bls.n	80067ca <_printf_i+0x11a>
 80067e0:	2b08      	cmp	r3, #8
 80067e2:	d10b      	bne.n	80067fc <_printf_i+0x14c>
 80067e4:	6823      	ldr	r3, [r4, #0]
 80067e6:	07de      	lsls	r6, r3, #31
 80067e8:	d508      	bpl.n	80067fc <_printf_i+0x14c>
 80067ea:	6923      	ldr	r3, [r4, #16]
 80067ec:	6861      	ldr	r1, [r4, #4]
 80067ee:	4299      	cmp	r1, r3
 80067f0:	bfde      	ittt	le
 80067f2:	2330      	movle	r3, #48	; 0x30
 80067f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80067f8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80067fc:	1b52      	subs	r2, r2, r5
 80067fe:	6122      	str	r2, [r4, #16]
 8006800:	f8cd a000 	str.w	sl, [sp]
 8006804:	464b      	mov	r3, r9
 8006806:	aa03      	add	r2, sp, #12
 8006808:	4621      	mov	r1, r4
 800680a:	4640      	mov	r0, r8
 800680c:	f7ff fee2 	bl	80065d4 <_printf_common>
 8006810:	3001      	adds	r0, #1
 8006812:	d14c      	bne.n	80068ae <_printf_i+0x1fe>
 8006814:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006818:	b004      	add	sp, #16
 800681a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800681e:	4835      	ldr	r0, [pc, #212]	; (80068f4 <_printf_i+0x244>)
 8006820:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006824:	6829      	ldr	r1, [r5, #0]
 8006826:	6823      	ldr	r3, [r4, #0]
 8006828:	f851 6b04 	ldr.w	r6, [r1], #4
 800682c:	6029      	str	r1, [r5, #0]
 800682e:	061d      	lsls	r5, r3, #24
 8006830:	d514      	bpl.n	800685c <_printf_i+0x1ac>
 8006832:	07df      	lsls	r7, r3, #31
 8006834:	bf44      	itt	mi
 8006836:	f043 0320 	orrmi.w	r3, r3, #32
 800683a:	6023      	strmi	r3, [r4, #0]
 800683c:	b91e      	cbnz	r6, 8006846 <_printf_i+0x196>
 800683e:	6823      	ldr	r3, [r4, #0]
 8006840:	f023 0320 	bic.w	r3, r3, #32
 8006844:	6023      	str	r3, [r4, #0]
 8006846:	2310      	movs	r3, #16
 8006848:	e7b0      	b.n	80067ac <_printf_i+0xfc>
 800684a:	6823      	ldr	r3, [r4, #0]
 800684c:	f043 0320 	orr.w	r3, r3, #32
 8006850:	6023      	str	r3, [r4, #0]
 8006852:	2378      	movs	r3, #120	; 0x78
 8006854:	4828      	ldr	r0, [pc, #160]	; (80068f8 <_printf_i+0x248>)
 8006856:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800685a:	e7e3      	b.n	8006824 <_printf_i+0x174>
 800685c:	0659      	lsls	r1, r3, #25
 800685e:	bf48      	it	mi
 8006860:	b2b6      	uxthmi	r6, r6
 8006862:	e7e6      	b.n	8006832 <_printf_i+0x182>
 8006864:	4615      	mov	r5, r2
 8006866:	e7bb      	b.n	80067e0 <_printf_i+0x130>
 8006868:	682b      	ldr	r3, [r5, #0]
 800686a:	6826      	ldr	r6, [r4, #0]
 800686c:	6961      	ldr	r1, [r4, #20]
 800686e:	1d18      	adds	r0, r3, #4
 8006870:	6028      	str	r0, [r5, #0]
 8006872:	0635      	lsls	r5, r6, #24
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	d501      	bpl.n	800687c <_printf_i+0x1cc>
 8006878:	6019      	str	r1, [r3, #0]
 800687a:	e002      	b.n	8006882 <_printf_i+0x1d2>
 800687c:	0670      	lsls	r0, r6, #25
 800687e:	d5fb      	bpl.n	8006878 <_printf_i+0x1c8>
 8006880:	8019      	strh	r1, [r3, #0]
 8006882:	2300      	movs	r3, #0
 8006884:	6123      	str	r3, [r4, #16]
 8006886:	4615      	mov	r5, r2
 8006888:	e7ba      	b.n	8006800 <_printf_i+0x150>
 800688a:	682b      	ldr	r3, [r5, #0]
 800688c:	1d1a      	adds	r2, r3, #4
 800688e:	602a      	str	r2, [r5, #0]
 8006890:	681d      	ldr	r5, [r3, #0]
 8006892:	6862      	ldr	r2, [r4, #4]
 8006894:	2100      	movs	r1, #0
 8006896:	4628      	mov	r0, r5
 8006898:	f7f9 fc72 	bl	8000180 <memchr>
 800689c:	b108      	cbz	r0, 80068a2 <_printf_i+0x1f2>
 800689e:	1b40      	subs	r0, r0, r5
 80068a0:	6060      	str	r0, [r4, #4]
 80068a2:	6863      	ldr	r3, [r4, #4]
 80068a4:	6123      	str	r3, [r4, #16]
 80068a6:	2300      	movs	r3, #0
 80068a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068ac:	e7a8      	b.n	8006800 <_printf_i+0x150>
 80068ae:	6923      	ldr	r3, [r4, #16]
 80068b0:	462a      	mov	r2, r5
 80068b2:	4649      	mov	r1, r9
 80068b4:	4640      	mov	r0, r8
 80068b6:	47d0      	blx	sl
 80068b8:	3001      	adds	r0, #1
 80068ba:	d0ab      	beq.n	8006814 <_printf_i+0x164>
 80068bc:	6823      	ldr	r3, [r4, #0]
 80068be:	079b      	lsls	r3, r3, #30
 80068c0:	d413      	bmi.n	80068ea <_printf_i+0x23a>
 80068c2:	68e0      	ldr	r0, [r4, #12]
 80068c4:	9b03      	ldr	r3, [sp, #12]
 80068c6:	4298      	cmp	r0, r3
 80068c8:	bfb8      	it	lt
 80068ca:	4618      	movlt	r0, r3
 80068cc:	e7a4      	b.n	8006818 <_printf_i+0x168>
 80068ce:	2301      	movs	r3, #1
 80068d0:	4632      	mov	r2, r6
 80068d2:	4649      	mov	r1, r9
 80068d4:	4640      	mov	r0, r8
 80068d6:	47d0      	blx	sl
 80068d8:	3001      	adds	r0, #1
 80068da:	d09b      	beq.n	8006814 <_printf_i+0x164>
 80068dc:	3501      	adds	r5, #1
 80068de:	68e3      	ldr	r3, [r4, #12]
 80068e0:	9903      	ldr	r1, [sp, #12]
 80068e2:	1a5b      	subs	r3, r3, r1
 80068e4:	42ab      	cmp	r3, r5
 80068e6:	dcf2      	bgt.n	80068ce <_printf_i+0x21e>
 80068e8:	e7eb      	b.n	80068c2 <_printf_i+0x212>
 80068ea:	2500      	movs	r5, #0
 80068ec:	f104 0619 	add.w	r6, r4, #25
 80068f0:	e7f5      	b.n	80068de <_printf_i+0x22e>
 80068f2:	bf00      	nop
 80068f4:	08007586 	.word	0x08007586
 80068f8:	08007597 	.word	0x08007597

080068fc <_sbrk_r>:
 80068fc:	b538      	push	{r3, r4, r5, lr}
 80068fe:	4d06      	ldr	r5, [pc, #24]	; (8006918 <_sbrk_r+0x1c>)
 8006900:	2300      	movs	r3, #0
 8006902:	4604      	mov	r4, r0
 8006904:	4608      	mov	r0, r1
 8006906:	602b      	str	r3, [r5, #0]
 8006908:	f7fa fa06 	bl	8000d18 <_sbrk>
 800690c:	1c43      	adds	r3, r0, #1
 800690e:	d102      	bne.n	8006916 <_sbrk_r+0x1a>
 8006910:	682b      	ldr	r3, [r5, #0]
 8006912:	b103      	cbz	r3, 8006916 <_sbrk_r+0x1a>
 8006914:	6023      	str	r3, [r4, #0]
 8006916:	bd38      	pop	{r3, r4, r5, pc}
 8006918:	20001e5c 	.word	0x20001e5c

0800691c <__swbuf_r>:
 800691c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800691e:	460e      	mov	r6, r1
 8006920:	4614      	mov	r4, r2
 8006922:	4605      	mov	r5, r0
 8006924:	b118      	cbz	r0, 800692e <__swbuf_r+0x12>
 8006926:	6983      	ldr	r3, [r0, #24]
 8006928:	b90b      	cbnz	r3, 800692e <__swbuf_r+0x12>
 800692a:	f000 f9d5 	bl	8006cd8 <__sinit>
 800692e:	4b21      	ldr	r3, [pc, #132]	; (80069b4 <__swbuf_r+0x98>)
 8006930:	429c      	cmp	r4, r3
 8006932:	d12b      	bne.n	800698c <__swbuf_r+0x70>
 8006934:	686c      	ldr	r4, [r5, #4]
 8006936:	69a3      	ldr	r3, [r4, #24]
 8006938:	60a3      	str	r3, [r4, #8]
 800693a:	89a3      	ldrh	r3, [r4, #12]
 800693c:	071a      	lsls	r2, r3, #28
 800693e:	d52f      	bpl.n	80069a0 <__swbuf_r+0x84>
 8006940:	6923      	ldr	r3, [r4, #16]
 8006942:	b36b      	cbz	r3, 80069a0 <__swbuf_r+0x84>
 8006944:	6923      	ldr	r3, [r4, #16]
 8006946:	6820      	ldr	r0, [r4, #0]
 8006948:	1ac0      	subs	r0, r0, r3
 800694a:	6963      	ldr	r3, [r4, #20]
 800694c:	b2f6      	uxtb	r6, r6
 800694e:	4283      	cmp	r3, r0
 8006950:	4637      	mov	r7, r6
 8006952:	dc04      	bgt.n	800695e <__swbuf_r+0x42>
 8006954:	4621      	mov	r1, r4
 8006956:	4628      	mov	r0, r5
 8006958:	f000 f92a 	bl	8006bb0 <_fflush_r>
 800695c:	bb30      	cbnz	r0, 80069ac <__swbuf_r+0x90>
 800695e:	68a3      	ldr	r3, [r4, #8]
 8006960:	3b01      	subs	r3, #1
 8006962:	60a3      	str	r3, [r4, #8]
 8006964:	6823      	ldr	r3, [r4, #0]
 8006966:	1c5a      	adds	r2, r3, #1
 8006968:	6022      	str	r2, [r4, #0]
 800696a:	701e      	strb	r6, [r3, #0]
 800696c:	6963      	ldr	r3, [r4, #20]
 800696e:	3001      	adds	r0, #1
 8006970:	4283      	cmp	r3, r0
 8006972:	d004      	beq.n	800697e <__swbuf_r+0x62>
 8006974:	89a3      	ldrh	r3, [r4, #12]
 8006976:	07db      	lsls	r3, r3, #31
 8006978:	d506      	bpl.n	8006988 <__swbuf_r+0x6c>
 800697a:	2e0a      	cmp	r6, #10
 800697c:	d104      	bne.n	8006988 <__swbuf_r+0x6c>
 800697e:	4621      	mov	r1, r4
 8006980:	4628      	mov	r0, r5
 8006982:	f000 f915 	bl	8006bb0 <_fflush_r>
 8006986:	b988      	cbnz	r0, 80069ac <__swbuf_r+0x90>
 8006988:	4638      	mov	r0, r7
 800698a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800698c:	4b0a      	ldr	r3, [pc, #40]	; (80069b8 <__swbuf_r+0x9c>)
 800698e:	429c      	cmp	r4, r3
 8006990:	d101      	bne.n	8006996 <__swbuf_r+0x7a>
 8006992:	68ac      	ldr	r4, [r5, #8]
 8006994:	e7cf      	b.n	8006936 <__swbuf_r+0x1a>
 8006996:	4b09      	ldr	r3, [pc, #36]	; (80069bc <__swbuf_r+0xa0>)
 8006998:	429c      	cmp	r4, r3
 800699a:	bf08      	it	eq
 800699c:	68ec      	ldreq	r4, [r5, #12]
 800699e:	e7ca      	b.n	8006936 <__swbuf_r+0x1a>
 80069a0:	4621      	mov	r1, r4
 80069a2:	4628      	mov	r0, r5
 80069a4:	f000 f80c 	bl	80069c0 <__swsetup_r>
 80069a8:	2800      	cmp	r0, #0
 80069aa:	d0cb      	beq.n	8006944 <__swbuf_r+0x28>
 80069ac:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80069b0:	e7ea      	b.n	8006988 <__swbuf_r+0x6c>
 80069b2:	bf00      	nop
 80069b4:	080075c8 	.word	0x080075c8
 80069b8:	080075e8 	.word	0x080075e8
 80069bc:	080075a8 	.word	0x080075a8

080069c0 <__swsetup_r>:
 80069c0:	4b32      	ldr	r3, [pc, #200]	; (8006a8c <__swsetup_r+0xcc>)
 80069c2:	b570      	push	{r4, r5, r6, lr}
 80069c4:	681d      	ldr	r5, [r3, #0]
 80069c6:	4606      	mov	r6, r0
 80069c8:	460c      	mov	r4, r1
 80069ca:	b125      	cbz	r5, 80069d6 <__swsetup_r+0x16>
 80069cc:	69ab      	ldr	r3, [r5, #24]
 80069ce:	b913      	cbnz	r3, 80069d6 <__swsetup_r+0x16>
 80069d0:	4628      	mov	r0, r5
 80069d2:	f000 f981 	bl	8006cd8 <__sinit>
 80069d6:	4b2e      	ldr	r3, [pc, #184]	; (8006a90 <__swsetup_r+0xd0>)
 80069d8:	429c      	cmp	r4, r3
 80069da:	d10f      	bne.n	80069fc <__swsetup_r+0x3c>
 80069dc:	686c      	ldr	r4, [r5, #4]
 80069de:	89a3      	ldrh	r3, [r4, #12]
 80069e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80069e4:	0719      	lsls	r1, r3, #28
 80069e6:	d42c      	bmi.n	8006a42 <__swsetup_r+0x82>
 80069e8:	06dd      	lsls	r5, r3, #27
 80069ea:	d411      	bmi.n	8006a10 <__swsetup_r+0x50>
 80069ec:	2309      	movs	r3, #9
 80069ee:	6033      	str	r3, [r6, #0]
 80069f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80069f4:	81a3      	strh	r3, [r4, #12]
 80069f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80069fa:	e03e      	b.n	8006a7a <__swsetup_r+0xba>
 80069fc:	4b25      	ldr	r3, [pc, #148]	; (8006a94 <__swsetup_r+0xd4>)
 80069fe:	429c      	cmp	r4, r3
 8006a00:	d101      	bne.n	8006a06 <__swsetup_r+0x46>
 8006a02:	68ac      	ldr	r4, [r5, #8]
 8006a04:	e7eb      	b.n	80069de <__swsetup_r+0x1e>
 8006a06:	4b24      	ldr	r3, [pc, #144]	; (8006a98 <__swsetup_r+0xd8>)
 8006a08:	429c      	cmp	r4, r3
 8006a0a:	bf08      	it	eq
 8006a0c:	68ec      	ldreq	r4, [r5, #12]
 8006a0e:	e7e6      	b.n	80069de <__swsetup_r+0x1e>
 8006a10:	0758      	lsls	r0, r3, #29
 8006a12:	d512      	bpl.n	8006a3a <__swsetup_r+0x7a>
 8006a14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006a16:	b141      	cbz	r1, 8006a2a <__swsetup_r+0x6a>
 8006a18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006a1c:	4299      	cmp	r1, r3
 8006a1e:	d002      	beq.n	8006a26 <__swsetup_r+0x66>
 8006a20:	4630      	mov	r0, r6
 8006a22:	f7ff fa45 	bl	8005eb0 <_free_r>
 8006a26:	2300      	movs	r3, #0
 8006a28:	6363      	str	r3, [r4, #52]	; 0x34
 8006a2a:	89a3      	ldrh	r3, [r4, #12]
 8006a2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006a30:	81a3      	strh	r3, [r4, #12]
 8006a32:	2300      	movs	r3, #0
 8006a34:	6063      	str	r3, [r4, #4]
 8006a36:	6923      	ldr	r3, [r4, #16]
 8006a38:	6023      	str	r3, [r4, #0]
 8006a3a:	89a3      	ldrh	r3, [r4, #12]
 8006a3c:	f043 0308 	orr.w	r3, r3, #8
 8006a40:	81a3      	strh	r3, [r4, #12]
 8006a42:	6923      	ldr	r3, [r4, #16]
 8006a44:	b94b      	cbnz	r3, 8006a5a <__swsetup_r+0x9a>
 8006a46:	89a3      	ldrh	r3, [r4, #12]
 8006a48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006a4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a50:	d003      	beq.n	8006a5a <__swsetup_r+0x9a>
 8006a52:	4621      	mov	r1, r4
 8006a54:	4630      	mov	r0, r6
 8006a56:	f000 fa05 	bl	8006e64 <__smakebuf_r>
 8006a5a:	89a0      	ldrh	r0, [r4, #12]
 8006a5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006a60:	f010 0301 	ands.w	r3, r0, #1
 8006a64:	d00a      	beq.n	8006a7c <__swsetup_r+0xbc>
 8006a66:	2300      	movs	r3, #0
 8006a68:	60a3      	str	r3, [r4, #8]
 8006a6a:	6963      	ldr	r3, [r4, #20]
 8006a6c:	425b      	negs	r3, r3
 8006a6e:	61a3      	str	r3, [r4, #24]
 8006a70:	6923      	ldr	r3, [r4, #16]
 8006a72:	b943      	cbnz	r3, 8006a86 <__swsetup_r+0xc6>
 8006a74:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006a78:	d1ba      	bne.n	80069f0 <__swsetup_r+0x30>
 8006a7a:	bd70      	pop	{r4, r5, r6, pc}
 8006a7c:	0781      	lsls	r1, r0, #30
 8006a7e:	bf58      	it	pl
 8006a80:	6963      	ldrpl	r3, [r4, #20]
 8006a82:	60a3      	str	r3, [r4, #8]
 8006a84:	e7f4      	b.n	8006a70 <__swsetup_r+0xb0>
 8006a86:	2000      	movs	r0, #0
 8006a88:	e7f7      	b.n	8006a7a <__swsetup_r+0xba>
 8006a8a:	bf00      	nop
 8006a8c:	20000014 	.word	0x20000014
 8006a90:	080075c8 	.word	0x080075c8
 8006a94:	080075e8 	.word	0x080075e8
 8006a98:	080075a8 	.word	0x080075a8

08006a9c <abort>:
 8006a9c:	b508      	push	{r3, lr}
 8006a9e:	2006      	movs	r0, #6
 8006aa0:	f000 fa9e 	bl	8006fe0 <raise>
 8006aa4:	2001      	movs	r0, #1
 8006aa6:	f7fa f8c4 	bl	8000c32 <_exit>
	...

08006aac <__sflush_r>:
 8006aac:	898a      	ldrh	r2, [r1, #12]
 8006aae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ab0:	4605      	mov	r5, r0
 8006ab2:	0710      	lsls	r0, r2, #28
 8006ab4:	460c      	mov	r4, r1
 8006ab6:	d457      	bmi.n	8006b68 <__sflush_r+0xbc>
 8006ab8:	684b      	ldr	r3, [r1, #4]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	dc04      	bgt.n	8006ac8 <__sflush_r+0x1c>
 8006abe:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	dc01      	bgt.n	8006ac8 <__sflush_r+0x1c>
 8006ac4:	2000      	movs	r0, #0
 8006ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ac8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006aca:	2e00      	cmp	r6, #0
 8006acc:	d0fa      	beq.n	8006ac4 <__sflush_r+0x18>
 8006ace:	2300      	movs	r3, #0
 8006ad0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006ad4:	682f      	ldr	r7, [r5, #0]
 8006ad6:	602b      	str	r3, [r5, #0]
 8006ad8:	d032      	beq.n	8006b40 <__sflush_r+0x94>
 8006ada:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006adc:	89a3      	ldrh	r3, [r4, #12]
 8006ade:	075a      	lsls	r2, r3, #29
 8006ae0:	d505      	bpl.n	8006aee <__sflush_r+0x42>
 8006ae2:	6863      	ldr	r3, [r4, #4]
 8006ae4:	1ac0      	subs	r0, r0, r3
 8006ae6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006ae8:	b10b      	cbz	r3, 8006aee <__sflush_r+0x42>
 8006aea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006aec:	1ac0      	subs	r0, r0, r3
 8006aee:	2300      	movs	r3, #0
 8006af0:	4602      	mov	r2, r0
 8006af2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006af4:	6a21      	ldr	r1, [r4, #32]
 8006af6:	4628      	mov	r0, r5
 8006af8:	47b0      	blx	r6
 8006afa:	1c43      	adds	r3, r0, #1
 8006afc:	89a3      	ldrh	r3, [r4, #12]
 8006afe:	d106      	bne.n	8006b0e <__sflush_r+0x62>
 8006b00:	6829      	ldr	r1, [r5, #0]
 8006b02:	291d      	cmp	r1, #29
 8006b04:	d82c      	bhi.n	8006b60 <__sflush_r+0xb4>
 8006b06:	4a29      	ldr	r2, [pc, #164]	; (8006bac <__sflush_r+0x100>)
 8006b08:	40ca      	lsrs	r2, r1
 8006b0a:	07d6      	lsls	r6, r2, #31
 8006b0c:	d528      	bpl.n	8006b60 <__sflush_r+0xb4>
 8006b0e:	2200      	movs	r2, #0
 8006b10:	6062      	str	r2, [r4, #4]
 8006b12:	04d9      	lsls	r1, r3, #19
 8006b14:	6922      	ldr	r2, [r4, #16]
 8006b16:	6022      	str	r2, [r4, #0]
 8006b18:	d504      	bpl.n	8006b24 <__sflush_r+0x78>
 8006b1a:	1c42      	adds	r2, r0, #1
 8006b1c:	d101      	bne.n	8006b22 <__sflush_r+0x76>
 8006b1e:	682b      	ldr	r3, [r5, #0]
 8006b20:	b903      	cbnz	r3, 8006b24 <__sflush_r+0x78>
 8006b22:	6560      	str	r0, [r4, #84]	; 0x54
 8006b24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b26:	602f      	str	r7, [r5, #0]
 8006b28:	2900      	cmp	r1, #0
 8006b2a:	d0cb      	beq.n	8006ac4 <__sflush_r+0x18>
 8006b2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b30:	4299      	cmp	r1, r3
 8006b32:	d002      	beq.n	8006b3a <__sflush_r+0x8e>
 8006b34:	4628      	mov	r0, r5
 8006b36:	f7ff f9bb 	bl	8005eb0 <_free_r>
 8006b3a:	2000      	movs	r0, #0
 8006b3c:	6360      	str	r0, [r4, #52]	; 0x34
 8006b3e:	e7c2      	b.n	8006ac6 <__sflush_r+0x1a>
 8006b40:	6a21      	ldr	r1, [r4, #32]
 8006b42:	2301      	movs	r3, #1
 8006b44:	4628      	mov	r0, r5
 8006b46:	47b0      	blx	r6
 8006b48:	1c41      	adds	r1, r0, #1
 8006b4a:	d1c7      	bne.n	8006adc <__sflush_r+0x30>
 8006b4c:	682b      	ldr	r3, [r5, #0]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d0c4      	beq.n	8006adc <__sflush_r+0x30>
 8006b52:	2b1d      	cmp	r3, #29
 8006b54:	d001      	beq.n	8006b5a <__sflush_r+0xae>
 8006b56:	2b16      	cmp	r3, #22
 8006b58:	d101      	bne.n	8006b5e <__sflush_r+0xb2>
 8006b5a:	602f      	str	r7, [r5, #0]
 8006b5c:	e7b2      	b.n	8006ac4 <__sflush_r+0x18>
 8006b5e:	89a3      	ldrh	r3, [r4, #12]
 8006b60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b64:	81a3      	strh	r3, [r4, #12]
 8006b66:	e7ae      	b.n	8006ac6 <__sflush_r+0x1a>
 8006b68:	690f      	ldr	r7, [r1, #16]
 8006b6a:	2f00      	cmp	r7, #0
 8006b6c:	d0aa      	beq.n	8006ac4 <__sflush_r+0x18>
 8006b6e:	0793      	lsls	r3, r2, #30
 8006b70:	680e      	ldr	r6, [r1, #0]
 8006b72:	bf08      	it	eq
 8006b74:	694b      	ldreq	r3, [r1, #20]
 8006b76:	600f      	str	r7, [r1, #0]
 8006b78:	bf18      	it	ne
 8006b7a:	2300      	movne	r3, #0
 8006b7c:	1bf6      	subs	r6, r6, r7
 8006b7e:	608b      	str	r3, [r1, #8]
 8006b80:	2e00      	cmp	r6, #0
 8006b82:	dd9f      	ble.n	8006ac4 <__sflush_r+0x18>
 8006b84:	6a21      	ldr	r1, [r4, #32]
 8006b86:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006b8a:	4633      	mov	r3, r6
 8006b8c:	463a      	mov	r2, r7
 8006b8e:	4628      	mov	r0, r5
 8006b90:	47e0      	blx	ip
 8006b92:	2800      	cmp	r0, #0
 8006b94:	dc06      	bgt.n	8006ba4 <__sflush_r+0xf8>
 8006b96:	89a3      	ldrh	r3, [r4, #12]
 8006b98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b9c:	81a3      	strh	r3, [r4, #12]
 8006b9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ba2:	e790      	b.n	8006ac6 <__sflush_r+0x1a>
 8006ba4:	4407      	add	r7, r0
 8006ba6:	1a36      	subs	r6, r6, r0
 8006ba8:	e7ea      	b.n	8006b80 <__sflush_r+0xd4>
 8006baa:	bf00      	nop
 8006bac:	20400001 	.word	0x20400001

08006bb0 <_fflush_r>:
 8006bb0:	b538      	push	{r3, r4, r5, lr}
 8006bb2:	690b      	ldr	r3, [r1, #16]
 8006bb4:	4605      	mov	r5, r0
 8006bb6:	460c      	mov	r4, r1
 8006bb8:	b913      	cbnz	r3, 8006bc0 <_fflush_r+0x10>
 8006bba:	2500      	movs	r5, #0
 8006bbc:	4628      	mov	r0, r5
 8006bbe:	bd38      	pop	{r3, r4, r5, pc}
 8006bc0:	b118      	cbz	r0, 8006bca <_fflush_r+0x1a>
 8006bc2:	6983      	ldr	r3, [r0, #24]
 8006bc4:	b90b      	cbnz	r3, 8006bca <_fflush_r+0x1a>
 8006bc6:	f000 f887 	bl	8006cd8 <__sinit>
 8006bca:	4b14      	ldr	r3, [pc, #80]	; (8006c1c <_fflush_r+0x6c>)
 8006bcc:	429c      	cmp	r4, r3
 8006bce:	d11b      	bne.n	8006c08 <_fflush_r+0x58>
 8006bd0:	686c      	ldr	r4, [r5, #4]
 8006bd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d0ef      	beq.n	8006bba <_fflush_r+0xa>
 8006bda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006bdc:	07d0      	lsls	r0, r2, #31
 8006bde:	d404      	bmi.n	8006bea <_fflush_r+0x3a>
 8006be0:	0599      	lsls	r1, r3, #22
 8006be2:	d402      	bmi.n	8006bea <_fflush_r+0x3a>
 8006be4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006be6:	f000 f915 	bl	8006e14 <__retarget_lock_acquire_recursive>
 8006bea:	4628      	mov	r0, r5
 8006bec:	4621      	mov	r1, r4
 8006bee:	f7ff ff5d 	bl	8006aac <__sflush_r>
 8006bf2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006bf4:	07da      	lsls	r2, r3, #31
 8006bf6:	4605      	mov	r5, r0
 8006bf8:	d4e0      	bmi.n	8006bbc <_fflush_r+0xc>
 8006bfa:	89a3      	ldrh	r3, [r4, #12]
 8006bfc:	059b      	lsls	r3, r3, #22
 8006bfe:	d4dd      	bmi.n	8006bbc <_fflush_r+0xc>
 8006c00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c02:	f000 f908 	bl	8006e16 <__retarget_lock_release_recursive>
 8006c06:	e7d9      	b.n	8006bbc <_fflush_r+0xc>
 8006c08:	4b05      	ldr	r3, [pc, #20]	; (8006c20 <_fflush_r+0x70>)
 8006c0a:	429c      	cmp	r4, r3
 8006c0c:	d101      	bne.n	8006c12 <_fflush_r+0x62>
 8006c0e:	68ac      	ldr	r4, [r5, #8]
 8006c10:	e7df      	b.n	8006bd2 <_fflush_r+0x22>
 8006c12:	4b04      	ldr	r3, [pc, #16]	; (8006c24 <_fflush_r+0x74>)
 8006c14:	429c      	cmp	r4, r3
 8006c16:	bf08      	it	eq
 8006c18:	68ec      	ldreq	r4, [r5, #12]
 8006c1a:	e7da      	b.n	8006bd2 <_fflush_r+0x22>
 8006c1c:	080075c8 	.word	0x080075c8
 8006c20:	080075e8 	.word	0x080075e8
 8006c24:	080075a8 	.word	0x080075a8

08006c28 <std>:
 8006c28:	2300      	movs	r3, #0
 8006c2a:	b510      	push	{r4, lr}
 8006c2c:	4604      	mov	r4, r0
 8006c2e:	e9c0 3300 	strd	r3, r3, [r0]
 8006c32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c36:	6083      	str	r3, [r0, #8]
 8006c38:	8181      	strh	r1, [r0, #12]
 8006c3a:	6643      	str	r3, [r0, #100]	; 0x64
 8006c3c:	81c2      	strh	r2, [r0, #14]
 8006c3e:	6183      	str	r3, [r0, #24]
 8006c40:	4619      	mov	r1, r3
 8006c42:	2208      	movs	r2, #8
 8006c44:	305c      	adds	r0, #92	; 0x5c
 8006c46:	f7fe ffc9 	bl	8005bdc <memset>
 8006c4a:	4b05      	ldr	r3, [pc, #20]	; (8006c60 <std+0x38>)
 8006c4c:	6263      	str	r3, [r4, #36]	; 0x24
 8006c4e:	4b05      	ldr	r3, [pc, #20]	; (8006c64 <std+0x3c>)
 8006c50:	62a3      	str	r3, [r4, #40]	; 0x28
 8006c52:	4b05      	ldr	r3, [pc, #20]	; (8006c68 <std+0x40>)
 8006c54:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006c56:	4b05      	ldr	r3, [pc, #20]	; (8006c6c <std+0x44>)
 8006c58:	6224      	str	r4, [r4, #32]
 8006c5a:	6323      	str	r3, [r4, #48]	; 0x30
 8006c5c:	bd10      	pop	{r4, pc}
 8006c5e:	bf00      	nop
 8006c60:	08007019 	.word	0x08007019
 8006c64:	0800703b 	.word	0x0800703b
 8006c68:	08007073 	.word	0x08007073
 8006c6c:	08007097 	.word	0x08007097

08006c70 <_cleanup_r>:
 8006c70:	4901      	ldr	r1, [pc, #4]	; (8006c78 <_cleanup_r+0x8>)
 8006c72:	f000 b8af 	b.w	8006dd4 <_fwalk_reent>
 8006c76:	bf00      	nop
 8006c78:	08006bb1 	.word	0x08006bb1

08006c7c <__sfmoreglue>:
 8006c7c:	b570      	push	{r4, r5, r6, lr}
 8006c7e:	2268      	movs	r2, #104	; 0x68
 8006c80:	1e4d      	subs	r5, r1, #1
 8006c82:	4355      	muls	r5, r2
 8006c84:	460e      	mov	r6, r1
 8006c86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006c8a:	f7ff f97b 	bl	8005f84 <_malloc_r>
 8006c8e:	4604      	mov	r4, r0
 8006c90:	b140      	cbz	r0, 8006ca4 <__sfmoreglue+0x28>
 8006c92:	2100      	movs	r1, #0
 8006c94:	e9c0 1600 	strd	r1, r6, [r0]
 8006c98:	300c      	adds	r0, #12
 8006c9a:	60a0      	str	r0, [r4, #8]
 8006c9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006ca0:	f7fe ff9c 	bl	8005bdc <memset>
 8006ca4:	4620      	mov	r0, r4
 8006ca6:	bd70      	pop	{r4, r5, r6, pc}

08006ca8 <__sfp_lock_acquire>:
 8006ca8:	4801      	ldr	r0, [pc, #4]	; (8006cb0 <__sfp_lock_acquire+0x8>)
 8006caa:	f000 b8b3 	b.w	8006e14 <__retarget_lock_acquire_recursive>
 8006cae:	bf00      	nop
 8006cb0:	20001e59 	.word	0x20001e59

08006cb4 <__sfp_lock_release>:
 8006cb4:	4801      	ldr	r0, [pc, #4]	; (8006cbc <__sfp_lock_release+0x8>)
 8006cb6:	f000 b8ae 	b.w	8006e16 <__retarget_lock_release_recursive>
 8006cba:	bf00      	nop
 8006cbc:	20001e59 	.word	0x20001e59

08006cc0 <__sinit_lock_acquire>:
 8006cc0:	4801      	ldr	r0, [pc, #4]	; (8006cc8 <__sinit_lock_acquire+0x8>)
 8006cc2:	f000 b8a7 	b.w	8006e14 <__retarget_lock_acquire_recursive>
 8006cc6:	bf00      	nop
 8006cc8:	20001e5a 	.word	0x20001e5a

08006ccc <__sinit_lock_release>:
 8006ccc:	4801      	ldr	r0, [pc, #4]	; (8006cd4 <__sinit_lock_release+0x8>)
 8006cce:	f000 b8a2 	b.w	8006e16 <__retarget_lock_release_recursive>
 8006cd2:	bf00      	nop
 8006cd4:	20001e5a 	.word	0x20001e5a

08006cd8 <__sinit>:
 8006cd8:	b510      	push	{r4, lr}
 8006cda:	4604      	mov	r4, r0
 8006cdc:	f7ff fff0 	bl	8006cc0 <__sinit_lock_acquire>
 8006ce0:	69a3      	ldr	r3, [r4, #24]
 8006ce2:	b11b      	cbz	r3, 8006cec <__sinit+0x14>
 8006ce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ce8:	f7ff bff0 	b.w	8006ccc <__sinit_lock_release>
 8006cec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006cf0:	6523      	str	r3, [r4, #80]	; 0x50
 8006cf2:	4b13      	ldr	r3, [pc, #76]	; (8006d40 <__sinit+0x68>)
 8006cf4:	4a13      	ldr	r2, [pc, #76]	; (8006d44 <__sinit+0x6c>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	62a2      	str	r2, [r4, #40]	; 0x28
 8006cfa:	42a3      	cmp	r3, r4
 8006cfc:	bf04      	itt	eq
 8006cfe:	2301      	moveq	r3, #1
 8006d00:	61a3      	streq	r3, [r4, #24]
 8006d02:	4620      	mov	r0, r4
 8006d04:	f000 f820 	bl	8006d48 <__sfp>
 8006d08:	6060      	str	r0, [r4, #4]
 8006d0a:	4620      	mov	r0, r4
 8006d0c:	f000 f81c 	bl	8006d48 <__sfp>
 8006d10:	60a0      	str	r0, [r4, #8]
 8006d12:	4620      	mov	r0, r4
 8006d14:	f000 f818 	bl	8006d48 <__sfp>
 8006d18:	2200      	movs	r2, #0
 8006d1a:	60e0      	str	r0, [r4, #12]
 8006d1c:	2104      	movs	r1, #4
 8006d1e:	6860      	ldr	r0, [r4, #4]
 8006d20:	f7ff ff82 	bl	8006c28 <std>
 8006d24:	68a0      	ldr	r0, [r4, #8]
 8006d26:	2201      	movs	r2, #1
 8006d28:	2109      	movs	r1, #9
 8006d2a:	f7ff ff7d 	bl	8006c28 <std>
 8006d2e:	68e0      	ldr	r0, [r4, #12]
 8006d30:	2202      	movs	r2, #2
 8006d32:	2112      	movs	r1, #18
 8006d34:	f7ff ff78 	bl	8006c28 <std>
 8006d38:	2301      	movs	r3, #1
 8006d3a:	61a3      	str	r3, [r4, #24]
 8006d3c:	e7d2      	b.n	8006ce4 <__sinit+0xc>
 8006d3e:	bf00      	nop
 8006d40:	080073c0 	.word	0x080073c0
 8006d44:	08006c71 	.word	0x08006c71

08006d48 <__sfp>:
 8006d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d4a:	4607      	mov	r7, r0
 8006d4c:	f7ff ffac 	bl	8006ca8 <__sfp_lock_acquire>
 8006d50:	4b1e      	ldr	r3, [pc, #120]	; (8006dcc <__sfp+0x84>)
 8006d52:	681e      	ldr	r6, [r3, #0]
 8006d54:	69b3      	ldr	r3, [r6, #24]
 8006d56:	b913      	cbnz	r3, 8006d5e <__sfp+0x16>
 8006d58:	4630      	mov	r0, r6
 8006d5a:	f7ff ffbd 	bl	8006cd8 <__sinit>
 8006d5e:	3648      	adds	r6, #72	; 0x48
 8006d60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006d64:	3b01      	subs	r3, #1
 8006d66:	d503      	bpl.n	8006d70 <__sfp+0x28>
 8006d68:	6833      	ldr	r3, [r6, #0]
 8006d6a:	b30b      	cbz	r3, 8006db0 <__sfp+0x68>
 8006d6c:	6836      	ldr	r6, [r6, #0]
 8006d6e:	e7f7      	b.n	8006d60 <__sfp+0x18>
 8006d70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006d74:	b9d5      	cbnz	r5, 8006dac <__sfp+0x64>
 8006d76:	4b16      	ldr	r3, [pc, #88]	; (8006dd0 <__sfp+0x88>)
 8006d78:	60e3      	str	r3, [r4, #12]
 8006d7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006d7e:	6665      	str	r5, [r4, #100]	; 0x64
 8006d80:	f000 f847 	bl	8006e12 <__retarget_lock_init_recursive>
 8006d84:	f7ff ff96 	bl	8006cb4 <__sfp_lock_release>
 8006d88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006d8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006d90:	6025      	str	r5, [r4, #0]
 8006d92:	61a5      	str	r5, [r4, #24]
 8006d94:	2208      	movs	r2, #8
 8006d96:	4629      	mov	r1, r5
 8006d98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006d9c:	f7fe ff1e 	bl	8005bdc <memset>
 8006da0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006da4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006da8:	4620      	mov	r0, r4
 8006daa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006dac:	3468      	adds	r4, #104	; 0x68
 8006dae:	e7d9      	b.n	8006d64 <__sfp+0x1c>
 8006db0:	2104      	movs	r1, #4
 8006db2:	4638      	mov	r0, r7
 8006db4:	f7ff ff62 	bl	8006c7c <__sfmoreglue>
 8006db8:	4604      	mov	r4, r0
 8006dba:	6030      	str	r0, [r6, #0]
 8006dbc:	2800      	cmp	r0, #0
 8006dbe:	d1d5      	bne.n	8006d6c <__sfp+0x24>
 8006dc0:	f7ff ff78 	bl	8006cb4 <__sfp_lock_release>
 8006dc4:	230c      	movs	r3, #12
 8006dc6:	603b      	str	r3, [r7, #0]
 8006dc8:	e7ee      	b.n	8006da8 <__sfp+0x60>
 8006dca:	bf00      	nop
 8006dcc:	080073c0 	.word	0x080073c0
 8006dd0:	ffff0001 	.word	0xffff0001

08006dd4 <_fwalk_reent>:
 8006dd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dd8:	4606      	mov	r6, r0
 8006dda:	4688      	mov	r8, r1
 8006ddc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006de0:	2700      	movs	r7, #0
 8006de2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006de6:	f1b9 0901 	subs.w	r9, r9, #1
 8006dea:	d505      	bpl.n	8006df8 <_fwalk_reent+0x24>
 8006dec:	6824      	ldr	r4, [r4, #0]
 8006dee:	2c00      	cmp	r4, #0
 8006df0:	d1f7      	bne.n	8006de2 <_fwalk_reent+0xe>
 8006df2:	4638      	mov	r0, r7
 8006df4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006df8:	89ab      	ldrh	r3, [r5, #12]
 8006dfa:	2b01      	cmp	r3, #1
 8006dfc:	d907      	bls.n	8006e0e <_fwalk_reent+0x3a>
 8006dfe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006e02:	3301      	adds	r3, #1
 8006e04:	d003      	beq.n	8006e0e <_fwalk_reent+0x3a>
 8006e06:	4629      	mov	r1, r5
 8006e08:	4630      	mov	r0, r6
 8006e0a:	47c0      	blx	r8
 8006e0c:	4307      	orrs	r7, r0
 8006e0e:	3568      	adds	r5, #104	; 0x68
 8006e10:	e7e9      	b.n	8006de6 <_fwalk_reent+0x12>

08006e12 <__retarget_lock_init_recursive>:
 8006e12:	4770      	bx	lr

08006e14 <__retarget_lock_acquire_recursive>:
 8006e14:	4770      	bx	lr

08006e16 <__retarget_lock_release_recursive>:
 8006e16:	4770      	bx	lr

08006e18 <__swhatbuf_r>:
 8006e18:	b570      	push	{r4, r5, r6, lr}
 8006e1a:	460e      	mov	r6, r1
 8006e1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e20:	2900      	cmp	r1, #0
 8006e22:	b096      	sub	sp, #88	; 0x58
 8006e24:	4614      	mov	r4, r2
 8006e26:	461d      	mov	r5, r3
 8006e28:	da08      	bge.n	8006e3c <__swhatbuf_r+0x24>
 8006e2a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	602a      	str	r2, [r5, #0]
 8006e32:	061a      	lsls	r2, r3, #24
 8006e34:	d410      	bmi.n	8006e58 <__swhatbuf_r+0x40>
 8006e36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e3a:	e00e      	b.n	8006e5a <__swhatbuf_r+0x42>
 8006e3c:	466a      	mov	r2, sp
 8006e3e:	f000 f951 	bl	80070e4 <_fstat_r>
 8006e42:	2800      	cmp	r0, #0
 8006e44:	dbf1      	blt.n	8006e2a <__swhatbuf_r+0x12>
 8006e46:	9a01      	ldr	r2, [sp, #4]
 8006e48:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006e4c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006e50:	425a      	negs	r2, r3
 8006e52:	415a      	adcs	r2, r3
 8006e54:	602a      	str	r2, [r5, #0]
 8006e56:	e7ee      	b.n	8006e36 <__swhatbuf_r+0x1e>
 8006e58:	2340      	movs	r3, #64	; 0x40
 8006e5a:	2000      	movs	r0, #0
 8006e5c:	6023      	str	r3, [r4, #0]
 8006e5e:	b016      	add	sp, #88	; 0x58
 8006e60:	bd70      	pop	{r4, r5, r6, pc}
	...

08006e64 <__smakebuf_r>:
 8006e64:	898b      	ldrh	r3, [r1, #12]
 8006e66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006e68:	079d      	lsls	r5, r3, #30
 8006e6a:	4606      	mov	r6, r0
 8006e6c:	460c      	mov	r4, r1
 8006e6e:	d507      	bpl.n	8006e80 <__smakebuf_r+0x1c>
 8006e70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006e74:	6023      	str	r3, [r4, #0]
 8006e76:	6123      	str	r3, [r4, #16]
 8006e78:	2301      	movs	r3, #1
 8006e7a:	6163      	str	r3, [r4, #20]
 8006e7c:	b002      	add	sp, #8
 8006e7e:	bd70      	pop	{r4, r5, r6, pc}
 8006e80:	ab01      	add	r3, sp, #4
 8006e82:	466a      	mov	r2, sp
 8006e84:	f7ff ffc8 	bl	8006e18 <__swhatbuf_r>
 8006e88:	9900      	ldr	r1, [sp, #0]
 8006e8a:	4605      	mov	r5, r0
 8006e8c:	4630      	mov	r0, r6
 8006e8e:	f7ff f879 	bl	8005f84 <_malloc_r>
 8006e92:	b948      	cbnz	r0, 8006ea8 <__smakebuf_r+0x44>
 8006e94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e98:	059a      	lsls	r2, r3, #22
 8006e9a:	d4ef      	bmi.n	8006e7c <__smakebuf_r+0x18>
 8006e9c:	f023 0303 	bic.w	r3, r3, #3
 8006ea0:	f043 0302 	orr.w	r3, r3, #2
 8006ea4:	81a3      	strh	r3, [r4, #12]
 8006ea6:	e7e3      	b.n	8006e70 <__smakebuf_r+0xc>
 8006ea8:	4b0d      	ldr	r3, [pc, #52]	; (8006ee0 <__smakebuf_r+0x7c>)
 8006eaa:	62b3      	str	r3, [r6, #40]	; 0x28
 8006eac:	89a3      	ldrh	r3, [r4, #12]
 8006eae:	6020      	str	r0, [r4, #0]
 8006eb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006eb4:	81a3      	strh	r3, [r4, #12]
 8006eb6:	9b00      	ldr	r3, [sp, #0]
 8006eb8:	6163      	str	r3, [r4, #20]
 8006eba:	9b01      	ldr	r3, [sp, #4]
 8006ebc:	6120      	str	r0, [r4, #16]
 8006ebe:	b15b      	cbz	r3, 8006ed8 <__smakebuf_r+0x74>
 8006ec0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ec4:	4630      	mov	r0, r6
 8006ec6:	f000 f91f 	bl	8007108 <_isatty_r>
 8006eca:	b128      	cbz	r0, 8006ed8 <__smakebuf_r+0x74>
 8006ecc:	89a3      	ldrh	r3, [r4, #12]
 8006ece:	f023 0303 	bic.w	r3, r3, #3
 8006ed2:	f043 0301 	orr.w	r3, r3, #1
 8006ed6:	81a3      	strh	r3, [r4, #12]
 8006ed8:	89a0      	ldrh	r0, [r4, #12]
 8006eda:	4305      	orrs	r5, r0
 8006edc:	81a5      	strh	r5, [r4, #12]
 8006ede:	e7cd      	b.n	8006e7c <__smakebuf_r+0x18>
 8006ee0:	08006c71 	.word	0x08006c71

08006ee4 <memmove>:
 8006ee4:	4288      	cmp	r0, r1
 8006ee6:	b510      	push	{r4, lr}
 8006ee8:	eb01 0402 	add.w	r4, r1, r2
 8006eec:	d902      	bls.n	8006ef4 <memmove+0x10>
 8006eee:	4284      	cmp	r4, r0
 8006ef0:	4623      	mov	r3, r4
 8006ef2:	d807      	bhi.n	8006f04 <memmove+0x20>
 8006ef4:	1e43      	subs	r3, r0, #1
 8006ef6:	42a1      	cmp	r1, r4
 8006ef8:	d008      	beq.n	8006f0c <memmove+0x28>
 8006efa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006efe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f02:	e7f8      	b.n	8006ef6 <memmove+0x12>
 8006f04:	4402      	add	r2, r0
 8006f06:	4601      	mov	r1, r0
 8006f08:	428a      	cmp	r2, r1
 8006f0a:	d100      	bne.n	8006f0e <memmove+0x2a>
 8006f0c:	bd10      	pop	{r4, pc}
 8006f0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f16:	e7f7      	b.n	8006f08 <memmove+0x24>

08006f18 <__malloc_lock>:
 8006f18:	4801      	ldr	r0, [pc, #4]	; (8006f20 <__malloc_lock+0x8>)
 8006f1a:	f7ff bf7b 	b.w	8006e14 <__retarget_lock_acquire_recursive>
 8006f1e:	bf00      	nop
 8006f20:	20001e58 	.word	0x20001e58

08006f24 <__malloc_unlock>:
 8006f24:	4801      	ldr	r0, [pc, #4]	; (8006f2c <__malloc_unlock+0x8>)
 8006f26:	f7ff bf76 	b.w	8006e16 <__retarget_lock_release_recursive>
 8006f2a:	bf00      	nop
 8006f2c:	20001e58 	.word	0x20001e58

08006f30 <_realloc_r>:
 8006f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f34:	4680      	mov	r8, r0
 8006f36:	4614      	mov	r4, r2
 8006f38:	460e      	mov	r6, r1
 8006f3a:	b921      	cbnz	r1, 8006f46 <_realloc_r+0x16>
 8006f3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f40:	4611      	mov	r1, r2
 8006f42:	f7ff b81f 	b.w	8005f84 <_malloc_r>
 8006f46:	b92a      	cbnz	r2, 8006f54 <_realloc_r+0x24>
 8006f48:	f7fe ffb2 	bl	8005eb0 <_free_r>
 8006f4c:	4625      	mov	r5, r4
 8006f4e:	4628      	mov	r0, r5
 8006f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f54:	f000 f8fa 	bl	800714c <_malloc_usable_size_r>
 8006f58:	4284      	cmp	r4, r0
 8006f5a:	4607      	mov	r7, r0
 8006f5c:	d802      	bhi.n	8006f64 <_realloc_r+0x34>
 8006f5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006f62:	d812      	bhi.n	8006f8a <_realloc_r+0x5a>
 8006f64:	4621      	mov	r1, r4
 8006f66:	4640      	mov	r0, r8
 8006f68:	f7ff f80c 	bl	8005f84 <_malloc_r>
 8006f6c:	4605      	mov	r5, r0
 8006f6e:	2800      	cmp	r0, #0
 8006f70:	d0ed      	beq.n	8006f4e <_realloc_r+0x1e>
 8006f72:	42bc      	cmp	r4, r7
 8006f74:	4622      	mov	r2, r4
 8006f76:	4631      	mov	r1, r6
 8006f78:	bf28      	it	cs
 8006f7a:	463a      	movcs	r2, r7
 8006f7c:	f7fe fe20 	bl	8005bc0 <memcpy>
 8006f80:	4631      	mov	r1, r6
 8006f82:	4640      	mov	r0, r8
 8006f84:	f7fe ff94 	bl	8005eb0 <_free_r>
 8006f88:	e7e1      	b.n	8006f4e <_realloc_r+0x1e>
 8006f8a:	4635      	mov	r5, r6
 8006f8c:	e7df      	b.n	8006f4e <_realloc_r+0x1e>

08006f8e <_raise_r>:
 8006f8e:	291f      	cmp	r1, #31
 8006f90:	b538      	push	{r3, r4, r5, lr}
 8006f92:	4604      	mov	r4, r0
 8006f94:	460d      	mov	r5, r1
 8006f96:	d904      	bls.n	8006fa2 <_raise_r+0x14>
 8006f98:	2316      	movs	r3, #22
 8006f9a:	6003      	str	r3, [r0, #0]
 8006f9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006fa0:	bd38      	pop	{r3, r4, r5, pc}
 8006fa2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006fa4:	b112      	cbz	r2, 8006fac <_raise_r+0x1e>
 8006fa6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006faa:	b94b      	cbnz	r3, 8006fc0 <_raise_r+0x32>
 8006fac:	4620      	mov	r0, r4
 8006fae:	f000 f831 	bl	8007014 <_getpid_r>
 8006fb2:	462a      	mov	r2, r5
 8006fb4:	4601      	mov	r1, r0
 8006fb6:	4620      	mov	r0, r4
 8006fb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006fbc:	f000 b818 	b.w	8006ff0 <_kill_r>
 8006fc0:	2b01      	cmp	r3, #1
 8006fc2:	d00a      	beq.n	8006fda <_raise_r+0x4c>
 8006fc4:	1c59      	adds	r1, r3, #1
 8006fc6:	d103      	bne.n	8006fd0 <_raise_r+0x42>
 8006fc8:	2316      	movs	r3, #22
 8006fca:	6003      	str	r3, [r0, #0]
 8006fcc:	2001      	movs	r0, #1
 8006fce:	e7e7      	b.n	8006fa0 <_raise_r+0x12>
 8006fd0:	2400      	movs	r4, #0
 8006fd2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006fd6:	4628      	mov	r0, r5
 8006fd8:	4798      	blx	r3
 8006fda:	2000      	movs	r0, #0
 8006fdc:	e7e0      	b.n	8006fa0 <_raise_r+0x12>
	...

08006fe0 <raise>:
 8006fe0:	4b02      	ldr	r3, [pc, #8]	; (8006fec <raise+0xc>)
 8006fe2:	4601      	mov	r1, r0
 8006fe4:	6818      	ldr	r0, [r3, #0]
 8006fe6:	f7ff bfd2 	b.w	8006f8e <_raise_r>
 8006fea:	bf00      	nop
 8006fec:	20000014 	.word	0x20000014

08006ff0 <_kill_r>:
 8006ff0:	b538      	push	{r3, r4, r5, lr}
 8006ff2:	4d07      	ldr	r5, [pc, #28]	; (8007010 <_kill_r+0x20>)
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	4604      	mov	r4, r0
 8006ff8:	4608      	mov	r0, r1
 8006ffa:	4611      	mov	r1, r2
 8006ffc:	602b      	str	r3, [r5, #0]
 8006ffe:	f7f9 fe08 	bl	8000c12 <_kill>
 8007002:	1c43      	adds	r3, r0, #1
 8007004:	d102      	bne.n	800700c <_kill_r+0x1c>
 8007006:	682b      	ldr	r3, [r5, #0]
 8007008:	b103      	cbz	r3, 800700c <_kill_r+0x1c>
 800700a:	6023      	str	r3, [r4, #0]
 800700c:	bd38      	pop	{r3, r4, r5, pc}
 800700e:	bf00      	nop
 8007010:	20001e5c 	.word	0x20001e5c

08007014 <_getpid_r>:
 8007014:	f7f9 bdf6 	b.w	8000c04 <_getpid>

08007018 <__sread>:
 8007018:	b510      	push	{r4, lr}
 800701a:	460c      	mov	r4, r1
 800701c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007020:	f000 f89c 	bl	800715c <_read_r>
 8007024:	2800      	cmp	r0, #0
 8007026:	bfab      	itete	ge
 8007028:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800702a:	89a3      	ldrhlt	r3, [r4, #12]
 800702c:	181b      	addge	r3, r3, r0
 800702e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007032:	bfac      	ite	ge
 8007034:	6563      	strge	r3, [r4, #84]	; 0x54
 8007036:	81a3      	strhlt	r3, [r4, #12]
 8007038:	bd10      	pop	{r4, pc}

0800703a <__swrite>:
 800703a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800703e:	461f      	mov	r7, r3
 8007040:	898b      	ldrh	r3, [r1, #12]
 8007042:	05db      	lsls	r3, r3, #23
 8007044:	4605      	mov	r5, r0
 8007046:	460c      	mov	r4, r1
 8007048:	4616      	mov	r6, r2
 800704a:	d505      	bpl.n	8007058 <__swrite+0x1e>
 800704c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007050:	2302      	movs	r3, #2
 8007052:	2200      	movs	r2, #0
 8007054:	f000 f868 	bl	8007128 <_lseek_r>
 8007058:	89a3      	ldrh	r3, [r4, #12]
 800705a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800705e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007062:	81a3      	strh	r3, [r4, #12]
 8007064:	4632      	mov	r2, r6
 8007066:	463b      	mov	r3, r7
 8007068:	4628      	mov	r0, r5
 800706a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800706e:	f000 b817 	b.w	80070a0 <_write_r>

08007072 <__sseek>:
 8007072:	b510      	push	{r4, lr}
 8007074:	460c      	mov	r4, r1
 8007076:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800707a:	f000 f855 	bl	8007128 <_lseek_r>
 800707e:	1c43      	adds	r3, r0, #1
 8007080:	89a3      	ldrh	r3, [r4, #12]
 8007082:	bf15      	itete	ne
 8007084:	6560      	strne	r0, [r4, #84]	; 0x54
 8007086:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800708a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800708e:	81a3      	strheq	r3, [r4, #12]
 8007090:	bf18      	it	ne
 8007092:	81a3      	strhne	r3, [r4, #12]
 8007094:	bd10      	pop	{r4, pc}

08007096 <__sclose>:
 8007096:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800709a:	f000 b813 	b.w	80070c4 <_close_r>
	...

080070a0 <_write_r>:
 80070a0:	b538      	push	{r3, r4, r5, lr}
 80070a2:	4d07      	ldr	r5, [pc, #28]	; (80070c0 <_write_r+0x20>)
 80070a4:	4604      	mov	r4, r0
 80070a6:	4608      	mov	r0, r1
 80070a8:	4611      	mov	r1, r2
 80070aa:	2200      	movs	r2, #0
 80070ac:	602a      	str	r2, [r5, #0]
 80070ae:	461a      	mov	r2, r3
 80070b0:	f7f9 fde6 	bl	8000c80 <_write>
 80070b4:	1c43      	adds	r3, r0, #1
 80070b6:	d102      	bne.n	80070be <_write_r+0x1e>
 80070b8:	682b      	ldr	r3, [r5, #0]
 80070ba:	b103      	cbz	r3, 80070be <_write_r+0x1e>
 80070bc:	6023      	str	r3, [r4, #0]
 80070be:	bd38      	pop	{r3, r4, r5, pc}
 80070c0:	20001e5c 	.word	0x20001e5c

080070c4 <_close_r>:
 80070c4:	b538      	push	{r3, r4, r5, lr}
 80070c6:	4d06      	ldr	r5, [pc, #24]	; (80070e0 <_close_r+0x1c>)
 80070c8:	2300      	movs	r3, #0
 80070ca:	4604      	mov	r4, r0
 80070cc:	4608      	mov	r0, r1
 80070ce:	602b      	str	r3, [r5, #0]
 80070d0:	f7f9 fdf2 	bl	8000cb8 <_close>
 80070d4:	1c43      	adds	r3, r0, #1
 80070d6:	d102      	bne.n	80070de <_close_r+0x1a>
 80070d8:	682b      	ldr	r3, [r5, #0]
 80070da:	b103      	cbz	r3, 80070de <_close_r+0x1a>
 80070dc:	6023      	str	r3, [r4, #0]
 80070de:	bd38      	pop	{r3, r4, r5, pc}
 80070e0:	20001e5c 	.word	0x20001e5c

080070e4 <_fstat_r>:
 80070e4:	b538      	push	{r3, r4, r5, lr}
 80070e6:	4d07      	ldr	r5, [pc, #28]	; (8007104 <_fstat_r+0x20>)
 80070e8:	2300      	movs	r3, #0
 80070ea:	4604      	mov	r4, r0
 80070ec:	4608      	mov	r0, r1
 80070ee:	4611      	mov	r1, r2
 80070f0:	602b      	str	r3, [r5, #0]
 80070f2:	f7f9 fdec 	bl	8000cce <_fstat>
 80070f6:	1c43      	adds	r3, r0, #1
 80070f8:	d102      	bne.n	8007100 <_fstat_r+0x1c>
 80070fa:	682b      	ldr	r3, [r5, #0]
 80070fc:	b103      	cbz	r3, 8007100 <_fstat_r+0x1c>
 80070fe:	6023      	str	r3, [r4, #0]
 8007100:	bd38      	pop	{r3, r4, r5, pc}
 8007102:	bf00      	nop
 8007104:	20001e5c 	.word	0x20001e5c

08007108 <_isatty_r>:
 8007108:	b538      	push	{r3, r4, r5, lr}
 800710a:	4d06      	ldr	r5, [pc, #24]	; (8007124 <_isatty_r+0x1c>)
 800710c:	2300      	movs	r3, #0
 800710e:	4604      	mov	r4, r0
 8007110:	4608      	mov	r0, r1
 8007112:	602b      	str	r3, [r5, #0]
 8007114:	f7f9 fdea 	bl	8000cec <_isatty>
 8007118:	1c43      	adds	r3, r0, #1
 800711a:	d102      	bne.n	8007122 <_isatty_r+0x1a>
 800711c:	682b      	ldr	r3, [r5, #0]
 800711e:	b103      	cbz	r3, 8007122 <_isatty_r+0x1a>
 8007120:	6023      	str	r3, [r4, #0]
 8007122:	bd38      	pop	{r3, r4, r5, pc}
 8007124:	20001e5c 	.word	0x20001e5c

08007128 <_lseek_r>:
 8007128:	b538      	push	{r3, r4, r5, lr}
 800712a:	4d07      	ldr	r5, [pc, #28]	; (8007148 <_lseek_r+0x20>)
 800712c:	4604      	mov	r4, r0
 800712e:	4608      	mov	r0, r1
 8007130:	4611      	mov	r1, r2
 8007132:	2200      	movs	r2, #0
 8007134:	602a      	str	r2, [r5, #0]
 8007136:	461a      	mov	r2, r3
 8007138:	f7f9 fde2 	bl	8000d00 <_lseek>
 800713c:	1c43      	adds	r3, r0, #1
 800713e:	d102      	bne.n	8007146 <_lseek_r+0x1e>
 8007140:	682b      	ldr	r3, [r5, #0]
 8007142:	b103      	cbz	r3, 8007146 <_lseek_r+0x1e>
 8007144:	6023      	str	r3, [r4, #0]
 8007146:	bd38      	pop	{r3, r4, r5, pc}
 8007148:	20001e5c 	.word	0x20001e5c

0800714c <_malloc_usable_size_r>:
 800714c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007150:	1f18      	subs	r0, r3, #4
 8007152:	2b00      	cmp	r3, #0
 8007154:	bfbc      	itt	lt
 8007156:	580b      	ldrlt	r3, [r1, r0]
 8007158:	18c0      	addlt	r0, r0, r3
 800715a:	4770      	bx	lr

0800715c <_read_r>:
 800715c:	b538      	push	{r3, r4, r5, lr}
 800715e:	4d07      	ldr	r5, [pc, #28]	; (800717c <_read_r+0x20>)
 8007160:	4604      	mov	r4, r0
 8007162:	4608      	mov	r0, r1
 8007164:	4611      	mov	r1, r2
 8007166:	2200      	movs	r2, #0
 8007168:	602a      	str	r2, [r5, #0]
 800716a:	461a      	mov	r2, r3
 800716c:	f7f9 fd6b 	bl	8000c46 <_read>
 8007170:	1c43      	adds	r3, r0, #1
 8007172:	d102      	bne.n	800717a <_read_r+0x1e>
 8007174:	682b      	ldr	r3, [r5, #0]
 8007176:	b103      	cbz	r3, 800717a <_read_r+0x1e>
 8007178:	6023      	str	r3, [r4, #0]
 800717a:	bd38      	pop	{r3, r4, r5, pc}
 800717c:	20001e5c 	.word	0x20001e5c

08007180 <_init>:
 8007180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007182:	bf00      	nop
 8007184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007186:	bc08      	pop	{r3}
 8007188:	469e      	mov	lr, r3
 800718a:	4770      	bx	lr

0800718c <_fini>:
 800718c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800718e:	bf00      	nop
 8007190:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007192:	bc08      	pop	{r3}
 8007194:	469e      	mov	lr, r3
 8007196:	4770      	bx	lr
