INFO-FLOW: Workspace /scratch/whoami/lec10ex1/solution1 opened at Tue Apr 22 21:38:20 CDT 2025
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xqvu7p-flrb2104-1-i 
Execute       ap_part_info -name xqvu7p-flrb2104-1-i -data single -quiet 
Command       ap_part_info done; 2.63 sec.
Execute       ap_part_info -name xqvu7p-flrb2104-1-i -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xqvu7p:-flrb2104:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xqvu7p-flrb2104-1-i 
Execute         ap_part_info -name xqvu7p-flrb2104-1-i -data resources 
Execute         ap_part_info -name xqvu7p-flrb2104-1-i -data info 
Execute         ap_part_info -name xqvu7p-flrb2104-1-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 98520} {LUT 788160} {FF 1576320} {DSP48E 4560} {BRAM 2880} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xqvu7p-flrb2104-1-i -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xqvu7p-flrb2104-1-i'
Execute       ap_part_info -name xqvu7p-flrb2104-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 2.89 sec.
Execute     ap_part_info -data single -name xqvu7p-flrb2104-1-i 
Execute     ap_part_info -name xqvu7p-flrb2104-1-i -data resources 
Execute     ap_part_info -name xqvu7p-flrb2104-1-i -data info 
Execute     ap_part_info -name xqvu7p-flrb2104-1-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 98520} {LUT 788160} {FF 1576320} {DSP48E 4560} {BRAM 2880} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xqvu7p-flrb2104-1-i -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 3.16 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /scratch/whoami/lec10ex1_out_ref.dat 
Execute     is_xip /scratch/whoami/lec10ex1_out_ref.dat 
Execute     is_encrypted /scratch/whoami/lec10ex1_test.c 
Execute     is_xip /scratch/whoami/lec10ex1_test.c 
Execute     is_encrypted /scratch/whoami/lec10ex1.c 
Execute     is_xip /scratch/whoami/lec10ex1.c 
Execute     is_encrypted /scratch/whoami/lec10ex1.h 
Execute     is_xip /scratch/whoami/lec10ex1.h 
Execute     ap_part_info -name xqvu7p-flrb2104-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.68 sec.
Command ap_source done; error code: 1; 8.86 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /scratch/whoami/lec10ex1/solution1 opened at Tue Apr 22 21:39:07 CDT 2025
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xqvu7p-flrb2104-1-i 
Execute       ap_part_info -name xqvu7p-flrb2104-1-i -data single -quiet 
Command       ap_part_info done; 2.58 sec.
Execute       ap_part_info -name xqvu7p-flrb2104-1-i -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xqvu7p:-flrb2104:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xqvu7p-flrb2104-1-i 
Execute         ap_part_info -name xqvu7p-flrb2104-1-i -data resources 
Execute         ap_part_info -name xqvu7p-flrb2104-1-i -data info 
Execute         ap_part_info -name xqvu7p-flrb2104-1-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 98520} {LUT 788160} {FF 1576320} {DSP48E 4560} {BRAM 2880} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xqvu7p-flrb2104-1-i -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xqvu7p-flrb2104-1-i'
Execute       ap_part_info -name xqvu7p-flrb2104-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 2.82 sec.
Execute     ap_part_info -data single -name xqvu7p-flrb2104-1-i 
Execute     ap_part_info -name xqvu7p-flrb2104-1-i -data resources 
Execute     ap_part_info -name xqvu7p-flrb2104-1-i -data info 
Execute     ap_part_info -name xqvu7p-flrb2104-1-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 98520} {LUT 788160} {FF 1576320} {DSP48E 4560} {BRAM 2880} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xqvu7p-flrb2104-1-i -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 3.09 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /scratch/whoami/lec10ex1_out_ref.dat 
Execute     is_xip /scratch/whoami/lec10ex1_out_ref.dat 
Execute     is_encrypted /scratch/whoami/lec10ex1_test.c 
Execute     is_xip /scratch/whoami/lec10ex1_test.c 
Execute     is_encrypted /scratch/whoami/lec10ex1.c 
Execute     is_xip /scratch/whoami/lec10ex1.c 
Execute     is_encrypted /scratch/whoami/lec10ex1.h 
Execute     is_xip /scratch/whoami/lec10ex1.h 
Execute     ap_part_info -name xqvu7p-flrb2104-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.54 sec.
Command ap_source done; error code: 1; 8.67 sec.
Execute cleanup_all 
