V3 68
FL "C:/Work/COMET project/trunk/FPGA/LIB/V_Counter.vhd" 2018/08/19.16:09:36 P.20131013
FL "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" 2018/08/19.16:04:04 P.20131013
FL "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/lib/ISERDES_8bit.vhd" 2018/08/17.10:51:14 P.20131013
FL "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/lib/Parameters.vhd" 2018/08/19.15:38:12 P.20131013
FL "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/lib/V_Counter.vhd" 2018/08/17.13:34:37 P.20131013
FL "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" 2018/08/19.16:11:06 P.20131013
FL "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Parameters.vhd" 2018/05/01.22:41:14 P.20131013
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd 2018/08/21.11:08:35 P.20131013
EN work/Edge_Sensing 1541577208 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd \
      PB ieee/std_logic_1164 1381692176 PB work/parameters 1541577201
AR work/Edge_Sensing/Utility 1541577209 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd \
      EN work/Edge_Sensing 1541577208
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd 2018/08/23.14:03:34 P.20131013
EN work/Light_Pulser 1541577214 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB ieee/std_logic_arith 1381692177 PB ieee/MATH_REAL 1381692182 \
      PB work/parameters 1541577201
AR work/Light_Pulser/Utility 1541577215 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd \
      EN work/Light_Pulser 1541577214 CP work/V_Counter CP work/Edge_Sensing \
      CP work/SRFF
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd 2018/09/27.18:10:42 P.20131013
EN work/PhaseSW 1541577210 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB ieee/NUMERIC_STD 1381692181 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/PhaseSW/Behavioral 1541577211 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd \
      EN work/PhaseSW 1541577210 CP work/V_Counter
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd 2018/08/21.14:42:43 P.20131013
EN work/SRFF 1541577202 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/SRFF/Utility 1541577203 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd \
      EN work/SRFF 1541577202
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd 2018/08/21.11:08:35 P.20131013
EN work/V_Counter 1541577204 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB work/parameters 1541577201
AR work/V_Counter/Utility 1541577205 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd \
      EN work/V_Counter 1541577204
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/DLL.vhd 2018/08/22.14:02:11 P.20131013
EN work/DLL 1541577212 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/DLL.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/DLL/BEHAVIORAL 1541577213 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/DLL.vhd \
      EN work/DLL 1541577212 CP BUFG CP IBUFG CP DCM_ADV
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_ctrl_i.vhd 2018/08/24.11:02:18 P.20131013
EN work/adc_ctrl_i 1538027288 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_ctrl_i.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/adc_ctrl_i/Behavioral 1538027289 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_ctrl_i.vhd \
      EN work/adc_ctrl_i 1538027288 CP work/ShiftReg
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd 2018/11/07.14:49:16 P.20131013
EN work/adc_deser 1541577216 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 PB ieee/NUMERIC_STD 1381692181 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PB work/parameters 1541577201
AR work/adc_deser/Behavioral 1541577217 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd \
      EN work/adc_deser 1541577216 CP IBUFGDS CP IBUFDS CP work/ISERDES_8bit
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ClkDiv.vhd 2018/10/16.18:21:08 P.20131013
EN work/ClkDiv 1539772099 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ClkDiv.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB ieee/NUMERIC_STD 1381692181 LB UNISIM PH unisim/VCOMPONENTS 1381692182 \
      PB work/parameters 1541577201
AR work/ClkDiv/Behavioral 1539772100 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ClkDiv.vhd \
      EN work/ClkDiv 1539772099
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd 2018/08/30.11:38:17 P.20131013
EN work/FindMaxAmp 1541577218 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 \
      PB ieee/std_logic_arith 1381692177 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PB work/parameters 1541577201
AR work/FindMaxAmp/Behavioral 1541577219 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd \
      EN work/FindMaxAmp 1541577218 CP work/SRFF CP work/V_Counter
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ISERDES_8bit.vhd 2018/11/02.14:15:02 P.20131013
EN work/ISERDES_8bit 1541577206 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ISERDES_8bit.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 PB ieee/NUMERIC_STD 1381692181 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PB work/parameters 1541577201
AR work/ISERDES_8bit/Behavioral 1541577207 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ISERDES_8bit.vhd \
      EN work/ISERDES_8bit 1541577206 CP IDDR
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/Parameters.vhd 2018/09/28.11:53:59 P.20131013
PH work/parameters 1541577200 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/Parameters.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB ieee/std_logic_arith 1381692177 PB ieee/NUMERIC_STD 1381692181 \
      PB ieee/MATH_REAL 1381692182
PB work/parameters 1541577201 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/Parameters.vhd \
      PH work/parameters 1541577200
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ShiftReg.vhd 2018/09/28.18:55:28 P.20131013
EN work/ShiftReg 1541577220 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ShiftReg.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/ShiftReg/Behavioral 1541577221 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ShiftReg.vhd \
      EN work/ShiftReg 1541577220
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/V_Counter.vhd 2018/08/16.10:48:59 P.20131013
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd 2018/11/07.14:53:11 P.20131013
EN work/Main 1541577222 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 PB ieee/NUMERIC_STD 1381692181 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PB work/parameters 1541577201
AR work/Main/Behavioral 1541577223 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd \
      EN work/Main 1541577222 CP work/SRFF CP IBUFG CP IBUFGDS CP work/PhaseSW \
      CP work/DLL CP work/Light_Pulser CP work/adc_deser CP work/FindMaxAmp \
      CP IBUFDS CP work/V_Counter CP work/ShiftReg
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Parameters.vhd 2018/08/14.11:56:11 P.20131013
