
DMA_ledmatrix.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000747c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  0800761c  0800761c  0000861c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800779c  0800779c  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800779c  0800779c  0000879c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080077a4  080077a4  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077a4  080077a4  000087a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080077a8  080077a8  000087a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080077ac  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014a08  2000006c  08007818  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20014a74  08007818  00009a74  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f112  00000000  00000000  00009096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002732  00000000  00000000  000181a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e30  00000000  00000000  0001a8e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b03  00000000  00000000  0001b710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000175aa  00000000  00000000  0001c213  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012266  00000000  00000000  000337bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ef01  00000000  00000000  00045a23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d4924  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043e0  00000000  00000000  000d4968  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000d8d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007604 	.word	0x08007604

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08007604 	.word	0x08007604

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_frsub>:
 80005f8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80005fc:	e002      	b.n	8000604 <__addsf3>
 80005fe:	bf00      	nop

08000600 <__aeabi_fsub>:
 8000600:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000604 <__addsf3>:
 8000604:	0042      	lsls	r2, r0, #1
 8000606:	bf1f      	itttt	ne
 8000608:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800060c:	ea92 0f03 	teqne	r2, r3
 8000610:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000614:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000618:	d06a      	beq.n	80006f0 <__addsf3+0xec>
 800061a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800061e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000622:	bfc1      	itttt	gt
 8000624:	18d2      	addgt	r2, r2, r3
 8000626:	4041      	eorgt	r1, r0
 8000628:	4048      	eorgt	r0, r1
 800062a:	4041      	eorgt	r1, r0
 800062c:	bfb8      	it	lt
 800062e:	425b      	neglt	r3, r3
 8000630:	2b19      	cmp	r3, #25
 8000632:	bf88      	it	hi
 8000634:	4770      	bxhi	lr
 8000636:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800063a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800063e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000642:	bf18      	it	ne
 8000644:	4240      	negne	r0, r0
 8000646:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800064a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800064e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000652:	bf18      	it	ne
 8000654:	4249      	negne	r1, r1
 8000656:	ea92 0f03 	teq	r2, r3
 800065a:	d03f      	beq.n	80006dc <__addsf3+0xd8>
 800065c:	f1a2 0201 	sub.w	r2, r2, #1
 8000660:	fa41 fc03 	asr.w	ip, r1, r3
 8000664:	eb10 000c 	adds.w	r0, r0, ip
 8000668:	f1c3 0320 	rsb	r3, r3, #32
 800066c:	fa01 f103 	lsl.w	r1, r1, r3
 8000670:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000674:	d502      	bpl.n	800067c <__addsf3+0x78>
 8000676:	4249      	negs	r1, r1
 8000678:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800067c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000680:	d313      	bcc.n	80006aa <__addsf3+0xa6>
 8000682:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000686:	d306      	bcc.n	8000696 <__addsf3+0x92>
 8000688:	0840      	lsrs	r0, r0, #1
 800068a:	ea4f 0131 	mov.w	r1, r1, rrx
 800068e:	f102 0201 	add.w	r2, r2, #1
 8000692:	2afe      	cmp	r2, #254	@ 0xfe
 8000694:	d251      	bcs.n	800073a <__addsf3+0x136>
 8000696:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 800069a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800069e:	bf08      	it	eq
 80006a0:	f020 0001 	biceq.w	r0, r0, #1
 80006a4:	ea40 0003 	orr.w	r0, r0, r3
 80006a8:	4770      	bx	lr
 80006aa:	0049      	lsls	r1, r1, #1
 80006ac:	eb40 0000 	adc.w	r0, r0, r0
 80006b0:	3a01      	subs	r2, #1
 80006b2:	bf28      	it	cs
 80006b4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80006b8:	d2ed      	bcs.n	8000696 <__addsf3+0x92>
 80006ba:	fab0 fc80 	clz	ip, r0
 80006be:	f1ac 0c08 	sub.w	ip, ip, #8
 80006c2:	ebb2 020c 	subs.w	r2, r2, ip
 80006c6:	fa00 f00c 	lsl.w	r0, r0, ip
 80006ca:	bfaa      	itet	ge
 80006cc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80006d0:	4252      	neglt	r2, r2
 80006d2:	4318      	orrge	r0, r3
 80006d4:	bfbc      	itt	lt
 80006d6:	40d0      	lsrlt	r0, r2
 80006d8:	4318      	orrlt	r0, r3
 80006da:	4770      	bx	lr
 80006dc:	f092 0f00 	teq	r2, #0
 80006e0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80006e4:	bf06      	itte	eq
 80006e6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80006ea:	3201      	addeq	r2, #1
 80006ec:	3b01      	subne	r3, #1
 80006ee:	e7b5      	b.n	800065c <__addsf3+0x58>
 80006f0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006f4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80006f8:	bf18      	it	ne
 80006fa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80006fe:	d021      	beq.n	8000744 <__addsf3+0x140>
 8000700:	ea92 0f03 	teq	r2, r3
 8000704:	d004      	beq.n	8000710 <__addsf3+0x10c>
 8000706:	f092 0f00 	teq	r2, #0
 800070a:	bf08      	it	eq
 800070c:	4608      	moveq	r0, r1
 800070e:	4770      	bx	lr
 8000710:	ea90 0f01 	teq	r0, r1
 8000714:	bf1c      	itt	ne
 8000716:	2000      	movne	r0, #0
 8000718:	4770      	bxne	lr
 800071a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800071e:	d104      	bne.n	800072a <__addsf3+0x126>
 8000720:	0040      	lsls	r0, r0, #1
 8000722:	bf28      	it	cs
 8000724:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000728:	4770      	bx	lr
 800072a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800072e:	bf3c      	itt	cc
 8000730:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000734:	4770      	bxcc	lr
 8000736:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800073a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800073e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000742:	4770      	bx	lr
 8000744:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000748:	bf16      	itet	ne
 800074a:	4608      	movne	r0, r1
 800074c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000750:	4601      	movne	r1, r0
 8000752:	0242      	lsls	r2, r0, #9
 8000754:	bf06      	itte	eq
 8000756:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800075a:	ea90 0f01 	teqeq	r0, r1
 800075e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000762:	4770      	bx	lr

08000764 <__aeabi_ui2f>:
 8000764:	f04f 0300 	mov.w	r3, #0
 8000768:	e004      	b.n	8000774 <__aeabi_i2f+0x8>
 800076a:	bf00      	nop

0800076c <__aeabi_i2f>:
 800076c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000770:	bf48      	it	mi
 8000772:	4240      	negmi	r0, r0
 8000774:	ea5f 0c00 	movs.w	ip, r0
 8000778:	bf08      	it	eq
 800077a:	4770      	bxeq	lr
 800077c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000780:	4601      	mov	r1, r0
 8000782:	f04f 0000 	mov.w	r0, #0
 8000786:	e01c      	b.n	80007c2 <__aeabi_l2f+0x2a>

08000788 <__aeabi_ul2f>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	f04f 0300 	mov.w	r3, #0
 8000794:	e00a      	b.n	80007ac <__aeabi_l2f+0x14>
 8000796:	bf00      	nop

08000798 <__aeabi_l2f>:
 8000798:	ea50 0201 	orrs.w	r2, r0, r1
 800079c:	bf08      	it	eq
 800079e:	4770      	bxeq	lr
 80007a0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80007a4:	d502      	bpl.n	80007ac <__aeabi_l2f+0x14>
 80007a6:	4240      	negs	r0, r0
 80007a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007ac:	ea5f 0c01 	movs.w	ip, r1
 80007b0:	bf02      	ittt	eq
 80007b2:	4684      	moveq	ip, r0
 80007b4:	4601      	moveq	r1, r0
 80007b6:	2000      	moveq	r0, #0
 80007b8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80007bc:	bf08      	it	eq
 80007be:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80007c2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80007c6:	fabc f28c 	clz	r2, ip
 80007ca:	3a08      	subs	r2, #8
 80007cc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80007d0:	db10      	blt.n	80007f4 <__aeabi_l2f+0x5c>
 80007d2:	fa01 fc02 	lsl.w	ip, r1, r2
 80007d6:	4463      	add	r3, ip
 80007d8:	fa00 fc02 	lsl.w	ip, r0, r2
 80007dc:	f1c2 0220 	rsb	r2, r2, #32
 80007e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80007e4:	fa20 f202 	lsr.w	r2, r0, r2
 80007e8:	eb43 0002 	adc.w	r0, r3, r2
 80007ec:	bf08      	it	eq
 80007ee:	f020 0001 	biceq.w	r0, r0, #1
 80007f2:	4770      	bx	lr
 80007f4:	f102 0220 	add.w	r2, r2, #32
 80007f8:	fa01 fc02 	lsl.w	ip, r1, r2
 80007fc:	f1c2 0220 	rsb	r2, r2, #32
 8000800:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000804:	fa21 f202 	lsr.w	r2, r1, r2
 8000808:	eb43 0002 	adc.w	r0, r3, r2
 800080c:	bf08      	it	eq
 800080e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000812:	4770      	bx	lr

08000814 <__aeabi_fmul>:
 8000814:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000818:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800081c:	bf1e      	ittt	ne
 800081e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000822:	ea92 0f0c 	teqne	r2, ip
 8000826:	ea93 0f0c 	teqne	r3, ip
 800082a:	d06f      	beq.n	800090c <__aeabi_fmul+0xf8>
 800082c:	441a      	add	r2, r3
 800082e:	ea80 0c01 	eor.w	ip, r0, r1
 8000832:	0240      	lsls	r0, r0, #9
 8000834:	bf18      	it	ne
 8000836:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800083a:	d01e      	beq.n	800087a <__aeabi_fmul+0x66>
 800083c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000840:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000844:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000848:	fba0 3101 	umull	r3, r1, r0, r1
 800084c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000850:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000854:	bf3e      	ittt	cc
 8000856:	0049      	lslcc	r1, r1, #1
 8000858:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800085c:	005b      	lslcc	r3, r3, #1
 800085e:	ea40 0001 	orr.w	r0, r0, r1
 8000862:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000866:	2afd      	cmp	r2, #253	@ 0xfd
 8000868:	d81d      	bhi.n	80008a6 <__aeabi_fmul+0x92>
 800086a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800086e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000872:	bf08      	it	eq
 8000874:	f020 0001 	biceq.w	r0, r0, #1
 8000878:	4770      	bx	lr
 800087a:	f090 0f00 	teq	r0, #0
 800087e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000882:	bf08      	it	eq
 8000884:	0249      	lsleq	r1, r1, #9
 8000886:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800088a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800088e:	3a7f      	subs	r2, #127	@ 0x7f
 8000890:	bfc2      	ittt	gt
 8000892:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000896:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800089a:	4770      	bxgt	lr
 800089c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80008a0:	f04f 0300 	mov.w	r3, #0
 80008a4:	3a01      	subs	r2, #1
 80008a6:	dc5d      	bgt.n	8000964 <__aeabi_fmul+0x150>
 80008a8:	f112 0f19 	cmn.w	r2, #25
 80008ac:	bfdc      	itt	le
 80008ae:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80008b2:	4770      	bxle	lr
 80008b4:	f1c2 0200 	rsb	r2, r2, #0
 80008b8:	0041      	lsls	r1, r0, #1
 80008ba:	fa21 f102 	lsr.w	r1, r1, r2
 80008be:	f1c2 0220 	rsb	r2, r2, #32
 80008c2:	fa00 fc02 	lsl.w	ip, r0, r2
 80008c6:	ea5f 0031 	movs.w	r0, r1, rrx
 80008ca:	f140 0000 	adc.w	r0, r0, #0
 80008ce:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80008d2:	bf08      	it	eq
 80008d4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80008d8:	4770      	bx	lr
 80008da:	f092 0f00 	teq	r2, #0
 80008de:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80008e2:	bf02      	ittt	eq
 80008e4:	0040      	lsleq	r0, r0, #1
 80008e6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80008ea:	3a01      	subeq	r2, #1
 80008ec:	d0f9      	beq.n	80008e2 <__aeabi_fmul+0xce>
 80008ee:	ea40 000c 	orr.w	r0, r0, ip
 80008f2:	f093 0f00 	teq	r3, #0
 80008f6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80008fa:	bf02      	ittt	eq
 80008fc:	0049      	lsleq	r1, r1, #1
 80008fe:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000902:	3b01      	subeq	r3, #1
 8000904:	d0f9      	beq.n	80008fa <__aeabi_fmul+0xe6>
 8000906:	ea41 010c 	orr.w	r1, r1, ip
 800090a:	e78f      	b.n	800082c <__aeabi_fmul+0x18>
 800090c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000910:	ea92 0f0c 	teq	r2, ip
 8000914:	bf18      	it	ne
 8000916:	ea93 0f0c 	teqne	r3, ip
 800091a:	d00a      	beq.n	8000932 <__aeabi_fmul+0x11e>
 800091c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000920:	bf18      	it	ne
 8000922:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000926:	d1d8      	bne.n	80008da <__aeabi_fmul+0xc6>
 8000928:	ea80 0001 	eor.w	r0, r0, r1
 800092c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000930:	4770      	bx	lr
 8000932:	f090 0f00 	teq	r0, #0
 8000936:	bf17      	itett	ne
 8000938:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 800093c:	4608      	moveq	r0, r1
 800093e:	f091 0f00 	teqne	r1, #0
 8000942:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000946:	d014      	beq.n	8000972 <__aeabi_fmul+0x15e>
 8000948:	ea92 0f0c 	teq	r2, ip
 800094c:	d101      	bne.n	8000952 <__aeabi_fmul+0x13e>
 800094e:	0242      	lsls	r2, r0, #9
 8000950:	d10f      	bne.n	8000972 <__aeabi_fmul+0x15e>
 8000952:	ea93 0f0c 	teq	r3, ip
 8000956:	d103      	bne.n	8000960 <__aeabi_fmul+0x14c>
 8000958:	024b      	lsls	r3, r1, #9
 800095a:	bf18      	it	ne
 800095c:	4608      	movne	r0, r1
 800095e:	d108      	bne.n	8000972 <__aeabi_fmul+0x15e>
 8000960:	ea80 0001 	eor.w	r0, r0, r1
 8000964:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000968:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800096c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000970:	4770      	bx	lr
 8000972:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000976:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 800097a:	4770      	bx	lr

0800097c <__aeabi_fdiv>:
 800097c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000980:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000984:	bf1e      	ittt	ne
 8000986:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800098a:	ea92 0f0c 	teqne	r2, ip
 800098e:	ea93 0f0c 	teqne	r3, ip
 8000992:	d069      	beq.n	8000a68 <__aeabi_fdiv+0xec>
 8000994:	eba2 0203 	sub.w	r2, r2, r3
 8000998:	ea80 0c01 	eor.w	ip, r0, r1
 800099c:	0249      	lsls	r1, r1, #9
 800099e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80009a2:	d037      	beq.n	8000a14 <__aeabi_fdiv+0x98>
 80009a4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80009a8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80009ac:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80009b0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80009b4:	428b      	cmp	r3, r1
 80009b6:	bf38      	it	cc
 80009b8:	005b      	lslcc	r3, r3, #1
 80009ba:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 80009be:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 80009c2:	428b      	cmp	r3, r1
 80009c4:	bf24      	itt	cs
 80009c6:	1a5b      	subcs	r3, r3, r1
 80009c8:	ea40 000c 	orrcs.w	r0, r0, ip
 80009cc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80009d0:	bf24      	itt	cs
 80009d2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80009d6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009da:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80009de:	bf24      	itt	cs
 80009e0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80009e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009e8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80009ec:	bf24      	itt	cs
 80009ee:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80009f2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009f6:	011b      	lsls	r3, r3, #4
 80009f8:	bf18      	it	ne
 80009fa:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80009fe:	d1e0      	bne.n	80009c2 <__aeabi_fdiv+0x46>
 8000a00:	2afd      	cmp	r2, #253	@ 0xfd
 8000a02:	f63f af50 	bhi.w	80008a6 <__aeabi_fmul+0x92>
 8000a06:	428b      	cmp	r3, r1
 8000a08:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a0c:	bf08      	it	eq
 8000a0e:	f020 0001 	biceq.w	r0, r0, #1
 8000a12:	4770      	bx	lr
 8000a14:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000a18:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a1c:	327f      	adds	r2, #127	@ 0x7f
 8000a1e:	bfc2      	ittt	gt
 8000a20:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000a24:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a28:	4770      	bxgt	lr
 8000a2a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a2e:	f04f 0300 	mov.w	r3, #0
 8000a32:	3a01      	subs	r2, #1
 8000a34:	e737      	b.n	80008a6 <__aeabi_fmul+0x92>
 8000a36:	f092 0f00 	teq	r2, #0
 8000a3a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000a3e:	bf02      	ittt	eq
 8000a40:	0040      	lsleq	r0, r0, #1
 8000a42:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000a46:	3a01      	subeq	r2, #1
 8000a48:	d0f9      	beq.n	8000a3e <__aeabi_fdiv+0xc2>
 8000a4a:	ea40 000c 	orr.w	r0, r0, ip
 8000a4e:	f093 0f00 	teq	r3, #0
 8000a52:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a56:	bf02      	ittt	eq
 8000a58:	0049      	lsleq	r1, r1, #1
 8000a5a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000a5e:	3b01      	subeq	r3, #1
 8000a60:	d0f9      	beq.n	8000a56 <__aeabi_fdiv+0xda>
 8000a62:	ea41 010c 	orr.w	r1, r1, ip
 8000a66:	e795      	b.n	8000994 <__aeabi_fdiv+0x18>
 8000a68:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a6c:	ea92 0f0c 	teq	r2, ip
 8000a70:	d108      	bne.n	8000a84 <__aeabi_fdiv+0x108>
 8000a72:	0242      	lsls	r2, r0, #9
 8000a74:	f47f af7d 	bne.w	8000972 <__aeabi_fmul+0x15e>
 8000a78:	ea93 0f0c 	teq	r3, ip
 8000a7c:	f47f af70 	bne.w	8000960 <__aeabi_fmul+0x14c>
 8000a80:	4608      	mov	r0, r1
 8000a82:	e776      	b.n	8000972 <__aeabi_fmul+0x15e>
 8000a84:	ea93 0f0c 	teq	r3, ip
 8000a88:	d104      	bne.n	8000a94 <__aeabi_fdiv+0x118>
 8000a8a:	024b      	lsls	r3, r1, #9
 8000a8c:	f43f af4c 	beq.w	8000928 <__aeabi_fmul+0x114>
 8000a90:	4608      	mov	r0, r1
 8000a92:	e76e      	b.n	8000972 <__aeabi_fmul+0x15e>
 8000a94:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000a98:	bf18      	it	ne
 8000a9a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000a9e:	d1ca      	bne.n	8000a36 <__aeabi_fdiv+0xba>
 8000aa0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000aa4:	f47f af5c 	bne.w	8000960 <__aeabi_fmul+0x14c>
 8000aa8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000aac:	f47f af3c 	bne.w	8000928 <__aeabi_fmul+0x114>
 8000ab0:	e75f      	b.n	8000972 <__aeabi_fmul+0x15e>
 8000ab2:	bf00      	nop

08000ab4 <__gesf2>:
 8000ab4:	f04f 3cff 	mov.w	ip, #4294967295
 8000ab8:	e006      	b.n	8000ac8 <__cmpsf2+0x4>
 8000aba:	bf00      	nop

08000abc <__lesf2>:
 8000abc:	f04f 0c01 	mov.w	ip, #1
 8000ac0:	e002      	b.n	8000ac8 <__cmpsf2+0x4>
 8000ac2:	bf00      	nop

08000ac4 <__cmpsf2>:
 8000ac4:	f04f 0c01 	mov.w	ip, #1
 8000ac8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000acc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ad0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ad4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ad8:	bf18      	it	ne
 8000ada:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ade:	d011      	beq.n	8000b04 <__cmpsf2+0x40>
 8000ae0:	b001      	add	sp, #4
 8000ae2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ae6:	bf18      	it	ne
 8000ae8:	ea90 0f01 	teqne	r0, r1
 8000aec:	bf58      	it	pl
 8000aee:	ebb2 0003 	subspl.w	r0, r2, r3
 8000af2:	bf88      	it	hi
 8000af4:	17c8      	asrhi	r0, r1, #31
 8000af6:	bf38      	it	cc
 8000af8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000afc:	bf18      	it	ne
 8000afe:	f040 0001 	orrne.w	r0, r0, #1
 8000b02:	4770      	bx	lr
 8000b04:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b08:	d102      	bne.n	8000b10 <__cmpsf2+0x4c>
 8000b0a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000b0e:	d105      	bne.n	8000b1c <__cmpsf2+0x58>
 8000b10:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000b14:	d1e4      	bne.n	8000ae0 <__cmpsf2+0x1c>
 8000b16:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000b1a:	d0e1      	beq.n	8000ae0 <__cmpsf2+0x1c>
 8000b1c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop

08000b24 <__aeabi_cfrcmple>:
 8000b24:	4684      	mov	ip, r0
 8000b26:	4608      	mov	r0, r1
 8000b28:	4661      	mov	r1, ip
 8000b2a:	e7ff      	b.n	8000b2c <__aeabi_cfcmpeq>

08000b2c <__aeabi_cfcmpeq>:
 8000b2c:	b50f      	push	{r0, r1, r2, r3, lr}
 8000b2e:	f7ff ffc9 	bl	8000ac4 <__cmpsf2>
 8000b32:	2800      	cmp	r0, #0
 8000b34:	bf48      	it	mi
 8000b36:	f110 0f00 	cmnmi.w	r0, #0
 8000b3a:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000b3c <__aeabi_fcmpeq>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff fff4 	bl	8000b2c <__aeabi_cfcmpeq>
 8000b44:	bf0c      	ite	eq
 8000b46:	2001      	moveq	r0, #1
 8000b48:	2000      	movne	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_fcmplt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffea 	bl	8000b2c <__aeabi_cfcmpeq>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_fcmple>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffe0 	bl	8000b2c <__aeabi_cfcmpeq>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_fcmpge>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffd2 	bl	8000b24 <__aeabi_cfrcmple>
 8000b80:	bf94      	ite	ls
 8000b82:	2001      	movls	r0, #1
 8000b84:	2000      	movhi	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_fcmpgt>:
 8000b8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b90:	f7ff ffc8 	bl	8000b24 <__aeabi_cfrcmple>
 8000b94:	bf34      	ite	cc
 8000b96:	2001      	movcc	r0, #1
 8000b98:	2000      	movcs	r0, #0
 8000b9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_fcmpun>:
 8000ba0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ba4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ba8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bac:	d102      	bne.n	8000bb4 <__aeabi_fcmpun+0x14>
 8000bae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000bb2:	d108      	bne.n	8000bc6 <__aeabi_fcmpun+0x26>
 8000bb4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000bb8:	d102      	bne.n	8000bc0 <__aeabi_fcmpun+0x20>
 8000bba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000bbe:	d102      	bne.n	8000bc6 <__aeabi_fcmpun+0x26>
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	f04f 0001 	mov.w	r0, #1
 8000bca:	4770      	bx	lr

08000bcc <__aeabi_f2iz>:
 8000bcc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000bd0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000bd4:	d30f      	bcc.n	8000bf6 <__aeabi_f2iz+0x2a>
 8000bd6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000bda:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000bde:	d90d      	bls.n	8000bfc <__aeabi_f2iz+0x30>
 8000be0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000be4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be8:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000bec:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf0:	bf18      	it	ne
 8000bf2:	4240      	negne	r0, r0
 8000bf4:	4770      	bx	lr
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	4770      	bx	lr
 8000bfc:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000c00:	d101      	bne.n	8000c06 <__aeabi_f2iz+0x3a>
 8000c02:	0242      	lsls	r2, r0, #9
 8000c04:	d105      	bne.n	8000c12 <__aeabi_f2iz+0x46>
 8000c06:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000c0a:	bf08      	it	eq
 8000c0c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b988 	b.w	8000f40 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	468e      	mov	lr, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	4688      	mov	r8, r1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d14a      	bne.n	8000cee <__udivmoddi4+0xa6>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4617      	mov	r7, r2
 8000c5c:	d962      	bls.n	8000d24 <__udivmoddi4+0xdc>
 8000c5e:	fab2 f682 	clz	r6, r2
 8000c62:	b14e      	cbz	r6, 8000c78 <__udivmoddi4+0x30>
 8000c64:	f1c6 0320 	rsb	r3, r6, #32
 8000c68:	fa01 f806 	lsl.w	r8, r1, r6
 8000c6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c70:	40b7      	lsls	r7, r6
 8000c72:	ea43 0808 	orr.w	r8, r3, r8
 8000c76:	40b4      	lsls	r4, r6
 8000c78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7c:	fa1f fc87 	uxth.w	ip, r7
 8000c80:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c84:	0c23      	lsrs	r3, r4, #16
 8000c86:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c8a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c8e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0x62>
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c9c:	f080 80ea 	bcs.w	8000e74 <__udivmoddi4+0x22c>
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	f240 80e7 	bls.w	8000e74 <__udivmoddi4+0x22c>
 8000ca6:	3902      	subs	r1, #2
 8000ca8:	443b      	add	r3, r7
 8000caa:	1a9a      	subs	r2, r3, r2
 8000cac:	b2a3      	uxth	r3, r4
 8000cae:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cb2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cba:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cbe:	459c      	cmp	ip, r3
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0x8e>
 8000cc2:	18fb      	adds	r3, r7, r3
 8000cc4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cc8:	f080 80d6 	bcs.w	8000e78 <__udivmoddi4+0x230>
 8000ccc:	459c      	cmp	ip, r3
 8000cce:	f240 80d3 	bls.w	8000e78 <__udivmoddi4+0x230>
 8000cd2:	443b      	add	r3, r7
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cda:	eba3 030c 	sub.w	r3, r3, ip
 8000cde:	2100      	movs	r1, #0
 8000ce0:	b11d      	cbz	r5, 8000cea <__udivmoddi4+0xa2>
 8000ce2:	40f3      	lsrs	r3, r6
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d905      	bls.n	8000cfe <__udivmoddi4+0xb6>
 8000cf2:	b10d      	cbz	r5, 8000cf8 <__udivmoddi4+0xb0>
 8000cf4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4608      	mov	r0, r1
 8000cfc:	e7f5      	b.n	8000cea <__udivmoddi4+0xa2>
 8000cfe:	fab3 f183 	clz	r1, r3
 8000d02:	2900      	cmp	r1, #0
 8000d04:	d146      	bne.n	8000d94 <__udivmoddi4+0x14c>
 8000d06:	4573      	cmp	r3, lr
 8000d08:	d302      	bcc.n	8000d10 <__udivmoddi4+0xc8>
 8000d0a:	4282      	cmp	r2, r0
 8000d0c:	f200 8105 	bhi.w	8000f1a <__udivmoddi4+0x2d2>
 8000d10:	1a84      	subs	r4, r0, r2
 8000d12:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d16:	2001      	movs	r0, #1
 8000d18:	4690      	mov	r8, r2
 8000d1a:	2d00      	cmp	r5, #0
 8000d1c:	d0e5      	beq.n	8000cea <__udivmoddi4+0xa2>
 8000d1e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d22:	e7e2      	b.n	8000cea <__udivmoddi4+0xa2>
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	f000 8090 	beq.w	8000e4a <__udivmoddi4+0x202>
 8000d2a:	fab2 f682 	clz	r6, r2
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	f040 80a4 	bne.w	8000e7c <__udivmoddi4+0x234>
 8000d34:	1a8a      	subs	r2, r1, r2
 8000d36:	0c03      	lsrs	r3, r0, #16
 8000d38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3c:	b280      	uxth	r0, r0
 8000d3e:	b2bc      	uxth	r4, r7
 8000d40:	2101      	movs	r1, #1
 8000d42:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d46:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d4e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d907      	bls.n	8000d66 <__udivmoddi4+0x11e>
 8000d56:	18fb      	adds	r3, r7, r3
 8000d58:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x11c>
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	f200 80e0 	bhi.w	8000f24 <__udivmoddi4+0x2dc>
 8000d64:	46c4      	mov	ip, r8
 8000d66:	1a9b      	subs	r3, r3, r2
 8000d68:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d6c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d70:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d74:	fb02 f404 	mul.w	r4, r2, r4
 8000d78:	429c      	cmp	r4, r3
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x144>
 8000d7c:	18fb      	adds	r3, r7, r3
 8000d7e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x142>
 8000d84:	429c      	cmp	r4, r3
 8000d86:	f200 80ca 	bhi.w	8000f1e <__udivmoddi4+0x2d6>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	1b1b      	subs	r3, r3, r4
 8000d8e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d92:	e7a5      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000d94:	f1c1 0620 	rsb	r6, r1, #32
 8000d98:	408b      	lsls	r3, r1
 8000d9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d9e:	431f      	orrs	r7, r3
 8000da0:	fa0e f401 	lsl.w	r4, lr, r1
 8000da4:	fa20 f306 	lsr.w	r3, r0, r6
 8000da8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000db0:	4323      	orrs	r3, r4
 8000db2:	fa00 f801 	lsl.w	r8, r0, r1
 8000db6:	fa1f fc87 	uxth.w	ip, r7
 8000dba:	fbbe f0f9 	udiv	r0, lr, r9
 8000dbe:	0c1c      	lsrs	r4, r3, #16
 8000dc0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dc4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dc8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd2:	d909      	bls.n	8000de8 <__udivmoddi4+0x1a0>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dda:	f080 809c 	bcs.w	8000f16 <__udivmoddi4+0x2ce>
 8000dde:	45a6      	cmp	lr, r4
 8000de0:	f240 8099 	bls.w	8000f16 <__udivmoddi4+0x2ce>
 8000de4:	3802      	subs	r0, #2
 8000de6:	443c      	add	r4, r7
 8000de8:	eba4 040e 	sub.w	r4, r4, lr
 8000dec:	fa1f fe83 	uxth.w	lr, r3
 8000df0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df4:	fb09 4413 	mls	r4, r9, r3, r4
 8000df8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dfc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e00:	45a4      	cmp	ip, r4
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x1ce>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e0a:	f080 8082 	bcs.w	8000f12 <__udivmoddi4+0x2ca>
 8000e0e:	45a4      	cmp	ip, r4
 8000e10:	d97f      	bls.n	8000f12 <__udivmoddi4+0x2ca>
 8000e12:	3b02      	subs	r3, #2
 8000e14:	443c      	add	r4, r7
 8000e16:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e1a:	eba4 040c 	sub.w	r4, r4, ip
 8000e1e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e22:	4564      	cmp	r4, ip
 8000e24:	4673      	mov	r3, lr
 8000e26:	46e1      	mov	r9, ip
 8000e28:	d362      	bcc.n	8000ef0 <__udivmoddi4+0x2a8>
 8000e2a:	d05f      	beq.n	8000eec <__udivmoddi4+0x2a4>
 8000e2c:	b15d      	cbz	r5, 8000e46 <__udivmoddi4+0x1fe>
 8000e2e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e32:	eb64 0409 	sbc.w	r4, r4, r9
 8000e36:	fa04 f606 	lsl.w	r6, r4, r6
 8000e3a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e3e:	431e      	orrs	r6, r3
 8000e40:	40cc      	lsrs	r4, r1
 8000e42:	e9c5 6400 	strd	r6, r4, [r5]
 8000e46:	2100      	movs	r1, #0
 8000e48:	e74f      	b.n	8000cea <__udivmoddi4+0xa2>
 8000e4a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e4e:	0c01      	lsrs	r1, r0, #16
 8000e50:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e54:	b280      	uxth	r0, r0
 8000e56:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e5a:	463b      	mov	r3, r7
 8000e5c:	4638      	mov	r0, r7
 8000e5e:	463c      	mov	r4, r7
 8000e60:	46b8      	mov	r8, r7
 8000e62:	46be      	mov	lr, r7
 8000e64:	2620      	movs	r6, #32
 8000e66:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e6a:	eba2 0208 	sub.w	r2, r2, r8
 8000e6e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e72:	e766      	b.n	8000d42 <__udivmoddi4+0xfa>
 8000e74:	4601      	mov	r1, r0
 8000e76:	e718      	b.n	8000caa <__udivmoddi4+0x62>
 8000e78:	4610      	mov	r0, r2
 8000e7a:	e72c      	b.n	8000cd6 <__udivmoddi4+0x8e>
 8000e7c:	f1c6 0220 	rsb	r2, r6, #32
 8000e80:	fa2e f302 	lsr.w	r3, lr, r2
 8000e84:	40b7      	lsls	r7, r6
 8000e86:	40b1      	lsls	r1, r6
 8000e88:	fa20 f202 	lsr.w	r2, r0, r2
 8000e8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e90:	430a      	orrs	r2, r1
 8000e92:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e96:	b2bc      	uxth	r4, r7
 8000e98:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e9c:	0c11      	lsrs	r1, r2, #16
 8000e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea2:	fb08 f904 	mul.w	r9, r8, r4
 8000ea6:	40b0      	lsls	r0, r6
 8000ea8:	4589      	cmp	r9, r1
 8000eaa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eae:	b280      	uxth	r0, r0
 8000eb0:	d93e      	bls.n	8000f30 <__udivmoddi4+0x2e8>
 8000eb2:	1879      	adds	r1, r7, r1
 8000eb4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000eb8:	d201      	bcs.n	8000ebe <__udivmoddi4+0x276>
 8000eba:	4589      	cmp	r9, r1
 8000ebc:	d81f      	bhi.n	8000efe <__udivmoddi4+0x2b6>
 8000ebe:	eba1 0109 	sub.w	r1, r1, r9
 8000ec2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec6:	fb09 f804 	mul.w	r8, r9, r4
 8000eca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ece:	b292      	uxth	r2, r2
 8000ed0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ed4:	4542      	cmp	r2, r8
 8000ed6:	d229      	bcs.n	8000f2c <__udivmoddi4+0x2e4>
 8000ed8:	18ba      	adds	r2, r7, r2
 8000eda:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ede:	d2c4      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee0:	4542      	cmp	r2, r8
 8000ee2:	d2c2      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ee8:	443a      	add	r2, r7
 8000eea:	e7be      	b.n	8000e6a <__udivmoddi4+0x222>
 8000eec:	45f0      	cmp	r8, lr
 8000eee:	d29d      	bcs.n	8000e2c <__udivmoddi4+0x1e4>
 8000ef0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ef4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ef8:	3801      	subs	r0, #1
 8000efa:	46e1      	mov	r9, ip
 8000efc:	e796      	b.n	8000e2c <__udivmoddi4+0x1e4>
 8000efe:	eba7 0909 	sub.w	r9, r7, r9
 8000f02:	4449      	add	r1, r9
 8000f04:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f08:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0c:	fb09 f804 	mul.w	r8, r9, r4
 8000f10:	e7db      	b.n	8000eca <__udivmoddi4+0x282>
 8000f12:	4673      	mov	r3, lr
 8000f14:	e77f      	b.n	8000e16 <__udivmoddi4+0x1ce>
 8000f16:	4650      	mov	r0, sl
 8000f18:	e766      	b.n	8000de8 <__udivmoddi4+0x1a0>
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	e6fd      	b.n	8000d1a <__udivmoddi4+0xd2>
 8000f1e:	443b      	add	r3, r7
 8000f20:	3a02      	subs	r2, #2
 8000f22:	e733      	b.n	8000d8c <__udivmoddi4+0x144>
 8000f24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f28:	443b      	add	r3, r7
 8000f2a:	e71c      	b.n	8000d66 <__udivmoddi4+0x11e>
 8000f2c:	4649      	mov	r1, r9
 8000f2e:	e79c      	b.n	8000e6a <__udivmoddi4+0x222>
 8000f30:	eba1 0109 	sub.w	r1, r1, r9
 8000f34:	46c4      	mov	ip, r8
 8000f36:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3a:	fb09 f804 	mul.w	r8, r9, r4
 8000f3e:	e7c4      	b.n	8000eca <__udivmoddi4+0x282>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <anim_init_rainbow>:
    paint_checker_scroll(fb1, s_tile, s_scroll+1);
}

void anim_init_rainbow(uint8_t hue_step_per_step, uint32_t frames_per_step,
                       uint32_t *fb0, uint32_t *fb1)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60b9      	str	r1, [r7, #8]
 8000f4c:	607a      	str	r2, [r7, #4]
 8000f4e:	603b      	str	r3, [r7, #0]
 8000f50:	4603      	mov	r3, r0
 8000f52:	73fb      	strb	r3, [r7, #15]
    s_mode = ANIM_RAINBOW_SCROLL;
 8000f54:	4b16      	ldr	r3, [pc, #88]	@ (8000fb0 <anim_init_rainbow+0x6c>)
 8000f56:	2201      	movs	r2, #1
 8000f58:	701a      	strb	r2, [r3, #0]
    s_hue_step = (hue_step_per_step == 0) ? 1 : hue_step_per_step;
 8000f5a:	7bfb      	ldrb	r3, [r7, #15]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <anim_init_rainbow+0x20>
 8000f60:	7bfb      	ldrb	r3, [r7, #15]
 8000f62:	e000      	b.n	8000f66 <anim_init_rainbow+0x22>
 8000f64:	2301      	movs	r3, #1
 8000f66:	4a13      	ldr	r2, [pc, #76]	@ (8000fb4 <anim_init_rainbow+0x70>)
 8000f68:	7013      	strb	r3, [r2, #0]
    s_frames_per_step = frames_per_step ? frames_per_step : 1;
 8000f6a:	68bb      	ldr	r3, [r7, #8]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <anim_init_rainbow+0x30>
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	e000      	b.n	8000f76 <anim_init_rainbow+0x32>
 8000f74:	2301      	movs	r3, #1
 8000f76:	4a10      	ldr	r2, [pc, #64]	@ (8000fb8 <anim_init_rainbow+0x74>)
 8000f78:	6013      	str	r3, [r2, #0]
    s_step = 0;
 8000f7a:	4b10      	ldr	r3, [pc, #64]	@ (8000fbc <anim_init_rainbow+0x78>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
    s_phase = 0;
 8000f80:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc0 <anim_init_rainbow+0x7c>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	801a      	strh	r2, [r3, #0]

    //    
    paint_rainbow_scroll(fb0, s_phase);
 8000f86:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc0 <anim_init_rainbow+0x7c>)
 8000f88:	881b      	ldrh	r3, [r3, #0]
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f000 ff45 	bl	8001e1c <paint_rainbow_scroll>
    paint_rainbow_scroll(fb1, s_phase + s_hue_step);
 8000f92:	4b08      	ldr	r3, [pc, #32]	@ (8000fb4 <anim_init_rainbow+0x70>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	461a      	mov	r2, r3
 8000f98:	4b09      	ldr	r3, [pc, #36]	@ (8000fc0 <anim_init_rainbow+0x7c>)
 8000f9a:	881b      	ldrh	r3, [r3, #0]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	b29b      	uxth	r3, r3
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	6838      	ldr	r0, [r7, #0]
 8000fa4:	f000 ff3a 	bl	8001e1c <paint_rainbow_scroll>
}
 8000fa8:	bf00      	nop
 8000faa:	3710      	adds	r7, #16
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20000088 	.word	0x20000088
 8000fb4:	20000005 	.word	0x20000005
 8000fb8:	20000000 	.word	0x20000000
 8000fbc:	2000008c 	.word	0x2000008c
 8000fc0:	20000094 	.word	0x20000094

08000fc4 <anim_service>:

void anim_service(uint32_t *fb0, uint32_t *fb1)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	6039      	str	r1, [r7, #0]
    if (!led_dma_take_vsync()) return;  //   
 8000fce:	f000 fac9 	bl	8001564 <led_dma_take_vsync>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	f083 0301 	eor.w	r3, r3, #1
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d175      	bne.n	80010ca <anim_service+0x106>

    s_step++;
 8000fde:	4b3f      	ldr	r3, [pc, #252]	@ (80010dc <anim_service+0x118>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	4a3d      	ldr	r2, [pc, #244]	@ (80010dc <anim_service+0x118>)
 8000fe6:	6013      	str	r3, [r2, #0]
    bool advance = ((s_step % s_frames_per_step) == 0);
 8000fe8:	4b3c      	ldr	r3, [pc, #240]	@ (80010dc <anim_service+0x118>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a3c      	ldr	r2, [pc, #240]	@ (80010e0 <anim_service+0x11c>)
 8000fee:	6812      	ldr	r2, [r2, #0]
 8000ff0:	fbb3 f1f2 	udiv	r1, r3, r2
 8000ff4:	fb01 f202 	mul.w	r2, r1, r2
 8000ff8:	1a9b      	subs	r3, r3, r2
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	bf0c      	ite	eq
 8000ffe:	2301      	moveq	r3, #1
 8001000:	2300      	movne	r3, #0
 8001002:	73fb      	strb	r3, [r7, #15]

    switch (s_mode) {
 8001004:	4b37      	ldr	r3, [pc, #220]	@ (80010e4 <anim_service+0x120>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d002      	beq.n	8001012 <anim_service+0x4e>
 800100c:	2b01      	cmp	r3, #1
 800100e:	d02c      	beq.n	800106a <anim_service+0xa6>
 8001010:	e060      	b.n	80010d4 <anim_service+0x110>
    case ANIM_CHECKER_SCROLL:
        if (advance) s_scroll++;
 8001012:	7bfb      	ldrb	r3, [r7, #15]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d004      	beq.n	8001022 <anim_service+0x5e>
 8001018:	4b33      	ldr	r3, [pc, #204]	@ (80010e8 <anim_service+0x124>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	3301      	adds	r3, #1
 800101e:	4a32      	ldr	r2, [pc, #200]	@ (80010e8 <anim_service+0x124>)
 8001020:	6013      	str	r3, [r2, #0]
        if (led_dma_is_mem_free(LED_MEM0)) {
 8001022:	2000      	movs	r0, #0
 8001024:	f000 f9fe 	bl	8001424 <led_dma_is_mem_free>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d00a      	beq.n	8001044 <anim_service+0x80>
            paint_checker_scroll(fb0, s_tile, s_scroll);
 800102e:	4b2f      	ldr	r3, [pc, #188]	@ (80010ec <anim_service+0x128>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	4a2d      	ldr	r2, [pc, #180]	@ (80010e8 <anim_service+0x124>)
 8001034:	6812      	ldr	r2, [r2, #0]
 8001036:	4619      	mov	r1, r3
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f000 fe5b 	bl	8001cf4 <paint_checker_scroll>
            led_dma_mark_filled(LED_MEM0);
 800103e:	2000      	movs	r0, #0
 8001040:	f000 fa12 	bl	8001468 <led_dma_mark_filled>
        }
        if (led_dma_is_mem_free(LED_MEM1)) {
 8001044:	2001      	movs	r0, #1
 8001046:	f000 f9ed 	bl	8001424 <led_dma_is_mem_free>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d03e      	beq.n	80010ce <anim_service+0x10a>
            paint_checker_scroll(fb1, s_tile, s_scroll+1);
 8001050:	4b26      	ldr	r3, [pc, #152]	@ (80010ec <anim_service+0x128>)
 8001052:	7819      	ldrb	r1, [r3, #0]
 8001054:	4b24      	ldr	r3, [pc, #144]	@ (80010e8 <anim_service+0x124>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	3301      	adds	r3, #1
 800105a:	461a      	mov	r2, r3
 800105c:	6838      	ldr	r0, [r7, #0]
 800105e:	f000 fe49 	bl	8001cf4 <paint_checker_scroll>
            led_dma_mark_filled(LED_MEM1);
 8001062:	2001      	movs	r0, #1
 8001064:	f000 fa00 	bl	8001468 <led_dma_mark_filled>
        }
        break;
 8001068:	e031      	b.n	80010ce <anim_service+0x10a>

    case ANIM_RAINBOW_SCROLL:
        if (advance) s_phase += s_hue_step;  // 16-bit  
 800106a:	7bfb      	ldrb	r3, [r7, #15]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d008      	beq.n	8001082 <anim_service+0xbe>
 8001070:	4b1f      	ldr	r3, [pc, #124]	@ (80010f0 <anim_service+0x12c>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	461a      	mov	r2, r3
 8001076:	4b1f      	ldr	r3, [pc, #124]	@ (80010f4 <anim_service+0x130>)
 8001078:	881b      	ldrh	r3, [r3, #0]
 800107a:	4413      	add	r3, r2
 800107c:	b29a      	uxth	r2, r3
 800107e:	4b1d      	ldr	r3, [pc, #116]	@ (80010f4 <anim_service+0x130>)
 8001080:	801a      	strh	r2, [r3, #0]
        if (led_dma_is_mem_free(LED_MEM0)) {
 8001082:	2000      	movs	r0, #0
 8001084:	f000 f9ce 	bl	8001424 <led_dma_is_mem_free>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d008      	beq.n	80010a0 <anim_service+0xdc>
            paint_rainbow_scroll(fb0, s_phase);
 800108e:	4b19      	ldr	r3, [pc, #100]	@ (80010f4 <anim_service+0x130>)
 8001090:	881b      	ldrh	r3, [r3, #0]
 8001092:	4619      	mov	r1, r3
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f000 fec1 	bl	8001e1c <paint_rainbow_scroll>
            led_dma_mark_filled(LED_MEM0);
 800109a:	2000      	movs	r0, #0
 800109c:	f000 f9e4 	bl	8001468 <led_dma_mark_filled>
        }
        if (led_dma_is_mem_free(LED_MEM1)) {
 80010a0:	2001      	movs	r0, #1
 80010a2:	f000 f9bf 	bl	8001424 <led_dma_is_mem_free>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d012      	beq.n	80010d2 <anim_service+0x10e>
            paint_rainbow_scroll(fb1, s_phase + s_hue_step);
 80010ac:	4b10      	ldr	r3, [pc, #64]	@ (80010f0 <anim_service+0x12c>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	461a      	mov	r2, r3
 80010b2:	4b10      	ldr	r3, [pc, #64]	@ (80010f4 <anim_service+0x130>)
 80010b4:	881b      	ldrh	r3, [r3, #0]
 80010b6:	4413      	add	r3, r2
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	4619      	mov	r1, r3
 80010bc:	6838      	ldr	r0, [r7, #0]
 80010be:	f000 fead 	bl	8001e1c <paint_rainbow_scroll>
            led_dma_mark_filled(LED_MEM1);
 80010c2:	2001      	movs	r0, #1
 80010c4:	f000 f9d0 	bl	8001468 <led_dma_mark_filled>
        }
        break;
 80010c8:	e003      	b.n	80010d2 <anim_service+0x10e>
    if (!led_dma_take_vsync()) return;  //   
 80010ca:	bf00      	nop
 80010cc:	e002      	b.n	80010d4 <anim_service+0x110>
        break;
 80010ce:	bf00      	nop
 80010d0:	e000      	b.n	80010d4 <anim_service+0x110>
        break;
 80010d2:	bf00      	nop
    }
}
 80010d4:	3710      	adds	r7, #16
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	2000008c 	.word	0x2000008c
 80010e0:	20000000 	.word	0x20000000
 80010e4:	20000088 	.word	0x20000088
 80010e8:	20000090 	.word	0x20000090
 80010ec:	20000004 	.word	0x20000004
 80010f0:	20000005 	.word	0x20000005
 80010f4:	20000094 	.word	0x20000094

080010f8 <color_u8_to_u5>:
    if (g < 0.1f) g = 0.1f;
    if (g > 5.0f) g = 5.0f;
    s_gamma = g;
}

uint8_t color_u8_to_u5(uint8_t v8) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b086      	sub	sp, #24
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	71fb      	strb	r3, [r7, #7]
    if (s_gamma == 1.0f) {
 8001102:	4b21      	ldr	r3, [pc, #132]	@ (8001188 <color_u8_to_u5+0x90>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff fd16 	bl	8000b3c <__aeabi_fcmpeq>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d00d      	beq.n	8001132 <color_u8_to_u5+0x3a>
        // : 0..255 -> 0..31
        // : (v*31 + 127)/255
        return (uint8_t)((v8 * 31 + 127) / 255);
 8001116:	79fa      	ldrb	r2, [r7, #7]
 8001118:	4613      	mov	r3, r2
 800111a:	015b      	lsls	r3, r3, #5
 800111c:	1a9b      	subs	r3, r3, r2
 800111e:	337f      	adds	r3, #127	@ 0x7f
 8001120:	4a1a      	ldr	r2, [pc, #104]	@ (800118c <color_u8_to_u5+0x94>)
 8001122:	fb82 1203 	smull	r1, r2, r2, r3
 8001126:	441a      	add	r2, r3
 8001128:	11d2      	asrs	r2, r2, #7
 800112a:	17db      	asrs	r3, r3, #31
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	b2db      	uxtb	r3, r3
 8001130:	e026      	b.n	8001180 <color_u8_to_u5+0x88>
    } else {
        float vf = (float)v8 / 255.0f;
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff fb15 	bl	8000764 <__aeabi_ui2f>
 800113a:	4603      	mov	r3, r0
 800113c:	4914      	ldr	r1, [pc, #80]	@ (8001190 <color_u8_to_u5+0x98>)
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff fc1c 	bl	800097c <__aeabi_fdiv>
 8001144:	4603      	mov	r3, r0
 8001146:	613b      	str	r3, [r7, #16]
        float vg = powf(vf, s_gamma);
 8001148:	4b0f      	ldr	r3, [pc, #60]	@ (8001188 <color_u8_to_u5+0x90>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4619      	mov	r1, r3
 800114e:	6938      	ldr	r0, [r7, #16]
 8001150:	f005 fd98 	bl	8006c84 <powf>
 8001154:	60f8      	str	r0, [r7, #12]
        int v5 = (int)lroundf(vg * 31.0f);
 8001156:	490f      	ldr	r1, [pc, #60]	@ (8001194 <color_u8_to_u5+0x9c>)
 8001158:	68f8      	ldr	r0, [r7, #12]
 800115a:	f7ff fb5b 	bl	8000814 <__aeabi_fmul>
 800115e:	4603      	mov	r3, r0
 8001160:	4618      	mov	r0, r3
 8001162:	f005 fde4 	bl	8006d2e <lroundf>
 8001166:	6178      	str	r0, [r7, #20]
        if (v5 < 0) v5 = 0;
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	2b00      	cmp	r3, #0
 800116c:	da01      	bge.n	8001172 <color_u8_to_u5+0x7a>
 800116e:	2300      	movs	r3, #0
 8001170:	617b      	str	r3, [r7, #20]
        if (v5 > 31) v5 = 31;
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	2b1f      	cmp	r3, #31
 8001176:	dd01      	ble.n	800117c <color_u8_to_u5+0x84>
 8001178:	231f      	movs	r3, #31
 800117a:	617b      	str	r3, [r7, #20]
        return (uint8_t)v5;
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	b2db      	uxtb	r3, r3
    }
}
 8001180:	4618      	mov	r0, r3
 8001182:	3718      	adds	r7, #24
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20000008 	.word	0x20000008
 800118c:	80808081 	.word	0x80808081
 8001190:	437f0000 	.word	0x437f0000
 8001194:	41f80000 	.word	0x41f80000

08001198 <debug_uart_init>:
#include <stdio.h>
#include <string.h>

static UART_HandleTypeDef *s_uart = NULL;

void debug_uart_init(UART_HandleTypeDef *huart) { s_uart = huart; }
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	4a03      	ldr	r2, [pc, #12]	@ (80011b0 <debug_uart_init+0x18>)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6013      	str	r3, [r2, #0]
 80011a6:	bf00      	nop
 80011a8:	370c      	adds	r7, #12
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bc80      	pop	{r7}
 80011ae:	4770      	bx	lr
 80011b0:	20000098 	.word	0x20000098

080011b4 <debug_printf>:

void debug_printf(const char *fmt, ...)
{
 80011b4:	b40f      	push	{r0, r1, r2, r3}
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b0aa      	sub	sp, #168	@ 0xa8
 80011ba:	af00      	add	r7, sp, #0
    if (!s_uart) return;
 80011bc:	4b16      	ldr	r3, [pc, #88]	@ (8001218 <debug_printf+0x64>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d020      	beq.n	8001206 <debug_printf+0x52>
    char buf[160];
    va_list ap;
    va_start(ap, fmt);
 80011c4:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80011c8:	603b      	str	r3, [r7, #0]
    int n = vsnprintf(buf, sizeof(buf), fmt, ap);
 80011ca:	1d38      	adds	r0, r7, #4
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80011d2:	21a0      	movs	r1, #160	@ 0xa0
 80011d4:	f005 f8ca 	bl	800636c <vsniprintf>
 80011d8:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
    va_end(ap);
    if (n < 0) return;
 80011dc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	db12      	blt.n	800120a <debug_printf+0x56>
    if (n > (int)sizeof(buf)) n = sizeof(buf);
 80011e4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80011e8:	2ba0      	cmp	r3, #160	@ 0xa0
 80011ea:	dd02      	ble.n	80011f2 <debug_printf+0x3e>
 80011ec:	23a0      	movs	r3, #160	@ 0xa0
 80011ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_UART_Transmit(s_uart, (uint8_t*)buf, (uint16_t)n, 10); //   ,  
 80011f2:	4b09      	ldr	r3, [pc, #36]	@ (8001218 <debug_printf+0x64>)
 80011f4:	6818      	ldr	r0, [r3, #0]
 80011f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80011fa:	b29a      	uxth	r2, r3
 80011fc:	1d39      	adds	r1, r7, #4
 80011fe:	230a      	movs	r3, #10
 8001200:	f004 f8bc 	bl	800537c <HAL_UART_Transmit>
 8001204:	e002      	b.n	800120c <debug_printf+0x58>
    if (!s_uart) return;
 8001206:	bf00      	nop
 8001208:	e000      	b.n	800120c <debug_printf+0x58>
    if (n < 0) return;
 800120a:	bf00      	nop
}
 800120c:	37a8      	adds	r7, #168	@ 0xa8
 800120e:	46bd      	mov	sp, r7
 8001210:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001214:	b004      	add	sp, #16
 8001216:	4770      	bx	lr
 8001218:	20000098 	.word	0x20000098

0800121c <debug_tim1_update_hz>:

float debug_tim1_update_hz(TIM_HandleTypeDef *htim)
{
 800121c:	b590      	push	{r4, r7, lr}
 800121e:	b08d      	sub	sp, #52	@ 0x34
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
    RCC_ClkInitTypeDef clk; uint32_t flashLat;
    HAL_RCC_GetClockConfig(&clk, &flashLat);
 8001224:	f107 0208 	add.w	r2, r7, #8
 8001228:	f107 030c 	add.w	r3, r7, #12
 800122c:	4611      	mov	r1, r2
 800122e:	4618      	mov	r0, r3
 8001230:	f003 fd08 	bl	8004c44 <HAL_RCC_GetClockConfig>

    uint32_t pclk2  = HAL_RCC_GetPCLK2Freq();
 8001234:	f003 fcf2 	bl	8004c1c <HAL_RCC_GetPCLK2Freq>
 8001238:	62f8      	str	r0, [r7, #44]	@ 0x2c
    uint32_t timclk = (clk.APB2CLKDivider == RCC_HCLK_DIV1) ? pclk2 : (pclk2 * 2U);
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d002      	beq.n	8001246 <debug_tim1_update_hz+0x2a>
 8001240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001242:	005b      	lsls	r3, r3, #1
 8001244:	e000      	b.n	8001248 <debug_tim1_update_hz+0x2c>
 8001246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001248:	62bb      	str	r3, [r7, #40]	@ 0x28

    uint32_t psc = htim->Instance->PSC;   // __HAL_TIM_GET_PRESCALER(htim) 
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001250:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t arr = htim->Instance->ARR;   // __HAL_TIM_GET_AUTORELOAD(htim) 
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001258:	623b      	str	r3, [r7, #32]
    if ((psc + 1U) == 0 || (arr + 1U) == 0) return 0.0f;
 800125a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800125c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001260:	d003      	beq.n	800126a <debug_tim1_update_hz+0x4e>
 8001262:	6a3b      	ldr	r3, [r7, #32]
 8001264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001268:	d102      	bne.n	8001270 <debug_tim1_update_hz+0x54>
 800126a:	f04f 0300 	mov.w	r3, #0
 800126e:	e012      	b.n	8001296 <debug_tim1_update_hz+0x7a>

    return (float)timclk / (float)((psc + 1U) * (arr + 1U));
 8001270:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001272:	f7ff fa77 	bl	8000764 <__aeabi_ui2f>
 8001276:	4604      	mov	r4, r0
 8001278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800127a:	3301      	adds	r3, #1
 800127c:	6a3a      	ldr	r2, [r7, #32]
 800127e:	3201      	adds	r2, #1
 8001280:	fb02 f303 	mul.w	r3, r2, r3
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff fa6d 	bl	8000764 <__aeabi_ui2f>
 800128a:	4603      	mov	r3, r0
 800128c:	4619      	mov	r1, r3
 800128e:	4620      	mov	r0, r4
 8001290:	f7ff fb74 	bl	800097c <__aeabi_fdiv>
 8001294:	4603      	mov	r3, r0
}
 8001296:	4618      	mov	r0, r3
 8001298:	3734      	adds	r7, #52	@ 0x34
 800129a:	46bd      	mov	sp, r7
 800129c:	bd90      	pop	{r4, r7, pc}

0800129e <debug_tim1_fps>:

float debug_tim1_fps(TIM_HandleTypeDef *htim, uint32_t words_per_frame)
{
 800129e:	b580      	push	{r7, lr}
 80012a0:	b084      	sub	sp, #16
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	6078      	str	r0, [r7, #4]
 80012a6:	6039      	str	r1, [r7, #0]
    float fupd = debug_tim1_update_hz(htim);
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f7ff ffb7 	bl	800121c <debug_tim1_update_hz>
 80012ae:	60f8      	str	r0, [r7, #12]
    return words_per_frame ? (fupd / (float)words_per_frame) : 0.0f;
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d009      	beq.n	80012ca <debug_tim1_fps+0x2c>
 80012b6:	6838      	ldr	r0, [r7, #0]
 80012b8:	f7ff fa54 	bl	8000764 <__aeabi_ui2f>
 80012bc:	4603      	mov	r3, r0
 80012be:	4619      	mov	r1, r3
 80012c0:	68f8      	ldr	r0, [r7, #12]
 80012c2:	f7ff fb5b 	bl	800097c <__aeabi_fdiv>
 80012c6:	4603      	mov	r3, r0
 80012c8:	e001      	b.n	80012ce <debug_tim1_fps+0x30>
 80012ca:	f04f 0300 	mov.w	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3710      	adds	r7, #16
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
	...

080012d8 <debug_check_pins>:

//    :  GPIOB,  vs    
void debug_check_pins(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
    bool allB =
 80012de:	2301      	movs	r3, #1
 80012e0:	73fb      	strb	r3, [r7, #15]
        (R2_GPIO_Port==GPIOB) && (G2_GPIO_Port==GPIOB) && (B2_GPIO_Port==GPIOB) &&
        (A_GPIO_Port==GPIOB)  && (B_GPIO_Port==GPIOB)  && (C_GPIO_Port==GPIOB)  &&
        (D_GPIO_Port==GPIOB)  && (CLK_GPIO_Port==GPIOB)&& (LAT_GPIO_Port==GPIOB)&&
        (OE_GPIO_Port==GPIOB);

    uint32_t dataMask = R1_Pin|G1_Pin|B1_Pin|R2_Pin|G2_Pin|B2_Pin;
 80012e2:	233f      	movs	r3, #63	@ 0x3f
 80012e4:	60bb      	str	r3, [r7, #8]
    uint32_t ctrlMask = A_Pin|B_Pin|C_Pin|D_Pin|CLK_Pin|LAT_Pin|OE_Pin;
 80012e6:	f24f 3340 	movw	r3, #62272	@ 0xf340
 80012ea:	607b      	str	r3, [r7, #4]

    debug_printf("[PIN] all on GPIOB: %s\r\n", allB ? "YES":"NO");
 80012ec:	7bfb      	ldrb	r3, [r7, #15]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <debug_check_pins+0x1e>
 80012f2:	4b12      	ldr	r3, [pc, #72]	@ (800133c <debug_check_pins+0x64>)
 80012f4:	e000      	b.n	80012f8 <debug_check_pins+0x20>
 80012f6:	4b12      	ldr	r3, [pc, #72]	@ (8001340 <debug_check_pins+0x68>)
 80012f8:	4619      	mov	r1, r3
 80012fa:	4812      	ldr	r0, [pc, #72]	@ (8001344 <debug_check_pins+0x6c>)
 80012fc:	f7ff ff5a 	bl	80011b4 <debug_printf>
    if (!allB) {
 8001300:	7bfb      	ldrb	r3, [r7, #15]
 8001302:	f083 0301 	eor.w	r3, r3, #1
 8001306:	b2db      	uxtb	r3, r3
 8001308:	2b00      	cmp	r3, #0
 800130a:	d002      	beq.n	8001312 <debug_check_pins+0x3a>
        debug_printf(" - CHECK: some pins are not on GPIOB  DMA(BSRR) \r\n");
 800130c:	480e      	ldr	r0, [pc, #56]	@ (8001348 <debug_check_pins+0x70>)
 800130e:	f7ff ff51 	bl	80011b4 <debug_printf>
    }
    if (dataMask & ctrlMask) {
 8001312:	68ba      	ldr	r2, [r7, #8]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4013      	ands	r3, r2
 8001318:	2b00      	cmp	r3, #0
 800131a:	d007      	beq.n	800132c <debug_check_pins+0x54>
        debug_printf("[PIN] ERROR: DATA and CTRL pins overlap! mask=0x%08lX\r\n",
                     (unsigned long)(dataMask & ctrlMask));
 800131c:	68ba      	ldr	r2, [r7, #8]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4013      	ands	r3, r2
        debug_printf("[PIN] ERROR: DATA and CTRL pins overlap! mask=0x%08lX\r\n",
 8001322:	4619      	mov	r1, r3
 8001324:	4809      	ldr	r0, [pc, #36]	@ (800134c <debug_check_pins+0x74>)
 8001326:	f7ff ff45 	bl	80011b4 <debug_printf>
    } else {
        debug_printf("[PIN] data/ctrl overlap: none\r\n");
    }
}
 800132a:	e002      	b.n	8001332 <debug_check_pins+0x5a>
        debug_printf("[PIN] data/ctrl overlap: none\r\n");
 800132c:	4808      	ldr	r0, [pc, #32]	@ (8001350 <debug_check_pins+0x78>)
 800132e:	f7ff ff41 	bl	80011b4 <debug_printf>
}
 8001332:	bf00      	nop
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	0800761c 	.word	0x0800761c
 8001340:	08007620 	.word	0x08007620
 8001344:	08007624 	.word	0x08007624
 8001348:	08007640 	.word	0x08007640
 800134c:	08007680 	.word	0x08007680
 8001350:	080076b8 	.word	0x080076b8

08001354 <led_dma_init>:

volatile uint32_t led_dma_frame_count = 0;
static volatile bool s_vsync = false;

void led_dma_init(DMA_HandleTypeDef *hdma, GPIO_TypeDef *gpio_bsrr_port)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	6039      	str	r1, [r7, #0]
    s_hdma = hdma;
 800135e:	4a16      	ldr	r2, [pc, #88]	@ (80013b8 <led_dma_init+0x64>)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6013      	str	r3, [r2, #0]
    s_gpio = gpio_bsrr_port;
 8001364:	4a15      	ldr	r2, [pc, #84]	@ (80013bc <led_dma_init+0x68>)
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	6013      	str	r3, [r2, #0]

    //  
    HAL_DMA_RegisterCallback(s_hdma, HAL_DMA_XFER_CPLT_CB_ID,       cb_tc);
 800136a:	4b13      	ldr	r3, [pc, #76]	@ (80013b8 <led_dma_init+0x64>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a14      	ldr	r2, [pc, #80]	@ (80013c0 <led_dma_init+0x6c>)
 8001370:	2100      	movs	r1, #0
 8001372:	4618      	mov	r0, r3
 8001374:	f001 fbb4 	bl	8002ae0 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(s_hdma, HAL_DMA_XFER_HALFCPLT_CB_ID,   cb_ht);
 8001378:	4b0f      	ldr	r3, [pc, #60]	@ (80013b8 <led_dma_init+0x64>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a11      	ldr	r2, [pc, #68]	@ (80013c4 <led_dma_init+0x70>)
 800137e:	2101      	movs	r1, #1
 8001380:	4618      	mov	r0, r3
 8001382:	f001 fbad 	bl	8002ae0 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(s_hdma, HAL_DMA_XFER_M1CPLT_CB_ID,     cb_m1tc);
 8001386:	4b0c      	ldr	r3, [pc, #48]	@ (80013b8 <led_dma_init+0x64>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a0f      	ldr	r2, [pc, #60]	@ (80013c8 <led_dma_init+0x74>)
 800138c:	2102      	movs	r1, #2
 800138e:	4618      	mov	r0, r3
 8001390:	f001 fba6 	bl	8002ae0 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(s_hdma, HAL_DMA_XFER_M1HALFCPLT_CB_ID, cb_m1ht);
 8001394:	4b08      	ldr	r3, [pc, #32]	@ (80013b8 <led_dma_init+0x64>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a0c      	ldr	r2, [pc, #48]	@ (80013cc <led_dma_init+0x78>)
 800139a:	2103      	movs	r1, #3
 800139c:	4618      	mov	r0, r3
 800139e:	f001 fb9f 	bl	8002ae0 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(s_hdma, HAL_DMA_XFER_ERROR_CB_ID,      cb_err);
 80013a2:	4b05      	ldr	r3, [pc, #20]	@ (80013b8 <led_dma_init+0x64>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a0a      	ldr	r2, [pc, #40]	@ (80013d0 <led_dma_init+0x7c>)
 80013a8:	2104      	movs	r1, #4
 80013aa:	4618      	mov	r0, r3
 80013ac:	f001 fb98 	bl	8002ae0 <HAL_DMA_RegisterCallback>
}
 80013b0:	bf00      	nop
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	2000009c 	.word	0x2000009c
 80013bc:	200000a0 	.word	0x200000a0
 80013c0:	080014b1 	.word	0x080014b1
 80013c4:	080014e5 	.word	0x080014e5
 80013c8:	080014f9 	.word	0x080014f9
 80013cc:	0800152d 	.word	0x0800152d
 80013d0:	08001541 	.word	0x08001541

080013d4 <led_dma_start>:

HAL_StatusTypeDef led_dma_start(uint32_t *fb0, uint32_t *fb1, uint32_t words_per_frame)
{
 80013d4:	b590      	push	{r4, r7, lr}
 80013d6:	b087      	sub	sp, #28
 80013d8:	af02      	add	r7, sp, #8
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
    s_mem0_free = false;
 80013e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001414 <led_dma_start+0x40>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	701a      	strb	r2, [r3, #0]
    s_mem1_free = false;
 80013e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001418 <led_dma_start+0x44>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	701a      	strb	r2, [r3, #0]

    //  +   (  BSRR)
    return HAL_DMAEx_MultiBufferStart_IT(
 80013ec:	4b0b      	ldr	r3, [pc, #44]	@ (800141c <led_dma_start+0x48>)
 80013ee:	6818      	ldr	r0, [r3, #0]
 80013f0:	68f9      	ldr	r1, [r7, #12]
        s_hdma,
        (uint32_t)fb0,                       // M0
        (uint32_t)&s_gpio->BSRR,             // PERIPH
 80013f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001420 <led_dma_start+0x4c>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	3318      	adds	r3, #24
    return HAL_DMAEx_MultiBufferStart_IT(
 80013f8:	461c      	mov	r4, r3
 80013fa:	68ba      	ldr	r2, [r7, #8]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	9300      	str	r3, [sp, #0]
 8001400:	4613      	mov	r3, r2
 8001402:	4622      	mov	r2, r4
 8001404:	f001 fc7a 	bl	8002cfc <HAL_DMAEx_MultiBufferStart_IT>
 8001408:	4603      	mov	r3, r0
		(uint32_t)fb1,                       //  SecondMemAddress (M1)
		words_per_frame                      //  DataLength (NDTR)
    );
}
 800140a:	4618      	mov	r0, r3
 800140c:	3714      	adds	r7, #20
 800140e:	46bd      	mov	sp, r7
 8001410:	bd90      	pop	{r4, r7, pc}
 8001412:	bf00      	nop
 8001414:	200000a4 	.word	0x200000a4
 8001418:	200000a5 	.word	0x200000a5
 800141c:	2000009c 	.word	0x2000009c
 8001420:	200000a0 	.word	0x200000a0

08001424 <led_dma_is_mem_free>:

bool led_dma_is_mem_free(led_dma_mem_t m)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	71fb      	strb	r3, [r7, #7]
    return (m == LED_MEM0) ? s_mem0_free : s_mem1_free;
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d108      	bne.n	8001446 <led_dma_is_mem_free+0x22>
 8001434:	4b0a      	ldr	r3, [pc, #40]	@ (8001460 <led_dma_is_mem_free+0x3c>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	b2db      	uxtb	r3, r3
 800143a:	2b00      	cmp	r3, #0
 800143c:	bf14      	ite	ne
 800143e:	2301      	movne	r3, #1
 8001440:	2300      	moveq	r3, #0
 8001442:	b2db      	uxtb	r3, r3
 8001444:	e007      	b.n	8001456 <led_dma_is_mem_free+0x32>
 8001446:	4b07      	ldr	r3, [pc, #28]	@ (8001464 <led_dma_is_mem_free+0x40>)
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	b2db      	uxtb	r3, r3
 800144c:	2b00      	cmp	r3, #0
 800144e:	bf14      	ite	ne
 8001450:	2301      	movne	r3, #1
 8001452:	2300      	moveq	r3, #0
 8001454:	b2db      	uxtb	r3, r3
}
 8001456:	4618      	mov	r0, r3
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr
 8001460:	200000a4 	.word	0x200000a4
 8001464:	200000a5 	.word	0x200000a5

08001468 <led_dma_mark_filled>:

void led_dma_mark_filled(led_dma_mem_t m)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	4603      	mov	r3, r0
 8001470:	71fb      	strb	r3, [r7, #7]
    if (m == LED_MEM0) s_mem0_free = false;
 8001472:	79fb      	ldrb	r3, [r7, #7]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d103      	bne.n	8001480 <led_dma_mark_filled+0x18>
 8001478:	4b05      	ldr	r3, [pc, #20]	@ (8001490 <led_dma_mark_filled+0x28>)
 800147a:	2200      	movs	r2, #0
 800147c:	701a      	strb	r2, [r3, #0]
    else                  s_mem1_free = false;
}
 800147e:	e002      	b.n	8001486 <led_dma_mark_filled+0x1e>
    else                  s_mem1_free = false;
 8001480:	4b04      	ldr	r3, [pc, #16]	@ (8001494 <led_dma_mark_filled+0x2c>)
 8001482:	2200      	movs	r2, #0
 8001484:	701a      	strb	r2, [r3, #0]
}
 8001486:	bf00      	nop
 8001488:	370c      	adds	r7, #12
 800148a:	46bd      	mov	sp, r7
 800148c:	bc80      	pop	{r7}
 800148e:	4770      	bx	lr
 8001490:	200000a4 	.word	0x200000a4
 8001494:	200000a5 	.word	0x200000a5

08001498 <led_dma_irq_handler>:
{
    return HAL_DMA_GetError(s_hdma);
}

void led_dma_irq_handler(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(s_hdma);
 800149c:	4b03      	ldr	r3, [pc, #12]	@ (80014ac <led_dma_irq_handler+0x14>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4618      	mov	r0, r3
 80014a2:	f001 f993 	bl	80027cc <HAL_DMA_IRQHandler>
}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	2000009c 	.word	0x2000009c

080014b0 <cb_tc>:
    return s_hdma;
}

/* ==================    ================== */
static void cb_tc(DMA_HandleTypeDef *hdma)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
    (void)hdma;
    //   
    s_mem0_free = true;        // M0  
 80014b8:	4b07      	ldr	r3, [pc, #28]	@ (80014d8 <cb_tc+0x28>)
 80014ba:	2201      	movs	r2, #1
 80014bc:	701a      	strb	r2, [r3, #0]
    led_dma_frame_count++;     //  ++
 80014be:	4b07      	ldr	r3, [pc, #28]	@ (80014dc <cb_tc+0x2c>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	3301      	adds	r3, #1
 80014c4:	4a05      	ldr	r2, [pc, #20]	@ (80014dc <cb_tc+0x2c>)
 80014c6:	6013      	str	r3, [r2, #0]
	s_vsync = true;            //   
 80014c8:	4b05      	ldr	r3, [pc, #20]	@ (80014e0 <cb_tc+0x30>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	701a      	strb	r2, [r3, #0]
}
 80014ce:	bf00      	nop
 80014d0:	370c      	adds	r7, #12
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bc80      	pop	{r7}
 80014d6:	4770      	bx	lr
 80014d8:	200000a4 	.word	0x200000a4
 80014dc:	200000a8 	.word	0x200000a8
 80014e0:	200000ac 	.word	0x200000ac

080014e4 <cb_ht>:
static void cb_ht(DMA_HandleTypeDef *hdma) { (void)hdma; }
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	bf00      	nop
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr
	...

080014f8 <cb_m1tc>:
static void cb_m1tc(DMA_HandleTypeDef *hdma)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
    (void)hdma;
    // M1   -> CPU M1   
    s_mem1_free = true;
 8001500:	4b07      	ldr	r3, [pc, #28]	@ (8001520 <cb_m1tc+0x28>)
 8001502:	2201      	movs	r2, #1
 8001504:	701a      	strb	r2, [r3, #0]
    led_dma_frame_count++;
 8001506:	4b07      	ldr	r3, [pc, #28]	@ (8001524 <cb_m1tc+0x2c>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	3301      	adds	r3, #1
 800150c:	4a05      	ldr	r2, [pc, #20]	@ (8001524 <cb_m1tc+0x2c>)
 800150e:	6013      	str	r3, [r2, #0]
	s_vsync = true;
 8001510:	4b05      	ldr	r3, [pc, #20]	@ (8001528 <cb_m1tc+0x30>)
 8001512:	2201      	movs	r2, #1
 8001514:	701a      	strb	r2, [r3, #0]
}
 8001516:	bf00      	nop
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr
 8001520:	200000a5 	.word	0x200000a5
 8001524:	200000a8 	.word	0x200000a8
 8001528:	200000ac 	.word	0x200000ac

0800152c <cb_m1ht>:
static void cb_m1ht(DMA_HandleTypeDef *hdma) { (void)hdma; }
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	bf00      	nop
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr
	...

08001540 <cb_err>:
static void cb_err(DMA_HandleTypeDef *hdma)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
    (void)hdma;
    // HAL_DMA_GetError(hdma)   
    (void)hdma;
	uint32_t e = HAL_DMA_GetError(hdma);
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f001 fb1d 	bl	8002b88 <HAL_DMA_GetError>
 800154e:	60f8      	str	r0, [r7, #12]
	debug_printf("[DMA] error=0x%08lX\r\n", (unsigned long)e);
 8001550:	68f9      	ldr	r1, [r7, #12]
 8001552:	4803      	ldr	r0, [pc, #12]	@ (8001560 <cb_err+0x20>)
 8001554:	f7ff fe2e 	bl	80011b4 <debug_printf>

}
 8001558:	bf00      	nop
 800155a:	3710      	adds	r7, #16
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	080076d8 	.word	0x080076d8

08001564 <led_dma_take_vsync>:

// vsync    
bool led_dma_take_vsync(void)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
    bool f = s_vsync;
 800156a:	4b06      	ldr	r3, [pc, #24]	@ (8001584 <led_dma_take_vsync+0x20>)
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	71fb      	strb	r3, [r7, #7]
    s_vsync = false;
 8001570:	4b04      	ldr	r3, [pc, #16]	@ (8001584 <led_dma_take_vsync+0x20>)
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]
    return f;
 8001576:	79fb      	ldrb	r3, [r7, #7]
}
 8001578:	4618      	mov	r0, r3
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	bc80      	pop	{r7}
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	200000ac 	.word	0x200000ac

08001588 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001588:	b5b0      	push	{r4, r5, r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800158e:	f000 fe61 	bl	8002254 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001592:	f000 f865 	bl	8001660 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001596:	f000 f9af 	bl	80018f8 <MX_GPIO_Init>
  MX_DMA_Init();
 800159a:	f000 f98d 	bl	80018b8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800159e:	f000 f961 	bl	8001864 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80015a2:	f000 f8c7 	bl	8001734 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  debug_uart_init(&huart2);
 80015a6:	4826      	ldr	r0, [pc, #152]	@ (8001640 <main+0xb8>)
 80015a8:	f7ff fdf6 	bl	8001198 <debug_uart_init>
  debug_check_pins();
 80015ac:	f7ff fe94 	bl	80012d8 <debug_check_pins>

  float fupd = debug_tim1_update_hz(&htim1);
 80015b0:	4824      	ldr	r0, [pc, #144]	@ (8001644 <main+0xbc>)
 80015b2:	f7ff fe33 	bl	800121c <debug_tim1_update_hz>
 80015b6:	6078      	str	r0, [r7, #4]
  float fps  = debug_tim1_fps(&htim1, LED_WORDS_PER_FRAME);
 80015b8:	f642 01f0 	movw	r1, #10480	@ 0x28f0
 80015bc:	4821      	ldr	r0, [pc, #132]	@ (8001644 <main+0xbc>)
 80015be:	f7ff fe6e 	bl	800129e <debug_tim1_fps>
 80015c2:	6038      	str	r0, [r7, #0]
  debug_printf("[BOOT] WORDS/FRAME=%lu, TIM1 upd=%.3f MHz, FPS%.1f\r\n",
               (unsigned long)LED_WORDS_PER_FRAME, fupd/1e6f, fps);
 80015c4:	4920      	ldr	r1, [pc, #128]	@ (8001648 <main+0xc0>)
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff f9d8 	bl	800097c <__aeabi_fdiv>
 80015cc:	4603      	mov	r3, r0
  debug_printf("[BOOT] WORDS/FRAME=%lu, TIM1 upd=%.3f MHz, FPS%.1f\r\n",
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7fe ffba 	bl	8000548 <__aeabi_f2d>
 80015d4:	4604      	mov	r4, r0
 80015d6:	460d      	mov	r5, r1
 80015d8:	6838      	ldr	r0, [r7, #0]
 80015da:	f7fe ffb5 	bl	8000548 <__aeabi_f2d>
 80015de:	4602      	mov	r2, r0
 80015e0:	460b      	mov	r3, r1
 80015e2:	e9cd 2300 	strd	r2, r3, [sp]
 80015e6:	4622      	mov	r2, r4
 80015e8:	462b      	mov	r3, r5
 80015ea:	f642 01f0 	movw	r1, #10480	@ 0x28f0
 80015ee:	4817      	ldr	r0, [pc, #92]	@ (800164c <main+0xc4>)
 80015f0:	f7ff fde0 	bl	80011b4 <debug_printf>
  // 1) : =8, 4   
//   anim_init_checker(8, 4, fb0, fb1);

  // 2) : 2 hue 1  ( )
  //anim_init_rainbow(1024 /* hue_step */, 2 /* frames_per_step */, fb0, fb1);
  anim_init_rainbow(2048, 1, fb0, fb1);
 80015f4:	4b16      	ldr	r3, [pc, #88]	@ (8001650 <main+0xc8>)
 80015f6:	4a17      	ldr	r2, [pc, #92]	@ (8001654 <main+0xcc>)
 80015f8:	2101      	movs	r1, #1
 80015fa:	2000      	movs	r0, #0
 80015fc:	f7ff fca2 	bl	8000f44 <anim_init_rainbow>

  led_dma_init(&hdma_tim1_up, GPIOB);
 8001600:	4915      	ldr	r1, [pc, #84]	@ (8001658 <main+0xd0>)
 8001602:	4816      	ldr	r0, [pc, #88]	@ (800165c <main+0xd4>)
 8001604:	f7ff fea6 	bl	8001354 <led_dma_init>
  if (led_dma_start(fb0, fb1, LED_WORDS_PER_FRAME) != HAL_OK) Error_Handler();
 8001608:	f642 02f0 	movw	r2, #10480	@ 0x28f0
 800160c:	4910      	ldr	r1, [pc, #64]	@ (8001650 <main+0xc8>)
 800160e:	4811      	ldr	r0, [pc, #68]	@ (8001654 <main+0xcc>)
 8001610:	f7ff fee0 	bl	80013d4 <led_dma_start>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <main+0x96>
 800161a:	f000 f9f7 	bl	8001a0c <Error_Handler>

  __HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 800161e:	4b09      	ldr	r3, [pc, #36]	@ (8001644 <main+0xbc>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	68da      	ldr	r2, [r3, #12]
 8001624:	4b07      	ldr	r3, [pc, #28]	@ (8001644 <main+0xbc>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800162c:	60da      	str	r2, [r3, #12]
  HAL_TIM_Base_Start(&htim1);
 800162e:	4805      	ldr	r0, [pc, #20]	@ (8001644 <main+0xbc>)
 8001630:	f003 fb88 	bl	8004d44 <HAL_TIM_Base_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  anim_service(fb0, fb1);  // vsync      
 8001634:	4906      	ldr	r1, [pc, #24]	@ (8001650 <main+0xc8>)
 8001636:	4807      	ldr	r0, [pc, #28]	@ (8001654 <main+0xcc>)
 8001638:	f7ff fcc4 	bl	8000fc4 <anim_service>
 800163c:	e7fa      	b.n	8001634 <main+0xac>
 800163e:	bf00      	nop
 8001640:	20000158 	.word	0x20000158
 8001644:	200000b0 	.word	0x200000b0
 8001648:	49742400 	.word	0x49742400
 800164c:	080076f0 	.word	0x080076f0
 8001650:	2000a560 	.word	0x2000a560
 8001654:	200001a0 	.word	0x200001a0
 8001658:	40020400 	.word	0x40020400
 800165c:	200000f8 	.word	0x200000f8

08001660 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b094      	sub	sp, #80	@ 0x50
 8001664:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001666:	f107 0320 	add.w	r3, r7, #32
 800166a:	2230      	movs	r2, #48	@ 0x30
 800166c:	2100      	movs	r1, #0
 800166e:	4618      	mov	r0, r3
 8001670:	f004 fe8a 	bl	8006388 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001674:	f107 030c 	add.w	r3, r7, #12
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001684:	2300      	movs	r3, #0
 8001686:	60bb      	str	r3, [r7, #8]
 8001688:	4b28      	ldr	r3, [pc, #160]	@ (800172c <SystemClock_Config+0xcc>)
 800168a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168c:	4a27      	ldr	r2, [pc, #156]	@ (800172c <SystemClock_Config+0xcc>)
 800168e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001692:	6413      	str	r3, [r2, #64]	@ 0x40
 8001694:	4b25      	ldr	r3, [pc, #148]	@ (800172c <SystemClock_Config+0xcc>)
 8001696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001698:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800169c:	60bb      	str	r3, [r7, #8]
 800169e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80016a0:	2300      	movs	r3, #0
 80016a2:	607b      	str	r3, [r7, #4]
 80016a4:	4b22      	ldr	r3, [pc, #136]	@ (8001730 <SystemClock_Config+0xd0>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80016ac:	4a20      	ldr	r2, [pc, #128]	@ (8001730 <SystemClock_Config+0xd0>)
 80016ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80016b2:	6013      	str	r3, [r2, #0]
 80016b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001730 <SystemClock_Config+0xd0>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80016bc:	607b      	str	r3, [r7, #4]
 80016be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016c0:	2301      	movs	r3, #1
 80016c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80016c4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80016c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ca:	2302      	movs	r3, #2
 80016cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016ce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80016d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80016d4:	2304      	movs	r3, #4
 80016d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80016d8:	2354      	movs	r3, #84	@ 0x54
 80016da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016dc:	2302      	movs	r3, #2
 80016de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80016e0:	2307      	movs	r3, #7
 80016e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016e4:	f107 0320 	add.w	r3, r7, #32
 80016e8:	4618      	mov	r0, r3
 80016ea:	f002 fe0f 	bl	800430c <HAL_RCC_OscConfig>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80016f4:	f000 f98a 	bl	8001a0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016f8:	230f      	movs	r3, #15
 80016fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016fc:	2302      	movs	r3, #2
 80016fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001700:	2300      	movs	r3, #0
 8001702:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001704:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001708:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800170a:	2300      	movs	r3, #0
 800170c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800170e:	f107 030c 	add.w	r3, r7, #12
 8001712:	2102      	movs	r1, #2
 8001714:	4618      	mov	r0, r3
 8001716:	f003 f871 	bl	80047fc <HAL_RCC_ClockConfig>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001720:	f000 f974 	bl	8001a0c <Error_Handler>
  }
}
 8001724:	bf00      	nop
 8001726:	3750      	adds	r7, #80	@ 0x50
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	40023800 	.word	0x40023800
 8001730:	40007000 	.word	0x40007000

08001734 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b08c      	sub	sp, #48	@ 0x30
 8001738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800173a:	f107 0308 	add.w	r3, r7, #8
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
 8001742:	605a      	str	r2, [r3, #4]
 8001744:	609a      	str	r2, [r3, #8]
 8001746:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001748:	463b      	mov	r3, r7
 800174a:	2200      	movs	r2, #0
 800174c:	601a      	str	r2, [r3, #0]
 800174e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001750:	4b41      	ldr	r3, [pc, #260]	@ (8001858 <MX_TIM1_Init+0x124>)
 8001752:	4a42      	ldr	r2, [pc, #264]	@ (800185c <MX_TIM1_Init+0x128>)
 8001754:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001756:	4b40      	ldr	r3, [pc, #256]	@ (8001858 <MX_TIM1_Init+0x124>)
 8001758:	2200      	movs	r2, #0
 800175a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800175c:	4b3e      	ldr	r3, [pc, #248]	@ (8001858 <MX_TIM1_Init+0x124>)
 800175e:	2200      	movs	r2, #0
 8001760:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 26;
 8001762:	4b3d      	ldr	r3, [pc, #244]	@ (8001858 <MX_TIM1_Init+0x124>)
 8001764:	221a      	movs	r2, #26
 8001766:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001768:	4b3b      	ldr	r3, [pc, #236]	@ (8001858 <MX_TIM1_Init+0x124>)
 800176a:	2200      	movs	r2, #0
 800176c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800176e:	4b3a      	ldr	r3, [pc, #232]	@ (8001858 <MX_TIM1_Init+0x124>)
 8001770:	2200      	movs	r2, #0
 8001772:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001774:	4b38      	ldr	r3, [pc, #224]	@ (8001858 <MX_TIM1_Init+0x124>)
 8001776:	2200      	movs	r2, #0
 8001778:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800177a:	4837      	ldr	r0, [pc, #220]	@ (8001858 <MX_TIM1_Init+0x124>)
 800177c:	f003 fa92 	bl	8004ca4 <HAL_TIM_Base_Init>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 8001786:	f000 f941 	bl	8001a0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800178a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800178e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001790:	f107 0308 	add.w	r3, r7, #8
 8001794:	4619      	mov	r1, r3
 8001796:	4830      	ldr	r0, [pc, #192]	@ (8001858 <MX_TIM1_Init+0x124>)
 8001798:	f003 fb52 	bl	8004e40 <HAL_TIM_ConfigClockSource>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 80017a2:	f000 f933 	bl	8001a0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80017a6:	2320      	movs	r3, #32
 80017a8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017aa:	2300      	movs	r3, #0
 80017ac:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017ae:	463b      	mov	r3, r7
 80017b0:	4619      	mov	r1, r3
 80017b2:	4829      	ldr	r0, [pc, #164]	@ (8001858 <MX_TIM1_Init+0x124>)
 80017b4:	f003 fd26 	bl	8005204 <HAL_TIMEx_MasterConfigSynchronization>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80017be:	f000 f925 	bl	8001a0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  {
    // TIM1  (84e6  168e6)    fps ARR 
    const uint32_t tim1_clk_hz = 84000000u;   // APB2=84MHz 
 80017c2:	4b27      	ldr	r3, [pc, #156]	@ (8001860 <MX_TIM1_Init+0x12c>)
 80017c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    const uint32_t fps_target  = 150u;        //  
 80017c6:	2396      	movs	r3, #150	@ 0x96
 80017c8:	627b      	str	r3, [r7, #36]	@ 0x24
    const uint32_t words       = LED_WORDS_PER_FRAME; // 10480
 80017ca:	f642 03f0 	movw	r3, #10480	@ 0x28f0
 80017ce:	623b      	str	r3, [r7, #32]
    const uint32_t f_update    = fps_target * words;  //   
 80017d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017d2:	6a3a      	ldr	r2, [r7, #32]
 80017d4:	fb02 f303 	mul.w	r3, r2, r3
 80017d8:	61fb      	str	r3, [r7, #28]

    // PSC=0 , ARR = round(tim1_clk / f_update) - 1
    uint32_t arr_plus_1 = (tim1_clk_hz + f_update/2) / f_update;
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	085a      	lsrs	r2, r3, #1
 80017de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017e0:	441a      	add	r2, r3
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80017e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (arr_plus_1 < 1) arr_plus_1 = 1;
 80017ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d101      	bne.n	80017f4 <MX_TIM1_Init+0xc0>
 80017f0:	2301      	movs	r3, #1
 80017f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t arr = arr_plus_1 - 1;
 80017f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017f6:	3b01      	subs	r3, #1
 80017f8:	61bb      	str	r3, [r7, #24]

    __HAL_TIM_DISABLE(&htim1);
 80017fa:	4b17      	ldr	r3, [pc, #92]	@ (8001858 <MX_TIM1_Init+0x124>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	6a1a      	ldr	r2, [r3, #32]
 8001800:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001804:	4013      	ands	r3, r2
 8001806:	2b00      	cmp	r3, #0
 8001808:	d10f      	bne.n	800182a <MX_TIM1_Init+0xf6>
 800180a:	4b13      	ldr	r3, [pc, #76]	@ (8001858 <MX_TIM1_Init+0x124>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	6a1a      	ldr	r2, [r3, #32]
 8001810:	f240 4344 	movw	r3, #1092	@ 0x444
 8001814:	4013      	ands	r3, r2
 8001816:	2b00      	cmp	r3, #0
 8001818:	d107      	bne.n	800182a <MX_TIM1_Init+0xf6>
 800181a:	4b0f      	ldr	r3, [pc, #60]	@ (8001858 <MX_TIM1_Init+0x124>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	4b0d      	ldr	r3, [pc, #52]	@ (8001858 <MX_TIM1_Init+0x124>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f022 0201 	bic.w	r2, r2, #1
 8001828:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_PRESCALER(&htim1, 0);
 800182a:	4b0b      	ldr	r3, [pc, #44]	@ (8001858 <MX_TIM1_Init+0x124>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2200      	movs	r2, #0
 8001830:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 8001832:	4b09      	ldr	r3, [pc, #36]	@ (8001858 <MX_TIM1_Init+0x124>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	69ba      	ldr	r2, [r7, #24]
 8001838:	62da      	str	r2, [r3, #44]	@ 0x2c
 800183a:	4a07      	ldr	r2, [pc, #28]	@ (8001858 <MX_TIM1_Init+0x124>)
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8001840:	4b05      	ldr	r3, [pc, #20]	@ (8001858 <MX_TIM1_Init+0x124>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2200      	movs	r2, #0
 8001846:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_GenerateEvent(&htim1, TIM_EVENTSOURCE_UPDATE);
 8001848:	2101      	movs	r1, #1
 800184a:	4803      	ldr	r0, [pc, #12]	@ (8001858 <MX_TIM1_Init+0x124>)
 800184c:	f003 fad2 	bl	8004df4 <HAL_TIM_GenerateEvent>
  }

  /* USER CODE END TIM1_Init 2 */

}
 8001850:	bf00      	nop
 8001852:	3730      	adds	r7, #48	@ 0x30
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	200000b0 	.word	0x200000b0
 800185c:	40010000 	.word	0x40010000
 8001860:	0501bd00 	.word	0x0501bd00

08001864 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001868:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 800186a:	4a12      	ldr	r2, [pc, #72]	@ (80018b4 <MX_USART2_UART_Init+0x50>)
 800186c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800186e:	4b10      	ldr	r3, [pc, #64]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 8001870:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001874:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001876:	4b0e      	ldr	r3, [pc, #56]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 8001878:	2200      	movs	r2, #0
 800187a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800187c:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 800187e:	2200      	movs	r2, #0
 8001880:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001882:	4b0b      	ldr	r3, [pc, #44]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 8001884:	2200      	movs	r2, #0
 8001886:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001888:	4b09      	ldr	r3, [pc, #36]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 800188a:	220c      	movs	r2, #12
 800188c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800188e:	4b08      	ldr	r3, [pc, #32]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 8001890:	2200      	movs	r2, #0
 8001892:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001894:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 8001896:	2200      	movs	r2, #0
 8001898:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800189a:	4805      	ldr	r0, [pc, #20]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 800189c:	f003 fd1e 	bl	80052dc <HAL_UART_Init>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80018a6:	f000 f8b1 	bl	8001a0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000158 	.word	0x20000158
 80018b4:	40004400 	.word	0x40004400

080018b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80018be:	2300      	movs	r3, #0
 80018c0:	607b      	str	r3, [r7, #4]
 80018c2:	4b0c      	ldr	r3, [pc, #48]	@ (80018f4 <MX_DMA_Init+0x3c>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c6:	4a0b      	ldr	r2, [pc, #44]	@ (80018f4 <MX_DMA_Init+0x3c>)
 80018c8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ce:	4b09      	ldr	r3, [pc, #36]	@ (80018f4 <MX_DMA_Init+0x3c>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018d6:	607b      	str	r3, [r7, #4]
 80018d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 80018da:	2200      	movs	r2, #0
 80018dc:	2100      	movs	r1, #0
 80018de:	2044      	movs	r0, #68	@ 0x44
 80018e0:	f000 fdfd 	bl	80024de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80018e4:	2044      	movs	r0, #68	@ 0x44
 80018e6:	f000 fe16 	bl	8002516 <HAL_NVIC_EnableIRQ>

}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40023800 	.word	0x40023800

080018f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b08a      	sub	sp, #40	@ 0x28
 80018fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fe:	f107 0314 	add.w	r3, r7, #20
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	605a      	str	r2, [r3, #4]
 8001908:	609a      	str	r2, [r3, #8]
 800190a:	60da      	str	r2, [r3, #12]
 800190c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	613b      	str	r3, [r7, #16]
 8001912:	4b3b      	ldr	r3, [pc, #236]	@ (8001a00 <MX_GPIO_Init+0x108>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001916:	4a3a      	ldr	r2, [pc, #232]	@ (8001a00 <MX_GPIO_Init+0x108>)
 8001918:	f043 0304 	orr.w	r3, r3, #4
 800191c:	6313      	str	r3, [r2, #48]	@ 0x30
 800191e:	4b38      	ldr	r3, [pc, #224]	@ (8001a00 <MX_GPIO_Init+0x108>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001922:	f003 0304 	and.w	r3, r3, #4
 8001926:	613b      	str	r3, [r7, #16]
 8001928:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	4b34      	ldr	r3, [pc, #208]	@ (8001a00 <MX_GPIO_Init+0x108>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001932:	4a33      	ldr	r2, [pc, #204]	@ (8001a00 <MX_GPIO_Init+0x108>)
 8001934:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001938:	6313      	str	r3, [r2, #48]	@ 0x30
 800193a:	4b31      	ldr	r3, [pc, #196]	@ (8001a00 <MX_GPIO_Init+0x108>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	60bb      	str	r3, [r7, #8]
 800194a:	4b2d      	ldr	r3, [pc, #180]	@ (8001a00 <MX_GPIO_Init+0x108>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194e:	4a2c      	ldr	r2, [pc, #176]	@ (8001a00 <MX_GPIO_Init+0x108>)
 8001950:	f043 0301 	orr.w	r3, r3, #1
 8001954:	6313      	str	r3, [r2, #48]	@ 0x30
 8001956:	4b2a      	ldr	r3, [pc, #168]	@ (8001a00 <MX_GPIO_Init+0x108>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	60bb      	str	r3, [r7, #8]
 8001960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	607b      	str	r3, [r7, #4]
 8001966:	4b26      	ldr	r3, [pc, #152]	@ (8001a00 <MX_GPIO_Init+0x108>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196a:	4a25      	ldr	r2, [pc, #148]	@ (8001a00 <MX_GPIO_Init+0x108>)
 800196c:	f043 0302 	orr.w	r3, r3, #2
 8001970:	6313      	str	r3, [r2, #48]	@ 0x30
 8001972:	4b23      	ldr	r3, [pc, #140]	@ (8001a00 <MX_GPIO_Init+0x108>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	607b      	str	r3, [r7, #4]
 800197c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800197e:	2200      	movs	r2, #0
 8001980:	2120      	movs	r1, #32
 8001982:	4820      	ldr	r0, [pc, #128]	@ (8001a04 <MX_GPIO_Init+0x10c>)
 8001984:	f002 fcaa 	bl	80042dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, R1_Pin|G1_Pin|B1_Pin|A_Pin
 8001988:	2200      	movs	r2, #0
 800198a:	f24f 217f 	movw	r1, #62079	@ 0xf27f
 800198e:	481e      	ldr	r0, [pc, #120]	@ (8001a08 <MX_GPIO_Init+0x110>)
 8001990:	f002 fca4 	bl	80042dc <HAL_GPIO_WritePin>
                          |B_Pin|C_Pin|D_Pin|R2_Pin
                          |G2_Pin|B2_Pin|CLK_Pin|LAT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OE_GPIO_Port, OE_Pin, GPIO_PIN_SET);
 8001994:	2201      	movs	r2, #1
 8001996:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800199a:	481b      	ldr	r0, [pc, #108]	@ (8001a08 <MX_GPIO_Init+0x110>)
 800199c:	f002 fc9e 	bl	80042dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80019a0:	2320      	movs	r3, #32
 80019a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a4:	2301      	movs	r3, #1
 80019a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ac:	2300      	movs	r3, #0
 80019ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80019b0:	f107 0314 	add.w	r3, r7, #20
 80019b4:	4619      	mov	r1, r3
 80019b6:	4813      	ldr	r0, [pc, #76]	@ (8001a04 <MX_GPIO_Init+0x10c>)
 80019b8:	f002 fb0e 	bl	8003fd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : R1_Pin G1_Pin B1_Pin A_Pin
                           B_Pin C_Pin D_Pin R2_Pin
                           G2_Pin B2_Pin CLK_Pin */
  GPIO_InitStruct.Pin = R1_Pin|G1_Pin|B1_Pin|A_Pin
 80019bc:	f24f 037f 	movw	r3, #61567	@ 0xf07f
 80019c0:	617b      	str	r3, [r7, #20]
                          |B_Pin|C_Pin|D_Pin|R2_Pin
                          |G2_Pin|B2_Pin|CLK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c2:	2301      	movs	r3, #1
 80019c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019ca:	2302      	movs	r3, #2
 80019cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ce:	f107 0314 	add.w	r3, r7, #20
 80019d2:	4619      	mov	r1, r3
 80019d4:	480c      	ldr	r0, [pc, #48]	@ (8001a08 <MX_GPIO_Init+0x110>)
 80019d6:	f002 faff 	bl	8003fd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OE_Pin LAT_Pin */
  GPIO_InitStruct.Pin = OE_Pin|LAT_Pin;
 80019da:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80019de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e0:	2301      	movs	r3, #1
 80019e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019e4:	2301      	movs	r3, #1
 80019e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019e8:	2302      	movs	r3, #2
 80019ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ec:	f107 0314 	add.w	r3, r7, #20
 80019f0:	4619      	mov	r1, r3
 80019f2:	4805      	ldr	r0, [pc, #20]	@ (8001a08 <MX_GPIO_Init+0x110>)
 80019f4:	f002 faf0 	bl	8003fd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80019f8:	bf00      	nop
 80019fa:	3728      	adds	r7, #40	@ 0x28
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	40023800 	.word	0x40023800
 8001a04:	40020000 	.word	0x40020000
 8001a08:	40020400 	.word	0x40020400

08001a0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a10:	b672      	cpsid	i
}
 8001a12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a14:	bf00      	nop
 8001a16:	e7fd      	b.n	8001a14 <Error_Handler+0x8>

08001a18 <addr_word_from_row>:
#include "dma.h"     // LED_* ,  
#include "color.h"   // color_u8_to_u5 or color_u8_to_bits
#include "anim.h"

// ---  :  (A/B/C/D)   ---
static inline uint32_t addr_word_from_row(int row) {
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
    uint32_t w = 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	60fb      	str	r3, [r7, #12]
    w |= (row & 0x1) ? LED_BSRR_A_SET : LED_BSRR_A_CLR;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	f003 0301 	and.w	r3, r3, #1
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d002      	beq.n	8001a34 <addr_word_from_row+0x1c>
 8001a2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a32:	e001      	b.n	8001a38 <addr_word_from_row+0x20>
 8001a34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001a38:	68fa      	ldr	r2, [r7, #12]
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	60fb      	str	r3, [r7, #12]
    w |= (row & 0x2) ? LED_BSRR_B_SET : LED_BSRR_B_CLR;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	f003 0302 	and.w	r3, r3, #2
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d002      	beq.n	8001a4e <addr_word_from_row+0x36>
 8001a48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a4c:	e001      	b.n	8001a52 <addr_word_from_row+0x3a>
 8001a4e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001a52:	68fa      	ldr	r2, [r7, #12]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	60fb      	str	r3, [r7, #12]
    w |= (row & 0x4) ? LED_BSRR_C_SET : LED_BSRR_C_CLR;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f003 0304 	and.w	r3, r3, #4
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d002      	beq.n	8001a68 <addr_word_from_row+0x50>
 8001a62:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a66:	e001      	b.n	8001a6c <addr_word_from_row+0x54>
 8001a68:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001a6c:	68fa      	ldr	r2, [r7, #12]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	60fb      	str	r3, [r7, #12]
    w |= (row & 0x8) ? LED_BSRR_D_SET : LED_BSRR_D_CLR;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f003 0308 	and.w	r3, r3, #8
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d002      	beq.n	8001a82 <addr_word_from_row+0x6a>
 8001a7c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a80:	e001      	b.n	8001a86 <addr_word_from_row+0x6e>
 8001a82:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001a86:	68fa      	ldr	r2, [r7, #12]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	60fb      	str	r3, [r7, #12]
    return w;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3714      	adds	r7, #20
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bc80      	pop	{r7}
 8001a96:	4770      	bx	lr

08001a98 <cw_from_bits>:

// ---  :   RGB (/ ) -> BSRR  ---
static inline uint32_t cw_from_bits(bool r, bool g, bool b) {
 8001a98:	b480      	push	{r7}
 8001a9a:	b085      	sub	sp, #20
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	71fb      	strb	r3, [r7, #7]
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	71bb      	strb	r3, [r7, #6]
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	717b      	strb	r3, [r7, #5]
    uint32_t w = 0;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]
    w |= r ? LED_BSRR_R1_SET : LED_BSRR_R1_CLR;
 8001aae:	79fb      	ldrb	r3, [r7, #7]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <cw_from_bits+0x20>
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e001      	b.n	8001abc <cw_from_bits+0x24>
 8001ab8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001abc:	68fa      	ldr	r2, [r7, #12]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	60fb      	str	r3, [r7, #12]
    w |= g ? LED_BSRR_G1_SET : LED_BSRR_G1_CLR;
 8001ac2:	79bb      	ldrb	r3, [r7, #6]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <cw_from_bits+0x34>
 8001ac8:	2302      	movs	r3, #2
 8001aca:	e001      	b.n	8001ad0 <cw_from_bits+0x38>
 8001acc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ad0:	68fa      	ldr	r2, [r7, #12]
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	60fb      	str	r3, [r7, #12]
    w |= b ? LED_BSRR_B1_SET : LED_BSRR_B1_CLR;
 8001ad6:	797b      	ldrb	r3, [r7, #5]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <cw_from_bits+0x48>
 8001adc:	2304      	movs	r3, #4
 8001ade:	e001      	b.n	8001ae4 <cw_from_bits+0x4c>
 8001ae0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001ae4:	68fa      	ldr	r2, [r7, #12]
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	60fb      	str	r3, [r7, #12]
    w |= r ? LED_BSRR_R2_SET : LED_BSRR_R2_CLR;
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <cw_from_bits+0x5c>
 8001af0:	2308      	movs	r3, #8
 8001af2:	e001      	b.n	8001af8 <cw_from_bits+0x60>
 8001af4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001af8:	68fa      	ldr	r2, [r7, #12]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	60fb      	str	r3, [r7, #12]
    w |= g ? LED_BSRR_G2_SET : LED_BSRR_G2_CLR;
 8001afe:	79bb      	ldrb	r3, [r7, #6]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <cw_from_bits+0x70>
 8001b04:	2310      	movs	r3, #16
 8001b06:	e001      	b.n	8001b0c <cw_from_bits+0x74>
 8001b08:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001b0c:	68fa      	ldr	r2, [r7, #12]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	60fb      	str	r3, [r7, #12]
    w |= b ? LED_BSRR_B2_SET : LED_BSRR_B2_CLR;
 8001b12:	797b      	ldrb	r3, [r7, #5]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <cw_from_bits+0x84>
 8001b18:	2320      	movs	r3, #32
 8001b1a:	e001      	b.n	8001b20 <cw_from_bits+0x88>
 8001b1c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001b20:	68fa      	ldr	r2, [r7, #12]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	60fb      	str	r3, [r7, #12]
    return w;
 8001b26:	68fb      	ldr	r3, [r7, #12]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3714      	adds	r7, #20
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bc80      	pop	{r7}
 8001b30:	4770      	bx	lr

08001b32 <u8_to_plane>:

// ---  : 8 -> 5(LED_BITPLANES     color_u8_to_bits ) ---
static inline uint8_t u8_to_plane(uint8_t v8) {
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b082      	sub	sp, #8
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	4603      	mov	r3, r0
 8001b3a:	71fb      	strb	r3, [r7, #7]
    return color_u8_to_u5(v8);   // BP=5 .   color_u8_to_bits(v8)
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7ff fada 	bl	80010f8 <color_u8_to_u5>
 8001b44:	4603      	mov	r3, r0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <build_from_pixel_fn>:

// ---   : per-pixel   ---
// : [OE High+ ]  ( : +CLK L, CLK H)  LAT H  LAT L + OE L
static void build_from_pixel_fn(uint32_t *fb,
                                void (*pixel_rgb)(int x,int y,uint8_t* r,uint8_t* g,uint8_t* b))
{
 8001b4e:	b590      	push	{r4, r7, lr}
 8001b50:	b08f      	sub	sp, #60	@ 0x3c
 8001b52:	af02      	add	r7, sp, #8
 8001b54:	6078      	str	r0, [r7, #4]
 8001b56:	6039      	str	r1, [r7, #0]
    uint32_t *p = fb;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // / (=H/2) ,   / 
    for (int bp = 0; bp < LED_BITPLANES; ++bp) {
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b60:	e081      	b.n	8001c66 <build_from_pixel_fn+0x118>

        for (int row = 0; row < (LED_PANEL_H/2); ++row) {
 8001b62:	2300      	movs	r3, #0
 8001b64:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b66:	e078      	b.n	8001c5a <build_from_pixel_fn+0x10c>

            // 1) : OE=High() +   + RGB  
            uint32_t rgb_all_clr = LED_BSRR_CLR(R1_Pin|G1_Pin|B1_Pin|R2_Pin|G2_Pin|B2_Pin);
 8001b68:	f44f 137c 	mov.w	r3, #4128768	@ 0x3f0000
 8001b6c:	61fb      	str	r3, [r7, #28]
            *p++ = LED_BSRR_OE_SET | addr_word_from_row(row) | rgb_all_clr;
 8001b6e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001b70:	f7ff ff52 	bl	8001a18 <addr_word_from_row>
 8001b74:	4602      	mov	r2, r0
 8001b76:	69fb      	ldr	r3, [r7, #28]
 8001b78:	431a      	orrs	r2, r3
 8001b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b7c:	1d19      	adds	r1, r3, #4
 8001b7e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8001b80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001b84:	601a      	str	r2, [r3, #0]

            // 2)  :      CLK 
            for (int x = 0; x < LED_PANEL_W; ++x) {
 8001b86:	2300      	movs	r3, #0
 8001b88:	623b      	str	r3, [r7, #32]
 8001b8a:	e054      	b.n	8001c36 <build_from_pixel_fn+0xe8>
                // (x,row) (/ ) 8 
                uint8_t r8,g8,b8;
                pixel_rgb(x, row, &r8,&g8,&b8);
 8001b8c:	f107 010e 	add.w	r1, r7, #14
 8001b90:	f107 020f 	add.w	r2, r7, #15
 8001b94:	f107 030d 	add.w	r3, r7, #13
 8001b98:	9300      	str	r3, [sp, #0]
 8001b9a:	683c      	ldr	r4, [r7, #0]
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ba0:	6a38      	ldr	r0, [r7, #32]
 8001ba2:	47a0      	blx	r4

                // 85    bit 
                uint8_t rN = u8_to_plane(r8);
 8001ba4:	7bfb      	ldrb	r3, [r7, #15]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7ff ffc3 	bl	8001b32 <u8_to_plane>
 8001bac:	4603      	mov	r3, r0
 8001bae:	76fb      	strb	r3, [r7, #27]
                uint8_t gN = u8_to_plane(g8);
 8001bb0:	7bbb      	ldrb	r3, [r7, #14]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7ff ffbd 	bl	8001b32 <u8_to_plane>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	76bb      	strb	r3, [r7, #26]
                uint8_t bN = u8_to_plane(b8);
 8001bbc:	7b7b      	ldrb	r3, [r7, #13]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7ff ffb7 	bl	8001b32 <u8_to_plane>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	767b      	strb	r3, [r7, #25]

                bool r_on = (rN >> bp) & 1;
 8001bc8:	7efa      	ldrb	r2, [r7, #27]
 8001bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bcc:	fa42 f303 	asr.w	r3, r2, r3
 8001bd0:	f003 0301 	and.w	r3, r3, #1
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	bf14      	ite	ne
 8001bd8:	2301      	movne	r3, #1
 8001bda:	2300      	moveq	r3, #0
 8001bdc:	763b      	strb	r3, [r7, #24]
                bool g_on = (gN >> bp) & 1;
 8001bde:	7eba      	ldrb	r2, [r7, #26]
 8001be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001be2:	fa42 f303 	asr.w	r3, r2, r3
 8001be6:	f003 0301 	and.w	r3, r3, #1
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	bf14      	ite	ne
 8001bee:	2301      	movne	r3, #1
 8001bf0:	2300      	moveq	r3, #0
 8001bf2:	75fb      	strb	r3, [r7, #23]
                bool b_on = (bN >> bp) & 1;
 8001bf4:	7e7a      	ldrb	r2, [r7, #25]
 8001bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bf8:	fa42 f303 	asr.w	r3, r2, r3
 8001bfc:	f003 0301 	and.w	r3, r3, #1
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	bf14      	ite	ne
 8001c04:	2301      	movne	r3, #1
 8001c06:	2300      	moveq	r3, #0
 8001c08:	75bb      	strb	r3, [r7, #22]

                uint32_t cw = cw_from_bits(r_on, g_on, b_on);
 8001c0a:	7dba      	ldrb	r2, [r7, #22]
 8001c0c:	7df9      	ldrb	r1, [r7, #23]
 8001c0e:	7e3b      	ldrb	r3, [r7, #24]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff ff41 	bl	8001a98 <cw_from_bits>
 8001c16:	6138      	str	r0, [r7, #16]

                //   + CLK Low
                *p++ = cw | LED_BSRR_CLK_CLR;
 8001c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c1a:	1d1a      	adds	r2, r3, #4
 8001c1c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c1e:	693a      	ldr	r2, [r7, #16]
 8001c20:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001c24:	601a      	str	r2, [r3, #0]
                // CLK High (-into-shift)
                *p++ = LED_BSRR_CLK_SET;
 8001c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c28:	1d1a      	adds	r2, r3, #4
 8001c2a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c2c:	2240      	movs	r2, #64	@ 0x40
 8001c2e:	601a      	str	r2, [r3, #0]
            for (int x = 0; x < LED_PANEL_W; ++x) {
 8001c30:	6a3b      	ldr	r3, [r7, #32]
 8001c32:	3301      	adds	r3, #1
 8001c34:	623b      	str	r3, [r7, #32]
 8001c36:	6a3b      	ldr	r3, [r7, #32]
 8001c38:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c3a:	dda7      	ble.n	8001b8c <build_from_pixel_fn+0x3e>
            }

            // 3) LATCH   (OE Low)
            *p++ = LED_BSRR_LAT_SET;
 8001c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c3e:	1d1a      	adds	r2, r3, #4
 8001c40:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c46:	601a      	str	r2, [r3, #0]
            *p++ = (LED_BSRR_LAT_CLR | LED_BSRR_OE_CLR);
 8001c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c4a:	1d1a      	adds	r2, r3, #4
 8001c4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c4e:	f04f 7240 	mov.w	r2, #50331648	@ 0x3000000
 8001c52:	601a      	str	r2, [r3, #0]
        for (int row = 0; row < (LED_PANEL_H/2); ++row) {
 8001c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c56:	3301      	adds	r3, #1
 8001c58:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c5c:	2b0f      	cmp	r3, #15
 8001c5e:	dd83      	ble.n	8001b68 <build_from_pixel_fn+0x1a>
    for (int bp = 0; bp < LED_BITPLANES; ++bp) {
 8001c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c62:	3301      	adds	r3, #1
 8001c64:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c68:	2b04      	cmp	r3, #4
 8001c6a:	f77f af7a 	ble.w	8001b62 <build_from_pixel_fn+0x14>
        }
    }
}
 8001c6e:	bf00      	nop
 8001c70:	bf00      	nop
 8001c72:	3734      	adds	r7, #52	@ 0x34
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd90      	pop	{r4, r7, pc}

08001c78 <pixel_checker>:
// ----  2:  ----
static uint8_t s_tile = 8;
static uint32_t s_step = 0;

static void pixel_checker(int x, int y, uint8_t* r, uint8_t* g, uint8_t* b)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b087      	sub	sp, #28
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
 8001c84:	603b      	str	r3, [r7, #0]
    uint8_t tile = s_tile ? s_tile : 8;
 8001c86:	4b19      	ldr	r3, [pc, #100]	@ (8001cec <pixel_checker+0x74>)
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d002      	beq.n	8001c94 <pixel_checker+0x1c>
 8001c8e:	4b17      	ldr	r3, [pc, #92]	@ (8001cec <pixel_checker+0x74>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	e000      	b.n	8001c96 <pixel_checker+0x1e>
 8001c94:	2308      	movs	r3, #8
 8001c96:	75fb      	strb	r3, [r7, #23]
    uint8_t cx = ((x + (int)(s_step)) / tile) & 1;
 8001c98:	4b15      	ldr	r3, [pc, #84]	@ (8001cf0 <pixel_checker+0x78>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	441a      	add	r2, r3
 8001ca2:	7dfb      	ldrb	r3, [r7, #23]
 8001ca4:	fb92 f3f3 	sdiv	r3, r2, r3
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	75bb      	strb	r3, [r7, #22]
    uint8_t cy = (y / tile) & 1;
 8001cb0:	7dfb      	ldrb	r3, [r7, #23]
 8001cb2:	68ba      	ldr	r2, [r7, #8]
 8001cb4:	fb92 f3f3 	sdiv	r3, r2, r3
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	f003 0301 	and.w	r3, r3, #1
 8001cbe:	757b      	strb	r3, [r7, #21]
    uint8_t on = (cx ^ cy) ? 255 : 0;
 8001cc0:	7dba      	ldrb	r2, [r7, #22]
 8001cc2:	7d7b      	ldrb	r3, [r7, #21]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d001      	beq.n	8001ccc <pixel_checker+0x54>
 8001cc8:	23ff      	movs	r3, #255	@ 0xff
 8001cca:	e000      	b.n	8001cce <pixel_checker+0x56>
 8001ccc:	2300      	movs	r3, #0
 8001cce:	753b      	strb	r3, [r7, #20]

    //  (/)
    *r = on; *g = on; *b = on;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	7d3a      	ldrb	r2, [r7, #20]
 8001cd4:	701a      	strb	r2, [r3, #0]
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	7d3a      	ldrb	r2, [r7, #20]
 8001cda:	701a      	strb	r2, [r3, #0]
 8001cdc:	6a3b      	ldr	r3, [r7, #32]
 8001cde:	7d3a      	ldrb	r2, [r7, #20]
 8001ce0:	701a      	strb	r2, [r3, #0]
}
 8001ce2:	bf00      	nop
 8001ce4:	371c      	adds	r7, #28
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bc80      	pop	{r7}
 8001cea:	4770      	bx	lr
 8001cec:	2000000c 	.word	0x2000000c
 8001cf0:	20014920 	.word	0x20014920

08001cf4 <paint_checker_scroll>:
    s_tile = tile;
    s_step = 0;
    build_from_pixel_fn(fb, pixel_checker);
}
void paint_checker_scroll(uint32_t *fb, uint8_t tile, uint32_t step)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	607a      	str	r2, [r7, #4]
 8001d00:	72fb      	strb	r3, [r7, #11]
    s_tile = tile; s_step = step;
 8001d02:	4a07      	ldr	r2, [pc, #28]	@ (8001d20 <paint_checker_scroll+0x2c>)
 8001d04:	7afb      	ldrb	r3, [r7, #11]
 8001d06:	7013      	strb	r3, [r2, #0]
 8001d08:	4a06      	ldr	r2, [pc, #24]	@ (8001d24 <paint_checker_scroll+0x30>)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6013      	str	r3, [r2, #0]
    build_from_pixel_fn(fb, pixel_checker);
 8001d0e:	4906      	ldr	r1, [pc, #24]	@ (8001d28 <paint_checker_scroll+0x34>)
 8001d10:	68f8      	ldr	r0, [r7, #12]
 8001d12:	f7ff ff1c 	bl	8001b4e <build_from_pixel_fn>
}
 8001d16:	bf00      	nop
 8001d18:	3710      	adds	r7, #16
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	2000000c 	.word	0x2000000c
 8001d24:	20014920 	.word	0x20014920
 8001d28:	08001c79 	.word	0x08001c79

08001d2c <wheel>:


//---------------------
// --- 0..255 -> RGB  (HSV H only) ---
static inline void wheel(uint8_t pos, uint8_t *r, uint8_t *g, uint8_t *b)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b087      	sub	sp, #28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60b9      	str	r1, [r7, #8]
 8001d34:	607a      	str	r2, [r7, #4]
 8001d36:	603b      	str	r3, [r7, #0]
 8001d38:	4603      	mov	r3, r0
 8001d3a:	73fb      	strb	r3, [r7, #15]
    uint8_t region = pos / 43;        // 0..5
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
 8001d3e:	4a36      	ldr	r2, [pc, #216]	@ (8001e18 <wheel+0xec>)
 8001d40:	fba2 2303 	umull	r2, r3, r2, r3
 8001d44:	08db      	lsrs	r3, r3, #3
 8001d46:	75fb      	strb	r3, [r7, #23]
    uint8_t rem    = pos % 43;        // 0..42
 8001d48:	7bfb      	ldrb	r3, [r7, #15]
 8001d4a:	4a33      	ldr	r2, [pc, #204]	@ (8001e18 <wheel+0xec>)
 8001d4c:	fba2 1203 	umull	r1, r2, r2, r3
 8001d50:	08d2      	lsrs	r2, r2, #3
 8001d52:	212b      	movs	r1, #43	@ 0x2b
 8001d54:	fb01 f202 	mul.w	r2, r1, r2
 8001d58:	1a9b      	subs	r3, r3, r2
 8001d5a:	75bb      	strb	r3, [r7, #22]
    uint8_t p      = rem * 6;         // 0..252
 8001d5c:	7dbb      	ldrb	r3, [r7, #22]
 8001d5e:	461a      	mov	r2, r3
 8001d60:	0052      	lsls	r2, r2, #1
 8001d62:	4413      	add	r3, r2
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	757b      	strb	r3, [r7, #21]

    switch (region) {
 8001d68:	7dfb      	ldrb	r3, [r7, #23]
 8001d6a:	2b04      	cmp	r3, #4
 8001d6c:	d842      	bhi.n	8001df4 <wheel+0xc8>
 8001d6e:	a201      	add	r2, pc, #4	@ (adr r2, 8001d74 <wheel+0x48>)
 8001d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d74:	08001d89 	.word	0x08001d89
 8001d78:	08001d9d 	.word	0x08001d9d
 8001d7c:	08001db5 	.word	0x08001db5
 8001d80:	08001dc9 	.word	0x08001dc9
 8001d84:	08001de1 	.word	0x08001de1
    case 0: *r=255; *g=p;   *b=0;   break;
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	22ff      	movs	r2, #255	@ 0xff
 8001d8c:	701a      	strb	r2, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	7d7a      	ldrb	r2, [r7, #21]
 8001d92:	701a      	strb	r2, [r3, #0]
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	2200      	movs	r2, #0
 8001d98:	701a      	strb	r2, [r3, #0]
 8001d9a:	e037      	b.n	8001e0c <wheel+0xe0>
    case 1: *r=255-p; *g=255; *b=0; break;
 8001d9c:	7d7b      	ldrb	r3, [r7, #21]
 8001d9e:	43db      	mvns	r3, r3
 8001da0:	b2da      	uxtb	r2, r3
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	701a      	strb	r2, [r3, #0]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	22ff      	movs	r2, #255	@ 0xff
 8001daa:	701a      	strb	r2, [r3, #0]
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	2200      	movs	r2, #0
 8001db0:	701a      	strb	r2, [r3, #0]
 8001db2:	e02b      	b.n	8001e0c <wheel+0xe0>
    case 2: *r=0;   *g=255; *b=p;   break;
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	2200      	movs	r2, #0
 8001db8:	701a      	strb	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	22ff      	movs	r2, #255	@ 0xff
 8001dbe:	701a      	strb	r2, [r3, #0]
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	7d7a      	ldrb	r2, [r7, #21]
 8001dc4:	701a      	strb	r2, [r3, #0]
 8001dc6:	e021      	b.n	8001e0c <wheel+0xe0>
    case 3: *r=0;   *g=255-p; *b=255; break;
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	701a      	strb	r2, [r3, #0]
 8001dce:	7d7b      	ldrb	r3, [r7, #21]
 8001dd0:	43db      	mvns	r3, r3
 8001dd2:	b2da      	uxtb	r2, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	701a      	strb	r2, [r3, #0]
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	22ff      	movs	r2, #255	@ 0xff
 8001ddc:	701a      	strb	r2, [r3, #0]
 8001dde:	e015      	b.n	8001e0c <wheel+0xe0>
    case 4: *r=p;   *g=0;   *b=255; break;
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	7d7a      	ldrb	r2, [r7, #21]
 8001de4:	701a      	strb	r2, [r3, #0]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2200      	movs	r2, #0
 8001dea:	701a      	strb	r2, [r3, #0]
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	22ff      	movs	r2, #255	@ 0xff
 8001df0:	701a      	strb	r2, [r3, #0]
 8001df2:	e00b      	b.n	8001e0c <wheel+0xe0>
    default:*r=255; *g=0;   *b=255-p; break;
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	22ff      	movs	r2, #255	@ 0xff
 8001df8:	701a      	strb	r2, [r3, #0]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	701a      	strb	r2, [r3, #0]
 8001e00:	7d7b      	ldrb	r3, [r7, #21]
 8001e02:	43db      	mvns	r3, r3
 8001e04:	b2da      	uxtb	r2, r3
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	701a      	strb	r2, [r3, #0]
 8001e0a:	bf00      	nop
    }
}
 8001e0c:	bf00      	nop
 8001e0e:	371c      	adds	r7, #28
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	2fa0be83 	.word	0x2fa0be83

08001e1c <paint_rainbow_scroll>:

void paint_rainbow_scroll(uint32_t *fb, uint16_t phase)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b08e      	sub	sp, #56	@ 0x38
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	460b      	mov	r3, r1
 8001e26:	807b      	strh	r3, [r7, #2]
    uint32_t *p = fb;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	637b      	str	r3, [r7, #52]	@ 0x34
    const uint32_t per_pixel = 65536u / LED_PANEL_W;  //  phase ( 1px  )
 8001e2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e30:	623b      	str	r3, [r7, #32]

    for (int bp = 0; bp < LED_BITPLANES; ++bp) {
 8001e32:	2300      	movs	r3, #0
 8001e34:	633b      	str	r3, [r7, #48]	@ 0x30
 8001e36:	e088      	b.n	8001f4a <paint_rainbow_scroll+0x12e>
            for (int row = 0; row < (LED_PANEL_H/2); ++row) {
 8001e38:	2300      	movs	r3, #0
 8001e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e3c:	e07e      	b.n	8001f3c <paint_rainbow_scroll+0x120>
                uint32_t rgb_all_clr = LED_BSRR_CLR(R1_Pin|G1_Pin|B1_Pin|R2_Pin|G2_Pin|B2_Pin);
 8001e3e:	f44f 137c 	mov.w	r3, #4128768	@ 0x3f0000
 8001e42:	61fb      	str	r3, [r7, #28]
                *p++ = LED_BSRR_OE_SET | addr_word_from_row(row) | rgb_all_clr;
 8001e44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001e46:	f7ff fde7 	bl	8001a18 <addr_word_from_row>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	431a      	orrs	r2, r3
 8001e50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e52:	1d19      	adds	r1, r3, #4
 8001e54:	6379      	str	r1, [r7, #52]	@ 0x34
 8001e56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001e5a:	601a      	str	r2, [r3, #0]

                uint32_t acc = phase;  // 16-bit  
 8001e5c:	887b      	ldrh	r3, [r7, #2]
 8001e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
                for (int x = 0; x < LED_PANEL_W; ++x) {
 8001e60:	2300      	movs	r3, #0
 8001e62:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e64:	e058      	b.n	8001f18 <paint_rainbow_scroll+0xfc>
                    uint8_t hue = (uint8_t)(acc >> 8);  //  8 
 8001e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e68:	0a1b      	lsrs	r3, r3, #8
 8001e6a:	76fb      	strb	r3, [r7, #27]
                    uint8_t r8,g8,b8; wheel(hue, &r8,&g8,&b8);
 8001e6c:	f107 030d 	add.w	r3, r7, #13
 8001e70:	f107 020e 	add.w	r2, r7, #14
 8001e74:	f107 010f 	add.w	r1, r7, #15
 8001e78:	7ef8      	ldrb	r0, [r7, #27]
 8001e7a:	f7ff ff57 	bl	8001d2c <wheel>

                    uint8_t rN = u8_to_plane(r8);
 8001e7e:	7bfb      	ldrb	r3, [r7, #15]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7ff fe56 	bl	8001b32 <u8_to_plane>
 8001e86:	4603      	mov	r3, r0
 8001e88:	76bb      	strb	r3, [r7, #26]
                    uint8_t gN = u8_to_plane(g8);
 8001e8a:	7bbb      	ldrb	r3, [r7, #14]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff fe50 	bl	8001b32 <u8_to_plane>
 8001e92:	4603      	mov	r3, r0
 8001e94:	767b      	strb	r3, [r7, #25]
                    uint8_t bN = u8_to_plane(b8);
 8001e96:	7b7b      	ldrb	r3, [r7, #13]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff fe4a 	bl	8001b32 <u8_to_plane>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	763b      	strb	r3, [r7, #24]

                    bool r_on = (rN >> bp) & 1;
 8001ea2:	7eba      	ldrb	r2, [r7, #26]
 8001ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ea6:	fa42 f303 	asr.w	r3, r2, r3
 8001eaa:	f003 0301 	and.w	r3, r3, #1
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	bf14      	ite	ne
 8001eb2:	2301      	movne	r3, #1
 8001eb4:	2300      	moveq	r3, #0
 8001eb6:	75fb      	strb	r3, [r7, #23]
                    bool g_on = (gN >> bp) & 1;
 8001eb8:	7e7a      	ldrb	r2, [r7, #25]
 8001eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ebc:	fa42 f303 	asr.w	r3, r2, r3
 8001ec0:	f003 0301 	and.w	r3, r3, #1
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	bf14      	ite	ne
 8001ec8:	2301      	movne	r3, #1
 8001eca:	2300      	moveq	r3, #0
 8001ecc:	75bb      	strb	r3, [r7, #22]
                    bool b_on = (bN >> bp) & 1;
 8001ece:	7e3a      	ldrb	r2, [r7, #24]
 8001ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ed2:	fa42 f303 	asr.w	r3, r2, r3
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	bf14      	ite	ne
 8001ede:	2301      	movne	r3, #1
 8001ee0:	2300      	moveq	r3, #0
 8001ee2:	757b      	strb	r3, [r7, #21]

                    uint32_t cw = cw_from_bits(r_on, g_on, b_on);
 8001ee4:	7d7a      	ldrb	r2, [r7, #21]
 8001ee6:	7db9      	ldrb	r1, [r7, #22]
 8001ee8:	7dfb      	ldrb	r3, [r7, #23]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7ff fdd4 	bl	8001a98 <cw_from_bits>
 8001ef0:	6138      	str	r0, [r7, #16]
                    *p++ = cw | LED_BSRR_CLK_CLR;
 8001ef2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ef4:	1d1a      	adds	r2, r3, #4
 8001ef6:	637a      	str	r2, [r7, #52]	@ 0x34
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001efe:	601a      	str	r2, [r3, #0]
                    *p++ = LED_BSRR_CLK_SET;
 8001f00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f02:	1d1a      	adds	r2, r3, #4
 8001f04:	637a      	str	r2, [r7, #52]	@ 0x34
 8001f06:	2240      	movs	r2, #64	@ 0x40
 8001f08:	601a      	str	r2, [r3, #0]

                    acc += per_pixel;  //   hue advance
 8001f0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f0c:	6a3b      	ldr	r3, [r7, #32]
 8001f0e:	4413      	add	r3, r2
 8001f10:	62bb      	str	r3, [r7, #40]	@ 0x28
                for (int x = 0; x < LED_PANEL_W; ++x) {
 8001f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f14:	3301      	adds	r3, #1
 8001f16:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f1a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f1c:	dda3      	ble.n	8001e66 <paint_rainbow_scroll+0x4a>
                }

                *p++ = LED_BSRR_LAT_SET;
 8001f1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f20:	1d1a      	adds	r2, r3, #4
 8001f22:	637a      	str	r2, [r7, #52]	@ 0x34
 8001f24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f28:	601a      	str	r2, [r3, #0]
                *p++ = (LED_BSRR_LAT_CLR | LED_BSRR_OE_CLR);
 8001f2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f2c:	1d1a      	adds	r2, r3, #4
 8001f2e:	637a      	str	r2, [r7, #52]	@ 0x34
 8001f30:	f04f 7240 	mov.w	r2, #50331648	@ 0x3000000
 8001f34:	601a      	str	r2, [r3, #0]
            for (int row = 0; row < (LED_PANEL_H/2); ++row) {
 8001f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f38:	3301      	adds	r3, #1
 8001f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f3e:	2b0f      	cmp	r3, #15
 8001f40:	f77f af7d 	ble.w	8001e3e <paint_rainbow_scroll+0x22>
    for (int bp = 0; bp < LED_BITPLANES; ++bp) {
 8001f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f46:	3301      	adds	r3, #1
 8001f48:	633b      	str	r3, [r7, #48]	@ 0x30
 8001f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f4c:	2b04      	cmp	r3, #4
 8001f4e:	f77f af73 	ble.w	8001e38 <paint_rainbow_scroll+0x1c>
            }
        }
}
 8001f52:	bf00      	nop
 8001f54:	bf00      	nop
 8001f56:	3738      	adds	r7, #56	@ 0x38
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f62:	2300      	movs	r3, #0
 8001f64:	607b      	str	r3, [r7, #4]
 8001f66:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa4 <HAL_MspInit+0x48>)
 8001f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f6a:	4a0e      	ldr	r2, [pc, #56]	@ (8001fa4 <HAL_MspInit+0x48>)
 8001f6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f70:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f72:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa4 <HAL_MspInit+0x48>)
 8001f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f7a:	607b      	str	r3, [r7, #4]
 8001f7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	603b      	str	r3, [r7, #0]
 8001f82:	4b08      	ldr	r3, [pc, #32]	@ (8001fa4 <HAL_MspInit+0x48>)
 8001f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f86:	4a07      	ldr	r2, [pc, #28]	@ (8001fa4 <HAL_MspInit+0x48>)
 8001f88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f8e:	4b05      	ldr	r3, [pc, #20]	@ (8001fa4 <HAL_MspInit+0x48>)
 8001f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f96:	603b      	str	r3, [r7, #0]
 8001f98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	370c      	adds	r7, #12
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr
 8001fa4:	40023800 	.word	0x40023800

08001fa8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a27      	ldr	r2, [pc, #156]	@ (8002054 <HAL_TIM_Base_MspInit+0xac>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d148      	bne.n	800204c <HAL_TIM_Base_MspInit+0xa4>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	4b26      	ldr	r3, [pc, #152]	@ (8002058 <HAL_TIM_Base_MspInit+0xb0>)
 8001fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc2:	4a25      	ldr	r2, [pc, #148]	@ (8002058 <HAL_TIM_Base_MspInit+0xb0>)
 8001fc4:	f043 0301 	orr.w	r3, r3, #1
 8001fc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fca:	4b23      	ldr	r3, [pc, #140]	@ (8002058 <HAL_TIM_Base_MspInit+0xb0>)
 8001fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fce:	f003 0301 	and.w	r3, r3, #1
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 8001fd6:	4b21      	ldr	r3, [pc, #132]	@ (800205c <HAL_TIM_Base_MspInit+0xb4>)
 8001fd8:	4a21      	ldr	r2, [pc, #132]	@ (8002060 <HAL_TIM_Base_MspInit+0xb8>)
 8001fda:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 8001fdc:	4b1f      	ldr	r3, [pc, #124]	@ (800205c <HAL_TIM_Base_MspInit+0xb4>)
 8001fde:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8001fe2:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001fe4:	4b1d      	ldr	r3, [pc, #116]	@ (800205c <HAL_TIM_Base_MspInit+0xb4>)
 8001fe6:	2240      	movs	r2, #64	@ 0x40
 8001fe8:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fea:	4b1c      	ldr	r3, [pc, #112]	@ (800205c <HAL_TIM_Base_MspInit+0xb4>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8001ff0:	4b1a      	ldr	r3, [pc, #104]	@ (800205c <HAL_TIM_Base_MspInit+0xb4>)
 8001ff2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ff6:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001ff8:	4b18      	ldr	r3, [pc, #96]	@ (800205c <HAL_TIM_Base_MspInit+0xb4>)
 8001ffa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001ffe:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002000:	4b16      	ldr	r3, [pc, #88]	@ (800205c <HAL_TIM_Base_MspInit+0xb4>)
 8002002:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002006:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 8002008:	4b14      	ldr	r3, [pc, #80]	@ (800205c <HAL_TIM_Base_MspInit+0xb4>)
 800200a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800200e:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002010:	4b12      	ldr	r3, [pc, #72]	@ (800205c <HAL_TIM_Base_MspInit+0xb4>)
 8002012:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002016:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002018:	4b10      	ldr	r3, [pc, #64]	@ (800205c <HAL_TIM_Base_MspInit+0xb4>)
 800201a:	2204      	movs	r2, #4
 800201c:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim1_up.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800201e:	4b0f      	ldr	r3, [pc, #60]	@ (800205c <HAL_TIM_Base_MspInit+0xb4>)
 8002020:	2203      	movs	r2, #3
 8002022:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim1_up.Init.MemBurst = DMA_MBURST_SINGLE;
 8002024:	4b0d      	ldr	r3, [pc, #52]	@ (800205c <HAL_TIM_Base_MspInit+0xb4>)
 8002026:	2200      	movs	r2, #0
 8002028:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim1_up.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800202a:	4b0c      	ldr	r3, [pc, #48]	@ (800205c <HAL_TIM_Base_MspInit+0xb4>)
 800202c:	2200      	movs	r2, #0
 800202e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8002030:	480a      	ldr	r0, [pc, #40]	@ (800205c <HAL_TIM_Base_MspInit+0xb4>)
 8002032:	f000 fa8b 	bl	800254c <HAL_DMA_Init>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <HAL_TIM_Base_MspInit+0x98>
    {
      Error_Handler();
 800203c:	f7ff fce6 	bl	8001a0c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	4a06      	ldr	r2, [pc, #24]	@ (800205c <HAL_TIM_Base_MspInit+0xb4>)
 8002044:	621a      	str	r2, [r3, #32]
 8002046:	4a05      	ldr	r2, [pc, #20]	@ (800205c <HAL_TIM_Base_MspInit+0xb4>)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800204c:	bf00      	nop
 800204e:	3710      	adds	r7, #16
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	40010000 	.word	0x40010000
 8002058:	40023800 	.word	0x40023800
 800205c:	200000f8 	.word	0x200000f8
 8002060:	40026488 	.word	0x40026488

08002064 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08a      	sub	sp, #40	@ 0x28
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206c:	f107 0314 	add.w	r3, r7, #20
 8002070:	2200      	movs	r2, #0
 8002072:	601a      	str	r2, [r3, #0]
 8002074:	605a      	str	r2, [r3, #4]
 8002076:	609a      	str	r2, [r3, #8]
 8002078:	60da      	str	r2, [r3, #12]
 800207a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a1d      	ldr	r2, [pc, #116]	@ (80020f8 <HAL_UART_MspInit+0x94>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d133      	bne.n	80020ee <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002086:	2300      	movs	r3, #0
 8002088:	613b      	str	r3, [r7, #16]
 800208a:	4b1c      	ldr	r3, [pc, #112]	@ (80020fc <HAL_UART_MspInit+0x98>)
 800208c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208e:	4a1b      	ldr	r2, [pc, #108]	@ (80020fc <HAL_UART_MspInit+0x98>)
 8002090:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002094:	6413      	str	r3, [r2, #64]	@ 0x40
 8002096:	4b19      	ldr	r3, [pc, #100]	@ (80020fc <HAL_UART_MspInit+0x98>)
 8002098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800209e:	613b      	str	r3, [r7, #16]
 80020a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a2:	2300      	movs	r3, #0
 80020a4:	60fb      	str	r3, [r7, #12]
 80020a6:	4b15      	ldr	r3, [pc, #84]	@ (80020fc <HAL_UART_MspInit+0x98>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020aa:	4a14      	ldr	r2, [pc, #80]	@ (80020fc <HAL_UART_MspInit+0x98>)
 80020ac:	f043 0301 	orr.w	r3, r3, #1
 80020b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020b2:	4b12      	ldr	r3, [pc, #72]	@ (80020fc <HAL_UART_MspInit+0x98>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b6:	f003 0301 	and.w	r3, r3, #1
 80020ba:	60fb      	str	r3, [r7, #12]
 80020bc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80020be:	230c      	movs	r3, #12
 80020c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c2:	2302      	movs	r3, #2
 80020c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c6:	2300      	movs	r3, #0
 80020c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ca:	2300      	movs	r3, #0
 80020cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020ce:	2307      	movs	r3, #7
 80020d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d2:	f107 0314 	add.w	r3, r7, #20
 80020d6:	4619      	mov	r1, r3
 80020d8:	4809      	ldr	r0, [pc, #36]	@ (8002100 <HAL_UART_MspInit+0x9c>)
 80020da:	f001 ff7d 	bl	8003fd8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80020de:	2200      	movs	r2, #0
 80020e0:	2100      	movs	r1, #0
 80020e2:	2026      	movs	r0, #38	@ 0x26
 80020e4:	f000 f9fb 	bl	80024de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80020e8:	2026      	movs	r0, #38	@ 0x26
 80020ea:	f000 fa14 	bl	8002516 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80020ee:	bf00      	nop
 80020f0:	3728      	adds	r7, #40	@ 0x28
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	40004400 	.word	0x40004400
 80020fc:	40023800 	.word	0x40023800
 8002100:	40020000 	.word	0x40020000

08002104 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002108:	bf00      	nop
 800210a:	e7fd      	b.n	8002108 <NMI_Handler+0x4>

0800210c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002110:	bf00      	nop
 8002112:	e7fd      	b.n	8002110 <HardFault_Handler+0x4>

08002114 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002118:	bf00      	nop
 800211a:	e7fd      	b.n	8002118 <MemManage_Handler+0x4>

0800211c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002120:	bf00      	nop
 8002122:	e7fd      	b.n	8002120 <BusFault_Handler+0x4>

08002124 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002128:	bf00      	nop
 800212a:	e7fd      	b.n	8002128 <UsageFault_Handler+0x4>

0800212c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002130:	bf00      	nop
 8002132:	46bd      	mov	sp, r7
 8002134:	bc80      	pop	{r7}
 8002136:	4770      	bx	lr

08002138 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800213c:	bf00      	nop
 800213e:	46bd      	mov	sp, r7
 8002140:	bc80      	pop	{r7}
 8002142:	4770      	bx	lr

08002144 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002148:	bf00      	nop
 800214a:	46bd      	mov	sp, r7
 800214c:	bc80      	pop	{r7}
 800214e:	4770      	bx	lr

08002150 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002154:	f000 f8d0 	bl	80022f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002158:	bf00      	nop
 800215a:	bd80      	pop	{r7, pc}

0800215c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002160:	4802      	ldr	r0, [pc, #8]	@ (800216c <USART2_IRQHandler+0x10>)
 8002162:	f003 f997 	bl	8005494 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002166:	bf00      	nop
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	20000158 	.word	0x20000158

08002170 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 8002174:	4803      	ldr	r0, [pc, #12]	@ (8002184 <DMA2_Stream5_IRQHandler+0x14>)
 8002176:	f000 fb29 	bl	80027cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */
  led_dma_irq_handler();
 800217a:	f7ff f98d 	bl	8001498 <led_dma_irq_handler>

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	200000f8 	.word	0x200000f8

08002188 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b086      	sub	sp, #24
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002190:	4a14      	ldr	r2, [pc, #80]	@ (80021e4 <_sbrk+0x5c>)
 8002192:	4b15      	ldr	r3, [pc, #84]	@ (80021e8 <_sbrk+0x60>)
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800219c:	4b13      	ldr	r3, [pc, #76]	@ (80021ec <_sbrk+0x64>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d102      	bne.n	80021aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021a4:	4b11      	ldr	r3, [pc, #68]	@ (80021ec <_sbrk+0x64>)
 80021a6:	4a12      	ldr	r2, [pc, #72]	@ (80021f0 <_sbrk+0x68>)
 80021a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021aa:	4b10      	ldr	r3, [pc, #64]	@ (80021ec <_sbrk+0x64>)
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4413      	add	r3, r2
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d207      	bcs.n	80021c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021b8:	f004 f8ee 	bl	8006398 <__errno>
 80021bc:	4603      	mov	r3, r0
 80021be:	220c      	movs	r2, #12
 80021c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021c2:	f04f 33ff 	mov.w	r3, #4294967295
 80021c6:	e009      	b.n	80021dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021c8:	4b08      	ldr	r3, [pc, #32]	@ (80021ec <_sbrk+0x64>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021ce:	4b07      	ldr	r3, [pc, #28]	@ (80021ec <_sbrk+0x64>)
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4413      	add	r3, r2
 80021d6:	4a05      	ldr	r2, [pc, #20]	@ (80021ec <_sbrk+0x64>)
 80021d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021da:	68fb      	ldr	r3, [r7, #12]
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3718      	adds	r7, #24
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	20018000 	.word	0x20018000
 80021e8:	00000400 	.word	0x00000400
 80021ec:	20014924 	.word	0x20014924
 80021f0:	20014a78 	.word	0x20014a78

080021f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021f8:	bf00      	nop
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bc80      	pop	{r7}
 80021fe:	4770      	bx	lr

08002200 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002200:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002238 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002204:	f7ff fff6 	bl	80021f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002208:	480c      	ldr	r0, [pc, #48]	@ (800223c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800220a:	490d      	ldr	r1, [pc, #52]	@ (8002240 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800220c:	4a0d      	ldr	r2, [pc, #52]	@ (8002244 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800220e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002210:	e002      	b.n	8002218 <LoopCopyDataInit>

08002212 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002212:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002214:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002216:	3304      	adds	r3, #4

08002218 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002218:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800221a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800221c:	d3f9      	bcc.n	8002212 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800221e:	4a0a      	ldr	r2, [pc, #40]	@ (8002248 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002220:	4c0a      	ldr	r4, [pc, #40]	@ (800224c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002222:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002224:	e001      	b.n	800222a <LoopFillZerobss>

08002226 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002226:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002228:	3204      	adds	r2, #4

0800222a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800222a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800222c:	d3fb      	bcc.n	8002226 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800222e:	f004 f8b9 	bl	80063a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002232:	f7ff f9a9 	bl	8001588 <main>
  bx  lr    
 8002236:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002238:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800223c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002240:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002244:	080077ac 	.word	0x080077ac
  ldr r2, =_sbss
 8002248:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800224c:	20014a74 	.word	0x20014a74

08002250 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002250:	e7fe      	b.n	8002250 <ADC_IRQHandler>
	...

08002254 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002258:	4b0e      	ldr	r3, [pc, #56]	@ (8002294 <HAL_Init+0x40>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a0d      	ldr	r2, [pc, #52]	@ (8002294 <HAL_Init+0x40>)
 800225e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002262:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002264:	4b0b      	ldr	r3, [pc, #44]	@ (8002294 <HAL_Init+0x40>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a0a      	ldr	r2, [pc, #40]	@ (8002294 <HAL_Init+0x40>)
 800226a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800226e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002270:	4b08      	ldr	r3, [pc, #32]	@ (8002294 <HAL_Init+0x40>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a07      	ldr	r2, [pc, #28]	@ (8002294 <HAL_Init+0x40>)
 8002276:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800227a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800227c:	2003      	movs	r0, #3
 800227e:	f000 f923 	bl	80024c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002282:	2000      	movs	r0, #0
 8002284:	f000 f808 	bl	8002298 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002288:	f7ff fe68 	bl	8001f5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40023c00 	.word	0x40023c00

08002298 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022a0:	4b12      	ldr	r3, [pc, #72]	@ (80022ec <HAL_InitTick+0x54>)
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	4b12      	ldr	r3, [pc, #72]	@ (80022f0 <HAL_InitTick+0x58>)
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	4619      	mov	r1, r3
 80022aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80022b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022b6:	4618      	mov	r0, r3
 80022b8:	f000 f93b 	bl	8002532 <HAL_SYSTICK_Config>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e00e      	b.n	80022e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2b0f      	cmp	r3, #15
 80022ca:	d80a      	bhi.n	80022e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022cc:	2200      	movs	r2, #0
 80022ce:	6879      	ldr	r1, [r7, #4]
 80022d0:	f04f 30ff 	mov.w	r0, #4294967295
 80022d4:	f000 f903 	bl	80024de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022d8:	4a06      	ldr	r2, [pc, #24]	@ (80022f4 <HAL_InitTick+0x5c>)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022de:	2300      	movs	r3, #0
 80022e0:	e000      	b.n	80022e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3708      	adds	r7, #8
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	20000010 	.word	0x20000010
 80022f0:	20000018 	.word	0x20000018
 80022f4:	20000014 	.word	0x20000014

080022f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022fc:	4b05      	ldr	r3, [pc, #20]	@ (8002314 <HAL_IncTick+0x1c>)
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	461a      	mov	r2, r3
 8002302:	4b05      	ldr	r3, [pc, #20]	@ (8002318 <HAL_IncTick+0x20>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4413      	add	r3, r2
 8002308:	4a03      	ldr	r2, [pc, #12]	@ (8002318 <HAL_IncTick+0x20>)
 800230a:	6013      	str	r3, [r2, #0]
}
 800230c:	bf00      	nop
 800230e:	46bd      	mov	sp, r7
 8002310:	bc80      	pop	{r7}
 8002312:	4770      	bx	lr
 8002314:	20000018 	.word	0x20000018
 8002318:	20014928 	.word	0x20014928

0800231c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  return uwTick;
 8002320:	4b02      	ldr	r3, [pc, #8]	@ (800232c <HAL_GetTick+0x10>)
 8002322:	681b      	ldr	r3, [r3, #0]
}
 8002324:	4618      	mov	r0, r3
 8002326:	46bd      	mov	sp, r7
 8002328:	bc80      	pop	{r7}
 800232a:	4770      	bx	lr
 800232c:	20014928 	.word	0x20014928

08002330 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002330:	b480      	push	{r7}
 8002332:	b085      	sub	sp, #20
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f003 0307 	and.w	r3, r3, #7
 800233e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002340:	4b0c      	ldr	r3, [pc, #48]	@ (8002374 <__NVIC_SetPriorityGrouping+0x44>)
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002346:	68ba      	ldr	r2, [r7, #8]
 8002348:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800234c:	4013      	ands	r3, r2
 800234e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002358:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800235c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002360:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002362:	4a04      	ldr	r2, [pc, #16]	@ (8002374 <__NVIC_SetPriorityGrouping+0x44>)
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	60d3      	str	r3, [r2, #12]
}
 8002368:	bf00      	nop
 800236a:	3714      	adds	r7, #20
 800236c:	46bd      	mov	sp, r7
 800236e:	bc80      	pop	{r7}
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	e000ed00 	.word	0xe000ed00

08002378 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800237c:	4b04      	ldr	r3, [pc, #16]	@ (8002390 <__NVIC_GetPriorityGrouping+0x18>)
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	0a1b      	lsrs	r3, r3, #8
 8002382:	f003 0307 	and.w	r3, r3, #7
}
 8002386:	4618      	mov	r0, r3
 8002388:	46bd      	mov	sp, r7
 800238a:	bc80      	pop	{r7}
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	e000ed00 	.word	0xe000ed00

08002394 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	4603      	mov	r3, r0
 800239c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800239e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	db0b      	blt.n	80023be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023a6:	79fb      	ldrb	r3, [r7, #7]
 80023a8:	f003 021f 	and.w	r2, r3, #31
 80023ac:	4906      	ldr	r1, [pc, #24]	@ (80023c8 <__NVIC_EnableIRQ+0x34>)
 80023ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b2:	095b      	lsrs	r3, r3, #5
 80023b4:	2001      	movs	r0, #1
 80023b6:	fa00 f202 	lsl.w	r2, r0, r2
 80023ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023be:	bf00      	nop
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bc80      	pop	{r7}
 80023c6:	4770      	bx	lr
 80023c8:	e000e100 	.word	0xe000e100

080023cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b083      	sub	sp, #12
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4603      	mov	r3, r0
 80023d4:	6039      	str	r1, [r7, #0]
 80023d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	db0a      	blt.n	80023f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	b2da      	uxtb	r2, r3
 80023e4:	490c      	ldr	r1, [pc, #48]	@ (8002418 <__NVIC_SetPriority+0x4c>)
 80023e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ea:	0112      	lsls	r2, r2, #4
 80023ec:	b2d2      	uxtb	r2, r2
 80023ee:	440b      	add	r3, r1
 80023f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023f4:	e00a      	b.n	800240c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	b2da      	uxtb	r2, r3
 80023fa:	4908      	ldr	r1, [pc, #32]	@ (800241c <__NVIC_SetPriority+0x50>)
 80023fc:	79fb      	ldrb	r3, [r7, #7]
 80023fe:	f003 030f 	and.w	r3, r3, #15
 8002402:	3b04      	subs	r3, #4
 8002404:	0112      	lsls	r2, r2, #4
 8002406:	b2d2      	uxtb	r2, r2
 8002408:	440b      	add	r3, r1
 800240a:	761a      	strb	r2, [r3, #24]
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	bc80      	pop	{r7}
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	e000e100 	.word	0xe000e100
 800241c:	e000ed00 	.word	0xe000ed00

08002420 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002420:	b480      	push	{r7}
 8002422:	b089      	sub	sp, #36	@ 0x24
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f003 0307 	and.w	r3, r3, #7
 8002432:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	f1c3 0307 	rsb	r3, r3, #7
 800243a:	2b04      	cmp	r3, #4
 800243c:	bf28      	it	cs
 800243e:	2304      	movcs	r3, #4
 8002440:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	3304      	adds	r3, #4
 8002446:	2b06      	cmp	r3, #6
 8002448:	d902      	bls.n	8002450 <NVIC_EncodePriority+0x30>
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	3b03      	subs	r3, #3
 800244e:	e000      	b.n	8002452 <NVIC_EncodePriority+0x32>
 8002450:	2300      	movs	r3, #0
 8002452:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002454:	f04f 32ff 	mov.w	r2, #4294967295
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	fa02 f303 	lsl.w	r3, r2, r3
 800245e:	43da      	mvns	r2, r3
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	401a      	ands	r2, r3
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002468:	f04f 31ff 	mov.w	r1, #4294967295
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	fa01 f303 	lsl.w	r3, r1, r3
 8002472:	43d9      	mvns	r1, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002478:	4313      	orrs	r3, r2
         );
}
 800247a:	4618      	mov	r0, r3
 800247c:	3724      	adds	r7, #36	@ 0x24
 800247e:	46bd      	mov	sp, r7
 8002480:	bc80      	pop	{r7}
 8002482:	4770      	bx	lr

08002484 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	3b01      	subs	r3, #1
 8002490:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002494:	d301      	bcc.n	800249a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002496:	2301      	movs	r3, #1
 8002498:	e00f      	b.n	80024ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800249a:	4a0a      	ldr	r2, [pc, #40]	@ (80024c4 <SysTick_Config+0x40>)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	3b01      	subs	r3, #1
 80024a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024a2:	210f      	movs	r1, #15
 80024a4:	f04f 30ff 	mov.w	r0, #4294967295
 80024a8:	f7ff ff90 	bl	80023cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024ac:	4b05      	ldr	r3, [pc, #20]	@ (80024c4 <SysTick_Config+0x40>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024b2:	4b04      	ldr	r3, [pc, #16]	@ (80024c4 <SysTick_Config+0x40>)
 80024b4:	2207      	movs	r2, #7
 80024b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	e000e010 	.word	0xe000e010

080024c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff ff2d 	bl	8002330 <__NVIC_SetPriorityGrouping>
}
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024de:	b580      	push	{r7, lr}
 80024e0:	b086      	sub	sp, #24
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	4603      	mov	r3, r0
 80024e6:	60b9      	str	r1, [r7, #8]
 80024e8:	607a      	str	r2, [r7, #4]
 80024ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024ec:	2300      	movs	r3, #0
 80024ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024f0:	f7ff ff42 	bl	8002378 <__NVIC_GetPriorityGrouping>
 80024f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	68b9      	ldr	r1, [r7, #8]
 80024fa:	6978      	ldr	r0, [r7, #20]
 80024fc:	f7ff ff90 	bl	8002420 <NVIC_EncodePriority>
 8002500:	4602      	mov	r2, r0
 8002502:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002506:	4611      	mov	r1, r2
 8002508:	4618      	mov	r0, r3
 800250a:	f7ff ff5f 	bl	80023cc <__NVIC_SetPriority>
}
 800250e:	bf00      	nop
 8002510:	3718      	adds	r7, #24
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	b082      	sub	sp, #8
 800251a:	af00      	add	r7, sp, #0
 800251c:	4603      	mov	r3, r0
 800251e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002520:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff ff35 	bl	8002394 <__NVIC_EnableIRQ>
}
 800252a:	bf00      	nop
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b082      	sub	sp, #8
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f7ff ffa2 	bl	8002484 <SysTick_Config>
 8002540:	4603      	mov	r3, r0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
	...

0800254c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b086      	sub	sp, #24
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002554:	2300      	movs	r3, #0
 8002556:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002558:	f7ff fee0 	bl	800231c <HAL_GetTick>
 800255c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d101      	bne.n	8002568 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e099      	b.n	800269c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2202      	movs	r2, #2
 800256c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f022 0201 	bic.w	r2, r2, #1
 8002586:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002588:	e00f      	b.n	80025aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800258a:	f7ff fec7 	bl	800231c <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	2b05      	cmp	r3, #5
 8002596:	d908      	bls.n	80025aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2220      	movs	r2, #32
 800259c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2203      	movs	r2, #3
 80025a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e078      	b.n	800269c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d1e8      	bne.n	800258a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025c0:	697a      	ldr	r2, [r7, #20]
 80025c2:	4b38      	ldr	r3, [pc, #224]	@ (80026a4 <HAL_DMA_Init+0x158>)
 80025c4:	4013      	ands	r3, r2
 80025c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685a      	ldr	r2, [r3, #4]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	691b      	ldr	r3, [r3, #16]
 80025dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a1b      	ldr	r3, [r3, #32]
 80025f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025f6:	697a      	ldr	r2, [r7, #20]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002600:	2b04      	cmp	r3, #4
 8002602:	d107      	bne.n	8002614 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260c:	4313      	orrs	r3, r2
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	4313      	orrs	r3, r2
 8002612:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	697a      	ldr	r2, [r7, #20]
 800261a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	695b      	ldr	r3, [r3, #20]
 8002622:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	f023 0307 	bic.w	r3, r3, #7
 800262a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002630:	697a      	ldr	r2, [r7, #20]
 8002632:	4313      	orrs	r3, r2
 8002634:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800263a:	2b04      	cmp	r3, #4
 800263c:	d117      	bne.n	800266e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002642:	697a      	ldr	r2, [r7, #20]
 8002644:	4313      	orrs	r3, r2
 8002646:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800264c:	2b00      	cmp	r3, #0
 800264e:	d00e      	beq.n	800266e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f000 fad9 	bl	8002c08 <DMA_CheckFifoParam>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d008      	beq.n	800266e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2240      	movs	r2, #64	@ 0x40
 8002660:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2201      	movs	r2, #1
 8002666:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800266a:	2301      	movs	r3, #1
 800266c:	e016      	b.n	800269c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f000 fa92 	bl	8002ba0 <DMA_CalcBaseAndBitshift>
 800267c:	4603      	mov	r3, r0
 800267e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002684:	223f      	movs	r2, #63	@ 0x3f
 8002686:	409a      	lsls	r2, r3
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2201      	movs	r2, #1
 8002696:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	3718      	adds	r7, #24
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	f010803f 	.word	0xf010803f

080026a8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80026b6:	f7ff fe31 	bl	800231c <HAL_GetTick>
 80026ba:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d008      	beq.n	80026da <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2280      	movs	r2, #128	@ 0x80
 80026cc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e052      	b.n	8002780 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f022 0216 	bic.w	r2, r2, #22
 80026e8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	695a      	ldr	r2, [r3, #20]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026f8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d103      	bne.n	800270a <HAL_DMA_Abort+0x62>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002706:	2b00      	cmp	r3, #0
 8002708:	d007      	beq.n	800271a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f022 0208 	bic.w	r2, r2, #8
 8002718:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f022 0201 	bic.w	r2, r2, #1
 8002728:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800272a:	e013      	b.n	8002754 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800272c:	f7ff fdf6 	bl	800231c <HAL_GetTick>
 8002730:	4602      	mov	r2, r0
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	2b05      	cmp	r3, #5
 8002738:	d90c      	bls.n	8002754 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2220      	movs	r2, #32
 800273e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2203      	movs	r2, #3
 8002744:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e015      	b.n	8002780 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	2b00      	cmp	r3, #0
 8002760:	d1e4      	bne.n	800272c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002766:	223f      	movs	r2, #63	@ 0x3f
 8002768:	409a      	lsls	r2, r3
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2201      	movs	r2, #1
 8002772:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800277e:	2300      	movs	r3, #0
}
 8002780:	4618      	mov	r0, r3
 8002782:	3710      	adds	r7, #16
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}

08002788 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002796:	b2db      	uxtb	r3, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d004      	beq.n	80027a6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2280      	movs	r2, #128	@ 0x80
 80027a0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e00c      	b.n	80027c0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2205      	movs	r2, #5
 80027aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f022 0201 	bic.w	r2, r2, #1
 80027bc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bc80      	pop	{r7}
 80027c8:	4770      	bx	lr
	...

080027cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b086      	sub	sp, #24
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80027d4:	2300      	movs	r3, #0
 80027d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80027d8:	4b8e      	ldr	r3, [pc, #568]	@ (8002a14 <HAL_DMA_IRQHandler+0x248>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a8e      	ldr	r2, [pc, #568]	@ (8002a18 <HAL_DMA_IRQHandler+0x24c>)
 80027de:	fba2 2303 	umull	r2, r3, r2, r3
 80027e2:	0a9b      	lsrs	r3, r3, #10
 80027e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f6:	2208      	movs	r2, #8
 80027f8:	409a      	lsls	r2, r3
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	4013      	ands	r3, r2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d01a      	beq.n	8002838 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0304 	and.w	r3, r3, #4
 800280c:	2b00      	cmp	r3, #0
 800280e:	d013      	beq.n	8002838 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f022 0204 	bic.w	r2, r2, #4
 800281e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002824:	2208      	movs	r2, #8
 8002826:	409a      	lsls	r2, r3
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002830:	f043 0201 	orr.w	r2, r3, #1
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800283c:	2201      	movs	r2, #1
 800283e:	409a      	lsls	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	4013      	ands	r3, r2
 8002844:	2b00      	cmp	r3, #0
 8002846:	d012      	beq.n	800286e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	695b      	ldr	r3, [r3, #20]
 800284e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002852:	2b00      	cmp	r3, #0
 8002854:	d00b      	beq.n	800286e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800285a:	2201      	movs	r2, #1
 800285c:	409a      	lsls	r2, r3
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002866:	f043 0202 	orr.w	r2, r3, #2
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002872:	2204      	movs	r2, #4
 8002874:	409a      	lsls	r2, r3
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	4013      	ands	r3, r2
 800287a:	2b00      	cmp	r3, #0
 800287c:	d012      	beq.n	80028a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0302 	and.w	r3, r3, #2
 8002888:	2b00      	cmp	r3, #0
 800288a:	d00b      	beq.n	80028a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002890:	2204      	movs	r2, #4
 8002892:	409a      	lsls	r2, r3
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800289c:	f043 0204 	orr.w	r2, r3, #4
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028a8:	2210      	movs	r2, #16
 80028aa:	409a      	lsls	r2, r3
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	4013      	ands	r3, r2
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d043      	beq.n	800293c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0308 	and.w	r3, r3, #8
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d03c      	beq.n	800293c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028c6:	2210      	movs	r2, #16
 80028c8:	409a      	lsls	r2, r3
 80028ca:	693b      	ldr	r3, [r7, #16]
 80028cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d018      	beq.n	800290e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d108      	bne.n	80028fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d024      	beq.n	800293c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	4798      	blx	r3
 80028fa:	e01f      	b.n	800293c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002900:	2b00      	cmp	r3, #0
 8002902:	d01b      	beq.n	800293c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	4798      	blx	r3
 800290c:	e016      	b.n	800293c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002918:	2b00      	cmp	r3, #0
 800291a:	d107      	bne.n	800292c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f022 0208 	bic.w	r2, r2, #8
 800292a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002930:	2b00      	cmp	r3, #0
 8002932:	d003      	beq.n	800293c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002940:	2220      	movs	r2, #32
 8002942:	409a      	lsls	r2, r3
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	4013      	ands	r3, r2
 8002948:	2b00      	cmp	r3, #0
 800294a:	f000 808f 	beq.w	8002a6c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0310 	and.w	r3, r3, #16
 8002958:	2b00      	cmp	r3, #0
 800295a:	f000 8087 	beq.w	8002a6c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002962:	2220      	movs	r2, #32
 8002964:	409a      	lsls	r2, r3
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002970:	b2db      	uxtb	r3, r3
 8002972:	2b05      	cmp	r3, #5
 8002974:	d136      	bne.n	80029e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f022 0216 	bic.w	r2, r2, #22
 8002984:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	695a      	ldr	r2, [r3, #20]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002994:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299a:	2b00      	cmp	r3, #0
 800299c:	d103      	bne.n	80029a6 <HAL_DMA_IRQHandler+0x1da>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d007      	beq.n	80029b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f022 0208 	bic.w	r2, r2, #8
 80029b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ba:	223f      	movs	r2, #63	@ 0x3f
 80029bc:	409a      	lsls	r2, r3
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2201      	movs	r2, #1
 80029c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2200      	movs	r2, #0
 80029ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d07e      	beq.n	8002ad8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	4798      	blx	r3
        }
        return;
 80029e2:	e079      	b.n	8002ad8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d01d      	beq.n	8002a2e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d10d      	bne.n	8002a1c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d031      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	4798      	blx	r3
 8002a10:	e02c      	b.n	8002a6c <HAL_DMA_IRQHandler+0x2a0>
 8002a12:	bf00      	nop
 8002a14:	20000010 	.word	0x20000010
 8002a18:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d023      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	4798      	blx	r3
 8002a2c:	e01e      	b.n	8002a6c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d10f      	bne.n	8002a5c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f022 0210 	bic.w	r2, r2, #16
 8002a4a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d003      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d032      	beq.n	8002ada <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a78:	f003 0301 	and.w	r3, r3, #1
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d022      	beq.n	8002ac6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2205      	movs	r2, #5
 8002a84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f022 0201 	bic.w	r2, r2, #1
 8002a96:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	60bb      	str	r3, [r7, #8]
 8002a9e:	697a      	ldr	r2, [r7, #20]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d307      	bcc.n	8002ab4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d1f2      	bne.n	8002a98 <HAL_DMA_IRQHandler+0x2cc>
 8002ab2:	e000      	b.n	8002ab6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ab4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d005      	beq.n	8002ada <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	4798      	blx	r3
 8002ad6:	e000      	b.n	8002ada <HAL_DMA_IRQHandler+0x30e>
        return;
 8002ad8:	bf00      	nop
    }
  }
}
 8002ada:	3718      	adds	r7, #24
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callback function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b087      	sub	sp, #28
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	460b      	mov	r3, r1
 8002aea:	607a      	str	r2, [r7, #4]
 8002aec:	72fb      	strb	r3, [r7, #11]

  HAL_StatusTypeDef status = HAL_OK;
 8002aee:	2300      	movs	r3, #0
 8002af0:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d101      	bne.n	8002b00 <HAL_DMA_RegisterCallback+0x20>
 8002afc:	2302      	movs	r3, #2
 8002afe:	e03d      	b.n	8002b7c <HAL_DMA_RegisterCallback+0x9c>
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d12c      	bne.n	8002b6e <HAL_DMA_RegisterCallback+0x8e>
  {
    switch (CallbackID)
 8002b14:	7afb      	ldrb	r3, [r7, #11]
 8002b16:	2b05      	cmp	r3, #5
 8002b18:	d826      	bhi.n	8002b68 <HAL_DMA_RegisterCallback+0x88>
 8002b1a:	a201      	add	r2, pc, #4	@ (adr r2, 8002b20 <HAL_DMA_RegisterCallback+0x40>)
 8002b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b20:	08002b39 	.word	0x08002b39
 8002b24:	08002b41 	.word	0x08002b41
 8002b28:	08002b49 	.word	0x08002b49
 8002b2c:	08002b51 	.word	0x08002b51
 8002b30:	08002b59 	.word	0x08002b59
 8002b34:	08002b61 	.word	0x08002b61
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	63da      	str	r2, [r3, #60]	@ 0x3c
      break;
 8002b3e:	e018      	b.n	8002b72 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8002b46:	e014      	b.n	8002b72 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	645a      	str	r2, [r3, #68]	@ 0x44
      break;
 8002b4e:	e010      	b.n	8002b72 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	649a      	str	r2, [r3, #72]	@ 0x48
      break;
 8002b56:	e00c      	b.n	8002b72 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	64da      	str	r2, [r3, #76]	@ 0x4c
      break;
 8002b5e:	e008      	b.n	8002b72 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8002b66:	e004      	b.n	8002b72 <HAL_DMA_RegisterCallback+0x92>

    default:
      /* Return error status */
      status =  HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	75fb      	strb	r3, [r7, #23]
      break;
 8002b6c:	e001      	b.n	8002b72 <HAL_DMA_RegisterCallback+0x92>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  return status;
 8002b7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	371c      	adds	r7, #28
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bc80      	pop	{r7}
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop

08002b88 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bc80      	pop	{r7}
 8002b9c:	4770      	bx	lr
	...

08002ba0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b085      	sub	sp, #20
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	3b10      	subs	r3, #16
 8002bb0:	4a13      	ldr	r2, [pc, #76]	@ (8002c00 <DMA_CalcBaseAndBitshift+0x60>)
 8002bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb6:	091b      	lsrs	r3, r3, #4
 8002bb8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002bba:	4a12      	ldr	r2, [pc, #72]	@ (8002c04 <DMA_CalcBaseAndBitshift+0x64>)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2b03      	cmp	r3, #3
 8002bcc:	d909      	bls.n	8002be2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002bd6:	f023 0303 	bic.w	r3, r3, #3
 8002bda:	1d1a      	adds	r2, r3, #4
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	659a      	str	r2, [r3, #88]	@ 0x58
 8002be0:	e007      	b.n	8002bf2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002bea:	f023 0303 	bic.w	r3, r3, #3
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3714      	adds	r7, #20
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bc80      	pop	{r7}
 8002bfe:	4770      	bx	lr
 8002c00:	aaaaaaab 	.word	0xaaaaaaab
 8002c04:	08007740 	.word	0x08007740

08002c08 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c10:	2300      	movs	r3, #0
 8002c12:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c18:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	699b      	ldr	r3, [r3, #24]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d11f      	bne.n	8002c62 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	2b03      	cmp	r3, #3
 8002c26:	d856      	bhi.n	8002cd6 <DMA_CheckFifoParam+0xce>
 8002c28:	a201      	add	r2, pc, #4	@ (adr r2, 8002c30 <DMA_CheckFifoParam+0x28>)
 8002c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c2e:	bf00      	nop
 8002c30:	08002c41 	.word	0x08002c41
 8002c34:	08002c53 	.word	0x08002c53
 8002c38:	08002c41 	.word	0x08002c41
 8002c3c:	08002cd7 	.word	0x08002cd7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c44:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d046      	beq.n	8002cda <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c50:	e043      	b.n	8002cda <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c56:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c5a:	d140      	bne.n	8002cde <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c60:	e03d      	b.n	8002cde <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	699b      	ldr	r3, [r3, #24]
 8002c66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c6a:	d121      	bne.n	8002cb0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	2b03      	cmp	r3, #3
 8002c70:	d837      	bhi.n	8002ce2 <DMA_CheckFifoParam+0xda>
 8002c72:	a201      	add	r2, pc, #4	@ (adr r2, 8002c78 <DMA_CheckFifoParam+0x70>)
 8002c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c78:	08002c89 	.word	0x08002c89
 8002c7c:	08002c8f 	.word	0x08002c8f
 8002c80:	08002c89 	.word	0x08002c89
 8002c84:	08002ca1 	.word	0x08002ca1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	73fb      	strb	r3, [r7, #15]
      break;
 8002c8c:	e030      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c92:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d025      	beq.n	8002ce6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c9e:	e022      	b.n	8002ce6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002ca8:	d11f      	bne.n	8002cea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002cae:	e01c      	b.n	8002cea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d903      	bls.n	8002cbe <DMA_CheckFifoParam+0xb6>
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	2b03      	cmp	r3, #3
 8002cba:	d003      	beq.n	8002cc4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002cbc:	e018      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	73fb      	strb	r3, [r7, #15]
      break;
 8002cc2:	e015      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d00e      	beq.n	8002cee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	73fb      	strb	r3, [r7, #15]
      break;
 8002cd4:	e00b      	b.n	8002cee <DMA_CheckFifoParam+0xe6>
      break;
 8002cd6:	bf00      	nop
 8002cd8:	e00a      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8002cda:	bf00      	nop
 8002cdc:	e008      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8002cde:	bf00      	nop
 8002ce0:	e006      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8002ce2:	bf00      	nop
 8002ce4:	e004      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8002ce6:	bf00      	nop
 8002ce8:	e002      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002cea:	bf00      	nop
 8002cec:	e000      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8002cee:	bf00      	nop
    }
  } 
  
  return status; 
 8002cf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3714      	adds	r7, #20
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bc80      	pop	{r7}
 8002cfa:	4770      	bx	lr

08002cfc <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	60b9      	str	r1, [r7, #8]
 8002d06:	607a      	str	r2, [r7, #4]
 8002d08:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	2b80      	cmp	r3, #128	@ 0x80
 8002d14:	d106      	bne.n	8002d24 <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d1c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	f001 b911 	b.w	8003f46 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d007      	beq.n	8002d3c <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d003      	beq.n	8002d3c <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d105      	bne.n	8002d48 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2240      	movs	r2, #64	@ 0x40
 8002d40:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	f001 b8ff 	b.w	8003f46 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d102      	bne.n	8002d58 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 8002d52:	2302      	movs	r3, #2
 8002d54:	f001 b8f7 	b.w	8003f46 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	f041 80e5 	bne.w	8003f38 <HAL_DMAEx_MultiBufferStart_IT+0x123c>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2202      	movs	r2, #2
 8002d72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002d8a:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	683a      	ldr	r2, [r7, #0]
 8002d92:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 8002d94:	6a3b      	ldr	r3, [r7, #32]
 8002d96:	687a      	ldr	r2, [r7, #4]
 8002d98:	68b9      	ldr	r1, [r7, #8]
 8002d9a:	68f8      	ldr	r0, [r7, #12]
 8002d9c:	f001 f8f6 	bl	8003f8c <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	461a      	mov	r2, r3
 8002da6:	4b8d      	ldr	r3, [pc, #564]	@ (8002fdc <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d960      	bls.n	8002e6e <HAL_DMAEx_MultiBufferStart_IT+0x172>
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a8b      	ldr	r2, [pc, #556]	@ (8002fe0 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d057      	beq.n	8002e66 <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a8a      	ldr	r2, [pc, #552]	@ (8002fe4 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d050      	beq.n	8002e62 <HAL_DMAEx_MultiBufferStart_IT+0x166>
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a88      	ldr	r2, [pc, #544]	@ (8002fe8 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d049      	beq.n	8002e5e <HAL_DMAEx_MultiBufferStart_IT+0x162>
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a87      	ldr	r2, [pc, #540]	@ (8002fec <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d042      	beq.n	8002e5a <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a85      	ldr	r2, [pc, #532]	@ (8002ff0 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d03a      	beq.n	8002e54 <HAL_DMAEx_MultiBufferStart_IT+0x158>
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a84      	ldr	r2, [pc, #528]	@ (8002ff4 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d032      	beq.n	8002e4e <HAL_DMAEx_MultiBufferStart_IT+0x152>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a82      	ldr	r2, [pc, #520]	@ (8002ff8 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d02a      	beq.n	8002e48 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a81      	ldr	r2, [pc, #516]	@ (8002ffc <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d022      	beq.n	8002e42 <HAL_DMAEx_MultiBufferStart_IT+0x146>
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a7f      	ldr	r2, [pc, #508]	@ (8003000 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d01a      	beq.n	8002e3c <HAL_DMAEx_MultiBufferStart_IT+0x140>
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a7e      	ldr	r2, [pc, #504]	@ (8003004 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d012      	beq.n	8002e36 <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a7c      	ldr	r2, [pc, #496]	@ (8003008 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d00a      	beq.n	8002e30 <HAL_DMAEx_MultiBufferStart_IT+0x134>
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a7b      	ldr	r2, [pc, #492]	@ (800300c <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d102      	bne.n	8002e2a <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 8002e24:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002e28:	e01e      	b.n	8002e68 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002e2a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002e2e:	e01b      	b.n	8002e68 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002e30:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002e34:	e018      	b.n	8002e68 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002e36:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002e3a:	e015      	b.n	8002e68 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002e3c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002e40:	e012      	b.n	8002e68 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002e42:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002e46:	e00f      	b.n	8002e68 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002e48:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002e4c:	e00c      	b.n	8002e68 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002e4e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002e52:	e009      	b.n	8002e68 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002e54:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002e58:	e006      	b.n	8002e68 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002e5a:	2320      	movs	r3, #32
 8002e5c:	e004      	b.n	8002e68 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002e5e:	2320      	movs	r3, #32
 8002e60:	e002      	b.n	8002e68 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002e62:	2320      	movs	r3, #32
 8002e64:	e000      	b.n	8002e68 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002e66:	2320      	movs	r3, #32
 8002e68:	4a69      	ldr	r2, [pc, #420]	@ (8003010 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8002e6a:	60d3      	str	r3, [r2, #12]
 8002e6c:	e14f      	b.n	800310e <HAL_DMAEx_MultiBufferStart_IT+0x412>
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	461a      	mov	r2, r3
 8002e74:	4b67      	ldr	r3, [pc, #412]	@ (8003014 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d960      	bls.n	8002f3c <HAL_DMAEx_MultiBufferStart_IT+0x240>
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a58      	ldr	r2, [pc, #352]	@ (8002fe0 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d057      	beq.n	8002f34 <HAL_DMAEx_MultiBufferStart_IT+0x238>
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a56      	ldr	r2, [pc, #344]	@ (8002fe4 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d050      	beq.n	8002f30 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a55      	ldr	r2, [pc, #340]	@ (8002fe8 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d049      	beq.n	8002f2c <HAL_DMAEx_MultiBufferStart_IT+0x230>
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a53      	ldr	r2, [pc, #332]	@ (8002fec <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d042      	beq.n	8002f28 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a52      	ldr	r2, [pc, #328]	@ (8002ff0 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d03a      	beq.n	8002f22 <HAL_DMAEx_MultiBufferStart_IT+0x226>
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a50      	ldr	r2, [pc, #320]	@ (8002ff4 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d032      	beq.n	8002f1c <HAL_DMAEx_MultiBufferStart_IT+0x220>
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a4f      	ldr	r2, [pc, #316]	@ (8002ff8 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d02a      	beq.n	8002f16 <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a4d      	ldr	r2, [pc, #308]	@ (8002ffc <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d022      	beq.n	8002f10 <HAL_DMAEx_MultiBufferStart_IT+0x214>
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a4c      	ldr	r2, [pc, #304]	@ (8003000 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d01a      	beq.n	8002f0a <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a4a      	ldr	r2, [pc, #296]	@ (8003004 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d012      	beq.n	8002f04 <HAL_DMAEx_MultiBufferStart_IT+0x208>
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a49      	ldr	r2, [pc, #292]	@ (8003008 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d00a      	beq.n	8002efe <HAL_DMAEx_MultiBufferStart_IT+0x202>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a47      	ldr	r2, [pc, #284]	@ (800300c <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d102      	bne.n	8002ef8 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 8002ef2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002ef6:	e01e      	b.n	8002f36 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002ef8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002efc:	e01b      	b.n	8002f36 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002efe:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002f02:	e018      	b.n	8002f36 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002f04:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002f08:	e015      	b.n	8002f36 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002f0a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002f0e:	e012      	b.n	8002f36 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002f10:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002f14:	e00f      	b.n	8002f36 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002f16:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002f1a:	e00c      	b.n	8002f36 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002f1c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002f20:	e009      	b.n	8002f36 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002f22:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002f26:	e006      	b.n	8002f36 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002f28:	2320      	movs	r3, #32
 8002f2a:	e004      	b.n	8002f36 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002f2c:	2320      	movs	r3, #32
 8002f2e:	e002      	b.n	8002f36 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002f30:	2320      	movs	r3, #32
 8002f32:	e000      	b.n	8002f36 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002f34:	2320      	movs	r3, #32
 8002f36:	4a36      	ldr	r2, [pc, #216]	@ (8003010 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8002f38:	6093      	str	r3, [r2, #8]
 8002f3a:	e0e8      	b.n	800310e <HAL_DMAEx_MultiBufferStart_IT+0x412>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	461a      	mov	r2, r3
 8002f42:	4b35      	ldr	r3, [pc, #212]	@ (8003018 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8002f44:	429a      	cmp	r2, r3
 8002f46:	f240 8082 	bls.w	800304e <HAL_DMAEx_MultiBufferStart_IT+0x352>
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a24      	ldr	r2, [pc, #144]	@ (8002fe0 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d078      	beq.n	8003046 <HAL_DMAEx_MultiBufferStart_IT+0x34a>
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a22      	ldr	r2, [pc, #136]	@ (8002fe4 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d071      	beq.n	8003042 <HAL_DMAEx_MultiBufferStart_IT+0x346>
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a21      	ldr	r2, [pc, #132]	@ (8002fe8 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d06a      	beq.n	800303e <HAL_DMAEx_MultiBufferStart_IT+0x342>
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a1f      	ldr	r2, [pc, #124]	@ (8002fec <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d063      	beq.n	800303a <HAL_DMAEx_MultiBufferStart_IT+0x33e>
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a1e      	ldr	r2, [pc, #120]	@ (8002ff0 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d05b      	beq.n	8003034 <HAL_DMAEx_MultiBufferStart_IT+0x338>
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a1c      	ldr	r2, [pc, #112]	@ (8002ff4 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d053      	beq.n	800302e <HAL_DMAEx_MultiBufferStart_IT+0x332>
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a1b      	ldr	r2, [pc, #108]	@ (8002ff8 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d04b      	beq.n	8003028 <HAL_DMAEx_MultiBufferStart_IT+0x32c>
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a19      	ldr	r2, [pc, #100]	@ (8002ffc <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d043      	beq.n	8003022 <HAL_DMAEx_MultiBufferStart_IT+0x326>
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a18      	ldr	r2, [pc, #96]	@ (8003000 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d03b      	beq.n	800301c <HAL_DMAEx_MultiBufferStart_IT+0x320>
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a16      	ldr	r2, [pc, #88]	@ (8003004 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d012      	beq.n	8002fd4 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a15      	ldr	r2, [pc, #84]	@ (8003008 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d00a      	beq.n	8002fce <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a13      	ldr	r2, [pc, #76]	@ (800300c <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d102      	bne.n	8002fc8 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 8002fc2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002fc6:	e03f      	b.n	8003048 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8002fc8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002fcc:	e03c      	b.n	8003048 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8002fce:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002fd2:	e039      	b.n	8003048 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8002fd4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002fd8:	e036      	b.n	8003048 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8002fda:	bf00      	nop
 8002fdc:	40026458 	.word	0x40026458
 8002fe0:	40026010 	.word	0x40026010
 8002fe4:	40026410 	.word	0x40026410
 8002fe8:	40026070 	.word	0x40026070
 8002fec:	40026470 	.word	0x40026470
 8002ff0:	40026028 	.word	0x40026028
 8002ff4:	40026428 	.word	0x40026428
 8002ff8:	40026088 	.word	0x40026088
 8002ffc:	40026488 	.word	0x40026488
 8003000:	40026040 	.word	0x40026040
 8003004:	40026440 	.word	0x40026440
 8003008:	400260a0 	.word	0x400260a0
 800300c:	400264a0 	.word	0x400264a0
 8003010:	40026400 	.word	0x40026400
 8003014:	400260b8 	.word	0x400260b8
 8003018:	40026058 	.word	0x40026058
 800301c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003020:	e012      	b.n	8003048 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8003022:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003026:	e00f      	b.n	8003048 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8003028:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800302c:	e00c      	b.n	8003048 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800302e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003032:	e009      	b.n	8003048 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8003034:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003038:	e006      	b.n	8003048 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800303a:	2320      	movs	r3, #32
 800303c:	e004      	b.n	8003048 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800303e:	2320      	movs	r3, #32
 8003040:	e002      	b.n	8003048 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8003042:	2320      	movs	r3, #32
 8003044:	e000      	b.n	8003048 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8003046:	2320      	movs	r3, #32
 8003048:	4a8c      	ldr	r2, [pc, #560]	@ (800327c <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 800304a:	60d3      	str	r3, [r2, #12]
 800304c:	e05f      	b.n	800310e <HAL_DMAEx_MultiBufferStart_IT+0x412>
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a8b      	ldr	r2, [pc, #556]	@ (8003280 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d057      	beq.n	8003108 <HAL_DMAEx_MultiBufferStart_IT+0x40c>
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a89      	ldr	r2, [pc, #548]	@ (8003284 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d050      	beq.n	8003104 <HAL_DMAEx_MultiBufferStart_IT+0x408>
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a88      	ldr	r2, [pc, #544]	@ (8003288 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d049      	beq.n	8003100 <HAL_DMAEx_MultiBufferStart_IT+0x404>
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a86      	ldr	r2, [pc, #536]	@ (800328c <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d042      	beq.n	80030fc <HAL_DMAEx_MultiBufferStart_IT+0x400>
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a85      	ldr	r2, [pc, #532]	@ (8003290 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d03a      	beq.n	80030f6 <HAL_DMAEx_MultiBufferStart_IT+0x3fa>
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a83      	ldr	r2, [pc, #524]	@ (8003294 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d032      	beq.n	80030f0 <HAL_DMAEx_MultiBufferStart_IT+0x3f4>
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a82      	ldr	r2, [pc, #520]	@ (8003298 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d02a      	beq.n	80030ea <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a80      	ldr	r2, [pc, #512]	@ (800329c <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d022      	beq.n	80030e4 <HAL_DMAEx_MultiBufferStart_IT+0x3e8>
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a7f      	ldr	r2, [pc, #508]	@ (80032a0 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d01a      	beq.n	80030de <HAL_DMAEx_MultiBufferStart_IT+0x3e2>
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a7d      	ldr	r2, [pc, #500]	@ (80032a4 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d012      	beq.n	80030d8 <HAL_DMAEx_MultiBufferStart_IT+0x3dc>
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a7c      	ldr	r2, [pc, #496]	@ (80032a8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d00a      	beq.n	80030d2 <HAL_DMAEx_MultiBufferStart_IT+0x3d6>
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a7a      	ldr	r2, [pc, #488]	@ (80032ac <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d102      	bne.n	80030cc <HAL_DMAEx_MultiBufferStart_IT+0x3d0>
 80030c6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80030ca:	e01e      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80030cc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80030d0:	e01b      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80030d2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80030d6:	e018      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80030d8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80030dc:	e015      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80030de:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80030e2:	e012      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80030e4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80030e8:	e00f      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80030ea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80030ee:	e00c      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80030f0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80030f4:	e009      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80030f6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80030fa:	e006      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80030fc:	2320      	movs	r3, #32
 80030fe:	e004      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003100:	2320      	movs	r3, #32
 8003102:	e002      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003104:	2320      	movs	r3, #32
 8003106:	e000      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003108:	2320      	movs	r3, #32
 800310a:	4a5c      	ldr	r2, [pc, #368]	@ (800327c <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 800310c:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	461a      	mov	r2, r3
 8003114:	4b66      	ldr	r3, [pc, #408]	@ (80032b0 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003116:	429a      	cmp	r2, r3
 8003118:	d960      	bls.n	80031dc <HAL_DMAEx_MultiBufferStart_IT+0x4e0>
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a58      	ldr	r2, [pc, #352]	@ (8003280 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d057      	beq.n	80031d4 <HAL_DMAEx_MultiBufferStart_IT+0x4d8>
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a56      	ldr	r2, [pc, #344]	@ (8003284 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d050      	beq.n	80031d0 <HAL_DMAEx_MultiBufferStart_IT+0x4d4>
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a55      	ldr	r2, [pc, #340]	@ (8003288 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d049      	beq.n	80031cc <HAL_DMAEx_MultiBufferStart_IT+0x4d0>
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a53      	ldr	r2, [pc, #332]	@ (800328c <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d042      	beq.n	80031c8 <HAL_DMAEx_MultiBufferStart_IT+0x4cc>
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a52      	ldr	r2, [pc, #328]	@ (8003290 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d03a      	beq.n	80031c2 <HAL_DMAEx_MultiBufferStart_IT+0x4c6>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a50      	ldr	r2, [pc, #320]	@ (8003294 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d032      	beq.n	80031bc <HAL_DMAEx_MultiBufferStart_IT+0x4c0>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a4f      	ldr	r2, [pc, #316]	@ (8003298 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d02a      	beq.n	80031b6 <HAL_DMAEx_MultiBufferStart_IT+0x4ba>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a4d      	ldr	r2, [pc, #308]	@ (800329c <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d022      	beq.n	80031b0 <HAL_DMAEx_MultiBufferStart_IT+0x4b4>
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a4c      	ldr	r2, [pc, #304]	@ (80032a0 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d01a      	beq.n	80031aa <HAL_DMAEx_MultiBufferStart_IT+0x4ae>
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a4a      	ldr	r2, [pc, #296]	@ (80032a4 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d012      	beq.n	80031a4 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a49      	ldr	r2, [pc, #292]	@ (80032a8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d00a      	beq.n	800319e <HAL_DMAEx_MultiBufferStart_IT+0x4a2>
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a47      	ldr	r2, [pc, #284]	@ (80032ac <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d102      	bne.n	8003198 <HAL_DMAEx_MultiBufferStart_IT+0x49c>
 8003192:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003196:	e01e      	b.n	80031d6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003198:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800319c:	e01b      	b.n	80031d6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800319e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80031a2:	e018      	b.n	80031d6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80031a4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80031a8:	e015      	b.n	80031d6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80031aa:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80031ae:	e012      	b.n	80031d6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80031b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80031b4:	e00f      	b.n	80031d6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80031b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80031ba:	e00c      	b.n	80031d6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80031bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80031c0:	e009      	b.n	80031d6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80031c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80031c6:	e006      	b.n	80031d6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80031c8:	2310      	movs	r3, #16
 80031ca:	e004      	b.n	80031d6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80031cc:	2310      	movs	r3, #16
 80031ce:	e002      	b.n	80031d6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80031d0:	2310      	movs	r3, #16
 80031d2:	e000      	b.n	80031d6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80031d4:	2310      	movs	r3, #16
 80031d6:	4a37      	ldr	r2, [pc, #220]	@ (80032b4 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 80031d8:	60d3      	str	r3, [r2, #12]
 80031da:	e14f      	b.n	800347c <HAL_DMAEx_MultiBufferStart_IT+0x780>
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	461a      	mov	r2, r3
 80031e2:	4b35      	ldr	r3, [pc, #212]	@ (80032b8 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 80031e4:	429a      	cmp	r2, r3
 80031e6:	f240 8082 	bls.w	80032ee <HAL_DMAEx_MultiBufferStart_IT+0x5f2>
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a24      	ldr	r2, [pc, #144]	@ (8003280 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d078      	beq.n	80032e6 <HAL_DMAEx_MultiBufferStart_IT+0x5ea>
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a22      	ldr	r2, [pc, #136]	@ (8003284 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d071      	beq.n	80032e2 <HAL_DMAEx_MultiBufferStart_IT+0x5e6>
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a21      	ldr	r2, [pc, #132]	@ (8003288 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d06a      	beq.n	80032de <HAL_DMAEx_MultiBufferStart_IT+0x5e2>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a1f      	ldr	r2, [pc, #124]	@ (800328c <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d063      	beq.n	80032da <HAL_DMAEx_MultiBufferStart_IT+0x5de>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a1e      	ldr	r2, [pc, #120]	@ (8003290 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d05b      	beq.n	80032d4 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a1c      	ldr	r2, [pc, #112]	@ (8003294 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d053      	beq.n	80032ce <HAL_DMAEx_MultiBufferStart_IT+0x5d2>
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a1b      	ldr	r2, [pc, #108]	@ (8003298 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d04b      	beq.n	80032c8 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a19      	ldr	r2, [pc, #100]	@ (800329c <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d043      	beq.n	80032c2 <HAL_DMAEx_MultiBufferStart_IT+0x5c6>
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a18      	ldr	r2, [pc, #96]	@ (80032a0 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d03b      	beq.n	80032bc <HAL_DMAEx_MultiBufferStart_IT+0x5c0>
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a16      	ldr	r2, [pc, #88]	@ (80032a4 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d012      	beq.n	8003274 <HAL_DMAEx_MultiBufferStart_IT+0x578>
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a15      	ldr	r2, [pc, #84]	@ (80032a8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d00a      	beq.n	800326e <HAL_DMAEx_MultiBufferStart_IT+0x572>
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a13      	ldr	r2, [pc, #76]	@ (80032ac <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d102      	bne.n	8003268 <HAL_DMAEx_MultiBufferStart_IT+0x56c>
 8003262:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003266:	e03f      	b.n	80032e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8003268:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800326c:	e03c      	b.n	80032e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800326e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003272:	e039      	b.n	80032e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8003274:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003278:	e036      	b.n	80032e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800327a:	bf00      	nop
 800327c:	40026000 	.word	0x40026000
 8003280:	40026010 	.word	0x40026010
 8003284:	40026410 	.word	0x40026410
 8003288:	40026070 	.word	0x40026070
 800328c:	40026470 	.word	0x40026470
 8003290:	40026028 	.word	0x40026028
 8003294:	40026428 	.word	0x40026428
 8003298:	40026088 	.word	0x40026088
 800329c:	40026488 	.word	0x40026488
 80032a0:	40026040 	.word	0x40026040
 80032a4:	40026440 	.word	0x40026440
 80032a8:	400260a0 	.word	0x400260a0
 80032ac:	400264a0 	.word	0x400264a0
 80032b0:	40026458 	.word	0x40026458
 80032b4:	40026400 	.word	0x40026400
 80032b8:	400260b8 	.word	0x400260b8
 80032bc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80032c0:	e012      	b.n	80032e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80032c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80032c6:	e00f      	b.n	80032e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80032c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80032cc:	e00c      	b.n	80032e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80032ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80032d2:	e009      	b.n	80032e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80032d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80032d8:	e006      	b.n	80032e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80032da:	2310      	movs	r3, #16
 80032dc:	e004      	b.n	80032e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80032de:	2310      	movs	r3, #16
 80032e0:	e002      	b.n	80032e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80032e2:	2310      	movs	r3, #16
 80032e4:	e000      	b.n	80032e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80032e6:	2310      	movs	r3, #16
 80032e8:	4a8c      	ldr	r2, [pc, #560]	@ (800351c <HAL_DMAEx_MultiBufferStart_IT+0x820>)
 80032ea:	6093      	str	r3, [r2, #8]
 80032ec:	e0c6      	b.n	800347c <HAL_DMAEx_MultiBufferStart_IT+0x780>
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	461a      	mov	r2, r3
 80032f4:	4b8a      	ldr	r3, [pc, #552]	@ (8003520 <HAL_DMAEx_MultiBufferStart_IT+0x824>)
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d960      	bls.n	80033bc <HAL_DMAEx_MultiBufferStart_IT+0x6c0>
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a89      	ldr	r2, [pc, #548]	@ (8003524 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d057      	beq.n	80033b4 <HAL_DMAEx_MultiBufferStart_IT+0x6b8>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a87      	ldr	r2, [pc, #540]	@ (8003528 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d050      	beq.n	80033b0 <HAL_DMAEx_MultiBufferStart_IT+0x6b4>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a86      	ldr	r2, [pc, #536]	@ (800352c <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d049      	beq.n	80033ac <HAL_DMAEx_MultiBufferStart_IT+0x6b0>
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a84      	ldr	r2, [pc, #528]	@ (8003530 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d042      	beq.n	80033a8 <HAL_DMAEx_MultiBufferStart_IT+0x6ac>
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a83      	ldr	r2, [pc, #524]	@ (8003534 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d03a      	beq.n	80033a2 <HAL_DMAEx_MultiBufferStart_IT+0x6a6>
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a81      	ldr	r2, [pc, #516]	@ (8003538 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d032      	beq.n	800339c <HAL_DMAEx_MultiBufferStart_IT+0x6a0>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a80      	ldr	r2, [pc, #512]	@ (800353c <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d02a      	beq.n	8003396 <HAL_DMAEx_MultiBufferStart_IT+0x69a>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a7e      	ldr	r2, [pc, #504]	@ (8003540 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d022      	beq.n	8003390 <HAL_DMAEx_MultiBufferStart_IT+0x694>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a7d      	ldr	r2, [pc, #500]	@ (8003544 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d01a      	beq.n	800338a <HAL_DMAEx_MultiBufferStart_IT+0x68e>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a7b      	ldr	r2, [pc, #492]	@ (8003548 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d012      	beq.n	8003384 <HAL_DMAEx_MultiBufferStart_IT+0x688>
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a7a      	ldr	r2, [pc, #488]	@ (800354c <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d00a      	beq.n	800337e <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a78      	ldr	r2, [pc, #480]	@ (8003550 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d102      	bne.n	8003378 <HAL_DMAEx_MultiBufferStart_IT+0x67c>
 8003372:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003376:	e01e      	b.n	80033b6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8003378:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800337c:	e01b      	b.n	80033b6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800337e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003382:	e018      	b.n	80033b6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8003384:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003388:	e015      	b.n	80033b6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800338a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800338e:	e012      	b.n	80033b6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8003390:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003394:	e00f      	b.n	80033b6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8003396:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800339a:	e00c      	b.n	80033b6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800339c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033a0:	e009      	b.n	80033b6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80033a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033a6:	e006      	b.n	80033b6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80033a8:	2310      	movs	r3, #16
 80033aa:	e004      	b.n	80033b6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80033ac:	2310      	movs	r3, #16
 80033ae:	e002      	b.n	80033b6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80033b0:	2310      	movs	r3, #16
 80033b2:	e000      	b.n	80033b6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80033b4:	2310      	movs	r3, #16
 80033b6:	4a67      	ldr	r2, [pc, #412]	@ (8003554 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 80033b8:	60d3      	str	r3, [r2, #12]
 80033ba:	e05f      	b.n	800347c <HAL_DMAEx_MultiBufferStart_IT+0x780>
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a58      	ldr	r2, [pc, #352]	@ (8003524 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d057      	beq.n	8003476 <HAL_DMAEx_MultiBufferStart_IT+0x77a>
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a57      	ldr	r2, [pc, #348]	@ (8003528 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d050      	beq.n	8003472 <HAL_DMAEx_MultiBufferStart_IT+0x776>
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a55      	ldr	r2, [pc, #340]	@ (800352c <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d049      	beq.n	800346e <HAL_DMAEx_MultiBufferStart_IT+0x772>
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a54      	ldr	r2, [pc, #336]	@ (8003530 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d042      	beq.n	800346a <HAL_DMAEx_MultiBufferStart_IT+0x76e>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a52      	ldr	r2, [pc, #328]	@ (8003534 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d03a      	beq.n	8003464 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a51      	ldr	r2, [pc, #324]	@ (8003538 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d032      	beq.n	800345e <HAL_DMAEx_MultiBufferStart_IT+0x762>
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a4f      	ldr	r2, [pc, #316]	@ (800353c <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d02a      	beq.n	8003458 <HAL_DMAEx_MultiBufferStart_IT+0x75c>
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a4e      	ldr	r2, [pc, #312]	@ (8003540 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d022      	beq.n	8003452 <HAL_DMAEx_MultiBufferStart_IT+0x756>
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a4c      	ldr	r2, [pc, #304]	@ (8003544 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d01a      	beq.n	800344c <HAL_DMAEx_MultiBufferStart_IT+0x750>
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a4b      	ldr	r2, [pc, #300]	@ (8003548 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d012      	beq.n	8003446 <HAL_DMAEx_MultiBufferStart_IT+0x74a>
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a49      	ldr	r2, [pc, #292]	@ (800354c <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d00a      	beq.n	8003440 <HAL_DMAEx_MultiBufferStart_IT+0x744>
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a48      	ldr	r2, [pc, #288]	@ (8003550 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d102      	bne.n	800343a <HAL_DMAEx_MultiBufferStart_IT+0x73e>
 8003434:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003438:	e01e      	b.n	8003478 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800343a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800343e:	e01b      	b.n	8003478 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8003440:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003444:	e018      	b.n	8003478 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8003446:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800344a:	e015      	b.n	8003478 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800344c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003450:	e012      	b.n	8003478 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8003452:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003456:	e00f      	b.n	8003478 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8003458:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800345c:	e00c      	b.n	8003478 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800345e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003462:	e009      	b.n	8003478 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8003464:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003468:	e006      	b.n	8003478 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800346a:	2310      	movs	r3, #16
 800346c:	e004      	b.n	8003478 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800346e:	2310      	movs	r3, #16
 8003470:	e002      	b.n	8003478 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8003472:	2310      	movs	r3, #16
 8003474:	e000      	b.n	8003478 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8003476:	2310      	movs	r3, #16
 8003478:	4a36      	ldr	r2, [pc, #216]	@ (8003554 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 800347a:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	461a      	mov	r2, r3
 8003482:	4b35      	ldr	r3, [pc, #212]	@ (8003558 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003484:	429a      	cmp	r2, r3
 8003486:	f240 8082 	bls.w	800358e <HAL_DMAEx_MultiBufferStart_IT+0x892>
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a25      	ldr	r2, [pc, #148]	@ (8003524 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d078      	beq.n	8003586 <HAL_DMAEx_MultiBufferStart_IT+0x88a>
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a23      	ldr	r2, [pc, #140]	@ (8003528 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d071      	beq.n	8003582 <HAL_DMAEx_MultiBufferStart_IT+0x886>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a22      	ldr	r2, [pc, #136]	@ (800352c <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d06a      	beq.n	800357e <HAL_DMAEx_MultiBufferStart_IT+0x882>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a20      	ldr	r2, [pc, #128]	@ (8003530 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d063      	beq.n	800357a <HAL_DMAEx_MultiBufferStart_IT+0x87e>
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a1f      	ldr	r2, [pc, #124]	@ (8003534 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d05b      	beq.n	8003574 <HAL_DMAEx_MultiBufferStart_IT+0x878>
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003538 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d053      	beq.n	800356e <HAL_DMAEx_MultiBufferStart_IT+0x872>
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a1c      	ldr	r2, [pc, #112]	@ (800353c <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d04b      	beq.n	8003568 <HAL_DMAEx_MultiBufferStart_IT+0x86c>
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a1a      	ldr	r2, [pc, #104]	@ (8003540 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d043      	beq.n	8003562 <HAL_DMAEx_MultiBufferStart_IT+0x866>
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a19      	ldr	r2, [pc, #100]	@ (8003544 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d03b      	beq.n	800355c <HAL_DMAEx_MultiBufferStart_IT+0x860>
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a17      	ldr	r2, [pc, #92]	@ (8003548 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d012      	beq.n	8003514 <HAL_DMAEx_MultiBufferStart_IT+0x818>
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a16      	ldr	r2, [pc, #88]	@ (800354c <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d00a      	beq.n	800350e <HAL_DMAEx_MultiBufferStart_IT+0x812>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a14      	ldr	r2, [pc, #80]	@ (8003550 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d102      	bne.n	8003508 <HAL_DMAEx_MultiBufferStart_IT+0x80c>
 8003502:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8003506:	e03f      	b.n	8003588 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8003508:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800350c:	e03c      	b.n	8003588 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800350e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8003512:	e039      	b.n	8003588 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8003514:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8003518:	e036      	b.n	8003588 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800351a:	bf00      	nop
 800351c:	40026400 	.word	0x40026400
 8003520:	40026058 	.word	0x40026058
 8003524:	40026010 	.word	0x40026010
 8003528:	40026410 	.word	0x40026410
 800352c:	40026070 	.word	0x40026070
 8003530:	40026470 	.word	0x40026470
 8003534:	40026028 	.word	0x40026028
 8003538:	40026428 	.word	0x40026428
 800353c:	40026088 	.word	0x40026088
 8003540:	40026488 	.word	0x40026488
 8003544:	40026040 	.word	0x40026040
 8003548:	40026440 	.word	0x40026440
 800354c:	400260a0 	.word	0x400260a0
 8003550:	400264a0 	.word	0x400264a0
 8003554:	40026000 	.word	0x40026000
 8003558:	40026458 	.word	0x40026458
 800355c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8003560:	e012      	b.n	8003588 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8003562:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003566:	e00f      	b.n	8003588 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8003568:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800356c:	e00c      	b.n	8003588 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800356e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003572:	e009      	b.n	8003588 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8003574:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003578:	e006      	b.n	8003588 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800357a:	2308      	movs	r3, #8
 800357c:	e004      	b.n	8003588 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800357e:	2308      	movs	r3, #8
 8003580:	e002      	b.n	8003588 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8003582:	2308      	movs	r3, #8
 8003584:	e000      	b.n	8003588 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8003586:	2308      	movs	r3, #8
 8003588:	4a8c      	ldr	r2, [pc, #560]	@ (80037bc <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 800358a:	60d3      	str	r3, [r2, #12]
 800358c:	e14e      	b.n	800382c <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	461a      	mov	r2, r3
 8003594:	4b8a      	ldr	r3, [pc, #552]	@ (80037c0 <HAL_DMAEx_MultiBufferStart_IT+0xac4>)
 8003596:	429a      	cmp	r2, r3
 8003598:	d960      	bls.n	800365c <HAL_DMAEx_MultiBufferStart_IT+0x960>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a89      	ldr	r2, [pc, #548]	@ (80037c4 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d057      	beq.n	8003654 <HAL_DMAEx_MultiBufferStart_IT+0x958>
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a87      	ldr	r2, [pc, #540]	@ (80037c8 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d050      	beq.n	8003650 <HAL_DMAEx_MultiBufferStart_IT+0x954>
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a86      	ldr	r2, [pc, #536]	@ (80037cc <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d049      	beq.n	800364c <HAL_DMAEx_MultiBufferStart_IT+0x950>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a84      	ldr	r2, [pc, #528]	@ (80037d0 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d042      	beq.n	8003648 <HAL_DMAEx_MultiBufferStart_IT+0x94c>
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a83      	ldr	r2, [pc, #524]	@ (80037d4 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d03a      	beq.n	8003642 <HAL_DMAEx_MultiBufferStart_IT+0x946>
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a81      	ldr	r2, [pc, #516]	@ (80037d8 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d032      	beq.n	800363c <HAL_DMAEx_MultiBufferStart_IT+0x940>
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a80      	ldr	r2, [pc, #512]	@ (80037dc <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d02a      	beq.n	8003636 <HAL_DMAEx_MultiBufferStart_IT+0x93a>
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a7e      	ldr	r2, [pc, #504]	@ (80037e0 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d022      	beq.n	8003630 <HAL_DMAEx_MultiBufferStart_IT+0x934>
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a7d      	ldr	r2, [pc, #500]	@ (80037e4 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d01a      	beq.n	800362a <HAL_DMAEx_MultiBufferStart_IT+0x92e>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a7b      	ldr	r2, [pc, #492]	@ (80037e8 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d012      	beq.n	8003624 <HAL_DMAEx_MultiBufferStart_IT+0x928>
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a7a      	ldr	r2, [pc, #488]	@ (80037ec <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d00a      	beq.n	800361e <HAL_DMAEx_MultiBufferStart_IT+0x922>
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a78      	ldr	r2, [pc, #480]	@ (80037f0 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d102      	bne.n	8003618 <HAL_DMAEx_MultiBufferStart_IT+0x91c>
 8003612:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8003616:	e01e      	b.n	8003656 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8003618:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800361c:	e01b      	b.n	8003656 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 800361e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8003622:	e018      	b.n	8003656 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8003624:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8003628:	e015      	b.n	8003656 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 800362a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800362e:	e012      	b.n	8003656 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8003630:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003634:	e00f      	b.n	8003656 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8003636:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800363a:	e00c      	b.n	8003656 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 800363c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003640:	e009      	b.n	8003656 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8003642:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003646:	e006      	b.n	8003656 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8003648:	2308      	movs	r3, #8
 800364a:	e004      	b.n	8003656 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 800364c:	2308      	movs	r3, #8
 800364e:	e002      	b.n	8003656 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8003650:	2308      	movs	r3, #8
 8003652:	e000      	b.n	8003656 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8003654:	2308      	movs	r3, #8
 8003656:	4a59      	ldr	r2, [pc, #356]	@ (80037bc <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 8003658:	6093      	str	r3, [r2, #8]
 800365a:	e0e7      	b.n	800382c <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	461a      	mov	r2, r3
 8003662:	4b64      	ldr	r3, [pc, #400]	@ (80037f4 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003664:	429a      	cmp	r2, r3
 8003666:	d960      	bls.n	800372a <HAL_DMAEx_MultiBufferStart_IT+0xa2e>
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a55      	ldr	r2, [pc, #340]	@ (80037c4 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d057      	beq.n	8003722 <HAL_DMAEx_MultiBufferStart_IT+0xa26>
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a54      	ldr	r2, [pc, #336]	@ (80037c8 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d050      	beq.n	800371e <HAL_DMAEx_MultiBufferStart_IT+0xa22>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a52      	ldr	r2, [pc, #328]	@ (80037cc <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d049      	beq.n	800371a <HAL_DMAEx_MultiBufferStart_IT+0xa1e>
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a51      	ldr	r2, [pc, #324]	@ (80037d0 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d042      	beq.n	8003716 <HAL_DMAEx_MultiBufferStart_IT+0xa1a>
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a4f      	ldr	r2, [pc, #316]	@ (80037d4 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d03a      	beq.n	8003710 <HAL_DMAEx_MultiBufferStart_IT+0xa14>
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a4e      	ldr	r2, [pc, #312]	@ (80037d8 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d032      	beq.n	800370a <HAL_DMAEx_MultiBufferStart_IT+0xa0e>
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a4c      	ldr	r2, [pc, #304]	@ (80037dc <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d02a      	beq.n	8003704 <HAL_DMAEx_MultiBufferStart_IT+0xa08>
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a4b      	ldr	r2, [pc, #300]	@ (80037e0 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d022      	beq.n	80036fe <HAL_DMAEx_MultiBufferStart_IT+0xa02>
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a49      	ldr	r2, [pc, #292]	@ (80037e4 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d01a      	beq.n	80036f8 <HAL_DMAEx_MultiBufferStart_IT+0x9fc>
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a48      	ldr	r2, [pc, #288]	@ (80037e8 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d012      	beq.n	80036f2 <HAL_DMAEx_MultiBufferStart_IT+0x9f6>
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a46      	ldr	r2, [pc, #280]	@ (80037ec <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d00a      	beq.n	80036ec <HAL_DMAEx_MultiBufferStart_IT+0x9f0>
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a45      	ldr	r2, [pc, #276]	@ (80037f0 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d102      	bne.n	80036e6 <HAL_DMAEx_MultiBufferStart_IT+0x9ea>
 80036e0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80036e4:	e01e      	b.n	8003724 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80036e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80036ea:	e01b      	b.n	8003724 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80036ec:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80036f0:	e018      	b.n	8003724 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80036f2:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80036f6:	e015      	b.n	8003724 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80036f8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80036fc:	e012      	b.n	8003724 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80036fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003702:	e00f      	b.n	8003724 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8003704:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003708:	e00c      	b.n	8003724 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 800370a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800370e:	e009      	b.n	8003724 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8003710:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003714:	e006      	b.n	8003724 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8003716:	2308      	movs	r3, #8
 8003718:	e004      	b.n	8003724 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 800371a:	2308      	movs	r3, #8
 800371c:	e002      	b.n	8003724 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 800371e:	2308      	movs	r3, #8
 8003720:	e000      	b.n	8003724 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8003722:	2308      	movs	r3, #8
 8003724:	4a34      	ldr	r2, [pc, #208]	@ (80037f8 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003726:	60d3      	str	r3, [r2, #12]
 8003728:	e080      	b.n	800382c <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a25      	ldr	r2, [pc, #148]	@ (80037c4 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d078      	beq.n	8003826 <HAL_DMAEx_MultiBufferStart_IT+0xb2a>
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a23      	ldr	r2, [pc, #140]	@ (80037c8 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d071      	beq.n	8003822 <HAL_DMAEx_MultiBufferStart_IT+0xb26>
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a22      	ldr	r2, [pc, #136]	@ (80037cc <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d06a      	beq.n	800381e <HAL_DMAEx_MultiBufferStart_IT+0xb22>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a20      	ldr	r2, [pc, #128]	@ (80037d0 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d063      	beq.n	800381a <HAL_DMAEx_MultiBufferStart_IT+0xb1e>
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a1f      	ldr	r2, [pc, #124]	@ (80037d4 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d05b      	beq.n	8003814 <HAL_DMAEx_MultiBufferStart_IT+0xb18>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a1d      	ldr	r2, [pc, #116]	@ (80037d8 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d053      	beq.n	800380e <HAL_DMAEx_MultiBufferStart_IT+0xb12>
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a1c      	ldr	r2, [pc, #112]	@ (80037dc <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d04b      	beq.n	8003808 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a1a      	ldr	r2, [pc, #104]	@ (80037e0 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d043      	beq.n	8003802 <HAL_DMAEx_MultiBufferStart_IT+0xb06>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a19      	ldr	r2, [pc, #100]	@ (80037e4 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d03b      	beq.n	80037fc <HAL_DMAEx_MultiBufferStart_IT+0xb00>
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a17      	ldr	r2, [pc, #92]	@ (80037e8 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d012      	beq.n	80037b4 <HAL_DMAEx_MultiBufferStart_IT+0xab8>
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a16      	ldr	r2, [pc, #88]	@ (80037ec <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d00a      	beq.n	80037ae <HAL_DMAEx_MultiBufferStart_IT+0xab2>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a14      	ldr	r2, [pc, #80]	@ (80037f0 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d102      	bne.n	80037a8 <HAL_DMAEx_MultiBufferStart_IT+0xaac>
 80037a2:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80037a6:	e03f      	b.n	8003828 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80037a8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80037ac:	e03c      	b.n	8003828 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80037ae:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80037b2:	e039      	b.n	8003828 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80037b4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80037b8:	e036      	b.n	8003828 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80037ba:	bf00      	nop
 80037bc:	40026400 	.word	0x40026400
 80037c0:	400260b8 	.word	0x400260b8
 80037c4:	40026010 	.word	0x40026010
 80037c8:	40026410 	.word	0x40026410
 80037cc:	40026070 	.word	0x40026070
 80037d0:	40026470 	.word	0x40026470
 80037d4:	40026028 	.word	0x40026028
 80037d8:	40026428 	.word	0x40026428
 80037dc:	40026088 	.word	0x40026088
 80037e0:	40026488 	.word	0x40026488
 80037e4:	40026040 	.word	0x40026040
 80037e8:	40026440 	.word	0x40026440
 80037ec:	400260a0 	.word	0x400260a0
 80037f0:	400264a0 	.word	0x400264a0
 80037f4:	40026058 	.word	0x40026058
 80037f8:	40026000 	.word	0x40026000
 80037fc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8003800:	e012      	b.n	8003828 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8003802:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003806:	e00f      	b.n	8003828 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8003808:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800380c:	e00c      	b.n	8003828 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 800380e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003812:	e009      	b.n	8003828 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8003814:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003818:	e006      	b.n	8003828 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 800381a:	2308      	movs	r3, #8
 800381c:	e004      	b.n	8003828 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 800381e:	2308      	movs	r3, #8
 8003820:	e002      	b.n	8003828 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8003822:	2308      	movs	r3, #8
 8003824:	e000      	b.n	8003828 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8003826:	2308      	movs	r3, #8
 8003828:	4a8a      	ldr	r2, [pc, #552]	@ (8003a54 <HAL_DMAEx_MultiBufferStart_IT+0xd58>)
 800382a:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	461a      	mov	r2, r3
 8003832:	4b89      	ldr	r3, [pc, #548]	@ (8003a58 <HAL_DMAEx_MultiBufferStart_IT+0xd5c>)
 8003834:	429a      	cmp	r2, r3
 8003836:	d960      	bls.n	80038fa <HAL_DMAEx_MultiBufferStart_IT+0xbfe>
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a87      	ldr	r2, [pc, #540]	@ (8003a5c <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d057      	beq.n	80038f2 <HAL_DMAEx_MultiBufferStart_IT+0xbf6>
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a86      	ldr	r2, [pc, #536]	@ (8003a60 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d050      	beq.n	80038ee <HAL_DMAEx_MultiBufferStart_IT+0xbf2>
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a84      	ldr	r2, [pc, #528]	@ (8003a64 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d049      	beq.n	80038ea <HAL_DMAEx_MultiBufferStart_IT+0xbee>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a83      	ldr	r2, [pc, #524]	@ (8003a68 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d042      	beq.n	80038e6 <HAL_DMAEx_MultiBufferStart_IT+0xbea>
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a81      	ldr	r2, [pc, #516]	@ (8003a6c <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d03a      	beq.n	80038e0 <HAL_DMAEx_MultiBufferStart_IT+0xbe4>
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a80      	ldr	r2, [pc, #512]	@ (8003a70 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d032      	beq.n	80038da <HAL_DMAEx_MultiBufferStart_IT+0xbde>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a7e      	ldr	r2, [pc, #504]	@ (8003a74 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d02a      	beq.n	80038d4 <HAL_DMAEx_MultiBufferStart_IT+0xbd8>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a7d      	ldr	r2, [pc, #500]	@ (8003a78 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d022      	beq.n	80038ce <HAL_DMAEx_MultiBufferStart_IT+0xbd2>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a7b      	ldr	r2, [pc, #492]	@ (8003a7c <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d01a      	beq.n	80038c8 <HAL_DMAEx_MultiBufferStart_IT+0xbcc>
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a7a      	ldr	r2, [pc, #488]	@ (8003a80 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d012      	beq.n	80038c2 <HAL_DMAEx_MultiBufferStart_IT+0xbc6>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a78      	ldr	r2, [pc, #480]	@ (8003a84 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d00a      	beq.n	80038bc <HAL_DMAEx_MultiBufferStart_IT+0xbc0>
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a77      	ldr	r2, [pc, #476]	@ (8003a88 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d102      	bne.n	80038b6 <HAL_DMAEx_MultiBufferStart_IT+0xbba>
 80038b0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80038b4:	e01e      	b.n	80038f4 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80038b6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80038ba:	e01b      	b.n	80038f4 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80038bc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80038c0:	e018      	b.n	80038f4 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80038c2:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80038c6:	e015      	b.n	80038f4 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80038c8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80038cc:	e012      	b.n	80038f4 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80038ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80038d2:	e00f      	b.n	80038f4 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80038d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80038d8:	e00c      	b.n	80038f4 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80038da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80038de:	e009      	b.n	80038f4 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80038e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80038e4:	e006      	b.n	80038f4 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80038e6:	2304      	movs	r3, #4
 80038e8:	e004      	b.n	80038f4 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80038ea:	2304      	movs	r3, #4
 80038ec:	e002      	b.n	80038f4 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80038ee:	2304      	movs	r3, #4
 80038f0:	e000      	b.n	80038f4 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80038f2:	2304      	movs	r3, #4
 80038f4:	4a65      	ldr	r2, [pc, #404]	@ (8003a8c <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 80038f6:	60d3      	str	r3, [r2, #12]
 80038f8:	e150      	b.n	8003b9c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	461a      	mov	r2, r3
 8003900:	4b63      	ldr	r3, [pc, #396]	@ (8003a90 <HAL_DMAEx_MultiBufferStart_IT+0xd94>)
 8003902:	429a      	cmp	r2, r3
 8003904:	d960      	bls.n	80039c8 <HAL_DMAEx_MultiBufferStart_IT+0xccc>
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a54      	ldr	r2, [pc, #336]	@ (8003a5c <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d057      	beq.n	80039c0 <HAL_DMAEx_MultiBufferStart_IT+0xcc4>
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a52      	ldr	r2, [pc, #328]	@ (8003a60 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d050      	beq.n	80039bc <HAL_DMAEx_MultiBufferStart_IT+0xcc0>
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a51      	ldr	r2, [pc, #324]	@ (8003a64 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d049      	beq.n	80039b8 <HAL_DMAEx_MultiBufferStart_IT+0xcbc>
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a4f      	ldr	r2, [pc, #316]	@ (8003a68 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d042      	beq.n	80039b4 <HAL_DMAEx_MultiBufferStart_IT+0xcb8>
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a4e      	ldr	r2, [pc, #312]	@ (8003a6c <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d03a      	beq.n	80039ae <HAL_DMAEx_MultiBufferStart_IT+0xcb2>
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a4c      	ldr	r2, [pc, #304]	@ (8003a70 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d032      	beq.n	80039a8 <HAL_DMAEx_MultiBufferStart_IT+0xcac>
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a4b      	ldr	r2, [pc, #300]	@ (8003a74 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d02a      	beq.n	80039a2 <HAL_DMAEx_MultiBufferStart_IT+0xca6>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a49      	ldr	r2, [pc, #292]	@ (8003a78 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d022      	beq.n	800399c <HAL_DMAEx_MultiBufferStart_IT+0xca0>
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a48      	ldr	r2, [pc, #288]	@ (8003a7c <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d01a      	beq.n	8003996 <HAL_DMAEx_MultiBufferStart_IT+0xc9a>
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a46      	ldr	r2, [pc, #280]	@ (8003a80 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d012      	beq.n	8003990 <HAL_DMAEx_MultiBufferStart_IT+0xc94>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a45      	ldr	r2, [pc, #276]	@ (8003a84 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d00a      	beq.n	800398a <HAL_DMAEx_MultiBufferStart_IT+0xc8e>
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a43      	ldr	r2, [pc, #268]	@ (8003a88 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d102      	bne.n	8003984 <HAL_DMAEx_MultiBufferStart_IT+0xc88>
 800397e:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003982:	e01e      	b.n	80039c2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003984:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003988:	e01b      	b.n	80039c2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 800398a:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800398e:	e018      	b.n	80039c2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003990:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003994:	e015      	b.n	80039c2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003996:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800399a:	e012      	b.n	80039c2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 800399c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039a0:	e00f      	b.n	80039c2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 80039a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039a6:	e00c      	b.n	80039c2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 80039a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039ac:	e009      	b.n	80039c2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 80039ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039b2:	e006      	b.n	80039c2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 80039b4:	2304      	movs	r3, #4
 80039b6:	e004      	b.n	80039c2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 80039b8:	2304      	movs	r3, #4
 80039ba:	e002      	b.n	80039c2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 80039bc:	2304      	movs	r3, #4
 80039be:	e000      	b.n	80039c2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 80039c0:	2304      	movs	r3, #4
 80039c2:	4a32      	ldr	r2, [pc, #200]	@ (8003a8c <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 80039c4:	6093      	str	r3, [r2, #8]
 80039c6:	e0e9      	b.n	8003b9c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	461a      	mov	r2, r3
 80039ce:	4b31      	ldr	r3, [pc, #196]	@ (8003a94 <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 80039d0:	429a      	cmp	r2, r3
 80039d2:	f240 8083 	bls.w	8003adc <HAL_DMAEx_MultiBufferStart_IT+0xde0>
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a20      	ldr	r2, [pc, #128]	@ (8003a5c <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d079      	beq.n	8003ad4 <HAL_DMAEx_MultiBufferStart_IT+0xdd8>
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a1e      	ldr	r2, [pc, #120]	@ (8003a60 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d072      	beq.n	8003ad0 <HAL_DMAEx_MultiBufferStart_IT+0xdd4>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a1d      	ldr	r2, [pc, #116]	@ (8003a64 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d06b      	beq.n	8003acc <HAL_DMAEx_MultiBufferStart_IT+0xdd0>
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a1b      	ldr	r2, [pc, #108]	@ (8003a68 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d064      	beq.n	8003ac8 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a1a      	ldr	r2, [pc, #104]	@ (8003a6c <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d05c      	beq.n	8003ac2 <HAL_DMAEx_MultiBufferStart_IT+0xdc6>
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a18      	ldr	r2, [pc, #96]	@ (8003a70 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d054      	beq.n	8003abc <HAL_DMAEx_MultiBufferStart_IT+0xdc0>
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a17      	ldr	r2, [pc, #92]	@ (8003a74 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d04c      	beq.n	8003ab6 <HAL_DMAEx_MultiBufferStart_IT+0xdba>
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a15      	ldr	r2, [pc, #84]	@ (8003a78 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d044      	beq.n	8003ab0 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a14      	ldr	r2, [pc, #80]	@ (8003a7c <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d03c      	beq.n	8003aaa <HAL_DMAEx_MultiBufferStart_IT+0xdae>
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a12      	ldr	r2, [pc, #72]	@ (8003a80 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d034      	beq.n	8003aa4 <HAL_DMAEx_MultiBufferStart_IT+0xda8>
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a11      	ldr	r2, [pc, #68]	@ (8003a84 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d02c      	beq.n	8003a9e <HAL_DMAEx_MultiBufferStart_IT+0xda2>
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a0f      	ldr	r2, [pc, #60]	@ (8003a88 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d124      	bne.n	8003a98 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>
 8003a4e:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003a52:	e040      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003a54:	40026000 	.word	0x40026000
 8003a58:	40026458 	.word	0x40026458
 8003a5c:	40026010 	.word	0x40026010
 8003a60:	40026410 	.word	0x40026410
 8003a64:	40026070 	.word	0x40026070
 8003a68:	40026470 	.word	0x40026470
 8003a6c:	40026028 	.word	0x40026028
 8003a70:	40026428 	.word	0x40026428
 8003a74:	40026088 	.word	0x40026088
 8003a78:	40026488 	.word	0x40026488
 8003a7c:	40026040 	.word	0x40026040
 8003a80:	40026440 	.word	0x40026440
 8003a84:	400260a0 	.word	0x400260a0
 8003a88:	400264a0 	.word	0x400264a0
 8003a8c:	40026400 	.word	0x40026400
 8003a90:	400260b8 	.word	0x400260b8
 8003a94:	40026058 	.word	0x40026058
 8003a98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003a9c:	e01b      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003a9e:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003aa2:	e018      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003aa4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003aa8:	e015      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003aaa:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003aae:	e012      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003ab0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ab4:	e00f      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003ab6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003aba:	e00c      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003abc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ac0:	e009      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003ac2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ac6:	e006      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003ac8:	2304      	movs	r3, #4
 8003aca:	e004      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003acc:	2304      	movs	r3, #4
 8003ace:	e002      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003ad0:	2304      	movs	r3, #4
 8003ad2:	e000      	b.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003ad4:	2304      	movs	r3, #4
 8003ad6:	4a8b      	ldr	r2, [pc, #556]	@ (8003d04 <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 8003ad8:	60d3      	str	r3, [r2, #12]
 8003ada:	e05f      	b.n	8003b9c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a89      	ldr	r2, [pc, #548]	@ (8003d08 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d057      	beq.n	8003b96 <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a88      	ldr	r2, [pc, #544]	@ (8003d0c <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d050      	beq.n	8003b92 <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a86      	ldr	r2, [pc, #536]	@ (8003d10 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d049      	beq.n	8003b8e <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a85      	ldr	r2, [pc, #532]	@ (8003d14 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d042      	beq.n	8003b8a <HAL_DMAEx_MultiBufferStart_IT+0xe8e>
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a83      	ldr	r2, [pc, #524]	@ (8003d18 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d03a      	beq.n	8003b84 <HAL_DMAEx_MultiBufferStart_IT+0xe88>
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a82      	ldr	r2, [pc, #520]	@ (8003d1c <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d032      	beq.n	8003b7e <HAL_DMAEx_MultiBufferStart_IT+0xe82>
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a80      	ldr	r2, [pc, #512]	@ (8003d20 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d02a      	beq.n	8003b78 <HAL_DMAEx_MultiBufferStart_IT+0xe7c>
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a7f      	ldr	r2, [pc, #508]	@ (8003d24 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d022      	beq.n	8003b72 <HAL_DMAEx_MultiBufferStart_IT+0xe76>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a7d      	ldr	r2, [pc, #500]	@ (8003d28 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d01a      	beq.n	8003b6c <HAL_DMAEx_MultiBufferStart_IT+0xe70>
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a7c      	ldr	r2, [pc, #496]	@ (8003d2c <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d012      	beq.n	8003b66 <HAL_DMAEx_MultiBufferStart_IT+0xe6a>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a7a      	ldr	r2, [pc, #488]	@ (8003d30 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d00a      	beq.n	8003b60 <HAL_DMAEx_MultiBufferStart_IT+0xe64>
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a79      	ldr	r2, [pc, #484]	@ (8003d34 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d102      	bne.n	8003b5a <HAL_DMAEx_MultiBufferStart_IT+0xe5e>
 8003b54:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003b58:	e01e      	b.n	8003b98 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003b5a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003b5e:	e01b      	b.n	8003b98 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003b60:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003b64:	e018      	b.n	8003b98 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003b66:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003b6a:	e015      	b.n	8003b98 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003b6c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003b70:	e012      	b.n	8003b98 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003b72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b76:	e00f      	b.n	8003b98 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003b78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b7c:	e00c      	b.n	8003b98 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003b7e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b82:	e009      	b.n	8003b98 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003b84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b88:	e006      	b.n	8003b98 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003b8a:	2304      	movs	r3, #4
 8003b8c:	e004      	b.n	8003b98 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003b8e:	2304      	movs	r3, #4
 8003b90:	e002      	b.n	8003b98 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003b92:	2304      	movs	r3, #4
 8003b94:	e000      	b.n	8003b98 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003b96:	2304      	movs	r3, #4
 8003b98:	4a5a      	ldr	r2, [pc, #360]	@ (8003d04 <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 8003b9a:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	4b65      	ldr	r3, [pc, #404]	@ (8003d38 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d95c      	bls.n	8003c62 <HAL_DMAEx_MultiBufferStart_IT+0xf66>
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a56      	ldr	r2, [pc, #344]	@ (8003d08 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d053      	beq.n	8003c5a <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a55      	ldr	r2, [pc, #340]	@ (8003d0c <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d04c      	beq.n	8003c56 <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a53      	ldr	r2, [pc, #332]	@ (8003d10 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d045      	beq.n	8003c52 <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a52      	ldr	r2, [pc, #328]	@ (8003d14 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d03e      	beq.n	8003c4e <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a50      	ldr	r2, [pc, #320]	@ (8003d18 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d037      	beq.n	8003c4a <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a4f      	ldr	r2, [pc, #316]	@ (8003d1c <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d030      	beq.n	8003c46 <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a4d      	ldr	r2, [pc, #308]	@ (8003d20 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d029      	beq.n	8003c42 <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a4c      	ldr	r2, [pc, #304]	@ (8003d24 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d022      	beq.n	8003c3e <HAL_DMAEx_MultiBufferStart_IT+0xf42>
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a4a      	ldr	r2, [pc, #296]	@ (8003d28 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d01a      	beq.n	8003c38 <HAL_DMAEx_MultiBufferStart_IT+0xf3c>
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a49      	ldr	r2, [pc, #292]	@ (8003d2c <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d012      	beq.n	8003c32 <HAL_DMAEx_MultiBufferStart_IT+0xf36>
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a47      	ldr	r2, [pc, #284]	@ (8003d30 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d00a      	beq.n	8003c2c <HAL_DMAEx_MultiBufferStart_IT+0xf30>
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a46      	ldr	r2, [pc, #280]	@ (8003d34 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d102      	bne.n	8003c26 <HAL_DMAEx_MultiBufferStart_IT+0xf2a>
 8003c20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003c24:	e01a      	b.n	8003c5c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8003c26:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003c2a:	e017      	b.n	8003c5c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8003c2c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003c30:	e014      	b.n	8003c5c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8003c32:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003c36:	e011      	b.n	8003c5c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8003c38:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003c3c:	e00e      	b.n	8003c5c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8003c3e:	2340      	movs	r3, #64	@ 0x40
 8003c40:	e00c      	b.n	8003c5c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8003c42:	2340      	movs	r3, #64	@ 0x40
 8003c44:	e00a      	b.n	8003c5c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8003c46:	2340      	movs	r3, #64	@ 0x40
 8003c48:	e008      	b.n	8003c5c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8003c4a:	2340      	movs	r3, #64	@ 0x40
 8003c4c:	e006      	b.n	8003c5c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e004      	b.n	8003c5c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8003c52:	2301      	movs	r3, #1
 8003c54:	e002      	b.n	8003c5c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8003c56:	2301      	movs	r3, #1
 8003c58:	e000      	b.n	8003c5c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	4a37      	ldr	r2, [pc, #220]	@ (8003d3c <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8003c5e:	60d3      	str	r3, [r2, #12]
 8003c60:	e141      	b.n	8003ee6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	461a      	mov	r2, r3
 8003c68:	4b35      	ldr	r3, [pc, #212]	@ (8003d40 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d97c      	bls.n	8003d68 <HAL_DMAEx_MultiBufferStart_IT+0x106c>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a25      	ldr	r2, [pc, #148]	@ (8003d08 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d073      	beq.n	8003d60 <HAL_DMAEx_MultiBufferStart_IT+0x1064>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a23      	ldr	r2, [pc, #140]	@ (8003d0c <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d06c      	beq.n	8003d5c <HAL_DMAEx_MultiBufferStart_IT+0x1060>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a22      	ldr	r2, [pc, #136]	@ (8003d10 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d065      	beq.n	8003d58 <HAL_DMAEx_MultiBufferStart_IT+0x105c>
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a20      	ldr	r2, [pc, #128]	@ (8003d14 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d05e      	beq.n	8003d54 <HAL_DMAEx_MultiBufferStart_IT+0x1058>
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a1f      	ldr	r2, [pc, #124]	@ (8003d18 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d057      	beq.n	8003d50 <HAL_DMAEx_MultiBufferStart_IT+0x1054>
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a1d      	ldr	r2, [pc, #116]	@ (8003d1c <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d050      	beq.n	8003d4c <HAL_DMAEx_MultiBufferStart_IT+0x1050>
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a1c      	ldr	r2, [pc, #112]	@ (8003d20 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d049      	beq.n	8003d48 <HAL_DMAEx_MultiBufferStart_IT+0x104c>
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a1a      	ldr	r2, [pc, #104]	@ (8003d24 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d042      	beq.n	8003d44 <HAL_DMAEx_MultiBufferStart_IT+0x1048>
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a19      	ldr	r2, [pc, #100]	@ (8003d28 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d01a      	beq.n	8003cfe <HAL_DMAEx_MultiBufferStart_IT+0x1002>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a17      	ldr	r2, [pc, #92]	@ (8003d2c <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d012      	beq.n	8003cf8 <HAL_DMAEx_MultiBufferStart_IT+0xffc>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a16      	ldr	r2, [pc, #88]	@ (8003d30 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d00a      	beq.n	8003cf2 <HAL_DMAEx_MultiBufferStart_IT+0xff6>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a14      	ldr	r2, [pc, #80]	@ (8003d34 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d102      	bne.n	8003cec <HAL_DMAEx_MultiBufferStart_IT+0xff0>
 8003ce6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003cea:	e03a      	b.n	8003d62 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003cec:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003cf0:	e037      	b.n	8003d62 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003cf2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003cf6:	e034      	b.n	8003d62 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003cf8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003cfc:	e031      	b.n	8003d62 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003cfe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003d02:	e02e      	b.n	8003d62 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003d04:	40026000 	.word	0x40026000
 8003d08:	40026010 	.word	0x40026010
 8003d0c:	40026410 	.word	0x40026410
 8003d10:	40026070 	.word	0x40026070
 8003d14:	40026470 	.word	0x40026470
 8003d18:	40026028 	.word	0x40026028
 8003d1c:	40026428 	.word	0x40026428
 8003d20:	40026088 	.word	0x40026088
 8003d24:	40026488 	.word	0x40026488
 8003d28:	40026040 	.word	0x40026040
 8003d2c:	40026440 	.word	0x40026440
 8003d30:	400260a0 	.word	0x400260a0
 8003d34:	400264a0 	.word	0x400264a0
 8003d38:	40026458 	.word	0x40026458
 8003d3c:	40026400 	.word	0x40026400
 8003d40:	400260b8 	.word	0x400260b8
 8003d44:	2340      	movs	r3, #64	@ 0x40
 8003d46:	e00c      	b.n	8003d62 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003d48:	2340      	movs	r3, #64	@ 0x40
 8003d4a:	e00a      	b.n	8003d62 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003d4c:	2340      	movs	r3, #64	@ 0x40
 8003d4e:	e008      	b.n	8003d62 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003d50:	2340      	movs	r3, #64	@ 0x40
 8003d52:	e006      	b.n	8003d62 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003d54:	2301      	movs	r3, #1
 8003d56:	e004      	b.n	8003d62 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e002      	b.n	8003d62 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e000      	b.n	8003d62 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003d60:	2301      	movs	r3, #1
 8003d62:	4a7b      	ldr	r2, [pc, #492]	@ (8003f50 <HAL_DMAEx_MultiBufferStart_IT+0x1254>)
 8003d64:	6093      	str	r3, [r2, #8]
 8003d66:	e0be      	b.n	8003ee6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	4b79      	ldr	r3, [pc, #484]	@ (8003f54 <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d95c      	bls.n	8003e2e <HAL_DMAEx_MultiBufferStart_IT+0x1132>
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a77      	ldr	r2, [pc, #476]	@ (8003f58 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d053      	beq.n	8003e26 <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a76      	ldr	r2, [pc, #472]	@ (8003f5c <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d04c      	beq.n	8003e22 <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a74      	ldr	r2, [pc, #464]	@ (8003f60 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d045      	beq.n	8003e1e <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a73      	ldr	r2, [pc, #460]	@ (8003f64 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d03e      	beq.n	8003e1a <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a71      	ldr	r2, [pc, #452]	@ (8003f68 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d037      	beq.n	8003e16 <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a70      	ldr	r2, [pc, #448]	@ (8003f6c <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d030      	beq.n	8003e12 <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a6e      	ldr	r2, [pc, #440]	@ (8003f70 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d029      	beq.n	8003e0e <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a6d      	ldr	r2, [pc, #436]	@ (8003f74 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d022      	beq.n	8003e0a <HAL_DMAEx_MultiBufferStart_IT+0x110e>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a6b      	ldr	r2, [pc, #428]	@ (8003f78 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d01a      	beq.n	8003e04 <HAL_DMAEx_MultiBufferStart_IT+0x1108>
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a6a      	ldr	r2, [pc, #424]	@ (8003f7c <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d012      	beq.n	8003dfe <HAL_DMAEx_MultiBufferStart_IT+0x1102>
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a68      	ldr	r2, [pc, #416]	@ (8003f80 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d00a      	beq.n	8003df8 <HAL_DMAEx_MultiBufferStart_IT+0x10fc>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a67      	ldr	r2, [pc, #412]	@ (8003f84 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d102      	bne.n	8003df2 <HAL_DMAEx_MultiBufferStart_IT+0x10f6>
 8003dec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003df0:	e01a      	b.n	8003e28 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8003df2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003df6:	e017      	b.n	8003e28 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8003df8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003dfc:	e014      	b.n	8003e28 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8003dfe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003e02:	e011      	b.n	8003e28 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8003e04:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003e08:	e00e      	b.n	8003e28 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8003e0a:	2340      	movs	r3, #64	@ 0x40
 8003e0c:	e00c      	b.n	8003e28 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8003e0e:	2340      	movs	r3, #64	@ 0x40
 8003e10:	e00a      	b.n	8003e28 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8003e12:	2340      	movs	r3, #64	@ 0x40
 8003e14:	e008      	b.n	8003e28 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8003e16:	2340      	movs	r3, #64	@ 0x40
 8003e18:	e006      	b.n	8003e28 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e004      	b.n	8003e28 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e002      	b.n	8003e28 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8003e22:	2301      	movs	r3, #1
 8003e24:	e000      	b.n	8003e28 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8003e26:	2301      	movs	r3, #1
 8003e28:	4a57      	ldr	r2, [pc, #348]	@ (8003f88 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8003e2a:	60d3      	str	r3, [r2, #12]
 8003e2c:	e05b      	b.n	8003ee6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a49      	ldr	r2, [pc, #292]	@ (8003f58 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d053      	beq.n	8003ee0 <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a47      	ldr	r2, [pc, #284]	@ (8003f5c <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d04c      	beq.n	8003edc <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a46      	ldr	r2, [pc, #280]	@ (8003f60 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d045      	beq.n	8003ed8 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a44      	ldr	r2, [pc, #272]	@ (8003f64 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d03e      	beq.n	8003ed4 <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a43      	ldr	r2, [pc, #268]	@ (8003f68 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d037      	beq.n	8003ed0 <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a41      	ldr	r2, [pc, #260]	@ (8003f6c <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d030      	beq.n	8003ecc <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a40      	ldr	r2, [pc, #256]	@ (8003f70 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d029      	beq.n	8003ec8 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a3e      	ldr	r2, [pc, #248]	@ (8003f74 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d022      	beq.n	8003ec4 <HAL_DMAEx_MultiBufferStart_IT+0x11c8>
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a3d      	ldr	r2, [pc, #244]	@ (8003f78 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d01a      	beq.n	8003ebe <HAL_DMAEx_MultiBufferStart_IT+0x11c2>
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a3b      	ldr	r2, [pc, #236]	@ (8003f7c <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d012      	beq.n	8003eb8 <HAL_DMAEx_MultiBufferStart_IT+0x11bc>
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a3a      	ldr	r2, [pc, #232]	@ (8003f80 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d00a      	beq.n	8003eb2 <HAL_DMAEx_MultiBufferStart_IT+0x11b6>
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a38      	ldr	r2, [pc, #224]	@ (8003f84 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d102      	bne.n	8003eac <HAL_DMAEx_MultiBufferStart_IT+0x11b0>
 8003ea6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003eaa:	e01a      	b.n	8003ee2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003eac:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003eb0:	e017      	b.n	8003ee2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003eb2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003eb6:	e014      	b.n	8003ee2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003eb8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003ebc:	e011      	b.n	8003ee2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003ebe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003ec2:	e00e      	b.n	8003ee2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003ec4:	2340      	movs	r3, #64	@ 0x40
 8003ec6:	e00c      	b.n	8003ee2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003ec8:	2340      	movs	r3, #64	@ 0x40
 8003eca:	e00a      	b.n	8003ee2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003ecc:	2340      	movs	r3, #64	@ 0x40
 8003ece:	e008      	b.n	8003ee2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003ed0:	2340      	movs	r3, #64	@ 0x40
 8003ed2:	e006      	b.n	8003ee2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e004      	b.n	8003ee2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e002      	b.n	8003ee2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003edc:	2301      	movs	r3, #1
 8003ede:	e000      	b.n	8003ee2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	4a29      	ldr	r2, [pc, #164]	@ (8003f88 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8003ee4:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f042 0216 	orr.w	r2, r2, #22
 8003ef4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	695a      	ldr	r2, [r3, #20]
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003f04:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d103      	bne.n	8003f16 <HAL_DMAEx_MultiBufferStart_IT+0x121a>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d007      	beq.n	8003f26 <HAL_DMAEx_MultiBufferStart_IT+0x122a>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f042 0208 	orr.w	r2, r2, #8
 8003f24:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f042 0201 	orr.w	r2, r2, #1
 8003f34:	601a      	str	r2, [r3, #0]
 8003f36:	e005      	b.n	8003f44 <HAL_DMAEx_MultiBufferStart_IT+0x1248>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003f40:	2302      	movs	r3, #2
 8003f42:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 8003f44:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3718      	adds	r7, #24
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	40026400 	.word	0x40026400
 8003f54:	40026058 	.word	0x40026058
 8003f58:	40026010 	.word	0x40026010
 8003f5c:	40026410 	.word	0x40026410
 8003f60:	40026070 	.word	0x40026070
 8003f64:	40026470 	.word	0x40026470
 8003f68:	40026028 	.word	0x40026028
 8003f6c:	40026428 	.word	0x40026428
 8003f70:	40026088 	.word	0x40026088
 8003f74:	40026488 	.word	0x40026488
 8003f78:	40026040 	.word	0x40026040
 8003f7c:	40026440 	.word	0x40026440
 8003f80:	400260a0 	.word	0x400260a0
 8003f84:	400264a0 	.word	0x400264a0
 8003f88:	40026000 	.word	0x40026000

08003f8c <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 8003f8c:	b480      	push	{r7}
 8003f8e:	b085      	sub	sp, #20
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]
 8003f98:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	683a      	ldr	r2, [r7, #0]
 8003fa0:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	2b40      	cmp	r3, #64	@ 0x40
 8003fa8:	d108      	bne.n	8003fbc <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	68ba      	ldr	r2, [r7, #8]
 8003fb8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003fba:	e007      	b.n	8003fcc <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	68ba      	ldr	r2, [r7, #8]
 8003fc2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	687a      	ldr	r2, [r7, #4]
 8003fca:	60da      	str	r2, [r3, #12]
}
 8003fcc:	bf00      	nop
 8003fce:	3714      	adds	r7, #20
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bc80      	pop	{r7}
 8003fd4:	4770      	bx	lr
	...

08003fd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b089      	sub	sp, #36	@ 0x24
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003fea:	2300      	movs	r3, #0
 8003fec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fee:	2300      	movs	r3, #0
 8003ff0:	61fb      	str	r3, [r7, #28]
 8003ff2:	e159      	b.n	80042a8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	697a      	ldr	r2, [r7, #20]
 8004004:	4013      	ands	r3, r2
 8004006:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004008:	693a      	ldr	r2, [r7, #16]
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	429a      	cmp	r2, r3
 800400e:	f040 8148 	bne.w	80042a2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f003 0303 	and.w	r3, r3, #3
 800401a:	2b01      	cmp	r3, #1
 800401c:	d005      	beq.n	800402a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004026:	2b02      	cmp	r3, #2
 8004028:	d130      	bne.n	800408c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004030:	69fb      	ldr	r3, [r7, #28]
 8004032:	005b      	lsls	r3, r3, #1
 8004034:	2203      	movs	r2, #3
 8004036:	fa02 f303 	lsl.w	r3, r2, r3
 800403a:	43db      	mvns	r3, r3
 800403c:	69ba      	ldr	r2, [r7, #24]
 800403e:	4013      	ands	r3, r2
 8004040:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	68da      	ldr	r2, [r3, #12]
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	005b      	lsls	r3, r3, #1
 800404a:	fa02 f303 	lsl.w	r3, r2, r3
 800404e:	69ba      	ldr	r2, [r7, #24]
 8004050:	4313      	orrs	r3, r2
 8004052:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	69ba      	ldr	r2, [r7, #24]
 8004058:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004060:	2201      	movs	r2, #1
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	fa02 f303 	lsl.w	r3, r2, r3
 8004068:	43db      	mvns	r3, r3
 800406a:	69ba      	ldr	r2, [r7, #24]
 800406c:	4013      	ands	r3, r2
 800406e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	091b      	lsrs	r3, r3, #4
 8004076:	f003 0201 	and.w	r2, r3, #1
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	fa02 f303 	lsl.w	r3, r2, r3
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	4313      	orrs	r3, r2
 8004084:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	69ba      	ldr	r2, [r7, #24]
 800408a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f003 0303 	and.w	r3, r3, #3
 8004094:	2b03      	cmp	r3, #3
 8004096:	d017      	beq.n	80040c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	005b      	lsls	r3, r3, #1
 80040a2:	2203      	movs	r2, #3
 80040a4:	fa02 f303 	lsl.w	r3, r2, r3
 80040a8:	43db      	mvns	r3, r3
 80040aa:	69ba      	ldr	r2, [r7, #24]
 80040ac:	4013      	ands	r3, r2
 80040ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	689a      	ldr	r2, [r3, #8]
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	005b      	lsls	r3, r3, #1
 80040b8:	fa02 f303 	lsl.w	r3, r2, r3
 80040bc:	69ba      	ldr	r2, [r7, #24]
 80040be:	4313      	orrs	r3, r2
 80040c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	69ba      	ldr	r2, [r7, #24]
 80040c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f003 0303 	and.w	r3, r3, #3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d123      	bne.n	800411c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	08da      	lsrs	r2, r3, #3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	3208      	adds	r2, #8
 80040dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	f003 0307 	and.w	r3, r3, #7
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	220f      	movs	r2, #15
 80040ec:	fa02 f303 	lsl.w	r3, r2, r3
 80040f0:	43db      	mvns	r3, r3
 80040f2:	69ba      	ldr	r2, [r7, #24]
 80040f4:	4013      	ands	r3, r2
 80040f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	691a      	ldr	r2, [r3, #16]
 80040fc:	69fb      	ldr	r3, [r7, #28]
 80040fe:	f003 0307 	and.w	r3, r3, #7
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	fa02 f303 	lsl.w	r3, r2, r3
 8004108:	69ba      	ldr	r2, [r7, #24]
 800410a:	4313      	orrs	r3, r2
 800410c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800410e:	69fb      	ldr	r3, [r7, #28]
 8004110:	08da      	lsrs	r2, r3, #3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	3208      	adds	r2, #8
 8004116:	69b9      	ldr	r1, [r7, #24]
 8004118:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	005b      	lsls	r3, r3, #1
 8004126:	2203      	movs	r2, #3
 8004128:	fa02 f303 	lsl.w	r3, r2, r3
 800412c:	43db      	mvns	r3, r3
 800412e:	69ba      	ldr	r2, [r7, #24]
 8004130:	4013      	ands	r3, r2
 8004132:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f003 0203 	and.w	r2, r3, #3
 800413c:	69fb      	ldr	r3, [r7, #28]
 800413e:	005b      	lsls	r3, r3, #1
 8004140:	fa02 f303 	lsl.w	r3, r2, r3
 8004144:	69ba      	ldr	r2, [r7, #24]
 8004146:	4313      	orrs	r3, r2
 8004148:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	69ba      	ldr	r2, [r7, #24]
 800414e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004158:	2b00      	cmp	r3, #0
 800415a:	f000 80a2 	beq.w	80042a2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800415e:	2300      	movs	r3, #0
 8004160:	60fb      	str	r3, [r7, #12]
 8004162:	4b56      	ldr	r3, [pc, #344]	@ (80042bc <HAL_GPIO_Init+0x2e4>)
 8004164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004166:	4a55      	ldr	r2, [pc, #340]	@ (80042bc <HAL_GPIO_Init+0x2e4>)
 8004168:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800416c:	6453      	str	r3, [r2, #68]	@ 0x44
 800416e:	4b53      	ldr	r3, [pc, #332]	@ (80042bc <HAL_GPIO_Init+0x2e4>)
 8004170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004172:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004176:	60fb      	str	r3, [r7, #12]
 8004178:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800417a:	4a51      	ldr	r2, [pc, #324]	@ (80042c0 <HAL_GPIO_Init+0x2e8>)
 800417c:	69fb      	ldr	r3, [r7, #28]
 800417e:	089b      	lsrs	r3, r3, #2
 8004180:	3302      	adds	r3, #2
 8004182:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004186:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	f003 0303 	and.w	r3, r3, #3
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	220f      	movs	r2, #15
 8004192:	fa02 f303 	lsl.w	r3, r2, r3
 8004196:	43db      	mvns	r3, r3
 8004198:	69ba      	ldr	r2, [r7, #24]
 800419a:	4013      	ands	r3, r2
 800419c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a48      	ldr	r2, [pc, #288]	@ (80042c4 <HAL_GPIO_Init+0x2ec>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d019      	beq.n	80041da <HAL_GPIO_Init+0x202>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a47      	ldr	r2, [pc, #284]	@ (80042c8 <HAL_GPIO_Init+0x2f0>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d013      	beq.n	80041d6 <HAL_GPIO_Init+0x1fe>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a46      	ldr	r2, [pc, #280]	@ (80042cc <HAL_GPIO_Init+0x2f4>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d00d      	beq.n	80041d2 <HAL_GPIO_Init+0x1fa>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a45      	ldr	r2, [pc, #276]	@ (80042d0 <HAL_GPIO_Init+0x2f8>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d007      	beq.n	80041ce <HAL_GPIO_Init+0x1f6>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a44      	ldr	r2, [pc, #272]	@ (80042d4 <HAL_GPIO_Init+0x2fc>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d101      	bne.n	80041ca <HAL_GPIO_Init+0x1f2>
 80041c6:	2304      	movs	r3, #4
 80041c8:	e008      	b.n	80041dc <HAL_GPIO_Init+0x204>
 80041ca:	2307      	movs	r3, #7
 80041cc:	e006      	b.n	80041dc <HAL_GPIO_Init+0x204>
 80041ce:	2303      	movs	r3, #3
 80041d0:	e004      	b.n	80041dc <HAL_GPIO_Init+0x204>
 80041d2:	2302      	movs	r3, #2
 80041d4:	e002      	b.n	80041dc <HAL_GPIO_Init+0x204>
 80041d6:	2301      	movs	r3, #1
 80041d8:	e000      	b.n	80041dc <HAL_GPIO_Init+0x204>
 80041da:	2300      	movs	r3, #0
 80041dc:	69fa      	ldr	r2, [r7, #28]
 80041de:	f002 0203 	and.w	r2, r2, #3
 80041e2:	0092      	lsls	r2, r2, #2
 80041e4:	4093      	lsls	r3, r2
 80041e6:	69ba      	ldr	r2, [r7, #24]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80041ec:	4934      	ldr	r1, [pc, #208]	@ (80042c0 <HAL_GPIO_Init+0x2e8>)
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	089b      	lsrs	r3, r3, #2
 80041f2:	3302      	adds	r3, #2
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041fa:	4b37      	ldr	r3, [pc, #220]	@ (80042d8 <HAL_GPIO_Init+0x300>)
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	43db      	mvns	r3, r3
 8004204:	69ba      	ldr	r2, [r7, #24]
 8004206:	4013      	ands	r3, r2
 8004208:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d003      	beq.n	800421e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004216:	69ba      	ldr	r2, [r7, #24]
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	4313      	orrs	r3, r2
 800421c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800421e:	4a2e      	ldr	r2, [pc, #184]	@ (80042d8 <HAL_GPIO_Init+0x300>)
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004224:	4b2c      	ldr	r3, [pc, #176]	@ (80042d8 <HAL_GPIO_Init+0x300>)
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	43db      	mvns	r3, r3
 800422e:	69ba      	ldr	r2, [r7, #24]
 8004230:	4013      	ands	r3, r2
 8004232:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d003      	beq.n	8004248 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004240:	69ba      	ldr	r2, [r7, #24]
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	4313      	orrs	r3, r2
 8004246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004248:	4a23      	ldr	r2, [pc, #140]	@ (80042d8 <HAL_GPIO_Init+0x300>)
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800424e:	4b22      	ldr	r3, [pc, #136]	@ (80042d8 <HAL_GPIO_Init+0x300>)
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	43db      	mvns	r3, r3
 8004258:	69ba      	ldr	r2, [r7, #24]
 800425a:	4013      	ands	r3, r2
 800425c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004266:	2b00      	cmp	r3, #0
 8004268:	d003      	beq.n	8004272 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800426a:	69ba      	ldr	r2, [r7, #24]
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	4313      	orrs	r3, r2
 8004270:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004272:	4a19      	ldr	r2, [pc, #100]	@ (80042d8 <HAL_GPIO_Init+0x300>)
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004278:	4b17      	ldr	r3, [pc, #92]	@ (80042d8 <HAL_GPIO_Init+0x300>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	43db      	mvns	r3, r3
 8004282:	69ba      	ldr	r2, [r7, #24]
 8004284:	4013      	ands	r3, r2
 8004286:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d003      	beq.n	800429c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004294:	69ba      	ldr	r2, [r7, #24]
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	4313      	orrs	r3, r2
 800429a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800429c:	4a0e      	ldr	r2, [pc, #56]	@ (80042d8 <HAL_GPIO_Init+0x300>)
 800429e:	69bb      	ldr	r3, [r7, #24]
 80042a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042a2:	69fb      	ldr	r3, [r7, #28]
 80042a4:	3301      	adds	r3, #1
 80042a6:	61fb      	str	r3, [r7, #28]
 80042a8:	69fb      	ldr	r3, [r7, #28]
 80042aa:	2b0f      	cmp	r3, #15
 80042ac:	f67f aea2 	bls.w	8003ff4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80042b0:	bf00      	nop
 80042b2:	bf00      	nop
 80042b4:	3724      	adds	r7, #36	@ 0x24
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bc80      	pop	{r7}
 80042ba:	4770      	bx	lr
 80042bc:	40023800 	.word	0x40023800
 80042c0:	40013800 	.word	0x40013800
 80042c4:	40020000 	.word	0x40020000
 80042c8:	40020400 	.word	0x40020400
 80042cc:	40020800 	.word	0x40020800
 80042d0:	40020c00 	.word	0x40020c00
 80042d4:	40021000 	.word	0x40021000
 80042d8:	40013c00 	.word	0x40013c00

080042dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	460b      	mov	r3, r1
 80042e6:	807b      	strh	r3, [r7, #2]
 80042e8:	4613      	mov	r3, r2
 80042ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042ec:	787b      	ldrb	r3, [r7, #1]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d003      	beq.n	80042fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042f2:	887a      	ldrh	r2, [r7, #2]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80042f8:	e003      	b.n	8004302 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80042fa:	887b      	ldrh	r3, [r7, #2]
 80042fc:	041a      	lsls	r2, r3, #16
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	619a      	str	r2, [r3, #24]
}
 8004302:	bf00      	nop
 8004304:	370c      	adds	r7, #12
 8004306:	46bd      	mov	sp, r7
 8004308:	bc80      	pop	{r7}
 800430a:	4770      	bx	lr

0800430c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b086      	sub	sp, #24
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d101      	bne.n	800431e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e267      	b.n	80047ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b00      	cmp	r3, #0
 8004328:	d075      	beq.n	8004416 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800432a:	4b88      	ldr	r3, [pc, #544]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f003 030c 	and.w	r3, r3, #12
 8004332:	2b04      	cmp	r3, #4
 8004334:	d00c      	beq.n	8004350 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004336:	4b85      	ldr	r3, [pc, #532]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800433e:	2b08      	cmp	r3, #8
 8004340:	d112      	bne.n	8004368 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004342:	4b82      	ldr	r3, [pc, #520]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800434a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800434e:	d10b      	bne.n	8004368 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004350:	4b7e      	ldr	r3, [pc, #504]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004358:	2b00      	cmp	r3, #0
 800435a:	d05b      	beq.n	8004414 <HAL_RCC_OscConfig+0x108>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d157      	bne.n	8004414 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e242      	b.n	80047ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004370:	d106      	bne.n	8004380 <HAL_RCC_OscConfig+0x74>
 8004372:	4b76      	ldr	r3, [pc, #472]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a75      	ldr	r2, [pc, #468]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 8004378:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800437c:	6013      	str	r3, [r2, #0]
 800437e:	e01d      	b.n	80043bc <HAL_RCC_OscConfig+0xb0>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004388:	d10c      	bne.n	80043a4 <HAL_RCC_OscConfig+0x98>
 800438a:	4b70      	ldr	r3, [pc, #448]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a6f      	ldr	r2, [pc, #444]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 8004390:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004394:	6013      	str	r3, [r2, #0]
 8004396:	4b6d      	ldr	r3, [pc, #436]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a6c      	ldr	r2, [pc, #432]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 800439c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043a0:	6013      	str	r3, [r2, #0]
 80043a2:	e00b      	b.n	80043bc <HAL_RCC_OscConfig+0xb0>
 80043a4:	4b69      	ldr	r3, [pc, #420]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a68      	ldr	r2, [pc, #416]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 80043aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043ae:	6013      	str	r3, [r2, #0]
 80043b0:	4b66      	ldr	r3, [pc, #408]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a65      	ldr	r2, [pc, #404]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 80043b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d013      	beq.n	80043ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043c4:	f7fd ffaa 	bl	800231c <HAL_GetTick>
 80043c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ca:	e008      	b.n	80043de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043cc:	f7fd ffa6 	bl	800231c <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	2b64      	cmp	r3, #100	@ 0x64
 80043d8:	d901      	bls.n	80043de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e207      	b.n	80047ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043de:	4b5b      	ldr	r3, [pc, #364]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d0f0      	beq.n	80043cc <HAL_RCC_OscConfig+0xc0>
 80043ea:	e014      	b.n	8004416 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ec:	f7fd ff96 	bl	800231c <HAL_GetTick>
 80043f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043f2:	e008      	b.n	8004406 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043f4:	f7fd ff92 	bl	800231c <HAL_GetTick>
 80043f8:	4602      	mov	r2, r0
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	2b64      	cmp	r3, #100	@ 0x64
 8004400:	d901      	bls.n	8004406 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004402:	2303      	movs	r3, #3
 8004404:	e1f3      	b.n	80047ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004406:	4b51      	ldr	r3, [pc, #324]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d1f0      	bne.n	80043f4 <HAL_RCC_OscConfig+0xe8>
 8004412:	e000      	b.n	8004416 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004414:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 0302 	and.w	r3, r3, #2
 800441e:	2b00      	cmp	r3, #0
 8004420:	d063      	beq.n	80044ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004422:	4b4a      	ldr	r3, [pc, #296]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f003 030c 	and.w	r3, r3, #12
 800442a:	2b00      	cmp	r3, #0
 800442c:	d00b      	beq.n	8004446 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800442e:	4b47      	ldr	r3, [pc, #284]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004436:	2b08      	cmp	r3, #8
 8004438:	d11c      	bne.n	8004474 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800443a:	4b44      	ldr	r3, [pc, #272]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d116      	bne.n	8004474 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004446:	4b41      	ldr	r3, [pc, #260]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b00      	cmp	r3, #0
 8004450:	d005      	beq.n	800445e <HAL_RCC_OscConfig+0x152>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	2b01      	cmp	r3, #1
 8004458:	d001      	beq.n	800445e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e1c7      	b.n	80047ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800445e:	4b3b      	ldr	r3, [pc, #236]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	4937      	ldr	r1, [pc, #220]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 800446e:	4313      	orrs	r3, r2
 8004470:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004472:	e03a      	b.n	80044ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d020      	beq.n	80044be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800447c:	4b34      	ldr	r3, [pc, #208]	@ (8004550 <HAL_RCC_OscConfig+0x244>)
 800447e:	2201      	movs	r2, #1
 8004480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004482:	f7fd ff4b 	bl	800231c <HAL_GetTick>
 8004486:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004488:	e008      	b.n	800449c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800448a:	f7fd ff47 	bl	800231c <HAL_GetTick>
 800448e:	4602      	mov	r2, r0
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	1ad3      	subs	r3, r2, r3
 8004494:	2b02      	cmp	r3, #2
 8004496:	d901      	bls.n	800449c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004498:	2303      	movs	r3, #3
 800449a:	e1a8      	b.n	80047ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800449c:	4b2b      	ldr	r3, [pc, #172]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d0f0      	beq.n	800448a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044a8:	4b28      	ldr	r3, [pc, #160]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	691b      	ldr	r3, [r3, #16]
 80044b4:	00db      	lsls	r3, r3, #3
 80044b6:	4925      	ldr	r1, [pc, #148]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	600b      	str	r3, [r1, #0]
 80044bc:	e015      	b.n	80044ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044be:	4b24      	ldr	r3, [pc, #144]	@ (8004550 <HAL_RCC_OscConfig+0x244>)
 80044c0:	2200      	movs	r2, #0
 80044c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c4:	f7fd ff2a 	bl	800231c <HAL_GetTick>
 80044c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ca:	e008      	b.n	80044de <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044cc:	f7fd ff26 	bl	800231c <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d901      	bls.n	80044de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e187      	b.n	80047ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044de:	4b1b      	ldr	r3, [pc, #108]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1f0      	bne.n	80044cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0308 	and.w	r3, r3, #8
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d036      	beq.n	8004564 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	695b      	ldr	r3, [r3, #20]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d016      	beq.n	800452c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044fe:	4b15      	ldr	r3, [pc, #84]	@ (8004554 <HAL_RCC_OscConfig+0x248>)
 8004500:	2201      	movs	r2, #1
 8004502:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004504:	f7fd ff0a 	bl	800231c <HAL_GetTick>
 8004508:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800450a:	e008      	b.n	800451e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800450c:	f7fd ff06 	bl	800231c <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	2b02      	cmp	r3, #2
 8004518:	d901      	bls.n	800451e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e167      	b.n	80047ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800451e:	4b0b      	ldr	r3, [pc, #44]	@ (800454c <HAL_RCC_OscConfig+0x240>)
 8004520:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b00      	cmp	r3, #0
 8004528:	d0f0      	beq.n	800450c <HAL_RCC_OscConfig+0x200>
 800452a:	e01b      	b.n	8004564 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800452c:	4b09      	ldr	r3, [pc, #36]	@ (8004554 <HAL_RCC_OscConfig+0x248>)
 800452e:	2200      	movs	r2, #0
 8004530:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004532:	f7fd fef3 	bl	800231c <HAL_GetTick>
 8004536:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004538:	e00e      	b.n	8004558 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800453a:	f7fd feef 	bl	800231c <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	2b02      	cmp	r3, #2
 8004546:	d907      	bls.n	8004558 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e150      	b.n	80047ee <HAL_RCC_OscConfig+0x4e2>
 800454c:	40023800 	.word	0x40023800
 8004550:	42470000 	.word	0x42470000
 8004554:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004558:	4b88      	ldr	r3, [pc, #544]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 800455a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800455c:	f003 0302 	and.w	r3, r3, #2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d1ea      	bne.n	800453a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0304 	and.w	r3, r3, #4
 800456c:	2b00      	cmp	r3, #0
 800456e:	f000 8097 	beq.w	80046a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004572:	2300      	movs	r3, #0
 8004574:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004576:	4b81      	ldr	r3, [pc, #516]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 8004578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800457e:	2b00      	cmp	r3, #0
 8004580:	d10f      	bne.n	80045a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004582:	2300      	movs	r3, #0
 8004584:	60bb      	str	r3, [r7, #8]
 8004586:	4b7d      	ldr	r3, [pc, #500]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 8004588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458a:	4a7c      	ldr	r2, [pc, #496]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 800458c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004590:	6413      	str	r3, [r2, #64]	@ 0x40
 8004592:	4b7a      	ldr	r3, [pc, #488]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 8004594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004596:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800459a:	60bb      	str	r3, [r7, #8]
 800459c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800459e:	2301      	movs	r3, #1
 80045a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045a2:	4b77      	ldr	r3, [pc, #476]	@ (8004780 <HAL_RCC_OscConfig+0x474>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d118      	bne.n	80045e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045ae:	4b74      	ldr	r3, [pc, #464]	@ (8004780 <HAL_RCC_OscConfig+0x474>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a73      	ldr	r2, [pc, #460]	@ (8004780 <HAL_RCC_OscConfig+0x474>)
 80045b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045ba:	f7fd feaf 	bl	800231c <HAL_GetTick>
 80045be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045c0:	e008      	b.n	80045d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045c2:	f7fd feab 	bl	800231c <HAL_GetTick>
 80045c6:	4602      	mov	r2, r0
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d901      	bls.n	80045d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	e10c      	b.n	80047ee <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045d4:	4b6a      	ldr	r3, [pc, #424]	@ (8004780 <HAL_RCC_OscConfig+0x474>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d0f0      	beq.n	80045c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d106      	bne.n	80045f6 <HAL_RCC_OscConfig+0x2ea>
 80045e8:	4b64      	ldr	r3, [pc, #400]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 80045ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ec:	4a63      	ldr	r2, [pc, #396]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 80045ee:	f043 0301 	orr.w	r3, r3, #1
 80045f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80045f4:	e01c      	b.n	8004630 <HAL_RCC_OscConfig+0x324>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	2b05      	cmp	r3, #5
 80045fc:	d10c      	bne.n	8004618 <HAL_RCC_OscConfig+0x30c>
 80045fe:	4b5f      	ldr	r3, [pc, #380]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 8004600:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004602:	4a5e      	ldr	r2, [pc, #376]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 8004604:	f043 0304 	orr.w	r3, r3, #4
 8004608:	6713      	str	r3, [r2, #112]	@ 0x70
 800460a:	4b5c      	ldr	r3, [pc, #368]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 800460c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800460e:	4a5b      	ldr	r2, [pc, #364]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 8004610:	f043 0301 	orr.w	r3, r3, #1
 8004614:	6713      	str	r3, [r2, #112]	@ 0x70
 8004616:	e00b      	b.n	8004630 <HAL_RCC_OscConfig+0x324>
 8004618:	4b58      	ldr	r3, [pc, #352]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 800461a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800461c:	4a57      	ldr	r2, [pc, #348]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 800461e:	f023 0301 	bic.w	r3, r3, #1
 8004622:	6713      	str	r3, [r2, #112]	@ 0x70
 8004624:	4b55      	ldr	r3, [pc, #340]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 8004626:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004628:	4a54      	ldr	r2, [pc, #336]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 800462a:	f023 0304 	bic.w	r3, r3, #4
 800462e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d015      	beq.n	8004664 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004638:	f7fd fe70 	bl	800231c <HAL_GetTick>
 800463c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800463e:	e00a      	b.n	8004656 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004640:	f7fd fe6c 	bl	800231c <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800464e:	4293      	cmp	r3, r2
 8004650:	d901      	bls.n	8004656 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e0cb      	b.n	80047ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004656:	4b49      	ldr	r3, [pc, #292]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 8004658:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800465a:	f003 0302 	and.w	r3, r3, #2
 800465e:	2b00      	cmp	r3, #0
 8004660:	d0ee      	beq.n	8004640 <HAL_RCC_OscConfig+0x334>
 8004662:	e014      	b.n	800468e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004664:	f7fd fe5a 	bl	800231c <HAL_GetTick>
 8004668:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800466a:	e00a      	b.n	8004682 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800466c:	f7fd fe56 	bl	800231c <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	f241 3288 	movw	r2, #5000	@ 0x1388
 800467a:	4293      	cmp	r3, r2
 800467c:	d901      	bls.n	8004682 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e0b5      	b.n	80047ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004682:	4b3e      	ldr	r3, [pc, #248]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 8004684:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004686:	f003 0302 	and.w	r3, r3, #2
 800468a:	2b00      	cmp	r3, #0
 800468c:	d1ee      	bne.n	800466c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800468e:	7dfb      	ldrb	r3, [r7, #23]
 8004690:	2b01      	cmp	r3, #1
 8004692:	d105      	bne.n	80046a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004694:	4b39      	ldr	r3, [pc, #228]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 8004696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004698:	4a38      	ldr	r2, [pc, #224]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 800469a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800469e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	699b      	ldr	r3, [r3, #24]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	f000 80a1 	beq.w	80047ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046aa:	4b34      	ldr	r3, [pc, #208]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	f003 030c 	and.w	r3, r3, #12
 80046b2:	2b08      	cmp	r3, #8
 80046b4:	d05c      	beq.n	8004770 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	699b      	ldr	r3, [r3, #24]
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d141      	bne.n	8004742 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046be:	4b31      	ldr	r3, [pc, #196]	@ (8004784 <HAL_RCC_OscConfig+0x478>)
 80046c0:	2200      	movs	r2, #0
 80046c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c4:	f7fd fe2a 	bl	800231c <HAL_GetTick>
 80046c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046ca:	e008      	b.n	80046de <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046cc:	f7fd fe26 	bl	800231c <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d901      	bls.n	80046de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e087      	b.n	80047ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046de:	4b27      	ldr	r3, [pc, #156]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1f0      	bne.n	80046cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	69da      	ldr	r2, [r3, #28]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a1b      	ldr	r3, [r3, #32]
 80046f2:	431a      	orrs	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f8:	019b      	lsls	r3, r3, #6
 80046fa:	431a      	orrs	r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004700:	085b      	lsrs	r3, r3, #1
 8004702:	3b01      	subs	r3, #1
 8004704:	041b      	lsls	r3, r3, #16
 8004706:	431a      	orrs	r2, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800470c:	061b      	lsls	r3, r3, #24
 800470e:	491b      	ldr	r1, [pc, #108]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 8004710:	4313      	orrs	r3, r2
 8004712:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004714:	4b1b      	ldr	r3, [pc, #108]	@ (8004784 <HAL_RCC_OscConfig+0x478>)
 8004716:	2201      	movs	r2, #1
 8004718:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800471a:	f7fd fdff 	bl	800231c <HAL_GetTick>
 800471e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004720:	e008      	b.n	8004734 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004722:	f7fd fdfb 	bl	800231c <HAL_GetTick>
 8004726:	4602      	mov	r2, r0
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	2b02      	cmp	r3, #2
 800472e:	d901      	bls.n	8004734 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e05c      	b.n	80047ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004734:	4b11      	ldr	r3, [pc, #68]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800473c:	2b00      	cmp	r3, #0
 800473e:	d0f0      	beq.n	8004722 <HAL_RCC_OscConfig+0x416>
 8004740:	e054      	b.n	80047ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004742:	4b10      	ldr	r3, [pc, #64]	@ (8004784 <HAL_RCC_OscConfig+0x478>)
 8004744:	2200      	movs	r2, #0
 8004746:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004748:	f7fd fde8 	bl	800231c <HAL_GetTick>
 800474c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800474e:	e008      	b.n	8004762 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004750:	f7fd fde4 	bl	800231c <HAL_GetTick>
 8004754:	4602      	mov	r2, r0
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	2b02      	cmp	r3, #2
 800475c:	d901      	bls.n	8004762 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800475e:	2303      	movs	r3, #3
 8004760:	e045      	b.n	80047ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004762:	4b06      	ldr	r3, [pc, #24]	@ (800477c <HAL_RCC_OscConfig+0x470>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d1f0      	bne.n	8004750 <HAL_RCC_OscConfig+0x444>
 800476e:	e03d      	b.n	80047ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	699b      	ldr	r3, [r3, #24]
 8004774:	2b01      	cmp	r3, #1
 8004776:	d107      	bne.n	8004788 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004778:	2301      	movs	r3, #1
 800477a:	e038      	b.n	80047ee <HAL_RCC_OscConfig+0x4e2>
 800477c:	40023800 	.word	0x40023800
 8004780:	40007000 	.word	0x40007000
 8004784:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004788:	4b1b      	ldr	r3, [pc, #108]	@ (80047f8 <HAL_RCC_OscConfig+0x4ec>)
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	699b      	ldr	r3, [r3, #24]
 8004792:	2b01      	cmp	r3, #1
 8004794:	d028      	beq.n	80047e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d121      	bne.n	80047e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d11a      	bne.n	80047e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80047b8:	4013      	ands	r3, r2
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d111      	bne.n	80047e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ce:	085b      	lsrs	r3, r3, #1
 80047d0:	3b01      	subs	r3, #1
 80047d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d107      	bne.n	80047e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d001      	beq.n	80047ec <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e000      	b.n	80047ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80047ec:	2300      	movs	r3, #0
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3718      	adds	r7, #24
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	40023800 	.word	0x40023800

080047fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d101      	bne.n	8004810 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e0cc      	b.n	80049aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004810:	4b68      	ldr	r3, [pc, #416]	@ (80049b4 <HAL_RCC_ClockConfig+0x1b8>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0307 	and.w	r3, r3, #7
 8004818:	683a      	ldr	r2, [r7, #0]
 800481a:	429a      	cmp	r2, r3
 800481c:	d90c      	bls.n	8004838 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800481e:	4b65      	ldr	r3, [pc, #404]	@ (80049b4 <HAL_RCC_ClockConfig+0x1b8>)
 8004820:	683a      	ldr	r2, [r7, #0]
 8004822:	b2d2      	uxtb	r2, r2
 8004824:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004826:	4b63      	ldr	r3, [pc, #396]	@ (80049b4 <HAL_RCC_ClockConfig+0x1b8>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0307 	and.w	r3, r3, #7
 800482e:	683a      	ldr	r2, [r7, #0]
 8004830:	429a      	cmp	r2, r3
 8004832:	d001      	beq.n	8004838 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e0b8      	b.n	80049aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 0302 	and.w	r3, r3, #2
 8004840:	2b00      	cmp	r3, #0
 8004842:	d020      	beq.n	8004886 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 0304 	and.w	r3, r3, #4
 800484c:	2b00      	cmp	r3, #0
 800484e:	d005      	beq.n	800485c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004850:	4b59      	ldr	r3, [pc, #356]	@ (80049b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	4a58      	ldr	r2, [pc, #352]	@ (80049b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004856:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800485a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f003 0308 	and.w	r3, r3, #8
 8004864:	2b00      	cmp	r3, #0
 8004866:	d005      	beq.n	8004874 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004868:	4b53      	ldr	r3, [pc, #332]	@ (80049b8 <HAL_RCC_ClockConfig+0x1bc>)
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	4a52      	ldr	r2, [pc, #328]	@ (80049b8 <HAL_RCC_ClockConfig+0x1bc>)
 800486e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004872:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004874:	4b50      	ldr	r3, [pc, #320]	@ (80049b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	494d      	ldr	r1, [pc, #308]	@ (80049b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004882:	4313      	orrs	r3, r2
 8004884:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	2b00      	cmp	r3, #0
 8004890:	d044      	beq.n	800491c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	2b01      	cmp	r3, #1
 8004898:	d107      	bne.n	80048aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800489a:	4b47      	ldr	r3, [pc, #284]	@ (80049b8 <HAL_RCC_ClockConfig+0x1bc>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d119      	bne.n	80048da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e07f      	b.n	80049aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	2b02      	cmp	r3, #2
 80048b0:	d003      	beq.n	80048ba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048b6:	2b03      	cmp	r3, #3
 80048b8:	d107      	bne.n	80048ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048ba:	4b3f      	ldr	r3, [pc, #252]	@ (80049b8 <HAL_RCC_ClockConfig+0x1bc>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d109      	bne.n	80048da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e06f      	b.n	80049aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048ca:	4b3b      	ldr	r3, [pc, #236]	@ (80049b8 <HAL_RCC_ClockConfig+0x1bc>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0302 	and.w	r3, r3, #2
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d101      	bne.n	80048da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e067      	b.n	80049aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048da:	4b37      	ldr	r3, [pc, #220]	@ (80049b8 <HAL_RCC_ClockConfig+0x1bc>)
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	f023 0203 	bic.w	r2, r3, #3
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	4934      	ldr	r1, [pc, #208]	@ (80049b8 <HAL_RCC_ClockConfig+0x1bc>)
 80048e8:	4313      	orrs	r3, r2
 80048ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048ec:	f7fd fd16 	bl	800231c <HAL_GetTick>
 80048f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048f2:	e00a      	b.n	800490a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048f4:	f7fd fd12 	bl	800231c <HAL_GetTick>
 80048f8:	4602      	mov	r2, r0
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004902:	4293      	cmp	r3, r2
 8004904:	d901      	bls.n	800490a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e04f      	b.n	80049aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800490a:	4b2b      	ldr	r3, [pc, #172]	@ (80049b8 <HAL_RCC_ClockConfig+0x1bc>)
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	f003 020c 	and.w	r2, r3, #12
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	009b      	lsls	r3, r3, #2
 8004918:	429a      	cmp	r2, r3
 800491a:	d1eb      	bne.n	80048f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800491c:	4b25      	ldr	r3, [pc, #148]	@ (80049b4 <HAL_RCC_ClockConfig+0x1b8>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 0307 	and.w	r3, r3, #7
 8004924:	683a      	ldr	r2, [r7, #0]
 8004926:	429a      	cmp	r2, r3
 8004928:	d20c      	bcs.n	8004944 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800492a:	4b22      	ldr	r3, [pc, #136]	@ (80049b4 <HAL_RCC_ClockConfig+0x1b8>)
 800492c:	683a      	ldr	r2, [r7, #0]
 800492e:	b2d2      	uxtb	r2, r2
 8004930:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004932:	4b20      	ldr	r3, [pc, #128]	@ (80049b4 <HAL_RCC_ClockConfig+0x1b8>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0307 	and.w	r3, r3, #7
 800493a:	683a      	ldr	r2, [r7, #0]
 800493c:	429a      	cmp	r2, r3
 800493e:	d001      	beq.n	8004944 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e032      	b.n	80049aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 0304 	and.w	r3, r3, #4
 800494c:	2b00      	cmp	r3, #0
 800494e:	d008      	beq.n	8004962 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004950:	4b19      	ldr	r3, [pc, #100]	@ (80049b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	4916      	ldr	r1, [pc, #88]	@ (80049b8 <HAL_RCC_ClockConfig+0x1bc>)
 800495e:	4313      	orrs	r3, r2
 8004960:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0308 	and.w	r3, r3, #8
 800496a:	2b00      	cmp	r3, #0
 800496c:	d009      	beq.n	8004982 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800496e:	4b12      	ldr	r3, [pc, #72]	@ (80049b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	691b      	ldr	r3, [r3, #16]
 800497a:	00db      	lsls	r3, r3, #3
 800497c:	490e      	ldr	r1, [pc, #56]	@ (80049b8 <HAL_RCC_ClockConfig+0x1bc>)
 800497e:	4313      	orrs	r3, r2
 8004980:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004982:	f000 f821 	bl	80049c8 <HAL_RCC_GetSysClockFreq>
 8004986:	4602      	mov	r2, r0
 8004988:	4b0b      	ldr	r3, [pc, #44]	@ (80049b8 <HAL_RCC_ClockConfig+0x1bc>)
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	091b      	lsrs	r3, r3, #4
 800498e:	f003 030f 	and.w	r3, r3, #15
 8004992:	490a      	ldr	r1, [pc, #40]	@ (80049bc <HAL_RCC_ClockConfig+0x1c0>)
 8004994:	5ccb      	ldrb	r3, [r1, r3]
 8004996:	fa22 f303 	lsr.w	r3, r2, r3
 800499a:	4a09      	ldr	r2, [pc, #36]	@ (80049c0 <HAL_RCC_ClockConfig+0x1c4>)
 800499c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800499e:	4b09      	ldr	r3, [pc, #36]	@ (80049c4 <HAL_RCC_ClockConfig+0x1c8>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4618      	mov	r0, r3
 80049a4:	f7fd fc78 	bl	8002298 <HAL_InitTick>

  return HAL_OK;
 80049a8:	2300      	movs	r3, #0
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3710      	adds	r7, #16
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	bf00      	nop
 80049b4:	40023c00 	.word	0x40023c00
 80049b8:	40023800 	.word	0x40023800
 80049bc:	08007728 	.word	0x08007728
 80049c0:	20000010 	.word	0x20000010
 80049c4:	20000014 	.word	0x20000014

080049c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049cc:	b094      	sub	sp, #80	@ 0x50
 80049ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80049d0:	2300      	movs	r3, #0
 80049d2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80049d4:	2300      	movs	r3, #0
 80049d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80049d8:	2300      	movs	r3, #0
 80049da:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80049dc:	2300      	movs	r3, #0
 80049de:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049e0:	4b7c      	ldr	r3, [pc, #496]	@ (8004bd4 <HAL_RCC_GetSysClockFreq+0x20c>)
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	f003 030c 	and.w	r3, r3, #12
 80049e8:	2b08      	cmp	r3, #8
 80049ea:	d00d      	beq.n	8004a08 <HAL_RCC_GetSysClockFreq+0x40>
 80049ec:	2b08      	cmp	r3, #8
 80049ee:	f200 80e7 	bhi.w	8004bc0 <HAL_RCC_GetSysClockFreq+0x1f8>
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d002      	beq.n	80049fc <HAL_RCC_GetSysClockFreq+0x34>
 80049f6:	2b04      	cmp	r3, #4
 80049f8:	d003      	beq.n	8004a02 <HAL_RCC_GetSysClockFreq+0x3a>
 80049fa:	e0e1      	b.n	8004bc0 <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049fc:	4b76      	ldr	r3, [pc, #472]	@ (8004bd8 <HAL_RCC_GetSysClockFreq+0x210>)
 80049fe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a00:	e0e1      	b.n	8004bc6 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a02:	4b76      	ldr	r3, [pc, #472]	@ (8004bdc <HAL_RCC_GetSysClockFreq+0x214>)
 8004a04:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a06:	e0de      	b.n	8004bc6 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a08:	4b72      	ldr	r3, [pc, #456]	@ (8004bd4 <HAL_RCC_GetSysClockFreq+0x20c>)
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a10:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a12:	4b70      	ldr	r3, [pc, #448]	@ (8004bd4 <HAL_RCC_GetSysClockFreq+0x20c>)
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d065      	beq.n	8004aea <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a1e:	4b6d      	ldr	r3, [pc, #436]	@ (8004bd4 <HAL_RCC_GetSysClockFreq+0x20c>)
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	099b      	lsrs	r3, r3, #6
 8004a24:	2200      	movs	r2, #0
 8004a26:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a28:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a30:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a32:	2300      	movs	r3, #0
 8004a34:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a36:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004a3a:	4622      	mov	r2, r4
 8004a3c:	462b      	mov	r3, r5
 8004a3e:	f04f 0000 	mov.w	r0, #0
 8004a42:	f04f 0100 	mov.w	r1, #0
 8004a46:	0159      	lsls	r1, r3, #5
 8004a48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a4c:	0150      	lsls	r0, r2, #5
 8004a4e:	4602      	mov	r2, r0
 8004a50:	460b      	mov	r3, r1
 8004a52:	4621      	mov	r1, r4
 8004a54:	1a51      	subs	r1, r2, r1
 8004a56:	6139      	str	r1, [r7, #16]
 8004a58:	4629      	mov	r1, r5
 8004a5a:	eb63 0301 	sbc.w	r3, r3, r1
 8004a5e:	617b      	str	r3, [r7, #20]
 8004a60:	f04f 0200 	mov.w	r2, #0
 8004a64:	f04f 0300 	mov.w	r3, #0
 8004a68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a6c:	4659      	mov	r1, fp
 8004a6e:	018b      	lsls	r3, r1, #6
 8004a70:	4651      	mov	r1, sl
 8004a72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004a76:	4651      	mov	r1, sl
 8004a78:	018a      	lsls	r2, r1, #6
 8004a7a:	46d4      	mov	ip, sl
 8004a7c:	ebb2 080c 	subs.w	r8, r2, ip
 8004a80:	4659      	mov	r1, fp
 8004a82:	eb63 0901 	sbc.w	r9, r3, r1
 8004a86:	f04f 0200 	mov.w	r2, #0
 8004a8a:	f04f 0300 	mov.w	r3, #0
 8004a8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a9a:	4690      	mov	r8, r2
 8004a9c:	4699      	mov	r9, r3
 8004a9e:	4623      	mov	r3, r4
 8004aa0:	eb18 0303 	adds.w	r3, r8, r3
 8004aa4:	60bb      	str	r3, [r7, #8]
 8004aa6:	462b      	mov	r3, r5
 8004aa8:	eb49 0303 	adc.w	r3, r9, r3
 8004aac:	60fb      	str	r3, [r7, #12]
 8004aae:	f04f 0200 	mov.w	r2, #0
 8004ab2:	f04f 0300 	mov.w	r3, #0
 8004ab6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004aba:	4629      	mov	r1, r5
 8004abc:	024b      	lsls	r3, r1, #9
 8004abe:	4620      	mov	r0, r4
 8004ac0:	4629      	mov	r1, r5
 8004ac2:	4604      	mov	r4, r0
 8004ac4:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8004ac8:	4601      	mov	r1, r0
 8004aca:	024a      	lsls	r2, r1, #9
 8004acc:	4610      	mov	r0, r2
 8004ace:	4619      	mov	r1, r3
 8004ad0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ad6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ad8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004adc:	f7fc f89c 	bl	8000c18 <__aeabi_uldivmod>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ae8:	e05c      	b.n	8004ba4 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004aea:	4b3a      	ldr	r3, [pc, #232]	@ (8004bd4 <HAL_RCC_GetSysClockFreq+0x20c>)
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	099b      	lsrs	r3, r3, #6
 8004af0:	2200      	movs	r2, #0
 8004af2:	4618      	mov	r0, r3
 8004af4:	4611      	mov	r1, r2
 8004af6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004afa:	623b      	str	r3, [r7, #32]
 8004afc:	2300      	movs	r3, #0
 8004afe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b00:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004b04:	4642      	mov	r2, r8
 8004b06:	464b      	mov	r3, r9
 8004b08:	f04f 0000 	mov.w	r0, #0
 8004b0c:	f04f 0100 	mov.w	r1, #0
 8004b10:	0159      	lsls	r1, r3, #5
 8004b12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b16:	0150      	lsls	r0, r2, #5
 8004b18:	4602      	mov	r2, r0
 8004b1a:	460b      	mov	r3, r1
 8004b1c:	46c4      	mov	ip, r8
 8004b1e:	ebb2 0a0c 	subs.w	sl, r2, ip
 8004b22:	4640      	mov	r0, r8
 8004b24:	4649      	mov	r1, r9
 8004b26:	468c      	mov	ip, r1
 8004b28:	eb63 0b0c 	sbc.w	fp, r3, ip
 8004b2c:	f04f 0200 	mov.w	r2, #0
 8004b30:	f04f 0300 	mov.w	r3, #0
 8004b34:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004b38:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004b3c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004b40:	ebb2 040a 	subs.w	r4, r2, sl
 8004b44:	eb63 050b 	sbc.w	r5, r3, fp
 8004b48:	f04f 0200 	mov.w	r2, #0
 8004b4c:	f04f 0300 	mov.w	r3, #0
 8004b50:	00eb      	lsls	r3, r5, #3
 8004b52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b56:	00e2      	lsls	r2, r4, #3
 8004b58:	4614      	mov	r4, r2
 8004b5a:	461d      	mov	r5, r3
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	18e3      	adds	r3, r4, r3
 8004b60:	603b      	str	r3, [r7, #0]
 8004b62:	460b      	mov	r3, r1
 8004b64:	eb45 0303 	adc.w	r3, r5, r3
 8004b68:	607b      	str	r3, [r7, #4]
 8004b6a:	f04f 0200 	mov.w	r2, #0
 8004b6e:	f04f 0300 	mov.w	r3, #0
 8004b72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004b76:	4629      	mov	r1, r5
 8004b78:	028b      	lsls	r3, r1, #10
 8004b7a:	4620      	mov	r0, r4
 8004b7c:	4629      	mov	r1, r5
 8004b7e:	4604      	mov	r4, r0
 8004b80:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8004b84:	4601      	mov	r1, r0
 8004b86:	028a      	lsls	r2, r1, #10
 8004b88:	4610      	mov	r0, r2
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b8e:	2200      	movs	r2, #0
 8004b90:	61bb      	str	r3, [r7, #24]
 8004b92:	61fa      	str	r2, [r7, #28]
 8004b94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b98:	f7fc f83e 	bl	8000c18 <__aeabi_uldivmod>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	460b      	mov	r3, r1
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8004bd4 <HAL_RCC_GetSysClockFreq+0x20c>)
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	0c1b      	lsrs	r3, r3, #16
 8004baa:	f003 0303 	and.w	r3, r3, #3
 8004bae:	3301      	adds	r3, #1
 8004bb0:	005b      	lsls	r3, r3, #1
 8004bb2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004bb4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004bb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bbc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bbe:	e002      	b.n	8004bc6 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004bc0:	4b05      	ldr	r3, [pc, #20]	@ (8004bd8 <HAL_RCC_GetSysClockFreq+0x210>)
 8004bc2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3750      	adds	r7, #80	@ 0x50
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bd2:	bf00      	nop
 8004bd4:	40023800 	.word	0x40023800
 8004bd8:	00f42400 	.word	0x00f42400
 8004bdc:	007a1200 	.word	0x007a1200

08004be0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004be0:	b480      	push	{r7}
 8004be2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004be4:	4b02      	ldr	r3, [pc, #8]	@ (8004bf0 <HAL_RCC_GetHCLKFreq+0x10>)
 8004be6:	681b      	ldr	r3, [r3, #0]
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bc80      	pop	{r7}
 8004bee:	4770      	bx	lr
 8004bf0:	20000010 	.word	0x20000010

08004bf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004bf8:	f7ff fff2 	bl	8004be0 <HAL_RCC_GetHCLKFreq>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	4b05      	ldr	r3, [pc, #20]	@ (8004c14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	0a9b      	lsrs	r3, r3, #10
 8004c04:	f003 0307 	and.w	r3, r3, #7
 8004c08:	4903      	ldr	r1, [pc, #12]	@ (8004c18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c0a:	5ccb      	ldrb	r3, [r1, r3]
 8004c0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	40023800 	.word	0x40023800
 8004c18:	08007738 	.word	0x08007738

08004c1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c20:	f7ff ffde 	bl	8004be0 <HAL_RCC_GetHCLKFreq>
 8004c24:	4602      	mov	r2, r0
 8004c26:	4b05      	ldr	r3, [pc, #20]	@ (8004c3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	0b5b      	lsrs	r3, r3, #13
 8004c2c:	f003 0307 	and.w	r3, r3, #7
 8004c30:	4903      	ldr	r1, [pc, #12]	@ (8004c40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c32:	5ccb      	ldrb	r3, [r1, r3]
 8004c34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	40023800 	.word	0x40023800
 8004c40:	08007738 	.word	0x08007738

08004c44 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b083      	sub	sp, #12
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	220f      	movs	r2, #15
 8004c52:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004c54:	4b11      	ldr	r3, [pc, #68]	@ (8004c9c <HAL_RCC_GetClockConfig+0x58>)
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	f003 0203 	and.w	r2, r3, #3
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004c60:	4b0e      	ldr	r3, [pc, #56]	@ (8004c9c <HAL_RCC_GetClockConfig+0x58>)
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8004c9c <HAL_RCC_GetClockConfig+0x58>)
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004c78:	4b08      	ldr	r3, [pc, #32]	@ (8004c9c <HAL_RCC_GetClockConfig+0x58>)
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	08db      	lsrs	r3, r3, #3
 8004c7e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004c86:	4b06      	ldr	r3, [pc, #24]	@ (8004ca0 <HAL_RCC_GetClockConfig+0x5c>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 0207 	and.w	r2, r3, #7
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	601a      	str	r2, [r3, #0]
}
 8004c92:	bf00      	nop
 8004c94:	370c      	adds	r7, #12
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bc80      	pop	{r7}
 8004c9a:	4770      	bx	lr
 8004c9c:	40023800 	.word	0x40023800
 8004ca0:	40023c00 	.word	0x40023c00

08004ca4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d101      	bne.n	8004cb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e041      	b.n	8004d3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d106      	bne.n	8004cd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f7fd f96c 	bl	8001fa8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2202      	movs	r2, #2
 8004cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	3304      	adds	r3, #4
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	4610      	mov	r0, r2
 8004ce4:	f000 f974 	bl	8004fd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2201      	movs	r2, #1
 8004d24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d38:	2300      	movs	r3, #0
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	3708      	adds	r7, #8
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}
	...

08004d44 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b085      	sub	sp, #20
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d001      	beq.n	8004d5c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e03c      	b.n	8004dd6 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2202      	movs	r2, #2
 8004d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a1d      	ldr	r2, [pc, #116]	@ (8004de0 <HAL_TIM_Base_Start+0x9c>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d018      	beq.n	8004da0 <HAL_TIM_Base_Start+0x5c>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d76:	d013      	beq.n	8004da0 <HAL_TIM_Base_Start+0x5c>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a19      	ldr	r2, [pc, #100]	@ (8004de4 <HAL_TIM_Base_Start+0xa0>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d00e      	beq.n	8004da0 <HAL_TIM_Base_Start+0x5c>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a18      	ldr	r2, [pc, #96]	@ (8004de8 <HAL_TIM_Base_Start+0xa4>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d009      	beq.n	8004da0 <HAL_TIM_Base_Start+0x5c>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a16      	ldr	r2, [pc, #88]	@ (8004dec <HAL_TIM_Base_Start+0xa8>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d004      	beq.n	8004da0 <HAL_TIM_Base_Start+0x5c>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a15      	ldr	r2, [pc, #84]	@ (8004df0 <HAL_TIM_Base_Start+0xac>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d111      	bne.n	8004dc4 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	f003 0307 	and.w	r3, r3, #7
 8004daa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2b06      	cmp	r3, #6
 8004db0:	d010      	beq.n	8004dd4 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f042 0201 	orr.w	r2, r2, #1
 8004dc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dc2:	e007      	b.n	8004dd4 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f042 0201 	orr.w	r2, r2, #1
 8004dd2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004dd4:	2300      	movs	r3, #0
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3714      	adds	r7, #20
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bc80      	pop	{r7}
 8004dde:	4770      	bx	lr
 8004de0:	40010000 	.word	0x40010000
 8004de4:	40000400 	.word	0x40000400
 8004de8:	40000800 	.word	0x40000800
 8004dec:	40000c00 	.word	0x40000c00
 8004df0:	40014000 	.word	0x40014000

08004df4 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b083      	sub	sp, #12
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d101      	bne.n	8004e0c <HAL_TIM_GenerateEvent+0x18>
 8004e08:	2302      	movs	r3, #2
 8004e0a:	e014      	b.n	8004e36 <HAL_TIM_GenerateEvent+0x42>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2202      	movs	r2, #2
 8004e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	683a      	ldr	r2, [r7, #0]
 8004e22:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	370c      	adds	r7, #12
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bc80      	pop	{r7}
 8004e3e:	4770      	bx	lr

08004e40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d101      	bne.n	8004e5c <HAL_TIM_ConfigClockSource+0x1c>
 8004e58:	2302      	movs	r3, #2
 8004e5a:	e0b4      	b.n	8004fc6 <HAL_TIM_ConfigClockSource+0x186>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2202      	movs	r2, #2
 8004e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004e7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68ba      	ldr	r2, [r7, #8]
 8004e8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e94:	d03e      	beq.n	8004f14 <HAL_TIM_ConfigClockSource+0xd4>
 8004e96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e9a:	f200 8087 	bhi.w	8004fac <HAL_TIM_ConfigClockSource+0x16c>
 8004e9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ea2:	f000 8086 	beq.w	8004fb2 <HAL_TIM_ConfigClockSource+0x172>
 8004ea6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eaa:	d87f      	bhi.n	8004fac <HAL_TIM_ConfigClockSource+0x16c>
 8004eac:	2b70      	cmp	r3, #112	@ 0x70
 8004eae:	d01a      	beq.n	8004ee6 <HAL_TIM_ConfigClockSource+0xa6>
 8004eb0:	2b70      	cmp	r3, #112	@ 0x70
 8004eb2:	d87b      	bhi.n	8004fac <HAL_TIM_ConfigClockSource+0x16c>
 8004eb4:	2b60      	cmp	r3, #96	@ 0x60
 8004eb6:	d050      	beq.n	8004f5a <HAL_TIM_ConfigClockSource+0x11a>
 8004eb8:	2b60      	cmp	r3, #96	@ 0x60
 8004eba:	d877      	bhi.n	8004fac <HAL_TIM_ConfigClockSource+0x16c>
 8004ebc:	2b50      	cmp	r3, #80	@ 0x50
 8004ebe:	d03c      	beq.n	8004f3a <HAL_TIM_ConfigClockSource+0xfa>
 8004ec0:	2b50      	cmp	r3, #80	@ 0x50
 8004ec2:	d873      	bhi.n	8004fac <HAL_TIM_ConfigClockSource+0x16c>
 8004ec4:	2b40      	cmp	r3, #64	@ 0x40
 8004ec6:	d058      	beq.n	8004f7a <HAL_TIM_ConfigClockSource+0x13a>
 8004ec8:	2b40      	cmp	r3, #64	@ 0x40
 8004eca:	d86f      	bhi.n	8004fac <HAL_TIM_ConfigClockSource+0x16c>
 8004ecc:	2b30      	cmp	r3, #48	@ 0x30
 8004ece:	d064      	beq.n	8004f9a <HAL_TIM_ConfigClockSource+0x15a>
 8004ed0:	2b30      	cmp	r3, #48	@ 0x30
 8004ed2:	d86b      	bhi.n	8004fac <HAL_TIM_ConfigClockSource+0x16c>
 8004ed4:	2b20      	cmp	r3, #32
 8004ed6:	d060      	beq.n	8004f9a <HAL_TIM_ConfigClockSource+0x15a>
 8004ed8:	2b20      	cmp	r3, #32
 8004eda:	d867      	bhi.n	8004fac <HAL_TIM_ConfigClockSource+0x16c>
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d05c      	beq.n	8004f9a <HAL_TIM_ConfigClockSource+0x15a>
 8004ee0:	2b10      	cmp	r3, #16
 8004ee2:	d05a      	beq.n	8004f9a <HAL_TIM_ConfigClockSource+0x15a>
 8004ee4:	e062      	b.n	8004fac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ef6:	f000 f966 	bl	80051c6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004f08:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	68ba      	ldr	r2, [r7, #8]
 8004f10:	609a      	str	r2, [r3, #8]
      break;
 8004f12:	e04f      	b.n	8004fb4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f24:	f000 f94f 	bl	80051c6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	689a      	ldr	r2, [r3, #8]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f36:	609a      	str	r2, [r3, #8]
      break;
 8004f38:	e03c      	b.n	8004fb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f46:	461a      	mov	r2, r3
 8004f48:	f000 f8c6 	bl	80050d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	2150      	movs	r1, #80	@ 0x50
 8004f52:	4618      	mov	r0, r3
 8004f54:	f000 f91d 	bl	8005192 <TIM_ITRx_SetConfig>
      break;
 8004f58:	e02c      	b.n	8004fb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f66:	461a      	mov	r2, r3
 8004f68:	f000 f8e4 	bl	8005134 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	2160      	movs	r1, #96	@ 0x60
 8004f72:	4618      	mov	r0, r3
 8004f74:	f000 f90d 	bl	8005192 <TIM_ITRx_SetConfig>
      break;
 8004f78:	e01c      	b.n	8004fb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f86:	461a      	mov	r2, r3
 8004f88:	f000 f8a6 	bl	80050d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	2140      	movs	r1, #64	@ 0x40
 8004f92:	4618      	mov	r0, r3
 8004f94:	f000 f8fd 	bl	8005192 <TIM_ITRx_SetConfig>
      break;
 8004f98:	e00c      	b.n	8004fb4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4619      	mov	r1, r3
 8004fa4:	4610      	mov	r0, r2
 8004fa6:	f000 f8f4 	bl	8005192 <TIM_ITRx_SetConfig>
      break;
 8004faa:	e003      	b.n	8004fb4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	73fb      	strb	r3, [r7, #15]
      break;
 8004fb0:	e000      	b.n	8004fb4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004fb2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3710      	adds	r7, #16
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
	...

08004fd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b085      	sub	sp, #20
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	4a36      	ldr	r2, [pc, #216]	@ (80050bc <TIM_Base_SetConfig+0xec>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d00f      	beq.n	8005008 <TIM_Base_SetConfig+0x38>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fee:	d00b      	beq.n	8005008 <TIM_Base_SetConfig+0x38>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	4a33      	ldr	r2, [pc, #204]	@ (80050c0 <TIM_Base_SetConfig+0xf0>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d007      	beq.n	8005008 <TIM_Base_SetConfig+0x38>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	4a32      	ldr	r2, [pc, #200]	@ (80050c4 <TIM_Base_SetConfig+0xf4>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d003      	beq.n	8005008 <TIM_Base_SetConfig+0x38>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a31      	ldr	r2, [pc, #196]	@ (80050c8 <TIM_Base_SetConfig+0xf8>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d108      	bne.n	800501a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800500e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	68fa      	ldr	r2, [r7, #12]
 8005016:	4313      	orrs	r3, r2
 8005018:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	4a27      	ldr	r2, [pc, #156]	@ (80050bc <TIM_Base_SetConfig+0xec>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d01b      	beq.n	800505a <TIM_Base_SetConfig+0x8a>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005028:	d017      	beq.n	800505a <TIM_Base_SetConfig+0x8a>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	4a24      	ldr	r2, [pc, #144]	@ (80050c0 <TIM_Base_SetConfig+0xf0>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d013      	beq.n	800505a <TIM_Base_SetConfig+0x8a>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a23      	ldr	r2, [pc, #140]	@ (80050c4 <TIM_Base_SetConfig+0xf4>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d00f      	beq.n	800505a <TIM_Base_SetConfig+0x8a>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a22      	ldr	r2, [pc, #136]	@ (80050c8 <TIM_Base_SetConfig+0xf8>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d00b      	beq.n	800505a <TIM_Base_SetConfig+0x8a>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a21      	ldr	r2, [pc, #132]	@ (80050cc <TIM_Base_SetConfig+0xfc>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d007      	beq.n	800505a <TIM_Base_SetConfig+0x8a>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a20      	ldr	r2, [pc, #128]	@ (80050d0 <TIM_Base_SetConfig+0x100>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d003      	beq.n	800505a <TIM_Base_SetConfig+0x8a>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a1f      	ldr	r2, [pc, #124]	@ (80050d4 <TIM_Base_SetConfig+0x104>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d108      	bne.n	800506c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005060:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	4313      	orrs	r3, r2
 800506a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	695b      	ldr	r3, [r3, #20]
 8005076:	4313      	orrs	r3, r2
 8005078:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	689a      	ldr	r2, [r3, #8]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a0b      	ldr	r2, [pc, #44]	@ (80050bc <TIM_Base_SetConfig+0xec>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d103      	bne.n	800509a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	691a      	ldr	r2, [r3, #16]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f043 0204 	orr.w	r2, r3, #4
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2201      	movs	r2, #1
 80050aa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	68fa      	ldr	r2, [r7, #12]
 80050b0:	601a      	str	r2, [r3, #0]
}
 80050b2:	bf00      	nop
 80050b4:	3714      	adds	r7, #20
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bc80      	pop	{r7}
 80050ba:	4770      	bx	lr
 80050bc:	40010000 	.word	0x40010000
 80050c0:	40000400 	.word	0x40000400
 80050c4:	40000800 	.word	0x40000800
 80050c8:	40000c00 	.word	0x40000c00
 80050cc:	40014000 	.word	0x40014000
 80050d0:	40014400 	.word	0x40014400
 80050d4:	40014800 	.word	0x40014800

080050d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050d8:	b480      	push	{r7}
 80050da:	b087      	sub	sp, #28
 80050dc:	af00      	add	r7, sp, #0
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6a1b      	ldr	r3, [r3, #32]
 80050e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6a1b      	ldr	r3, [r3, #32]
 80050ee:	f023 0201 	bic.w	r2, r3, #1
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	699b      	ldr	r3, [r3, #24]
 80050fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005102:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	011b      	lsls	r3, r3, #4
 8005108:	693a      	ldr	r2, [r7, #16]
 800510a:	4313      	orrs	r3, r2
 800510c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	f023 030a 	bic.w	r3, r3, #10
 8005114:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	4313      	orrs	r3, r2
 800511c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	693a      	ldr	r2, [r7, #16]
 8005122:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	697a      	ldr	r2, [r7, #20]
 8005128:	621a      	str	r2, [r3, #32]
}
 800512a:	bf00      	nop
 800512c:	371c      	adds	r7, #28
 800512e:	46bd      	mov	sp, r7
 8005130:	bc80      	pop	{r7}
 8005132:	4770      	bx	lr

08005134 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005134:	b480      	push	{r7}
 8005136:	b087      	sub	sp, #28
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6a1b      	ldr	r3, [r3, #32]
 8005144:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6a1b      	ldr	r3, [r3, #32]
 800514a:	f023 0210 	bic.w	r2, r3, #16
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	699b      	ldr	r3, [r3, #24]
 8005156:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800515e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	031b      	lsls	r3, r3, #12
 8005164:	693a      	ldr	r2, [r7, #16]
 8005166:	4313      	orrs	r3, r2
 8005168:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005170:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	011b      	lsls	r3, r3, #4
 8005176:	697a      	ldr	r2, [r7, #20]
 8005178:	4313      	orrs	r3, r2
 800517a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	693a      	ldr	r2, [r7, #16]
 8005180:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	697a      	ldr	r2, [r7, #20]
 8005186:	621a      	str	r2, [r3, #32]
}
 8005188:	bf00      	nop
 800518a:	371c      	adds	r7, #28
 800518c:	46bd      	mov	sp, r7
 800518e:	bc80      	pop	{r7}
 8005190:	4770      	bx	lr

08005192 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005192:	b480      	push	{r7}
 8005194:	b085      	sub	sp, #20
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
 800519a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051aa:	683a      	ldr	r2, [r7, #0]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	f043 0307 	orr.w	r3, r3, #7
 80051b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	68fa      	ldr	r2, [r7, #12]
 80051ba:	609a      	str	r2, [r3, #8]
}
 80051bc:	bf00      	nop
 80051be:	3714      	adds	r7, #20
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bc80      	pop	{r7}
 80051c4:	4770      	bx	lr

080051c6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051c6:	b480      	push	{r7}
 80051c8:	b087      	sub	sp, #28
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	60f8      	str	r0, [r7, #12]
 80051ce:	60b9      	str	r1, [r7, #8]
 80051d0:	607a      	str	r2, [r7, #4]
 80051d2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051e0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	021a      	lsls	r2, r3, #8
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	431a      	orrs	r2, r3
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	697a      	ldr	r2, [r7, #20]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	697a      	ldr	r2, [r7, #20]
 80051f8:	609a      	str	r2, [r3, #8]
}
 80051fa:	bf00      	nop
 80051fc:	371c      	adds	r7, #28
 80051fe:	46bd      	mov	sp, r7
 8005200:	bc80      	pop	{r7}
 8005202:	4770      	bx	lr

08005204 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005204:	b480      	push	{r7}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005214:	2b01      	cmp	r3, #1
 8005216:	d101      	bne.n	800521c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005218:	2302      	movs	r3, #2
 800521a:	e050      	b.n	80052be <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2202      	movs	r2, #2
 8005228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005242:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	4313      	orrs	r3, r2
 800524c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68fa      	ldr	r2, [r7, #12]
 8005254:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a1b      	ldr	r2, [pc, #108]	@ (80052c8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d018      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005268:	d013      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a17      	ldr	r2, [pc, #92]	@ (80052cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d00e      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a15      	ldr	r2, [pc, #84]	@ (80052d0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d009      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a14      	ldr	r2, [pc, #80]	@ (80052d4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d004      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a12      	ldr	r2, [pc, #72]	@ (80052d8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d10c      	bne.n	80052ac <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005298:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	4313      	orrs	r3, r2
 80052a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	68ba      	ldr	r2, [r7, #8]
 80052aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3714      	adds	r7, #20
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bc80      	pop	{r7}
 80052c6:	4770      	bx	lr
 80052c8:	40010000 	.word	0x40010000
 80052cc:	40000400 	.word	0x40000400
 80052d0:	40000800 	.word	0x40000800
 80052d4:	40000c00 	.word	0x40000c00
 80052d8:	40014000 	.word	0x40014000

080052dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b082      	sub	sp, #8
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d101      	bne.n	80052ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e042      	b.n	8005374 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052f4:	b2db      	uxtb	r3, r3
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d106      	bne.n	8005308 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f7fc feae 	bl	8002064 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2224      	movs	r2, #36	@ 0x24
 800530c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	68da      	ldr	r2, [r3, #12]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800531e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f000 fd79 	bl	8005e18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	691a      	ldr	r2, [r3, #16]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005334:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	695a      	ldr	r2, [r3, #20]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005344:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	68da      	ldr	r2, [r3, #12]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005354:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2220      	movs	r2, #32
 8005360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2220      	movs	r2, #32
 8005368:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005372:	2300      	movs	r3, #0
}
 8005374:	4618      	mov	r0, r3
 8005376:	3708      	adds	r7, #8
 8005378:	46bd      	mov	sp, r7
 800537a:	bd80      	pop	{r7, pc}

0800537c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b08a      	sub	sp, #40	@ 0x28
 8005380:	af02      	add	r7, sp, #8
 8005382:	60f8      	str	r0, [r7, #12]
 8005384:	60b9      	str	r1, [r7, #8]
 8005386:	603b      	str	r3, [r7, #0]
 8005388:	4613      	mov	r3, r2
 800538a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800538c:	2300      	movs	r3, #0
 800538e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005396:	b2db      	uxtb	r3, r3
 8005398:	2b20      	cmp	r3, #32
 800539a:	d175      	bne.n	8005488 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d002      	beq.n	80053a8 <HAL_UART_Transmit+0x2c>
 80053a2:	88fb      	ldrh	r3, [r7, #6]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d101      	bne.n	80053ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	e06e      	b.n	800548a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2200      	movs	r2, #0
 80053b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2221      	movs	r2, #33	@ 0x21
 80053b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053ba:	f7fc ffaf 	bl	800231c <HAL_GetTick>
 80053be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	88fa      	ldrh	r2, [r7, #6]
 80053c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	88fa      	ldrh	r2, [r7, #6]
 80053ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053d4:	d108      	bne.n	80053e8 <HAL_UART_Transmit+0x6c>
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d104      	bne.n	80053e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80053de:	2300      	movs	r3, #0
 80053e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	61bb      	str	r3, [r7, #24]
 80053e6:	e003      	b.n	80053f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053ec:	2300      	movs	r3, #0
 80053ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80053f0:	e02e      	b.n	8005450 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	9300      	str	r3, [sp, #0]
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	2200      	movs	r2, #0
 80053fa:	2180      	movs	r1, #128	@ 0x80
 80053fc:	68f8      	ldr	r0, [r7, #12]
 80053fe:	f000 fb19 	bl	8005a34 <UART_WaitOnFlagUntilTimeout>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d005      	beq.n	8005414 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2220      	movs	r2, #32
 800540c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005410:	2303      	movs	r3, #3
 8005412:	e03a      	b.n	800548a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005414:	69fb      	ldr	r3, [r7, #28]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d10b      	bne.n	8005432 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800541a:	69bb      	ldr	r3, [r7, #24]
 800541c:	881b      	ldrh	r3, [r3, #0]
 800541e:	461a      	mov	r2, r3
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005428:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800542a:	69bb      	ldr	r3, [r7, #24]
 800542c:	3302      	adds	r3, #2
 800542e:	61bb      	str	r3, [r7, #24]
 8005430:	e007      	b.n	8005442 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005432:	69fb      	ldr	r3, [r7, #28]
 8005434:	781a      	ldrb	r2, [r3, #0]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800543c:	69fb      	ldr	r3, [r7, #28]
 800543e:	3301      	adds	r3, #1
 8005440:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005446:	b29b      	uxth	r3, r3
 8005448:	3b01      	subs	r3, #1
 800544a:	b29a      	uxth	r2, r3
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005454:	b29b      	uxth	r3, r3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d1cb      	bne.n	80053f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	9300      	str	r3, [sp, #0]
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	2200      	movs	r2, #0
 8005462:	2140      	movs	r1, #64	@ 0x40
 8005464:	68f8      	ldr	r0, [r7, #12]
 8005466:	f000 fae5 	bl	8005a34 <UART_WaitOnFlagUntilTimeout>
 800546a:	4603      	mov	r3, r0
 800546c:	2b00      	cmp	r3, #0
 800546e:	d005      	beq.n	800547c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2220      	movs	r2, #32
 8005474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005478:	2303      	movs	r3, #3
 800547a:	e006      	b.n	800548a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2220      	movs	r2, #32
 8005480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005484:	2300      	movs	r3, #0
 8005486:	e000      	b.n	800548a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005488:	2302      	movs	r3, #2
  }
}
 800548a:	4618      	mov	r0, r3
 800548c:	3720      	adds	r7, #32
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
	...

08005494 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b0ba      	sub	sp, #232	@ 0xe8
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	695b      	ldr	r3, [r3, #20]
 80054b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80054ba:	2300      	movs	r3, #0
 80054bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80054c0:	2300      	movs	r3, #0
 80054c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80054c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054ca:	f003 030f 	and.w	r3, r3, #15
 80054ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80054d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10f      	bne.n	80054fa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054de:	f003 0320 	and.w	r3, r3, #32
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d009      	beq.n	80054fa <HAL_UART_IRQHandler+0x66>
 80054e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054ea:	f003 0320 	and.w	r3, r3, #32
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d003      	beq.n	80054fa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 fbd1 	bl	8005c9a <UART_Receive_IT>
      return;
 80054f8:	e273      	b.n	80059e2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80054fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80054fe:	2b00      	cmp	r3, #0
 8005500:	f000 80de 	beq.w	80056c0 <HAL_UART_IRQHandler+0x22c>
 8005504:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005508:	f003 0301 	and.w	r3, r3, #1
 800550c:	2b00      	cmp	r3, #0
 800550e:	d106      	bne.n	800551e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005510:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005514:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005518:	2b00      	cmp	r3, #0
 800551a:	f000 80d1 	beq.w	80056c0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800551e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005522:	f003 0301 	and.w	r3, r3, #1
 8005526:	2b00      	cmp	r3, #0
 8005528:	d00b      	beq.n	8005542 <HAL_UART_IRQHandler+0xae>
 800552a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800552e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005532:	2b00      	cmp	r3, #0
 8005534:	d005      	beq.n	8005542 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800553a:	f043 0201 	orr.w	r2, r3, #1
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005542:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005546:	f003 0304 	and.w	r3, r3, #4
 800554a:	2b00      	cmp	r3, #0
 800554c:	d00b      	beq.n	8005566 <HAL_UART_IRQHandler+0xd2>
 800554e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005552:	f003 0301 	and.w	r3, r3, #1
 8005556:	2b00      	cmp	r3, #0
 8005558:	d005      	beq.n	8005566 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800555e:	f043 0202 	orr.w	r2, r3, #2
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800556a:	f003 0302 	and.w	r3, r3, #2
 800556e:	2b00      	cmp	r3, #0
 8005570:	d00b      	beq.n	800558a <HAL_UART_IRQHandler+0xf6>
 8005572:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005576:	f003 0301 	and.w	r3, r3, #1
 800557a:	2b00      	cmp	r3, #0
 800557c:	d005      	beq.n	800558a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005582:	f043 0204 	orr.w	r2, r3, #4
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800558a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800558e:	f003 0308 	and.w	r3, r3, #8
 8005592:	2b00      	cmp	r3, #0
 8005594:	d011      	beq.n	80055ba <HAL_UART_IRQHandler+0x126>
 8005596:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800559a:	f003 0320 	and.w	r3, r3, #32
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d105      	bne.n	80055ae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80055a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055a6:	f003 0301 	and.w	r3, r3, #1
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d005      	beq.n	80055ba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055b2:	f043 0208 	orr.w	r2, r3, #8
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055be:	2b00      	cmp	r3, #0
 80055c0:	f000 820a 	beq.w	80059d8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055c8:	f003 0320 	and.w	r3, r3, #32
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d008      	beq.n	80055e2 <HAL_UART_IRQHandler+0x14e>
 80055d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055d4:	f003 0320 	and.w	r3, r3, #32
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d002      	beq.n	80055e2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f000 fb5c 	bl	8005c9a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	695b      	ldr	r3, [r3, #20]
 80055e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055ec:	2b40      	cmp	r3, #64	@ 0x40
 80055ee:	bf0c      	ite	eq
 80055f0:	2301      	moveq	r3, #1
 80055f2:	2300      	movne	r3, #0
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055fe:	f003 0308 	and.w	r3, r3, #8
 8005602:	2b00      	cmp	r3, #0
 8005604:	d103      	bne.n	800560e <HAL_UART_IRQHandler+0x17a>
 8005606:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800560a:	2b00      	cmp	r3, #0
 800560c:	d04f      	beq.n	80056ae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f000 fa69 	bl	8005ae6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	695b      	ldr	r3, [r3, #20]
 800561a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800561e:	2b40      	cmp	r3, #64	@ 0x40
 8005620:	d141      	bne.n	80056a6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	3314      	adds	r3, #20
 8005628:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800562c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005630:	e853 3f00 	ldrex	r3, [r3]
 8005634:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005638:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800563c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005640:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	3314      	adds	r3, #20
 800564a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800564e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005652:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005656:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800565a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800565e:	e841 2300 	strex	r3, r2, [r1]
 8005662:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005666:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d1d9      	bne.n	8005622 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005672:	2b00      	cmp	r3, #0
 8005674:	d013      	beq.n	800569e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800567a:	4a8a      	ldr	r2, [pc, #552]	@ (80058a4 <HAL_UART_IRQHandler+0x410>)
 800567c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005682:	4618      	mov	r0, r3
 8005684:	f7fd f880 	bl	8002788 <HAL_DMA_Abort_IT>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d016      	beq.n	80056bc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005692:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005698:	4610      	mov	r0, r2
 800569a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800569c:	e00e      	b.n	80056bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f000 f9b4 	bl	8005a0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056a4:	e00a      	b.n	80056bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f000 f9b0 	bl	8005a0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056ac:	e006      	b.n	80056bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f000 f9ac 	bl	8005a0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2200      	movs	r2, #0
 80056b8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80056ba:	e18d      	b.n	80059d8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056bc:	bf00      	nop
    return;
 80056be:	e18b      	b.n	80059d8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	f040 8167 	bne.w	8005998 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80056ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056ce:	f003 0310 	and.w	r3, r3, #16
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	f000 8160 	beq.w	8005998 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80056d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056dc:	f003 0310 	and.w	r3, r3, #16
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f000 8159 	beq.w	8005998 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80056e6:	2300      	movs	r3, #0
 80056e8:	60bb      	str	r3, [r7, #8]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	60bb      	str	r3, [r7, #8]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	60bb      	str	r3, [r7, #8]
 80056fa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005706:	2b40      	cmp	r3, #64	@ 0x40
 8005708:	f040 80ce 	bne.w	80058a8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005718:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800571c:	2b00      	cmp	r3, #0
 800571e:	f000 80a9 	beq.w	8005874 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005726:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800572a:	429a      	cmp	r2, r3
 800572c:	f080 80a2 	bcs.w	8005874 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005736:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800573c:	69db      	ldr	r3, [r3, #28]
 800573e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005742:	f000 8088 	beq.w	8005856 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	330c      	adds	r3, #12
 800574c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005750:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005754:	e853 3f00 	ldrex	r3, [r3]
 8005758:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800575c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005760:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005764:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	330c      	adds	r3, #12
 800576e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005772:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005776:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800577e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005782:	e841 2300 	strex	r3, r2, [r1]
 8005786:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800578a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800578e:	2b00      	cmp	r3, #0
 8005790:	d1d9      	bne.n	8005746 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	3314      	adds	r3, #20
 8005798:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800579a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800579c:	e853 3f00 	ldrex	r3, [r3]
 80057a0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80057a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80057a4:	f023 0301 	bic.w	r3, r3, #1
 80057a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	3314      	adds	r3, #20
 80057b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80057b6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80057ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057bc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80057be:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80057c2:	e841 2300 	strex	r3, r2, [r1]
 80057c6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80057c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d1e1      	bne.n	8005792 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	3314      	adds	r3, #20
 80057d4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80057d8:	e853 3f00 	ldrex	r3, [r3]
 80057dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80057de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80057e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	3314      	adds	r3, #20
 80057ee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80057f2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80057f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80057f8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80057fa:	e841 2300 	strex	r3, r2, [r1]
 80057fe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005800:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005802:	2b00      	cmp	r3, #0
 8005804:	d1e3      	bne.n	80057ce <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2220      	movs	r2, #32
 800580a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2200      	movs	r2, #0
 8005812:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	330c      	adds	r3, #12
 800581a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800581e:	e853 3f00 	ldrex	r3, [r3]
 8005822:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005824:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005826:	f023 0310 	bic.w	r3, r3, #16
 800582a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	330c      	adds	r3, #12
 8005834:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005838:	65ba      	str	r2, [r7, #88]	@ 0x58
 800583a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800583e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005840:	e841 2300 	strex	r3, r2, [r1]
 8005844:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005846:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005848:	2b00      	cmp	r3, #0
 800584a:	d1e3      	bne.n	8005814 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005850:	4618      	mov	r0, r3
 8005852:	f7fc ff29 	bl	80026a8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2202      	movs	r2, #2
 800585a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005864:	b29b      	uxth	r3, r3
 8005866:	1ad3      	subs	r3, r2, r3
 8005868:	b29b      	uxth	r3, r3
 800586a:	4619      	mov	r1, r3
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 f8d6 	bl	8005a1e <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005872:	e0b3      	b.n	80059dc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005878:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800587c:	429a      	cmp	r2, r3
 800587e:	f040 80ad 	bne.w	80059dc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005886:	69db      	ldr	r3, [r3, #28]
 8005888:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800588c:	f040 80a6 	bne.w	80059dc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2202      	movs	r2, #2
 8005894:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800589a:	4619      	mov	r1, r3
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f000 f8be 	bl	8005a1e <HAL_UARTEx_RxEventCallback>
      return;
 80058a2:	e09b      	b.n	80059dc <HAL_UART_IRQHandler+0x548>
 80058a4:	08005bab 	.word	0x08005bab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058bc:	b29b      	uxth	r3, r3
 80058be:	2b00      	cmp	r3, #0
 80058c0:	f000 808e 	beq.w	80059e0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80058c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	f000 8089 	beq.w	80059e0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	330c      	adds	r3, #12
 80058d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058d8:	e853 3f00 	ldrex	r3, [r3]
 80058dc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80058de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	330c      	adds	r3, #12
 80058ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80058f2:	647a      	str	r2, [r7, #68]	@ 0x44
 80058f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80058f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058fa:	e841 2300 	strex	r3, r2, [r1]
 80058fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005900:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005902:	2b00      	cmp	r3, #0
 8005904:	d1e3      	bne.n	80058ce <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	3314      	adds	r3, #20
 800590c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800590e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005910:	e853 3f00 	ldrex	r3, [r3]
 8005914:	623b      	str	r3, [r7, #32]
   return(result);
 8005916:	6a3b      	ldr	r3, [r7, #32]
 8005918:	f023 0301 	bic.w	r3, r3, #1
 800591c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	3314      	adds	r3, #20
 8005926:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800592a:	633a      	str	r2, [r7, #48]	@ 0x30
 800592c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800592e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005930:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005932:	e841 2300 	strex	r3, r2, [r1]
 8005936:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593a:	2b00      	cmp	r3, #0
 800593c:	d1e3      	bne.n	8005906 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2220      	movs	r2, #32
 8005942:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	330c      	adds	r3, #12
 8005952:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	e853 3f00 	ldrex	r3, [r3]
 800595a:	60fb      	str	r3, [r7, #12]
   return(result);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f023 0310 	bic.w	r3, r3, #16
 8005962:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	330c      	adds	r3, #12
 800596c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005970:	61fa      	str	r2, [r7, #28]
 8005972:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005974:	69b9      	ldr	r1, [r7, #24]
 8005976:	69fa      	ldr	r2, [r7, #28]
 8005978:	e841 2300 	strex	r3, r2, [r1]
 800597c:	617b      	str	r3, [r7, #20]
   return(result);
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d1e3      	bne.n	800594c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2202      	movs	r2, #2
 8005988:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800598a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800598e:	4619      	mov	r1, r3
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f000 f844 	bl	8005a1e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005996:	e023      	b.n	80059e0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800599c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d009      	beq.n	80059b8 <HAL_UART_IRQHandler+0x524>
 80059a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d003      	beq.n	80059b8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80059b0:	6878      	ldr	r0, [r7, #4]
 80059b2:	f000 f90b 	bl	8005bcc <UART_Transmit_IT>
    return;
 80059b6:	e014      	b.n	80059e2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80059b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d00e      	beq.n	80059e2 <HAL_UART_IRQHandler+0x54e>
 80059c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d008      	beq.n	80059e2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	f000 f94a 	bl	8005c6a <UART_EndTransmit_IT>
    return;
 80059d6:	e004      	b.n	80059e2 <HAL_UART_IRQHandler+0x54e>
    return;
 80059d8:	bf00      	nop
 80059da:	e002      	b.n	80059e2 <HAL_UART_IRQHandler+0x54e>
      return;
 80059dc:	bf00      	nop
 80059de:	e000      	b.n	80059e2 <HAL_UART_IRQHandler+0x54e>
      return;
 80059e0:	bf00      	nop
  }
}
 80059e2:	37e8      	adds	r7, #232	@ 0xe8
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80059f0:	bf00      	nop
 80059f2:	370c      	adds	r7, #12
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bc80      	pop	{r7}
 80059f8:	4770      	bx	lr

080059fa <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80059fa:	b480      	push	{r7}
 80059fc:	b083      	sub	sp, #12
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005a02:	bf00      	nop
 8005a04:	370c      	adds	r7, #12
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bc80      	pop	{r7}
 8005a0a:	4770      	bx	lr

08005a0c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a14:	bf00      	nop
 8005a16:	370c      	adds	r7, #12
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bc80      	pop	{r7}
 8005a1c:	4770      	bx	lr

08005a1e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a1e:	b480      	push	{r7}
 8005a20:	b083      	sub	sp, #12
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]
 8005a26:	460b      	mov	r3, r1
 8005a28:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a2a:	bf00      	nop
 8005a2c:	370c      	adds	r7, #12
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bc80      	pop	{r7}
 8005a32:	4770      	bx	lr

08005a34 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b086      	sub	sp, #24
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	603b      	str	r3, [r7, #0]
 8005a40:	4613      	mov	r3, r2
 8005a42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a44:	e03b      	b.n	8005abe <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a46:	6a3b      	ldr	r3, [r7, #32]
 8005a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a4c:	d037      	beq.n	8005abe <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a4e:	f7fc fc65 	bl	800231c <HAL_GetTick>
 8005a52:	4602      	mov	r2, r0
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	6a3a      	ldr	r2, [r7, #32]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d302      	bcc.n	8005a64 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a5e:	6a3b      	ldr	r3, [r7, #32]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d101      	bne.n	8005a68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e03a      	b.n	8005ade <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	f003 0304 	and.w	r3, r3, #4
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d023      	beq.n	8005abe <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	2b80      	cmp	r3, #128	@ 0x80
 8005a7a:	d020      	beq.n	8005abe <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	2b40      	cmp	r3, #64	@ 0x40
 8005a80:	d01d      	beq.n	8005abe <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f003 0308 	and.w	r3, r3, #8
 8005a8c:	2b08      	cmp	r3, #8
 8005a8e:	d116      	bne.n	8005abe <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005a90:	2300      	movs	r3, #0
 8005a92:	617b      	str	r3, [r7, #20]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	617b      	str	r3, [r7, #20]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	617b      	str	r3, [r7, #20]
 8005aa4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005aa6:	68f8      	ldr	r0, [r7, #12]
 8005aa8:	f000 f81d 	bl	8005ae6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2208      	movs	r2, #8
 8005ab0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e00f      	b.n	8005ade <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	4013      	ands	r3, r2
 8005ac8:	68ba      	ldr	r2, [r7, #8]
 8005aca:	429a      	cmp	r2, r3
 8005acc:	bf0c      	ite	eq
 8005ace:	2301      	moveq	r3, #1
 8005ad0:	2300      	movne	r3, #0
 8005ad2:	b2db      	uxtb	r3, r3
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	79fb      	ldrb	r3, [r7, #7]
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d0b4      	beq.n	8005a46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005adc:	2300      	movs	r3, #0
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3718      	adds	r7, #24
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}

08005ae6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ae6:	b480      	push	{r7}
 8005ae8:	b095      	sub	sp, #84	@ 0x54
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	330c      	adds	r3, #12
 8005af4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005af8:	e853 3f00 	ldrex	r3, [r3]
 8005afc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	330c      	adds	r3, #12
 8005b0c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b0e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b12:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b16:	e841 2300 	strex	r3, r2, [r1]
 8005b1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1e5      	bne.n	8005aee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	3314      	adds	r3, #20
 8005b28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b2a:	6a3b      	ldr	r3, [r7, #32]
 8005b2c:	e853 3f00 	ldrex	r3, [r3]
 8005b30:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b32:	69fb      	ldr	r3, [r7, #28]
 8005b34:	f023 0301 	bic.w	r3, r3, #1
 8005b38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	3314      	adds	r3, #20
 8005b40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b44:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b4a:	e841 2300 	strex	r3, r2, [r1]
 8005b4e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d1e5      	bne.n	8005b22 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d119      	bne.n	8005b92 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	330c      	adds	r3, #12
 8005b64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	e853 3f00 	ldrex	r3, [r3]
 8005b6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	f023 0310 	bic.w	r3, r3, #16
 8005b74:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	330c      	adds	r3, #12
 8005b7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b7e:	61ba      	str	r2, [r7, #24]
 8005b80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b82:	6979      	ldr	r1, [r7, #20]
 8005b84:	69ba      	ldr	r2, [r7, #24]
 8005b86:	e841 2300 	strex	r3, r2, [r1]
 8005b8a:	613b      	str	r3, [r7, #16]
   return(result);
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d1e5      	bne.n	8005b5e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2220      	movs	r2, #32
 8005b96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005ba0:	bf00      	nop
 8005ba2:	3754      	adds	r7, #84	@ 0x54
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bc80      	pop	{r7}
 8005ba8:	4770      	bx	lr

08005baa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005baa:	b580      	push	{r7, lr}
 8005bac:	b084      	sub	sp, #16
 8005bae:	af00      	add	r7, sp, #0
 8005bb0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bb6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005bbe:	68f8      	ldr	r0, [r7, #12]
 8005bc0:	f7ff ff24 	bl	8005a0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005bc4:	bf00      	nop
 8005bc6:	3710      	adds	r7, #16
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b085      	sub	sp, #20
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	2b21      	cmp	r3, #33	@ 0x21
 8005bde:	d13e      	bne.n	8005c5e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005be8:	d114      	bne.n	8005c14 <UART_Transmit_IT+0x48>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d110      	bne.n	8005c14 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6a1b      	ldr	r3, [r3, #32]
 8005bf6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	881b      	ldrh	r3, [r3, #0]
 8005bfc:	461a      	mov	r2, r3
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c06:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6a1b      	ldr	r3, [r3, #32]
 8005c0c:	1c9a      	adds	r2, r3, #2
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	621a      	str	r2, [r3, #32]
 8005c12:	e008      	b.n	8005c26 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6a1b      	ldr	r3, [r3, #32]
 8005c18:	1c59      	adds	r1, r3, #1
 8005c1a:	687a      	ldr	r2, [r7, #4]
 8005c1c:	6211      	str	r1, [r2, #32]
 8005c1e:	781a      	ldrb	r2, [r3, #0]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	3b01      	subs	r3, #1
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	687a      	ldr	r2, [r7, #4]
 8005c32:	4619      	mov	r1, r3
 8005c34:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d10f      	bne.n	8005c5a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	68da      	ldr	r2, [r3, #12]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005c48:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	68da      	ldr	r2, [r3, #12]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c58:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	e000      	b.n	8005c60 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c5e:	2302      	movs	r3, #2
  }
}
 8005c60:	4618      	mov	r0, r3
 8005c62:	3714      	adds	r7, #20
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bc80      	pop	{r7}
 8005c68:	4770      	bx	lr

08005c6a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c6a:	b580      	push	{r7, lr}
 8005c6c:	b082      	sub	sp, #8
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	68da      	ldr	r2, [r3, #12]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c80:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2220      	movs	r2, #32
 8005c86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f7ff feac 	bl	80059e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c90:	2300      	movs	r3, #0
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3708      	adds	r7, #8
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}

08005c9a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c9a:	b580      	push	{r7, lr}
 8005c9c:	b08c      	sub	sp, #48	@ 0x30
 8005c9e:	af00      	add	r7, sp, #0
 8005ca0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	2b22      	cmp	r3, #34	@ 0x22
 8005cb4:	f040 80aa 	bne.w	8005e0c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cc0:	d115      	bne.n	8005cee <UART_Receive_IT+0x54>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	691b      	ldr	r3, [r3, #16]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d111      	bne.n	8005cee <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cce:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cdc:	b29a      	uxth	r2, r3
 8005cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ce0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ce6:	1c9a      	adds	r2, r3, #2
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	629a      	str	r2, [r3, #40]	@ 0x28
 8005cec:	e024      	b.n	8005d38 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cfc:	d007      	beq.n	8005d0e <UART_Receive_IT+0x74>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d10a      	bne.n	8005d1c <UART_Receive_IT+0x82>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	691b      	ldr	r3, [r3, #16]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d106      	bne.n	8005d1c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	b2da      	uxtb	r2, r3
 8005d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d18:	701a      	strb	r2, [r3, #0]
 8005d1a:	e008      	b.n	8005d2e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d28:	b2da      	uxtb	r2, r3
 8005d2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d2c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d32:	1c5a      	adds	r2, r3, #1
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	3b01      	subs	r3, #1
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	687a      	ldr	r2, [r7, #4]
 8005d44:	4619      	mov	r1, r3
 8005d46:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d15d      	bne.n	8005e08 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	68da      	ldr	r2, [r3, #12]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f022 0220 	bic.w	r2, r2, #32
 8005d5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	68da      	ldr	r2, [r3, #12]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d6a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	695a      	ldr	r2, [r3, #20]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f022 0201 	bic.w	r2, r2, #1
 8005d7a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2220      	movs	r2, #32
 8005d80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2200      	movs	r2, #0
 8005d88:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	d135      	bne.n	8005dfe <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	330c      	adds	r3, #12
 8005d9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	e853 3f00 	ldrex	r3, [r3]
 8005da6:	613b      	str	r3, [r7, #16]
   return(result);
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	f023 0310 	bic.w	r3, r3, #16
 8005dae:	627b      	str	r3, [r7, #36]	@ 0x24
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	330c      	adds	r3, #12
 8005db6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005db8:	623a      	str	r2, [r7, #32]
 8005dba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dbc:	69f9      	ldr	r1, [r7, #28]
 8005dbe:	6a3a      	ldr	r2, [r7, #32]
 8005dc0:	e841 2300 	strex	r3, r2, [r1]
 8005dc4:	61bb      	str	r3, [r7, #24]
   return(result);
 8005dc6:	69bb      	ldr	r3, [r7, #24]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d1e5      	bne.n	8005d98 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f003 0310 	and.w	r3, r3, #16
 8005dd6:	2b10      	cmp	r3, #16
 8005dd8:	d10a      	bne.n	8005df0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005dda:	2300      	movs	r3, #0
 8005ddc:	60fb      	str	r3, [r7, #12]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	60fb      	str	r3, [r7, #12]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	60fb      	str	r3, [r7, #12]
 8005dee:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005df4:	4619      	mov	r1, r3
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f7ff fe11 	bl	8005a1e <HAL_UARTEx_RxEventCallback>
 8005dfc:	e002      	b.n	8005e04 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f7ff fdfb 	bl	80059fa <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005e04:	2300      	movs	r3, #0
 8005e06:	e002      	b.n	8005e0e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005e08:	2300      	movs	r3, #0
 8005e0a:	e000      	b.n	8005e0e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005e0c:	2302      	movs	r3, #2
  }
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3730      	adds	r7, #48	@ 0x30
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
	...

08005e18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e1c:	b0c0      	sub	sp, #256	@ 0x100
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e34:	68d9      	ldr	r1, [r3, #12]
 8005e36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	ea40 0301 	orr.w	r3, r0, r1
 8005e40:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e46:	689a      	ldr	r2, [r3, #8]
 8005e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e4c:	691b      	ldr	r3, [r3, #16]
 8005e4e:	431a      	orrs	r2, r3
 8005e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e54:	695b      	ldr	r3, [r3, #20]
 8005e56:	431a      	orrs	r2, r3
 8005e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e5c:	69db      	ldr	r3, [r3, #28]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005e70:	f021 010c 	bic.w	r1, r1, #12
 8005e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005e7e:	430b      	orrs	r3, r1
 8005e80:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	695b      	ldr	r3, [r3, #20]
 8005e8a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e92:	6999      	ldr	r1, [r3, #24]
 8005e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	ea40 0301 	orr.w	r3, r0, r1
 8005e9e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	4b91      	ldr	r3, [pc, #580]	@ (80060ec <UART_SetConfig+0x2d4>)
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d005      	beq.n	8005eb8 <UART_SetConfig+0xa0>
 8005eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	4b8f      	ldr	r3, [pc, #572]	@ (80060f0 <UART_SetConfig+0x2d8>)
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d104      	bne.n	8005ec2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005eb8:	f7fe feb0 	bl	8004c1c <HAL_RCC_GetPCLK2Freq>
 8005ebc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005ec0:	e003      	b.n	8005eca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ec2:	f7fe fe97 	bl	8004bf4 <HAL_RCC_GetPCLK1Freq>
 8005ec6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005eca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ece:	69db      	ldr	r3, [r3, #28]
 8005ed0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ed4:	f040 8110 	bne.w	80060f8 <UART_SetConfig+0x2e0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ed8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005edc:	2200      	movs	r2, #0
 8005ede:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005ee2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005ee6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005eea:	4622      	mov	r2, r4
 8005eec:	462b      	mov	r3, r5
 8005eee:	1891      	adds	r1, r2, r2
 8005ef0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005ef2:	415b      	adcs	r3, r3
 8005ef4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ef6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005efa:	4620      	mov	r0, r4
 8005efc:	4629      	mov	r1, r5
 8005efe:	4604      	mov	r4, r0
 8005f00:	eb12 0804 	adds.w	r8, r2, r4
 8005f04:	460c      	mov	r4, r1
 8005f06:	eb43 0904 	adc.w	r9, r3, r4
 8005f0a:	f04f 0200 	mov.w	r2, #0
 8005f0e:	f04f 0300 	mov.w	r3, #0
 8005f12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f1e:	4690      	mov	r8, r2
 8005f20:	4699      	mov	r9, r3
 8005f22:	4603      	mov	r3, r0
 8005f24:	eb18 0303 	adds.w	r3, r8, r3
 8005f28:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	eb49 0303 	adc.w	r3, r9, r3
 8005f32:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005f42:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005f46:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005f4a:	460b      	mov	r3, r1
 8005f4c:	18db      	adds	r3, r3, r3
 8005f4e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f50:	4613      	mov	r3, r2
 8005f52:	eb42 0303 	adc.w	r3, r2, r3
 8005f56:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f58:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005f5c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005f60:	f7fa fe5a 	bl	8000c18 <__aeabi_uldivmod>
 8005f64:	4602      	mov	r2, r0
 8005f66:	460b      	mov	r3, r1
 8005f68:	4b62      	ldr	r3, [pc, #392]	@ (80060f4 <UART_SetConfig+0x2dc>)
 8005f6a:	fba3 2302 	umull	r2, r3, r3, r2
 8005f6e:	095b      	lsrs	r3, r3, #5
 8005f70:	011c      	lsls	r4, r3, #4
 8005f72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f76:	2200      	movs	r2, #0
 8005f78:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f7c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005f80:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005f84:	4642      	mov	r2, r8
 8005f86:	464b      	mov	r3, r9
 8005f88:	1891      	adds	r1, r2, r2
 8005f8a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005f8c:	415b      	adcs	r3, r3
 8005f8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f90:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005f94:	4645      	mov	r5, r8
 8005f96:	eb12 0a05 	adds.w	sl, r2, r5
 8005f9a:	4640      	mov	r0, r8
 8005f9c:	4649      	mov	r1, r9
 8005f9e:	460d      	mov	r5, r1
 8005fa0:	eb43 0b05 	adc.w	fp, r3, r5
 8005fa4:	f04f 0200 	mov.w	r2, #0
 8005fa8:	f04f 0300 	mov.w	r3, #0
 8005fac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005fb0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005fb4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005fb8:	4692      	mov	sl, r2
 8005fba:	469b      	mov	fp, r3
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	eb1a 0303 	adds.w	r3, sl, r3
 8005fc2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	eb4b 0303 	adc.w	r3, fp, r3
 8005fcc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005fdc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005fe0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005fe4:	460b      	mov	r3, r1
 8005fe6:	18db      	adds	r3, r3, r3
 8005fe8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005fea:	4613      	mov	r3, r2
 8005fec:	eb42 0303 	adc.w	r3, r2, r3
 8005ff0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ff2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005ff6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005ffa:	f7fa fe0d 	bl	8000c18 <__aeabi_uldivmod>
 8005ffe:	4602      	mov	r2, r0
 8006000:	460b      	mov	r3, r1
 8006002:	4611      	mov	r1, r2
 8006004:	4b3b      	ldr	r3, [pc, #236]	@ (80060f4 <UART_SetConfig+0x2dc>)
 8006006:	fba3 2301 	umull	r2, r3, r3, r1
 800600a:	095b      	lsrs	r3, r3, #5
 800600c:	2264      	movs	r2, #100	@ 0x64
 800600e:	fb02 f303 	mul.w	r3, r2, r3
 8006012:	1acb      	subs	r3, r1, r3
 8006014:	00db      	lsls	r3, r3, #3
 8006016:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800601a:	4b36      	ldr	r3, [pc, #216]	@ (80060f4 <UART_SetConfig+0x2dc>)
 800601c:	fba3 2302 	umull	r2, r3, r3, r2
 8006020:	095b      	lsrs	r3, r3, #5
 8006022:	005b      	lsls	r3, r3, #1
 8006024:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006028:	441c      	add	r4, r3
 800602a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800602e:	2200      	movs	r2, #0
 8006030:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006034:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006038:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800603c:	4642      	mov	r2, r8
 800603e:	464b      	mov	r3, r9
 8006040:	1891      	adds	r1, r2, r2
 8006042:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006044:	415b      	adcs	r3, r3
 8006046:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006048:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800604c:	4641      	mov	r1, r8
 800604e:	1851      	adds	r1, r2, r1
 8006050:	6339      	str	r1, [r7, #48]	@ 0x30
 8006052:	4649      	mov	r1, r9
 8006054:	414b      	adcs	r3, r1
 8006056:	637b      	str	r3, [r7, #52]	@ 0x34
 8006058:	f04f 0200 	mov.w	r2, #0
 800605c:	f04f 0300 	mov.w	r3, #0
 8006060:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006064:	4659      	mov	r1, fp
 8006066:	00cb      	lsls	r3, r1, #3
 8006068:	4655      	mov	r5, sl
 800606a:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800606e:	4651      	mov	r1, sl
 8006070:	00ca      	lsls	r2, r1, #3
 8006072:	4610      	mov	r0, r2
 8006074:	4619      	mov	r1, r3
 8006076:	4603      	mov	r3, r0
 8006078:	4642      	mov	r2, r8
 800607a:	189b      	adds	r3, r3, r2
 800607c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006080:	464b      	mov	r3, r9
 8006082:	460a      	mov	r2, r1
 8006084:	eb42 0303 	adc.w	r3, r2, r3
 8006088:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800608c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006098:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800609c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80060a0:	460b      	mov	r3, r1
 80060a2:	18db      	adds	r3, r3, r3
 80060a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060a6:	4613      	mov	r3, r2
 80060a8:	eb42 0303 	adc.w	r3, r2, r3
 80060ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060ae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80060b2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80060b6:	f7fa fdaf 	bl	8000c18 <__aeabi_uldivmod>
 80060ba:	4602      	mov	r2, r0
 80060bc:	460b      	mov	r3, r1
 80060be:	4b0d      	ldr	r3, [pc, #52]	@ (80060f4 <UART_SetConfig+0x2dc>)
 80060c0:	fba3 1302 	umull	r1, r3, r3, r2
 80060c4:	095b      	lsrs	r3, r3, #5
 80060c6:	2164      	movs	r1, #100	@ 0x64
 80060c8:	fb01 f303 	mul.w	r3, r1, r3
 80060cc:	1ad3      	subs	r3, r2, r3
 80060ce:	00db      	lsls	r3, r3, #3
 80060d0:	3332      	adds	r3, #50	@ 0x32
 80060d2:	4a08      	ldr	r2, [pc, #32]	@ (80060f4 <UART_SetConfig+0x2dc>)
 80060d4:	fba2 2303 	umull	r2, r3, r2, r3
 80060d8:	095b      	lsrs	r3, r3, #5
 80060da:	f003 0207 	and.w	r2, r3, #7
 80060de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4422      	add	r2, r4
 80060e6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80060e8:	e10a      	b.n	8006300 <UART_SetConfig+0x4e8>
 80060ea:	bf00      	nop
 80060ec:	40011000 	.word	0x40011000
 80060f0:	40011400 	.word	0x40011400
 80060f4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060fc:	2200      	movs	r2, #0
 80060fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006102:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006106:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800610a:	4642      	mov	r2, r8
 800610c:	464b      	mov	r3, r9
 800610e:	1891      	adds	r1, r2, r2
 8006110:	6239      	str	r1, [r7, #32]
 8006112:	415b      	adcs	r3, r3
 8006114:	627b      	str	r3, [r7, #36]	@ 0x24
 8006116:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800611a:	4641      	mov	r1, r8
 800611c:	1854      	adds	r4, r2, r1
 800611e:	46cc      	mov	ip, r9
 8006120:	eb43 050c 	adc.w	r5, r3, ip
 8006124:	f04f 0200 	mov.w	r2, #0
 8006128:	f04f 0300 	mov.w	r3, #0
 800612c:	00eb      	lsls	r3, r5, #3
 800612e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006132:	00e2      	lsls	r2, r4, #3
 8006134:	4614      	mov	r4, r2
 8006136:	461d      	mov	r5, r3
 8006138:	4640      	mov	r0, r8
 800613a:	4649      	mov	r1, r9
 800613c:	4603      	mov	r3, r0
 800613e:	18e3      	adds	r3, r4, r3
 8006140:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006144:	460b      	mov	r3, r1
 8006146:	eb45 0303 	adc.w	r3, r5, r3
 800614a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800614e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800615a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800615e:	f04f 0200 	mov.w	r2, #0
 8006162:	f04f 0300 	mov.w	r3, #0
 8006166:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800616a:	4629      	mov	r1, r5
 800616c:	008b      	lsls	r3, r1, #2
 800616e:	4620      	mov	r0, r4
 8006170:	4629      	mov	r1, r5
 8006172:	4604      	mov	r4, r0
 8006174:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8006178:	4601      	mov	r1, r0
 800617a:	008a      	lsls	r2, r1, #2
 800617c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006180:	f7fa fd4a 	bl	8000c18 <__aeabi_uldivmod>
 8006184:	4602      	mov	r2, r0
 8006186:	460b      	mov	r3, r1
 8006188:	4b60      	ldr	r3, [pc, #384]	@ (800630c <UART_SetConfig+0x4f4>)
 800618a:	fba3 2302 	umull	r2, r3, r3, r2
 800618e:	095b      	lsrs	r3, r3, #5
 8006190:	011c      	lsls	r4, r3, #4
 8006192:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006196:	2200      	movs	r2, #0
 8006198:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800619c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80061a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80061a4:	4642      	mov	r2, r8
 80061a6:	464b      	mov	r3, r9
 80061a8:	1891      	adds	r1, r2, r2
 80061aa:	61b9      	str	r1, [r7, #24]
 80061ac:	415b      	adcs	r3, r3
 80061ae:	61fb      	str	r3, [r7, #28]
 80061b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061b4:	4641      	mov	r1, r8
 80061b6:	1851      	adds	r1, r2, r1
 80061b8:	6139      	str	r1, [r7, #16]
 80061ba:	4649      	mov	r1, r9
 80061bc:	414b      	adcs	r3, r1
 80061be:	617b      	str	r3, [r7, #20]
 80061c0:	f04f 0200 	mov.w	r2, #0
 80061c4:	f04f 0300 	mov.w	r3, #0
 80061c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061cc:	4659      	mov	r1, fp
 80061ce:	00cb      	lsls	r3, r1, #3
 80061d0:	4655      	mov	r5, sl
 80061d2:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80061d6:	4651      	mov	r1, sl
 80061d8:	00ca      	lsls	r2, r1, #3
 80061da:	4610      	mov	r0, r2
 80061dc:	4619      	mov	r1, r3
 80061de:	4603      	mov	r3, r0
 80061e0:	4642      	mov	r2, r8
 80061e2:	189b      	adds	r3, r3, r2
 80061e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80061e8:	464b      	mov	r3, r9
 80061ea:	460a      	mov	r2, r1
 80061ec:	eb42 0303 	adc.w	r3, r2, r3
 80061f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80061f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	2200      	movs	r2, #0
 80061fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80061fe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006200:	f04f 0200 	mov.w	r2, #0
 8006204:	f04f 0300 	mov.w	r3, #0
 8006208:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800620c:	4649      	mov	r1, r9
 800620e:	008b      	lsls	r3, r1, #2
 8006210:	4645      	mov	r5, r8
 8006212:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 8006216:	4641      	mov	r1, r8
 8006218:	008a      	lsls	r2, r1, #2
 800621a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800621e:	f7fa fcfb 	bl	8000c18 <__aeabi_uldivmod>
 8006222:	4602      	mov	r2, r0
 8006224:	460b      	mov	r3, r1
 8006226:	4611      	mov	r1, r2
 8006228:	4b38      	ldr	r3, [pc, #224]	@ (800630c <UART_SetConfig+0x4f4>)
 800622a:	fba3 2301 	umull	r2, r3, r3, r1
 800622e:	095b      	lsrs	r3, r3, #5
 8006230:	2264      	movs	r2, #100	@ 0x64
 8006232:	fb02 f303 	mul.w	r3, r2, r3
 8006236:	1acb      	subs	r3, r1, r3
 8006238:	011b      	lsls	r3, r3, #4
 800623a:	3332      	adds	r3, #50	@ 0x32
 800623c:	4a33      	ldr	r2, [pc, #204]	@ (800630c <UART_SetConfig+0x4f4>)
 800623e:	fba2 2303 	umull	r2, r3, r2, r3
 8006242:	095b      	lsrs	r3, r3, #5
 8006244:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006248:	441c      	add	r4, r3
 800624a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800624e:	2200      	movs	r2, #0
 8006250:	673b      	str	r3, [r7, #112]	@ 0x70
 8006252:	677a      	str	r2, [r7, #116]	@ 0x74
 8006254:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006258:	4642      	mov	r2, r8
 800625a:	464b      	mov	r3, r9
 800625c:	1891      	adds	r1, r2, r2
 800625e:	60b9      	str	r1, [r7, #8]
 8006260:	415b      	adcs	r3, r3
 8006262:	60fb      	str	r3, [r7, #12]
 8006264:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006268:	4641      	mov	r1, r8
 800626a:	1851      	adds	r1, r2, r1
 800626c:	6039      	str	r1, [r7, #0]
 800626e:	4649      	mov	r1, r9
 8006270:	414b      	adcs	r3, r1
 8006272:	607b      	str	r3, [r7, #4]
 8006274:	f04f 0200 	mov.w	r2, #0
 8006278:	f04f 0300 	mov.w	r3, #0
 800627c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006280:	4659      	mov	r1, fp
 8006282:	00cb      	lsls	r3, r1, #3
 8006284:	4655      	mov	r5, sl
 8006286:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800628a:	4651      	mov	r1, sl
 800628c:	00ca      	lsls	r2, r1, #3
 800628e:	4610      	mov	r0, r2
 8006290:	4619      	mov	r1, r3
 8006292:	4603      	mov	r3, r0
 8006294:	4642      	mov	r2, r8
 8006296:	189b      	adds	r3, r3, r2
 8006298:	66bb      	str	r3, [r7, #104]	@ 0x68
 800629a:	464b      	mov	r3, r9
 800629c:	460a      	mov	r2, r1
 800629e:	eb42 0303 	adc.w	r3, r2, r3
 80062a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80062a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	2200      	movs	r2, #0
 80062ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80062ae:	667a      	str	r2, [r7, #100]	@ 0x64
 80062b0:	f04f 0200 	mov.w	r2, #0
 80062b4:	f04f 0300 	mov.w	r3, #0
 80062b8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80062bc:	4649      	mov	r1, r9
 80062be:	008b      	lsls	r3, r1, #2
 80062c0:	4645      	mov	r5, r8
 80062c2:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 80062c6:	4641      	mov	r1, r8
 80062c8:	008a      	lsls	r2, r1, #2
 80062ca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80062ce:	f7fa fca3 	bl	8000c18 <__aeabi_uldivmod>
 80062d2:	4602      	mov	r2, r0
 80062d4:	460b      	mov	r3, r1
 80062d6:	4b0d      	ldr	r3, [pc, #52]	@ (800630c <UART_SetConfig+0x4f4>)
 80062d8:	fba3 1302 	umull	r1, r3, r3, r2
 80062dc:	095b      	lsrs	r3, r3, #5
 80062de:	2164      	movs	r1, #100	@ 0x64
 80062e0:	fb01 f303 	mul.w	r3, r1, r3
 80062e4:	1ad3      	subs	r3, r2, r3
 80062e6:	011b      	lsls	r3, r3, #4
 80062e8:	3332      	adds	r3, #50	@ 0x32
 80062ea:	4a08      	ldr	r2, [pc, #32]	@ (800630c <UART_SetConfig+0x4f4>)
 80062ec:	fba2 2303 	umull	r2, r3, r2, r3
 80062f0:	095b      	lsrs	r3, r3, #5
 80062f2:	f003 020f 	and.w	r2, r3, #15
 80062f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4422      	add	r2, r4
 80062fe:	609a      	str	r2, [r3, #8]
}
 8006300:	bf00      	nop
 8006302:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006306:	46bd      	mov	sp, r7
 8006308:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800630c:	51eb851f 	.word	0x51eb851f

08006310 <_vsniprintf_r>:
 8006310:	b530      	push	{r4, r5, lr}
 8006312:	4614      	mov	r4, r2
 8006314:	2c00      	cmp	r4, #0
 8006316:	b09b      	sub	sp, #108	@ 0x6c
 8006318:	4605      	mov	r5, r0
 800631a:	461a      	mov	r2, r3
 800631c:	da05      	bge.n	800632a <_vsniprintf_r+0x1a>
 800631e:	238b      	movs	r3, #139	@ 0x8b
 8006320:	6003      	str	r3, [r0, #0]
 8006322:	f04f 30ff 	mov.w	r0, #4294967295
 8006326:	b01b      	add	sp, #108	@ 0x6c
 8006328:	bd30      	pop	{r4, r5, pc}
 800632a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800632e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006332:	f04f 0300 	mov.w	r3, #0
 8006336:	9319      	str	r3, [sp, #100]	@ 0x64
 8006338:	bf14      	ite	ne
 800633a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800633e:	4623      	moveq	r3, r4
 8006340:	9302      	str	r3, [sp, #8]
 8006342:	9305      	str	r3, [sp, #20]
 8006344:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006348:	9100      	str	r1, [sp, #0]
 800634a:	9104      	str	r1, [sp, #16]
 800634c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006350:	4669      	mov	r1, sp
 8006352:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006354:	f000 f9a0 	bl	8006698 <_svfiprintf_r>
 8006358:	1c43      	adds	r3, r0, #1
 800635a:	bfbc      	itt	lt
 800635c:	238b      	movlt	r3, #139	@ 0x8b
 800635e:	602b      	strlt	r3, [r5, #0]
 8006360:	2c00      	cmp	r4, #0
 8006362:	d0e0      	beq.n	8006326 <_vsniprintf_r+0x16>
 8006364:	9b00      	ldr	r3, [sp, #0]
 8006366:	2200      	movs	r2, #0
 8006368:	701a      	strb	r2, [r3, #0]
 800636a:	e7dc      	b.n	8006326 <_vsniprintf_r+0x16>

0800636c <vsniprintf>:
 800636c:	b507      	push	{r0, r1, r2, lr}
 800636e:	9300      	str	r3, [sp, #0]
 8006370:	4613      	mov	r3, r2
 8006372:	460a      	mov	r2, r1
 8006374:	4601      	mov	r1, r0
 8006376:	4803      	ldr	r0, [pc, #12]	@ (8006384 <vsniprintf+0x18>)
 8006378:	6800      	ldr	r0, [r0, #0]
 800637a:	f7ff ffc9 	bl	8006310 <_vsniprintf_r>
 800637e:	b003      	add	sp, #12
 8006380:	f85d fb04 	ldr.w	pc, [sp], #4
 8006384:	2000001c 	.word	0x2000001c

08006388 <memset>:
 8006388:	4402      	add	r2, r0
 800638a:	4603      	mov	r3, r0
 800638c:	4293      	cmp	r3, r2
 800638e:	d100      	bne.n	8006392 <memset+0xa>
 8006390:	4770      	bx	lr
 8006392:	f803 1b01 	strb.w	r1, [r3], #1
 8006396:	e7f9      	b.n	800638c <memset+0x4>

08006398 <__errno>:
 8006398:	4b01      	ldr	r3, [pc, #4]	@ (80063a0 <__errno+0x8>)
 800639a:	6818      	ldr	r0, [r3, #0]
 800639c:	4770      	bx	lr
 800639e:	bf00      	nop
 80063a0:	2000001c 	.word	0x2000001c

080063a4 <__libc_init_array>:
 80063a4:	b570      	push	{r4, r5, r6, lr}
 80063a6:	4d0d      	ldr	r5, [pc, #52]	@ (80063dc <__libc_init_array+0x38>)
 80063a8:	4c0d      	ldr	r4, [pc, #52]	@ (80063e0 <__libc_init_array+0x3c>)
 80063aa:	1b64      	subs	r4, r4, r5
 80063ac:	10a4      	asrs	r4, r4, #2
 80063ae:	2600      	movs	r6, #0
 80063b0:	42a6      	cmp	r6, r4
 80063b2:	d109      	bne.n	80063c8 <__libc_init_array+0x24>
 80063b4:	4d0b      	ldr	r5, [pc, #44]	@ (80063e4 <__libc_init_array+0x40>)
 80063b6:	4c0c      	ldr	r4, [pc, #48]	@ (80063e8 <__libc_init_array+0x44>)
 80063b8:	f001 f924 	bl	8007604 <_init>
 80063bc:	1b64      	subs	r4, r4, r5
 80063be:	10a4      	asrs	r4, r4, #2
 80063c0:	2600      	movs	r6, #0
 80063c2:	42a6      	cmp	r6, r4
 80063c4:	d105      	bne.n	80063d2 <__libc_init_array+0x2e>
 80063c6:	bd70      	pop	{r4, r5, r6, pc}
 80063c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80063cc:	4798      	blx	r3
 80063ce:	3601      	adds	r6, #1
 80063d0:	e7ee      	b.n	80063b0 <__libc_init_array+0xc>
 80063d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80063d6:	4798      	blx	r3
 80063d8:	3601      	adds	r6, #1
 80063da:	e7f2      	b.n	80063c2 <__libc_init_array+0x1e>
 80063dc:	080077a4 	.word	0x080077a4
 80063e0:	080077a4 	.word	0x080077a4
 80063e4:	080077a4 	.word	0x080077a4
 80063e8:	080077a8 	.word	0x080077a8

080063ec <__retarget_lock_acquire_recursive>:
 80063ec:	4770      	bx	lr

080063ee <__retarget_lock_release_recursive>:
 80063ee:	4770      	bx	lr

080063f0 <_free_r>:
 80063f0:	b538      	push	{r3, r4, r5, lr}
 80063f2:	4605      	mov	r5, r0
 80063f4:	2900      	cmp	r1, #0
 80063f6:	d041      	beq.n	800647c <_free_r+0x8c>
 80063f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063fc:	1f0c      	subs	r4, r1, #4
 80063fe:	2b00      	cmp	r3, #0
 8006400:	bfb8      	it	lt
 8006402:	18e4      	addlt	r4, r4, r3
 8006404:	f000 f8e0 	bl	80065c8 <__malloc_lock>
 8006408:	4a1d      	ldr	r2, [pc, #116]	@ (8006480 <_free_r+0x90>)
 800640a:	6813      	ldr	r3, [r2, #0]
 800640c:	b933      	cbnz	r3, 800641c <_free_r+0x2c>
 800640e:	6063      	str	r3, [r4, #4]
 8006410:	6014      	str	r4, [r2, #0]
 8006412:	4628      	mov	r0, r5
 8006414:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006418:	f000 b8dc 	b.w	80065d4 <__malloc_unlock>
 800641c:	42a3      	cmp	r3, r4
 800641e:	d908      	bls.n	8006432 <_free_r+0x42>
 8006420:	6820      	ldr	r0, [r4, #0]
 8006422:	1821      	adds	r1, r4, r0
 8006424:	428b      	cmp	r3, r1
 8006426:	bf01      	itttt	eq
 8006428:	6819      	ldreq	r1, [r3, #0]
 800642a:	685b      	ldreq	r3, [r3, #4]
 800642c:	1809      	addeq	r1, r1, r0
 800642e:	6021      	streq	r1, [r4, #0]
 8006430:	e7ed      	b.n	800640e <_free_r+0x1e>
 8006432:	461a      	mov	r2, r3
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	b10b      	cbz	r3, 800643c <_free_r+0x4c>
 8006438:	42a3      	cmp	r3, r4
 800643a:	d9fa      	bls.n	8006432 <_free_r+0x42>
 800643c:	6811      	ldr	r1, [r2, #0]
 800643e:	1850      	adds	r0, r2, r1
 8006440:	42a0      	cmp	r0, r4
 8006442:	d10b      	bne.n	800645c <_free_r+0x6c>
 8006444:	6820      	ldr	r0, [r4, #0]
 8006446:	4401      	add	r1, r0
 8006448:	1850      	adds	r0, r2, r1
 800644a:	4283      	cmp	r3, r0
 800644c:	6011      	str	r1, [r2, #0]
 800644e:	d1e0      	bne.n	8006412 <_free_r+0x22>
 8006450:	6818      	ldr	r0, [r3, #0]
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	6053      	str	r3, [r2, #4]
 8006456:	4408      	add	r0, r1
 8006458:	6010      	str	r0, [r2, #0]
 800645a:	e7da      	b.n	8006412 <_free_r+0x22>
 800645c:	d902      	bls.n	8006464 <_free_r+0x74>
 800645e:	230c      	movs	r3, #12
 8006460:	602b      	str	r3, [r5, #0]
 8006462:	e7d6      	b.n	8006412 <_free_r+0x22>
 8006464:	6820      	ldr	r0, [r4, #0]
 8006466:	1821      	adds	r1, r4, r0
 8006468:	428b      	cmp	r3, r1
 800646a:	bf04      	itt	eq
 800646c:	6819      	ldreq	r1, [r3, #0]
 800646e:	685b      	ldreq	r3, [r3, #4]
 8006470:	6063      	str	r3, [r4, #4]
 8006472:	bf04      	itt	eq
 8006474:	1809      	addeq	r1, r1, r0
 8006476:	6021      	streq	r1, [r4, #0]
 8006478:	6054      	str	r4, [r2, #4]
 800647a:	e7ca      	b.n	8006412 <_free_r+0x22>
 800647c:	bd38      	pop	{r3, r4, r5, pc}
 800647e:	bf00      	nop
 8006480:	20014a70 	.word	0x20014a70

08006484 <sbrk_aligned>:
 8006484:	b570      	push	{r4, r5, r6, lr}
 8006486:	4e0f      	ldr	r6, [pc, #60]	@ (80064c4 <sbrk_aligned+0x40>)
 8006488:	460c      	mov	r4, r1
 800648a:	6831      	ldr	r1, [r6, #0]
 800648c:	4605      	mov	r5, r0
 800648e:	b911      	cbnz	r1, 8006496 <sbrk_aligned+0x12>
 8006490:	f000 fba4 	bl	8006bdc <_sbrk_r>
 8006494:	6030      	str	r0, [r6, #0]
 8006496:	4621      	mov	r1, r4
 8006498:	4628      	mov	r0, r5
 800649a:	f000 fb9f 	bl	8006bdc <_sbrk_r>
 800649e:	1c43      	adds	r3, r0, #1
 80064a0:	d103      	bne.n	80064aa <sbrk_aligned+0x26>
 80064a2:	f04f 34ff 	mov.w	r4, #4294967295
 80064a6:	4620      	mov	r0, r4
 80064a8:	bd70      	pop	{r4, r5, r6, pc}
 80064aa:	1cc4      	adds	r4, r0, #3
 80064ac:	f024 0403 	bic.w	r4, r4, #3
 80064b0:	42a0      	cmp	r0, r4
 80064b2:	d0f8      	beq.n	80064a6 <sbrk_aligned+0x22>
 80064b4:	1a21      	subs	r1, r4, r0
 80064b6:	4628      	mov	r0, r5
 80064b8:	f000 fb90 	bl	8006bdc <_sbrk_r>
 80064bc:	3001      	adds	r0, #1
 80064be:	d1f2      	bne.n	80064a6 <sbrk_aligned+0x22>
 80064c0:	e7ef      	b.n	80064a2 <sbrk_aligned+0x1e>
 80064c2:	bf00      	nop
 80064c4:	20014a6c 	.word	0x20014a6c

080064c8 <_malloc_r>:
 80064c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064cc:	1ccd      	adds	r5, r1, #3
 80064ce:	f025 0503 	bic.w	r5, r5, #3
 80064d2:	3508      	adds	r5, #8
 80064d4:	2d0c      	cmp	r5, #12
 80064d6:	bf38      	it	cc
 80064d8:	250c      	movcc	r5, #12
 80064da:	2d00      	cmp	r5, #0
 80064dc:	4606      	mov	r6, r0
 80064de:	db01      	blt.n	80064e4 <_malloc_r+0x1c>
 80064e0:	42a9      	cmp	r1, r5
 80064e2:	d904      	bls.n	80064ee <_malloc_r+0x26>
 80064e4:	230c      	movs	r3, #12
 80064e6:	6033      	str	r3, [r6, #0]
 80064e8:	2000      	movs	r0, #0
 80064ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80065c4 <_malloc_r+0xfc>
 80064f2:	f000 f869 	bl	80065c8 <__malloc_lock>
 80064f6:	f8d8 3000 	ldr.w	r3, [r8]
 80064fa:	461c      	mov	r4, r3
 80064fc:	bb44      	cbnz	r4, 8006550 <_malloc_r+0x88>
 80064fe:	4629      	mov	r1, r5
 8006500:	4630      	mov	r0, r6
 8006502:	f7ff ffbf 	bl	8006484 <sbrk_aligned>
 8006506:	1c43      	adds	r3, r0, #1
 8006508:	4604      	mov	r4, r0
 800650a:	d158      	bne.n	80065be <_malloc_r+0xf6>
 800650c:	f8d8 4000 	ldr.w	r4, [r8]
 8006510:	4627      	mov	r7, r4
 8006512:	2f00      	cmp	r7, #0
 8006514:	d143      	bne.n	800659e <_malloc_r+0xd6>
 8006516:	2c00      	cmp	r4, #0
 8006518:	d04b      	beq.n	80065b2 <_malloc_r+0xea>
 800651a:	6823      	ldr	r3, [r4, #0]
 800651c:	4639      	mov	r1, r7
 800651e:	4630      	mov	r0, r6
 8006520:	eb04 0903 	add.w	r9, r4, r3
 8006524:	f000 fb5a 	bl	8006bdc <_sbrk_r>
 8006528:	4581      	cmp	r9, r0
 800652a:	d142      	bne.n	80065b2 <_malloc_r+0xea>
 800652c:	6821      	ldr	r1, [r4, #0]
 800652e:	1a6d      	subs	r5, r5, r1
 8006530:	4629      	mov	r1, r5
 8006532:	4630      	mov	r0, r6
 8006534:	f7ff ffa6 	bl	8006484 <sbrk_aligned>
 8006538:	3001      	adds	r0, #1
 800653a:	d03a      	beq.n	80065b2 <_malloc_r+0xea>
 800653c:	6823      	ldr	r3, [r4, #0]
 800653e:	442b      	add	r3, r5
 8006540:	6023      	str	r3, [r4, #0]
 8006542:	f8d8 3000 	ldr.w	r3, [r8]
 8006546:	685a      	ldr	r2, [r3, #4]
 8006548:	bb62      	cbnz	r2, 80065a4 <_malloc_r+0xdc>
 800654a:	f8c8 7000 	str.w	r7, [r8]
 800654e:	e00f      	b.n	8006570 <_malloc_r+0xa8>
 8006550:	6822      	ldr	r2, [r4, #0]
 8006552:	1b52      	subs	r2, r2, r5
 8006554:	d420      	bmi.n	8006598 <_malloc_r+0xd0>
 8006556:	2a0b      	cmp	r2, #11
 8006558:	d917      	bls.n	800658a <_malloc_r+0xc2>
 800655a:	1961      	adds	r1, r4, r5
 800655c:	42a3      	cmp	r3, r4
 800655e:	6025      	str	r5, [r4, #0]
 8006560:	bf18      	it	ne
 8006562:	6059      	strne	r1, [r3, #4]
 8006564:	6863      	ldr	r3, [r4, #4]
 8006566:	bf08      	it	eq
 8006568:	f8c8 1000 	streq.w	r1, [r8]
 800656c:	5162      	str	r2, [r4, r5]
 800656e:	604b      	str	r3, [r1, #4]
 8006570:	4630      	mov	r0, r6
 8006572:	f000 f82f 	bl	80065d4 <__malloc_unlock>
 8006576:	f104 000b 	add.w	r0, r4, #11
 800657a:	1d23      	adds	r3, r4, #4
 800657c:	f020 0007 	bic.w	r0, r0, #7
 8006580:	1ac2      	subs	r2, r0, r3
 8006582:	bf1c      	itt	ne
 8006584:	1a1b      	subne	r3, r3, r0
 8006586:	50a3      	strne	r3, [r4, r2]
 8006588:	e7af      	b.n	80064ea <_malloc_r+0x22>
 800658a:	6862      	ldr	r2, [r4, #4]
 800658c:	42a3      	cmp	r3, r4
 800658e:	bf0c      	ite	eq
 8006590:	f8c8 2000 	streq.w	r2, [r8]
 8006594:	605a      	strne	r2, [r3, #4]
 8006596:	e7eb      	b.n	8006570 <_malloc_r+0xa8>
 8006598:	4623      	mov	r3, r4
 800659a:	6864      	ldr	r4, [r4, #4]
 800659c:	e7ae      	b.n	80064fc <_malloc_r+0x34>
 800659e:	463c      	mov	r4, r7
 80065a0:	687f      	ldr	r7, [r7, #4]
 80065a2:	e7b6      	b.n	8006512 <_malloc_r+0x4a>
 80065a4:	461a      	mov	r2, r3
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	42a3      	cmp	r3, r4
 80065aa:	d1fb      	bne.n	80065a4 <_malloc_r+0xdc>
 80065ac:	2300      	movs	r3, #0
 80065ae:	6053      	str	r3, [r2, #4]
 80065b0:	e7de      	b.n	8006570 <_malloc_r+0xa8>
 80065b2:	230c      	movs	r3, #12
 80065b4:	6033      	str	r3, [r6, #0]
 80065b6:	4630      	mov	r0, r6
 80065b8:	f000 f80c 	bl	80065d4 <__malloc_unlock>
 80065bc:	e794      	b.n	80064e8 <_malloc_r+0x20>
 80065be:	6005      	str	r5, [r0, #0]
 80065c0:	e7d6      	b.n	8006570 <_malloc_r+0xa8>
 80065c2:	bf00      	nop
 80065c4:	20014a70 	.word	0x20014a70

080065c8 <__malloc_lock>:
 80065c8:	4801      	ldr	r0, [pc, #4]	@ (80065d0 <__malloc_lock+0x8>)
 80065ca:	f7ff bf0f 	b.w	80063ec <__retarget_lock_acquire_recursive>
 80065ce:	bf00      	nop
 80065d0:	20014a68 	.word	0x20014a68

080065d4 <__malloc_unlock>:
 80065d4:	4801      	ldr	r0, [pc, #4]	@ (80065dc <__malloc_unlock+0x8>)
 80065d6:	f7ff bf0a 	b.w	80063ee <__retarget_lock_release_recursive>
 80065da:	bf00      	nop
 80065dc:	20014a68 	.word	0x20014a68

080065e0 <__ssputs_r>:
 80065e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065e4:	688e      	ldr	r6, [r1, #8]
 80065e6:	461f      	mov	r7, r3
 80065e8:	42be      	cmp	r6, r7
 80065ea:	680b      	ldr	r3, [r1, #0]
 80065ec:	4682      	mov	sl, r0
 80065ee:	460c      	mov	r4, r1
 80065f0:	4690      	mov	r8, r2
 80065f2:	d82d      	bhi.n	8006650 <__ssputs_r+0x70>
 80065f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80065f8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80065fc:	d026      	beq.n	800664c <__ssputs_r+0x6c>
 80065fe:	6965      	ldr	r5, [r4, #20]
 8006600:	6909      	ldr	r1, [r1, #16]
 8006602:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006606:	eba3 0901 	sub.w	r9, r3, r1
 800660a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800660e:	1c7b      	adds	r3, r7, #1
 8006610:	444b      	add	r3, r9
 8006612:	106d      	asrs	r5, r5, #1
 8006614:	429d      	cmp	r5, r3
 8006616:	bf38      	it	cc
 8006618:	461d      	movcc	r5, r3
 800661a:	0553      	lsls	r3, r2, #21
 800661c:	d527      	bpl.n	800666e <__ssputs_r+0x8e>
 800661e:	4629      	mov	r1, r5
 8006620:	f7ff ff52 	bl	80064c8 <_malloc_r>
 8006624:	4606      	mov	r6, r0
 8006626:	b360      	cbz	r0, 8006682 <__ssputs_r+0xa2>
 8006628:	6921      	ldr	r1, [r4, #16]
 800662a:	464a      	mov	r2, r9
 800662c:	f000 fae6 	bl	8006bfc <memcpy>
 8006630:	89a3      	ldrh	r3, [r4, #12]
 8006632:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006636:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800663a:	81a3      	strh	r3, [r4, #12]
 800663c:	6126      	str	r6, [r4, #16]
 800663e:	6165      	str	r5, [r4, #20]
 8006640:	444e      	add	r6, r9
 8006642:	eba5 0509 	sub.w	r5, r5, r9
 8006646:	6026      	str	r6, [r4, #0]
 8006648:	60a5      	str	r5, [r4, #8]
 800664a:	463e      	mov	r6, r7
 800664c:	42be      	cmp	r6, r7
 800664e:	d900      	bls.n	8006652 <__ssputs_r+0x72>
 8006650:	463e      	mov	r6, r7
 8006652:	6820      	ldr	r0, [r4, #0]
 8006654:	4632      	mov	r2, r6
 8006656:	4641      	mov	r1, r8
 8006658:	f000 faa6 	bl	8006ba8 <memmove>
 800665c:	68a3      	ldr	r3, [r4, #8]
 800665e:	1b9b      	subs	r3, r3, r6
 8006660:	60a3      	str	r3, [r4, #8]
 8006662:	6823      	ldr	r3, [r4, #0]
 8006664:	4433      	add	r3, r6
 8006666:	6023      	str	r3, [r4, #0]
 8006668:	2000      	movs	r0, #0
 800666a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800666e:	462a      	mov	r2, r5
 8006670:	f000 fad2 	bl	8006c18 <_realloc_r>
 8006674:	4606      	mov	r6, r0
 8006676:	2800      	cmp	r0, #0
 8006678:	d1e0      	bne.n	800663c <__ssputs_r+0x5c>
 800667a:	6921      	ldr	r1, [r4, #16]
 800667c:	4650      	mov	r0, sl
 800667e:	f7ff feb7 	bl	80063f0 <_free_r>
 8006682:	230c      	movs	r3, #12
 8006684:	f8ca 3000 	str.w	r3, [sl]
 8006688:	89a3      	ldrh	r3, [r4, #12]
 800668a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800668e:	81a3      	strh	r3, [r4, #12]
 8006690:	f04f 30ff 	mov.w	r0, #4294967295
 8006694:	e7e9      	b.n	800666a <__ssputs_r+0x8a>
	...

08006698 <_svfiprintf_r>:
 8006698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800669c:	4698      	mov	r8, r3
 800669e:	898b      	ldrh	r3, [r1, #12]
 80066a0:	061b      	lsls	r3, r3, #24
 80066a2:	b09d      	sub	sp, #116	@ 0x74
 80066a4:	4607      	mov	r7, r0
 80066a6:	460d      	mov	r5, r1
 80066a8:	4614      	mov	r4, r2
 80066aa:	d510      	bpl.n	80066ce <_svfiprintf_r+0x36>
 80066ac:	690b      	ldr	r3, [r1, #16]
 80066ae:	b973      	cbnz	r3, 80066ce <_svfiprintf_r+0x36>
 80066b0:	2140      	movs	r1, #64	@ 0x40
 80066b2:	f7ff ff09 	bl	80064c8 <_malloc_r>
 80066b6:	6028      	str	r0, [r5, #0]
 80066b8:	6128      	str	r0, [r5, #16]
 80066ba:	b930      	cbnz	r0, 80066ca <_svfiprintf_r+0x32>
 80066bc:	230c      	movs	r3, #12
 80066be:	603b      	str	r3, [r7, #0]
 80066c0:	f04f 30ff 	mov.w	r0, #4294967295
 80066c4:	b01d      	add	sp, #116	@ 0x74
 80066c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066ca:	2340      	movs	r3, #64	@ 0x40
 80066cc:	616b      	str	r3, [r5, #20]
 80066ce:	2300      	movs	r3, #0
 80066d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80066d2:	2320      	movs	r3, #32
 80066d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80066d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80066dc:	2330      	movs	r3, #48	@ 0x30
 80066de:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800687c <_svfiprintf_r+0x1e4>
 80066e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80066e6:	f04f 0901 	mov.w	r9, #1
 80066ea:	4623      	mov	r3, r4
 80066ec:	469a      	mov	sl, r3
 80066ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80066f2:	b10a      	cbz	r2, 80066f8 <_svfiprintf_r+0x60>
 80066f4:	2a25      	cmp	r2, #37	@ 0x25
 80066f6:	d1f9      	bne.n	80066ec <_svfiprintf_r+0x54>
 80066f8:	ebba 0b04 	subs.w	fp, sl, r4
 80066fc:	d00b      	beq.n	8006716 <_svfiprintf_r+0x7e>
 80066fe:	465b      	mov	r3, fp
 8006700:	4622      	mov	r2, r4
 8006702:	4629      	mov	r1, r5
 8006704:	4638      	mov	r0, r7
 8006706:	f7ff ff6b 	bl	80065e0 <__ssputs_r>
 800670a:	3001      	adds	r0, #1
 800670c:	f000 80a7 	beq.w	800685e <_svfiprintf_r+0x1c6>
 8006710:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006712:	445a      	add	r2, fp
 8006714:	9209      	str	r2, [sp, #36]	@ 0x24
 8006716:	f89a 3000 	ldrb.w	r3, [sl]
 800671a:	2b00      	cmp	r3, #0
 800671c:	f000 809f 	beq.w	800685e <_svfiprintf_r+0x1c6>
 8006720:	2300      	movs	r3, #0
 8006722:	f04f 32ff 	mov.w	r2, #4294967295
 8006726:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800672a:	f10a 0a01 	add.w	sl, sl, #1
 800672e:	9304      	str	r3, [sp, #16]
 8006730:	9307      	str	r3, [sp, #28]
 8006732:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006736:	931a      	str	r3, [sp, #104]	@ 0x68
 8006738:	4654      	mov	r4, sl
 800673a:	2205      	movs	r2, #5
 800673c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006740:	484e      	ldr	r0, [pc, #312]	@ (800687c <_svfiprintf_r+0x1e4>)
 8006742:	f7f9 fd4d 	bl	80001e0 <memchr>
 8006746:	9a04      	ldr	r2, [sp, #16]
 8006748:	b9d8      	cbnz	r0, 8006782 <_svfiprintf_r+0xea>
 800674a:	06d0      	lsls	r0, r2, #27
 800674c:	bf44      	itt	mi
 800674e:	2320      	movmi	r3, #32
 8006750:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006754:	0711      	lsls	r1, r2, #28
 8006756:	bf44      	itt	mi
 8006758:	232b      	movmi	r3, #43	@ 0x2b
 800675a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800675e:	f89a 3000 	ldrb.w	r3, [sl]
 8006762:	2b2a      	cmp	r3, #42	@ 0x2a
 8006764:	d015      	beq.n	8006792 <_svfiprintf_r+0xfa>
 8006766:	9a07      	ldr	r2, [sp, #28]
 8006768:	4654      	mov	r4, sl
 800676a:	2000      	movs	r0, #0
 800676c:	f04f 0c0a 	mov.w	ip, #10
 8006770:	4621      	mov	r1, r4
 8006772:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006776:	3b30      	subs	r3, #48	@ 0x30
 8006778:	2b09      	cmp	r3, #9
 800677a:	d94b      	bls.n	8006814 <_svfiprintf_r+0x17c>
 800677c:	b1b0      	cbz	r0, 80067ac <_svfiprintf_r+0x114>
 800677e:	9207      	str	r2, [sp, #28]
 8006780:	e014      	b.n	80067ac <_svfiprintf_r+0x114>
 8006782:	eba0 0308 	sub.w	r3, r0, r8
 8006786:	fa09 f303 	lsl.w	r3, r9, r3
 800678a:	4313      	orrs	r3, r2
 800678c:	9304      	str	r3, [sp, #16]
 800678e:	46a2      	mov	sl, r4
 8006790:	e7d2      	b.n	8006738 <_svfiprintf_r+0xa0>
 8006792:	9b03      	ldr	r3, [sp, #12]
 8006794:	1d19      	adds	r1, r3, #4
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	9103      	str	r1, [sp, #12]
 800679a:	2b00      	cmp	r3, #0
 800679c:	bfbb      	ittet	lt
 800679e:	425b      	neglt	r3, r3
 80067a0:	f042 0202 	orrlt.w	r2, r2, #2
 80067a4:	9307      	strge	r3, [sp, #28]
 80067a6:	9307      	strlt	r3, [sp, #28]
 80067a8:	bfb8      	it	lt
 80067aa:	9204      	strlt	r2, [sp, #16]
 80067ac:	7823      	ldrb	r3, [r4, #0]
 80067ae:	2b2e      	cmp	r3, #46	@ 0x2e
 80067b0:	d10a      	bne.n	80067c8 <_svfiprintf_r+0x130>
 80067b2:	7863      	ldrb	r3, [r4, #1]
 80067b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80067b6:	d132      	bne.n	800681e <_svfiprintf_r+0x186>
 80067b8:	9b03      	ldr	r3, [sp, #12]
 80067ba:	1d1a      	adds	r2, r3, #4
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	9203      	str	r2, [sp, #12]
 80067c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80067c4:	3402      	adds	r4, #2
 80067c6:	9305      	str	r3, [sp, #20]
 80067c8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006880 <_svfiprintf_r+0x1e8>
 80067cc:	7821      	ldrb	r1, [r4, #0]
 80067ce:	2203      	movs	r2, #3
 80067d0:	4650      	mov	r0, sl
 80067d2:	f7f9 fd05 	bl	80001e0 <memchr>
 80067d6:	b138      	cbz	r0, 80067e8 <_svfiprintf_r+0x150>
 80067d8:	9b04      	ldr	r3, [sp, #16]
 80067da:	eba0 000a 	sub.w	r0, r0, sl
 80067de:	2240      	movs	r2, #64	@ 0x40
 80067e0:	4082      	lsls	r2, r0
 80067e2:	4313      	orrs	r3, r2
 80067e4:	3401      	adds	r4, #1
 80067e6:	9304      	str	r3, [sp, #16]
 80067e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067ec:	4825      	ldr	r0, [pc, #148]	@ (8006884 <_svfiprintf_r+0x1ec>)
 80067ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80067f2:	2206      	movs	r2, #6
 80067f4:	f7f9 fcf4 	bl	80001e0 <memchr>
 80067f8:	2800      	cmp	r0, #0
 80067fa:	d036      	beq.n	800686a <_svfiprintf_r+0x1d2>
 80067fc:	4b22      	ldr	r3, [pc, #136]	@ (8006888 <_svfiprintf_r+0x1f0>)
 80067fe:	bb1b      	cbnz	r3, 8006848 <_svfiprintf_r+0x1b0>
 8006800:	9b03      	ldr	r3, [sp, #12]
 8006802:	3307      	adds	r3, #7
 8006804:	f023 0307 	bic.w	r3, r3, #7
 8006808:	3308      	adds	r3, #8
 800680a:	9303      	str	r3, [sp, #12]
 800680c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800680e:	4433      	add	r3, r6
 8006810:	9309      	str	r3, [sp, #36]	@ 0x24
 8006812:	e76a      	b.n	80066ea <_svfiprintf_r+0x52>
 8006814:	fb0c 3202 	mla	r2, ip, r2, r3
 8006818:	460c      	mov	r4, r1
 800681a:	2001      	movs	r0, #1
 800681c:	e7a8      	b.n	8006770 <_svfiprintf_r+0xd8>
 800681e:	2300      	movs	r3, #0
 8006820:	3401      	adds	r4, #1
 8006822:	9305      	str	r3, [sp, #20]
 8006824:	4619      	mov	r1, r3
 8006826:	f04f 0c0a 	mov.w	ip, #10
 800682a:	4620      	mov	r0, r4
 800682c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006830:	3a30      	subs	r2, #48	@ 0x30
 8006832:	2a09      	cmp	r2, #9
 8006834:	d903      	bls.n	800683e <_svfiprintf_r+0x1a6>
 8006836:	2b00      	cmp	r3, #0
 8006838:	d0c6      	beq.n	80067c8 <_svfiprintf_r+0x130>
 800683a:	9105      	str	r1, [sp, #20]
 800683c:	e7c4      	b.n	80067c8 <_svfiprintf_r+0x130>
 800683e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006842:	4604      	mov	r4, r0
 8006844:	2301      	movs	r3, #1
 8006846:	e7f0      	b.n	800682a <_svfiprintf_r+0x192>
 8006848:	ab03      	add	r3, sp, #12
 800684a:	9300      	str	r3, [sp, #0]
 800684c:	462a      	mov	r2, r5
 800684e:	4b0f      	ldr	r3, [pc, #60]	@ (800688c <_svfiprintf_r+0x1f4>)
 8006850:	a904      	add	r1, sp, #16
 8006852:	4638      	mov	r0, r7
 8006854:	f3af 8000 	nop.w
 8006858:	1c42      	adds	r2, r0, #1
 800685a:	4606      	mov	r6, r0
 800685c:	d1d6      	bne.n	800680c <_svfiprintf_r+0x174>
 800685e:	89ab      	ldrh	r3, [r5, #12]
 8006860:	065b      	lsls	r3, r3, #25
 8006862:	f53f af2d 	bmi.w	80066c0 <_svfiprintf_r+0x28>
 8006866:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006868:	e72c      	b.n	80066c4 <_svfiprintf_r+0x2c>
 800686a:	ab03      	add	r3, sp, #12
 800686c:	9300      	str	r3, [sp, #0]
 800686e:	462a      	mov	r2, r5
 8006870:	4b06      	ldr	r3, [pc, #24]	@ (800688c <_svfiprintf_r+0x1f4>)
 8006872:	a904      	add	r1, sp, #16
 8006874:	4638      	mov	r0, r7
 8006876:	f000 f879 	bl	800696c <_printf_i>
 800687a:	e7ed      	b.n	8006858 <_svfiprintf_r+0x1c0>
 800687c:	08007748 	.word	0x08007748
 8006880:	0800774e 	.word	0x0800774e
 8006884:	08007752 	.word	0x08007752
 8006888:	00000000 	.word	0x00000000
 800688c:	080065e1 	.word	0x080065e1

08006890 <_printf_common>:
 8006890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006894:	4616      	mov	r6, r2
 8006896:	4698      	mov	r8, r3
 8006898:	688a      	ldr	r2, [r1, #8]
 800689a:	690b      	ldr	r3, [r1, #16]
 800689c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80068a0:	4293      	cmp	r3, r2
 80068a2:	bfb8      	it	lt
 80068a4:	4613      	movlt	r3, r2
 80068a6:	6033      	str	r3, [r6, #0]
 80068a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80068ac:	4607      	mov	r7, r0
 80068ae:	460c      	mov	r4, r1
 80068b0:	b10a      	cbz	r2, 80068b6 <_printf_common+0x26>
 80068b2:	3301      	adds	r3, #1
 80068b4:	6033      	str	r3, [r6, #0]
 80068b6:	6823      	ldr	r3, [r4, #0]
 80068b8:	0699      	lsls	r1, r3, #26
 80068ba:	bf42      	ittt	mi
 80068bc:	6833      	ldrmi	r3, [r6, #0]
 80068be:	3302      	addmi	r3, #2
 80068c0:	6033      	strmi	r3, [r6, #0]
 80068c2:	6825      	ldr	r5, [r4, #0]
 80068c4:	f015 0506 	ands.w	r5, r5, #6
 80068c8:	d106      	bne.n	80068d8 <_printf_common+0x48>
 80068ca:	f104 0a19 	add.w	sl, r4, #25
 80068ce:	68e3      	ldr	r3, [r4, #12]
 80068d0:	6832      	ldr	r2, [r6, #0]
 80068d2:	1a9b      	subs	r3, r3, r2
 80068d4:	42ab      	cmp	r3, r5
 80068d6:	dc26      	bgt.n	8006926 <_printf_common+0x96>
 80068d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80068dc:	6822      	ldr	r2, [r4, #0]
 80068de:	3b00      	subs	r3, #0
 80068e0:	bf18      	it	ne
 80068e2:	2301      	movne	r3, #1
 80068e4:	0692      	lsls	r2, r2, #26
 80068e6:	d42b      	bmi.n	8006940 <_printf_common+0xb0>
 80068e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80068ec:	4641      	mov	r1, r8
 80068ee:	4638      	mov	r0, r7
 80068f0:	47c8      	blx	r9
 80068f2:	3001      	adds	r0, #1
 80068f4:	d01e      	beq.n	8006934 <_printf_common+0xa4>
 80068f6:	6823      	ldr	r3, [r4, #0]
 80068f8:	6922      	ldr	r2, [r4, #16]
 80068fa:	f003 0306 	and.w	r3, r3, #6
 80068fe:	2b04      	cmp	r3, #4
 8006900:	bf02      	ittt	eq
 8006902:	68e5      	ldreq	r5, [r4, #12]
 8006904:	6833      	ldreq	r3, [r6, #0]
 8006906:	1aed      	subeq	r5, r5, r3
 8006908:	68a3      	ldr	r3, [r4, #8]
 800690a:	bf0c      	ite	eq
 800690c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006910:	2500      	movne	r5, #0
 8006912:	4293      	cmp	r3, r2
 8006914:	bfc4      	itt	gt
 8006916:	1a9b      	subgt	r3, r3, r2
 8006918:	18ed      	addgt	r5, r5, r3
 800691a:	2600      	movs	r6, #0
 800691c:	341a      	adds	r4, #26
 800691e:	42b5      	cmp	r5, r6
 8006920:	d11a      	bne.n	8006958 <_printf_common+0xc8>
 8006922:	2000      	movs	r0, #0
 8006924:	e008      	b.n	8006938 <_printf_common+0xa8>
 8006926:	2301      	movs	r3, #1
 8006928:	4652      	mov	r2, sl
 800692a:	4641      	mov	r1, r8
 800692c:	4638      	mov	r0, r7
 800692e:	47c8      	blx	r9
 8006930:	3001      	adds	r0, #1
 8006932:	d103      	bne.n	800693c <_printf_common+0xac>
 8006934:	f04f 30ff 	mov.w	r0, #4294967295
 8006938:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800693c:	3501      	adds	r5, #1
 800693e:	e7c6      	b.n	80068ce <_printf_common+0x3e>
 8006940:	18e1      	adds	r1, r4, r3
 8006942:	1c5a      	adds	r2, r3, #1
 8006944:	2030      	movs	r0, #48	@ 0x30
 8006946:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800694a:	4422      	add	r2, r4
 800694c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006950:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006954:	3302      	adds	r3, #2
 8006956:	e7c7      	b.n	80068e8 <_printf_common+0x58>
 8006958:	2301      	movs	r3, #1
 800695a:	4622      	mov	r2, r4
 800695c:	4641      	mov	r1, r8
 800695e:	4638      	mov	r0, r7
 8006960:	47c8      	blx	r9
 8006962:	3001      	adds	r0, #1
 8006964:	d0e6      	beq.n	8006934 <_printf_common+0xa4>
 8006966:	3601      	adds	r6, #1
 8006968:	e7d9      	b.n	800691e <_printf_common+0x8e>
	...

0800696c <_printf_i>:
 800696c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006970:	7e0f      	ldrb	r7, [r1, #24]
 8006972:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006974:	2f78      	cmp	r7, #120	@ 0x78
 8006976:	4691      	mov	r9, r2
 8006978:	4680      	mov	r8, r0
 800697a:	460c      	mov	r4, r1
 800697c:	469a      	mov	sl, r3
 800697e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006982:	d807      	bhi.n	8006994 <_printf_i+0x28>
 8006984:	2f62      	cmp	r7, #98	@ 0x62
 8006986:	d80a      	bhi.n	800699e <_printf_i+0x32>
 8006988:	2f00      	cmp	r7, #0
 800698a:	f000 80d1 	beq.w	8006b30 <_printf_i+0x1c4>
 800698e:	2f58      	cmp	r7, #88	@ 0x58
 8006990:	f000 80b8 	beq.w	8006b04 <_printf_i+0x198>
 8006994:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006998:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800699c:	e03a      	b.n	8006a14 <_printf_i+0xa8>
 800699e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80069a2:	2b15      	cmp	r3, #21
 80069a4:	d8f6      	bhi.n	8006994 <_printf_i+0x28>
 80069a6:	a101      	add	r1, pc, #4	@ (adr r1, 80069ac <_printf_i+0x40>)
 80069a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80069ac:	08006a05 	.word	0x08006a05
 80069b0:	08006a19 	.word	0x08006a19
 80069b4:	08006995 	.word	0x08006995
 80069b8:	08006995 	.word	0x08006995
 80069bc:	08006995 	.word	0x08006995
 80069c0:	08006995 	.word	0x08006995
 80069c4:	08006a19 	.word	0x08006a19
 80069c8:	08006995 	.word	0x08006995
 80069cc:	08006995 	.word	0x08006995
 80069d0:	08006995 	.word	0x08006995
 80069d4:	08006995 	.word	0x08006995
 80069d8:	08006b17 	.word	0x08006b17
 80069dc:	08006a43 	.word	0x08006a43
 80069e0:	08006ad1 	.word	0x08006ad1
 80069e4:	08006995 	.word	0x08006995
 80069e8:	08006995 	.word	0x08006995
 80069ec:	08006b39 	.word	0x08006b39
 80069f0:	08006995 	.word	0x08006995
 80069f4:	08006a43 	.word	0x08006a43
 80069f8:	08006995 	.word	0x08006995
 80069fc:	08006995 	.word	0x08006995
 8006a00:	08006ad9 	.word	0x08006ad9
 8006a04:	6833      	ldr	r3, [r6, #0]
 8006a06:	1d1a      	adds	r2, r3, #4
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	6032      	str	r2, [r6, #0]
 8006a0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a10:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006a14:	2301      	movs	r3, #1
 8006a16:	e09c      	b.n	8006b52 <_printf_i+0x1e6>
 8006a18:	6833      	ldr	r3, [r6, #0]
 8006a1a:	6820      	ldr	r0, [r4, #0]
 8006a1c:	1d19      	adds	r1, r3, #4
 8006a1e:	6031      	str	r1, [r6, #0]
 8006a20:	0606      	lsls	r6, r0, #24
 8006a22:	d501      	bpl.n	8006a28 <_printf_i+0xbc>
 8006a24:	681d      	ldr	r5, [r3, #0]
 8006a26:	e003      	b.n	8006a30 <_printf_i+0xc4>
 8006a28:	0645      	lsls	r5, r0, #25
 8006a2a:	d5fb      	bpl.n	8006a24 <_printf_i+0xb8>
 8006a2c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006a30:	2d00      	cmp	r5, #0
 8006a32:	da03      	bge.n	8006a3c <_printf_i+0xd0>
 8006a34:	232d      	movs	r3, #45	@ 0x2d
 8006a36:	426d      	negs	r5, r5
 8006a38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a3c:	4858      	ldr	r0, [pc, #352]	@ (8006ba0 <_printf_i+0x234>)
 8006a3e:	230a      	movs	r3, #10
 8006a40:	e011      	b.n	8006a66 <_printf_i+0xfa>
 8006a42:	6821      	ldr	r1, [r4, #0]
 8006a44:	6833      	ldr	r3, [r6, #0]
 8006a46:	0608      	lsls	r0, r1, #24
 8006a48:	f853 5b04 	ldr.w	r5, [r3], #4
 8006a4c:	d402      	bmi.n	8006a54 <_printf_i+0xe8>
 8006a4e:	0649      	lsls	r1, r1, #25
 8006a50:	bf48      	it	mi
 8006a52:	b2ad      	uxthmi	r5, r5
 8006a54:	2f6f      	cmp	r7, #111	@ 0x6f
 8006a56:	4852      	ldr	r0, [pc, #328]	@ (8006ba0 <_printf_i+0x234>)
 8006a58:	6033      	str	r3, [r6, #0]
 8006a5a:	bf14      	ite	ne
 8006a5c:	230a      	movne	r3, #10
 8006a5e:	2308      	moveq	r3, #8
 8006a60:	2100      	movs	r1, #0
 8006a62:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006a66:	6866      	ldr	r6, [r4, #4]
 8006a68:	60a6      	str	r6, [r4, #8]
 8006a6a:	2e00      	cmp	r6, #0
 8006a6c:	db05      	blt.n	8006a7a <_printf_i+0x10e>
 8006a6e:	6821      	ldr	r1, [r4, #0]
 8006a70:	432e      	orrs	r6, r5
 8006a72:	f021 0104 	bic.w	r1, r1, #4
 8006a76:	6021      	str	r1, [r4, #0]
 8006a78:	d04b      	beq.n	8006b12 <_printf_i+0x1a6>
 8006a7a:	4616      	mov	r6, r2
 8006a7c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006a80:	fb03 5711 	mls	r7, r3, r1, r5
 8006a84:	5dc7      	ldrb	r7, [r0, r7]
 8006a86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006a8a:	462f      	mov	r7, r5
 8006a8c:	42bb      	cmp	r3, r7
 8006a8e:	460d      	mov	r5, r1
 8006a90:	d9f4      	bls.n	8006a7c <_printf_i+0x110>
 8006a92:	2b08      	cmp	r3, #8
 8006a94:	d10b      	bne.n	8006aae <_printf_i+0x142>
 8006a96:	6823      	ldr	r3, [r4, #0]
 8006a98:	07df      	lsls	r7, r3, #31
 8006a9a:	d508      	bpl.n	8006aae <_printf_i+0x142>
 8006a9c:	6923      	ldr	r3, [r4, #16]
 8006a9e:	6861      	ldr	r1, [r4, #4]
 8006aa0:	4299      	cmp	r1, r3
 8006aa2:	bfde      	ittt	le
 8006aa4:	2330      	movle	r3, #48	@ 0x30
 8006aa6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006aaa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006aae:	1b92      	subs	r2, r2, r6
 8006ab0:	6122      	str	r2, [r4, #16]
 8006ab2:	f8cd a000 	str.w	sl, [sp]
 8006ab6:	464b      	mov	r3, r9
 8006ab8:	aa03      	add	r2, sp, #12
 8006aba:	4621      	mov	r1, r4
 8006abc:	4640      	mov	r0, r8
 8006abe:	f7ff fee7 	bl	8006890 <_printf_common>
 8006ac2:	3001      	adds	r0, #1
 8006ac4:	d14a      	bne.n	8006b5c <_printf_i+0x1f0>
 8006ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8006aca:	b004      	add	sp, #16
 8006acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ad0:	6823      	ldr	r3, [r4, #0]
 8006ad2:	f043 0320 	orr.w	r3, r3, #32
 8006ad6:	6023      	str	r3, [r4, #0]
 8006ad8:	4832      	ldr	r0, [pc, #200]	@ (8006ba4 <_printf_i+0x238>)
 8006ada:	2778      	movs	r7, #120	@ 0x78
 8006adc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006ae0:	6823      	ldr	r3, [r4, #0]
 8006ae2:	6831      	ldr	r1, [r6, #0]
 8006ae4:	061f      	lsls	r7, r3, #24
 8006ae6:	f851 5b04 	ldr.w	r5, [r1], #4
 8006aea:	d402      	bmi.n	8006af2 <_printf_i+0x186>
 8006aec:	065f      	lsls	r7, r3, #25
 8006aee:	bf48      	it	mi
 8006af0:	b2ad      	uxthmi	r5, r5
 8006af2:	6031      	str	r1, [r6, #0]
 8006af4:	07d9      	lsls	r1, r3, #31
 8006af6:	bf44      	itt	mi
 8006af8:	f043 0320 	orrmi.w	r3, r3, #32
 8006afc:	6023      	strmi	r3, [r4, #0]
 8006afe:	b11d      	cbz	r5, 8006b08 <_printf_i+0x19c>
 8006b00:	2310      	movs	r3, #16
 8006b02:	e7ad      	b.n	8006a60 <_printf_i+0xf4>
 8006b04:	4826      	ldr	r0, [pc, #152]	@ (8006ba0 <_printf_i+0x234>)
 8006b06:	e7e9      	b.n	8006adc <_printf_i+0x170>
 8006b08:	6823      	ldr	r3, [r4, #0]
 8006b0a:	f023 0320 	bic.w	r3, r3, #32
 8006b0e:	6023      	str	r3, [r4, #0]
 8006b10:	e7f6      	b.n	8006b00 <_printf_i+0x194>
 8006b12:	4616      	mov	r6, r2
 8006b14:	e7bd      	b.n	8006a92 <_printf_i+0x126>
 8006b16:	6833      	ldr	r3, [r6, #0]
 8006b18:	6825      	ldr	r5, [r4, #0]
 8006b1a:	6961      	ldr	r1, [r4, #20]
 8006b1c:	1d18      	adds	r0, r3, #4
 8006b1e:	6030      	str	r0, [r6, #0]
 8006b20:	062e      	lsls	r6, r5, #24
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	d501      	bpl.n	8006b2a <_printf_i+0x1be>
 8006b26:	6019      	str	r1, [r3, #0]
 8006b28:	e002      	b.n	8006b30 <_printf_i+0x1c4>
 8006b2a:	0668      	lsls	r0, r5, #25
 8006b2c:	d5fb      	bpl.n	8006b26 <_printf_i+0x1ba>
 8006b2e:	8019      	strh	r1, [r3, #0]
 8006b30:	2300      	movs	r3, #0
 8006b32:	6123      	str	r3, [r4, #16]
 8006b34:	4616      	mov	r6, r2
 8006b36:	e7bc      	b.n	8006ab2 <_printf_i+0x146>
 8006b38:	6833      	ldr	r3, [r6, #0]
 8006b3a:	1d1a      	adds	r2, r3, #4
 8006b3c:	6032      	str	r2, [r6, #0]
 8006b3e:	681e      	ldr	r6, [r3, #0]
 8006b40:	6862      	ldr	r2, [r4, #4]
 8006b42:	2100      	movs	r1, #0
 8006b44:	4630      	mov	r0, r6
 8006b46:	f7f9 fb4b 	bl	80001e0 <memchr>
 8006b4a:	b108      	cbz	r0, 8006b50 <_printf_i+0x1e4>
 8006b4c:	1b80      	subs	r0, r0, r6
 8006b4e:	6060      	str	r0, [r4, #4]
 8006b50:	6863      	ldr	r3, [r4, #4]
 8006b52:	6123      	str	r3, [r4, #16]
 8006b54:	2300      	movs	r3, #0
 8006b56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b5a:	e7aa      	b.n	8006ab2 <_printf_i+0x146>
 8006b5c:	6923      	ldr	r3, [r4, #16]
 8006b5e:	4632      	mov	r2, r6
 8006b60:	4649      	mov	r1, r9
 8006b62:	4640      	mov	r0, r8
 8006b64:	47d0      	blx	sl
 8006b66:	3001      	adds	r0, #1
 8006b68:	d0ad      	beq.n	8006ac6 <_printf_i+0x15a>
 8006b6a:	6823      	ldr	r3, [r4, #0]
 8006b6c:	079b      	lsls	r3, r3, #30
 8006b6e:	d413      	bmi.n	8006b98 <_printf_i+0x22c>
 8006b70:	68e0      	ldr	r0, [r4, #12]
 8006b72:	9b03      	ldr	r3, [sp, #12]
 8006b74:	4298      	cmp	r0, r3
 8006b76:	bfb8      	it	lt
 8006b78:	4618      	movlt	r0, r3
 8006b7a:	e7a6      	b.n	8006aca <_printf_i+0x15e>
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	4632      	mov	r2, r6
 8006b80:	4649      	mov	r1, r9
 8006b82:	4640      	mov	r0, r8
 8006b84:	47d0      	blx	sl
 8006b86:	3001      	adds	r0, #1
 8006b88:	d09d      	beq.n	8006ac6 <_printf_i+0x15a>
 8006b8a:	3501      	adds	r5, #1
 8006b8c:	68e3      	ldr	r3, [r4, #12]
 8006b8e:	9903      	ldr	r1, [sp, #12]
 8006b90:	1a5b      	subs	r3, r3, r1
 8006b92:	42ab      	cmp	r3, r5
 8006b94:	dcf2      	bgt.n	8006b7c <_printf_i+0x210>
 8006b96:	e7eb      	b.n	8006b70 <_printf_i+0x204>
 8006b98:	2500      	movs	r5, #0
 8006b9a:	f104 0619 	add.w	r6, r4, #25
 8006b9e:	e7f5      	b.n	8006b8c <_printf_i+0x220>
 8006ba0:	08007759 	.word	0x08007759
 8006ba4:	0800776a 	.word	0x0800776a

08006ba8 <memmove>:
 8006ba8:	4288      	cmp	r0, r1
 8006baa:	b510      	push	{r4, lr}
 8006bac:	eb01 0402 	add.w	r4, r1, r2
 8006bb0:	d902      	bls.n	8006bb8 <memmove+0x10>
 8006bb2:	4284      	cmp	r4, r0
 8006bb4:	4623      	mov	r3, r4
 8006bb6:	d807      	bhi.n	8006bc8 <memmove+0x20>
 8006bb8:	1e43      	subs	r3, r0, #1
 8006bba:	42a1      	cmp	r1, r4
 8006bbc:	d008      	beq.n	8006bd0 <memmove+0x28>
 8006bbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006bc2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006bc6:	e7f8      	b.n	8006bba <memmove+0x12>
 8006bc8:	4402      	add	r2, r0
 8006bca:	4601      	mov	r1, r0
 8006bcc:	428a      	cmp	r2, r1
 8006bce:	d100      	bne.n	8006bd2 <memmove+0x2a>
 8006bd0:	bd10      	pop	{r4, pc}
 8006bd2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006bd6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006bda:	e7f7      	b.n	8006bcc <memmove+0x24>

08006bdc <_sbrk_r>:
 8006bdc:	b538      	push	{r3, r4, r5, lr}
 8006bde:	4d06      	ldr	r5, [pc, #24]	@ (8006bf8 <_sbrk_r+0x1c>)
 8006be0:	2300      	movs	r3, #0
 8006be2:	4604      	mov	r4, r0
 8006be4:	4608      	mov	r0, r1
 8006be6:	602b      	str	r3, [r5, #0]
 8006be8:	f7fb face 	bl	8002188 <_sbrk>
 8006bec:	1c43      	adds	r3, r0, #1
 8006bee:	d102      	bne.n	8006bf6 <_sbrk_r+0x1a>
 8006bf0:	682b      	ldr	r3, [r5, #0]
 8006bf2:	b103      	cbz	r3, 8006bf6 <_sbrk_r+0x1a>
 8006bf4:	6023      	str	r3, [r4, #0]
 8006bf6:	bd38      	pop	{r3, r4, r5, pc}
 8006bf8:	20014a64 	.word	0x20014a64

08006bfc <memcpy>:
 8006bfc:	440a      	add	r2, r1
 8006bfe:	4291      	cmp	r1, r2
 8006c00:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c04:	d100      	bne.n	8006c08 <memcpy+0xc>
 8006c06:	4770      	bx	lr
 8006c08:	b510      	push	{r4, lr}
 8006c0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c12:	4291      	cmp	r1, r2
 8006c14:	d1f9      	bne.n	8006c0a <memcpy+0xe>
 8006c16:	bd10      	pop	{r4, pc}

08006c18 <_realloc_r>:
 8006c18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c1c:	4607      	mov	r7, r0
 8006c1e:	4614      	mov	r4, r2
 8006c20:	460d      	mov	r5, r1
 8006c22:	b921      	cbnz	r1, 8006c2e <_realloc_r+0x16>
 8006c24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c28:	4611      	mov	r1, r2
 8006c2a:	f7ff bc4d 	b.w	80064c8 <_malloc_r>
 8006c2e:	b92a      	cbnz	r2, 8006c3c <_realloc_r+0x24>
 8006c30:	f7ff fbde 	bl	80063f0 <_free_r>
 8006c34:	4625      	mov	r5, r4
 8006c36:	4628      	mov	r0, r5
 8006c38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c3c:	f000 f81a 	bl	8006c74 <_malloc_usable_size_r>
 8006c40:	4284      	cmp	r4, r0
 8006c42:	4606      	mov	r6, r0
 8006c44:	d802      	bhi.n	8006c4c <_realloc_r+0x34>
 8006c46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006c4a:	d8f4      	bhi.n	8006c36 <_realloc_r+0x1e>
 8006c4c:	4621      	mov	r1, r4
 8006c4e:	4638      	mov	r0, r7
 8006c50:	f7ff fc3a 	bl	80064c8 <_malloc_r>
 8006c54:	4680      	mov	r8, r0
 8006c56:	b908      	cbnz	r0, 8006c5c <_realloc_r+0x44>
 8006c58:	4645      	mov	r5, r8
 8006c5a:	e7ec      	b.n	8006c36 <_realloc_r+0x1e>
 8006c5c:	42b4      	cmp	r4, r6
 8006c5e:	4622      	mov	r2, r4
 8006c60:	4629      	mov	r1, r5
 8006c62:	bf28      	it	cs
 8006c64:	4632      	movcs	r2, r6
 8006c66:	f7ff ffc9 	bl	8006bfc <memcpy>
 8006c6a:	4629      	mov	r1, r5
 8006c6c:	4638      	mov	r0, r7
 8006c6e:	f7ff fbbf 	bl	80063f0 <_free_r>
 8006c72:	e7f1      	b.n	8006c58 <_realloc_r+0x40>

08006c74 <_malloc_usable_size_r>:
 8006c74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c78:	1f18      	subs	r0, r3, #4
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	bfbc      	itt	lt
 8006c7e:	580b      	ldrlt	r3, [r1, r0]
 8006c80:	18c0      	addlt	r0, r0, r3
 8006c82:	4770      	bx	lr

08006c84 <powf>:
 8006c84:	b570      	push	{r4, r5, r6, lr}
 8006c86:	460c      	mov	r4, r1
 8006c88:	4606      	mov	r6, r0
 8006c8a:	f000 f87d 	bl	8006d88 <__ieee754_powf>
 8006c8e:	4621      	mov	r1, r4
 8006c90:	4605      	mov	r5, r0
 8006c92:	4620      	mov	r0, r4
 8006c94:	f7f9 ff84 	bl	8000ba0 <__aeabi_fcmpun>
 8006c98:	bb68      	cbnz	r0, 8006cf6 <powf+0x72>
 8006c9a:	2100      	movs	r1, #0
 8006c9c:	4630      	mov	r0, r6
 8006c9e:	f7f9 ff4d 	bl	8000b3c <__aeabi_fcmpeq>
 8006ca2:	b190      	cbz	r0, 8006cca <powf+0x46>
 8006ca4:	2100      	movs	r1, #0
 8006ca6:	4620      	mov	r0, r4
 8006ca8:	f7f9 ff48 	bl	8000b3c <__aeabi_fcmpeq>
 8006cac:	2800      	cmp	r0, #0
 8006cae:	d133      	bne.n	8006d18 <powf+0x94>
 8006cb0:	4620      	mov	r0, r4
 8006cb2:	f000 f834 	bl	8006d1e <finitef>
 8006cb6:	b1f0      	cbz	r0, 8006cf6 <powf+0x72>
 8006cb8:	2100      	movs	r1, #0
 8006cba:	4620      	mov	r0, r4
 8006cbc:	f7f9 ff48 	bl	8000b50 <__aeabi_fcmplt>
 8006cc0:	b1c8      	cbz	r0, 8006cf6 <powf+0x72>
 8006cc2:	f7ff fb69 	bl	8006398 <__errno>
 8006cc6:	2322      	movs	r3, #34	@ 0x22
 8006cc8:	e014      	b.n	8006cf4 <powf+0x70>
 8006cca:	4628      	mov	r0, r5
 8006ccc:	f000 f827 	bl	8006d1e <finitef>
 8006cd0:	b998      	cbnz	r0, 8006cfa <powf+0x76>
 8006cd2:	4630      	mov	r0, r6
 8006cd4:	f000 f823 	bl	8006d1e <finitef>
 8006cd8:	b178      	cbz	r0, 8006cfa <powf+0x76>
 8006cda:	4620      	mov	r0, r4
 8006cdc:	f000 f81f 	bl	8006d1e <finitef>
 8006ce0:	b158      	cbz	r0, 8006cfa <powf+0x76>
 8006ce2:	4629      	mov	r1, r5
 8006ce4:	4628      	mov	r0, r5
 8006ce6:	f7f9 ff5b 	bl	8000ba0 <__aeabi_fcmpun>
 8006cea:	2800      	cmp	r0, #0
 8006cec:	d0e9      	beq.n	8006cc2 <powf+0x3e>
 8006cee:	f7ff fb53 	bl	8006398 <__errno>
 8006cf2:	2321      	movs	r3, #33	@ 0x21
 8006cf4:	6003      	str	r3, [r0, #0]
 8006cf6:	4628      	mov	r0, r5
 8006cf8:	bd70      	pop	{r4, r5, r6, pc}
 8006cfa:	2100      	movs	r1, #0
 8006cfc:	4628      	mov	r0, r5
 8006cfe:	f7f9 ff1d 	bl	8000b3c <__aeabi_fcmpeq>
 8006d02:	2800      	cmp	r0, #0
 8006d04:	d0f7      	beq.n	8006cf6 <powf+0x72>
 8006d06:	4630      	mov	r0, r6
 8006d08:	f000 f809 	bl	8006d1e <finitef>
 8006d0c:	2800      	cmp	r0, #0
 8006d0e:	d0f2      	beq.n	8006cf6 <powf+0x72>
 8006d10:	4620      	mov	r0, r4
 8006d12:	f000 f804 	bl	8006d1e <finitef>
 8006d16:	e7d3      	b.n	8006cc0 <powf+0x3c>
 8006d18:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 8006d1c:	e7eb      	b.n	8006cf6 <powf+0x72>

08006d1e <finitef>:
 8006d1e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8006d22:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8006d26:	bfac      	ite	ge
 8006d28:	2000      	movge	r0, #0
 8006d2a:	2001      	movlt	r0, #1
 8006d2c:	4770      	bx	lr

08006d2e <lroundf>:
 8006d2e:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8006d32:	2800      	cmp	r0, #0
 8006d34:	b510      	push	{r4, lr}
 8006d36:	f1a3 047f 	sub.w	r4, r3, #127	@ 0x7f
 8006d3a:	bfac      	ite	ge
 8006d3c:	2101      	movge	r1, #1
 8006d3e:	f04f 31ff 	movlt.w	r1, #4294967295
 8006d42:	2c1e      	cmp	r4, #30
 8006d44:	dc1b      	bgt.n	8006d7e <lroundf+0x50>
 8006d46:	2c00      	cmp	r4, #0
 8006d48:	da04      	bge.n	8006d54 <lroundf+0x26>
 8006d4a:	3401      	adds	r4, #1
 8006d4c:	bf18      	it	ne
 8006d4e:	2100      	movne	r1, #0
 8006d50:	4608      	mov	r0, r1
 8006d52:	bd10      	pop	{r4, pc}
 8006d54:	2c16      	cmp	r4, #22
 8006d56:	bfd8      	it	le
 8006d58:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 8006d5c:	f3c0 0216 	ubfx	r2, r0, #0, #23
 8006d60:	bfd8      	it	le
 8006d62:	4123      	asrle	r3, r4
 8006d64:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8006d68:	bfcd      	iteet	gt
 8006d6a:	3b96      	subgt	r3, #150	@ 0x96
 8006d6c:	189b      	addle	r3, r3, r2
 8006d6e:	f1c4 0417 	rsble	r4, r4, #23
 8006d72:	fa02 f303 	lslgt.w	r3, r2, r3
 8006d76:	bfd8      	it	le
 8006d78:	40e3      	lsrle	r3, r4
 8006d7a:	4359      	muls	r1, r3
 8006d7c:	e7e8      	b.n	8006d50 <lroundf+0x22>
 8006d7e:	f7f9 ff25 	bl	8000bcc <__aeabi_f2iz>
 8006d82:	4601      	mov	r1, r0
 8006d84:	e7e4      	b.n	8006d50 <lroundf+0x22>
	...

08006d88 <__ieee754_powf>:
 8006d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d8c:	f031 4b00 	bics.w	fp, r1, #2147483648	@ 0x80000000
 8006d90:	b087      	sub	sp, #28
 8006d92:	4681      	mov	r9, r0
 8006d94:	460f      	mov	r7, r1
 8006d96:	4606      	mov	r6, r0
 8006d98:	460c      	mov	r4, r1
 8006d9a:	d10c      	bne.n	8006db6 <__ieee754_powf+0x2e>
 8006d9c:	f480 0680 	eor.w	r6, r0, #4194304	@ 0x400000
 8006da0:	0076      	lsls	r6, r6, #1
 8006da2:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8006da6:	f240 8310 	bls.w	80073ca <__ieee754_powf+0x642>
 8006daa:	4639      	mov	r1, r7
 8006dac:	4648      	mov	r0, r9
 8006dae:	f7f9 fc29 	bl	8000604 <__addsf3>
 8006db2:	4601      	mov	r1, r0
 8006db4:	e043      	b.n	8006e3e <__ieee754_powf+0xb6>
 8006db6:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 8006dba:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8006dbe:	d802      	bhi.n	8006dc6 <__ieee754_powf+0x3e>
 8006dc0:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8006dc4:	d908      	bls.n	8006dd8 <__ieee754_powf+0x50>
 8006dc6:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8006dca:	d1ee      	bne.n	8006daa <__ieee754_powf+0x22>
 8006dcc:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8006dd0:	0064      	lsls	r4, r4, #1
 8006dd2:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8006dd6:	e7e6      	b.n	8006da6 <__ieee754_powf+0x1e>
 8006dd8:	2800      	cmp	r0, #0
 8006dda:	da1f      	bge.n	8006e1c <__ieee754_powf+0x94>
 8006ddc:	f1bb 4f97 	cmp.w	fp, #1266679808	@ 0x4b800000
 8006de0:	f080 82f8 	bcs.w	80073d4 <__ieee754_powf+0x64c>
 8006de4:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 8006de8:	d32f      	bcc.n	8006e4a <__ieee754_powf+0xc2>
 8006dea:	ea4f 53eb 	mov.w	r3, fp, asr #23
 8006dee:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8006df2:	fa4b f503 	asr.w	r5, fp, r3
 8006df6:	fa05 f303 	lsl.w	r3, r5, r3
 8006dfa:	455b      	cmp	r3, fp
 8006dfc:	d123      	bne.n	8006e46 <__ieee754_powf+0xbe>
 8006dfe:	f005 0501 	and.w	r5, r5, #1
 8006e02:	f1c5 0502 	rsb	r5, r5, #2
 8006e06:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 8006e0a:	d11f      	bne.n	8006e4c <__ieee754_powf+0xc4>
 8006e0c:	2c00      	cmp	r4, #0
 8006e0e:	4649      	mov	r1, r9
 8006e10:	da15      	bge.n	8006e3e <__ieee754_powf+0xb6>
 8006e12:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8006e16:	f7f9 fdb1 	bl	800097c <__aeabi_fdiv>
 8006e1a:	e7ca      	b.n	8006db2 <__ieee754_powf+0x2a>
 8006e1c:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8006e20:	d111      	bne.n	8006e46 <__ieee754_powf+0xbe>
 8006e22:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8006e26:	f000 82d0 	beq.w	80073ca <__ieee754_powf+0x642>
 8006e2a:	d904      	bls.n	8006e36 <__ieee754_powf+0xae>
 8006e2c:	2c00      	cmp	r4, #0
 8006e2e:	f280 82cf 	bge.w	80073d0 <__ieee754_powf+0x648>
 8006e32:	2100      	movs	r1, #0
 8006e34:	e003      	b.n	8006e3e <__ieee754_powf+0xb6>
 8006e36:	2c00      	cmp	r4, #0
 8006e38:	dafb      	bge.n	8006e32 <__ieee754_powf+0xaa>
 8006e3a:	f107 4100 	add.w	r1, r7, #2147483648	@ 0x80000000
 8006e3e:	4608      	mov	r0, r1
 8006e40:	b007      	add	sp, #28
 8006e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e46:	2500      	movs	r5, #0
 8006e48:	e7dd      	b.n	8006e06 <__ieee754_powf+0x7e>
 8006e4a:	2500      	movs	r5, #0
 8006e4c:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8006e50:	d104      	bne.n	8006e5c <__ieee754_powf+0xd4>
 8006e52:	4649      	mov	r1, r9
 8006e54:	4648      	mov	r0, r9
 8006e56:	f7f9 fcdd 	bl	8000814 <__aeabi_fmul>
 8006e5a:	e7aa      	b.n	8006db2 <__ieee754_powf+0x2a>
 8006e5c:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8006e60:	f040 82bd 	bne.w	80073de <__ieee754_powf+0x656>
 8006e64:	2e00      	cmp	r6, #0
 8006e66:	f2c0 82ba 	blt.w	80073de <__ieee754_powf+0x656>
 8006e6a:	4648      	mov	r0, r9
 8006e6c:	b007      	add	sp, #28
 8006e6e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e72:	f000 bb57 	b.w	8007524 <__ieee754_sqrtf>
 8006e76:	2d01      	cmp	r5, #1
 8006e78:	d1e1      	bne.n	8006e3e <__ieee754_powf+0xb6>
 8006e7a:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 8006e7e:	e798      	b.n	8006db2 <__ieee754_powf+0x2a>
 8006e80:	0ff3      	lsrs	r3, r6, #31
 8006e82:	3b01      	subs	r3, #1
 8006e84:	9303      	str	r3, [sp, #12]
 8006e86:	432b      	orrs	r3, r5
 8006e88:	d101      	bne.n	8006e8e <__ieee754_powf+0x106>
 8006e8a:	4649      	mov	r1, r9
 8006e8c:	e2c5      	b.n	800741a <__ieee754_powf+0x692>
 8006e8e:	f1bb 4f9a 	cmp.w	fp, #1291845632	@ 0x4d000000
 8006e92:	f240 809b 	bls.w	8006fcc <__ieee754_powf+0x244>
 8006e96:	4b46      	ldr	r3, [pc, #280]	@ (8006fb0 <__ieee754_powf+0x228>)
 8006e98:	4598      	cmp	r8, r3
 8006e9a:	d807      	bhi.n	8006eac <__ieee754_powf+0x124>
 8006e9c:	2c00      	cmp	r4, #0
 8006e9e:	da0a      	bge.n	8006eb6 <__ieee754_powf+0x12e>
 8006ea0:	2000      	movs	r0, #0
 8006ea2:	b007      	add	sp, #28
 8006ea4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ea8:	f000 bb37 	b.w	800751a <__math_oflowf>
 8006eac:	4b41      	ldr	r3, [pc, #260]	@ (8006fb4 <__ieee754_powf+0x22c>)
 8006eae:	4598      	cmp	r8, r3
 8006eb0:	d907      	bls.n	8006ec2 <__ieee754_powf+0x13a>
 8006eb2:	2c00      	cmp	r4, #0
 8006eb4:	dcf4      	bgt.n	8006ea0 <__ieee754_powf+0x118>
 8006eb6:	2000      	movs	r0, #0
 8006eb8:	b007      	add	sp, #28
 8006eba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ebe:	f000 bb28 	b.w	8007512 <__math_uflowf>
 8006ec2:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8006ec6:	f7f9 fb9b 	bl	8000600 <__aeabi_fsub>
 8006eca:	493b      	ldr	r1, [pc, #236]	@ (8006fb8 <__ieee754_powf+0x230>)
 8006ecc:	4606      	mov	r6, r0
 8006ece:	f7f9 fca1 	bl	8000814 <__aeabi_fmul>
 8006ed2:	493a      	ldr	r1, [pc, #232]	@ (8006fbc <__ieee754_powf+0x234>)
 8006ed4:	4680      	mov	r8, r0
 8006ed6:	4630      	mov	r0, r6
 8006ed8:	f7f9 fc9c 	bl	8000814 <__aeabi_fmul>
 8006edc:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 8006ee0:	4681      	mov	r9, r0
 8006ee2:	4630      	mov	r0, r6
 8006ee4:	f7f9 fc96 	bl	8000814 <__aeabi_fmul>
 8006ee8:	4601      	mov	r1, r0
 8006eea:	4835      	ldr	r0, [pc, #212]	@ (8006fc0 <__ieee754_powf+0x238>)
 8006eec:	f7f9 fb88 	bl	8000600 <__aeabi_fsub>
 8006ef0:	4631      	mov	r1, r6
 8006ef2:	f7f9 fc8f 	bl	8000814 <__aeabi_fmul>
 8006ef6:	4601      	mov	r1, r0
 8006ef8:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 8006efc:	f7f9 fb80 	bl	8000600 <__aeabi_fsub>
 8006f00:	4631      	mov	r1, r6
 8006f02:	4682      	mov	sl, r0
 8006f04:	4630      	mov	r0, r6
 8006f06:	f7f9 fc85 	bl	8000814 <__aeabi_fmul>
 8006f0a:	4601      	mov	r1, r0
 8006f0c:	4650      	mov	r0, sl
 8006f0e:	f7f9 fc81 	bl	8000814 <__aeabi_fmul>
 8006f12:	492c      	ldr	r1, [pc, #176]	@ (8006fc4 <__ieee754_powf+0x23c>)
 8006f14:	f7f9 fc7e 	bl	8000814 <__aeabi_fmul>
 8006f18:	4601      	mov	r1, r0
 8006f1a:	4648      	mov	r0, r9
 8006f1c:	f7f9 fb70 	bl	8000600 <__aeabi_fsub>
 8006f20:	4601      	mov	r1, r0
 8006f22:	4606      	mov	r6, r0
 8006f24:	4640      	mov	r0, r8
 8006f26:	f7f9 fb6d 	bl	8000604 <__addsf3>
 8006f2a:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 8006f2e:	f02b 0b0f 	bic.w	fp, fp, #15
 8006f32:	4641      	mov	r1, r8
 8006f34:	4658      	mov	r0, fp
 8006f36:	f7f9 fb63 	bl	8000600 <__aeabi_fsub>
 8006f3a:	4601      	mov	r1, r0
 8006f3c:	4630      	mov	r0, r6
 8006f3e:	f7f9 fb5f 	bl	8000600 <__aeabi_fsub>
 8006f42:	9b03      	ldr	r3, [sp, #12]
 8006f44:	3d01      	subs	r5, #1
 8006f46:	f36f 040b 	bfc	r4, #0, #12
 8006f4a:	431d      	orrs	r5, r3
 8006f4c:	4606      	mov	r6, r0
 8006f4e:	4621      	mov	r1, r4
 8006f50:	4638      	mov	r0, r7
 8006f52:	bf0c      	ite	eq
 8006f54:	4d1c      	ldreq	r5, [pc, #112]	@ (8006fc8 <__ieee754_powf+0x240>)
 8006f56:	f04f 557e 	movne.w	r5, #1065353216	@ 0x3f800000
 8006f5a:	f7f9 fb51 	bl	8000600 <__aeabi_fsub>
 8006f5e:	4659      	mov	r1, fp
 8006f60:	f7f9 fc58 	bl	8000814 <__aeabi_fmul>
 8006f64:	4639      	mov	r1, r7
 8006f66:	4680      	mov	r8, r0
 8006f68:	4630      	mov	r0, r6
 8006f6a:	f7f9 fc53 	bl	8000814 <__aeabi_fmul>
 8006f6e:	4601      	mov	r1, r0
 8006f70:	4640      	mov	r0, r8
 8006f72:	f7f9 fb47 	bl	8000604 <__addsf3>
 8006f76:	4621      	mov	r1, r4
 8006f78:	4606      	mov	r6, r0
 8006f7a:	4658      	mov	r0, fp
 8006f7c:	f7f9 fc4a 	bl	8000814 <__aeabi_fmul>
 8006f80:	4601      	mov	r1, r0
 8006f82:	4607      	mov	r7, r0
 8006f84:	4630      	mov	r0, r6
 8006f86:	f7f9 fb3d 	bl	8000604 <__addsf3>
 8006f8a:	2800      	cmp	r0, #0
 8006f8c:	4604      	mov	r4, r0
 8006f8e:	4680      	mov	r8, r0
 8006f90:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8006f94:	f340 813f 	ble.w	8007216 <__ieee754_powf+0x48e>
 8006f98:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8006f9c:	f240 8128 	bls.w	80071f0 <__ieee754_powf+0x468>
 8006fa0:	2100      	movs	r1, #0
 8006fa2:	4628      	mov	r0, r5
 8006fa4:	f7f9 fdd4 	bl	8000b50 <__aeabi_fcmplt>
 8006fa8:	3800      	subs	r0, #0
 8006faa:	bf18      	it	ne
 8006fac:	2001      	movne	r0, #1
 8006fae:	e778      	b.n	8006ea2 <__ieee754_powf+0x11a>
 8006fb0:	3f7ffff3 	.word	0x3f7ffff3
 8006fb4:	3f800007 	.word	0x3f800007
 8006fb8:	3fb8aa00 	.word	0x3fb8aa00
 8006fbc:	36eca570 	.word	0x36eca570
 8006fc0:	3eaaaaab 	.word	0x3eaaaaab
 8006fc4:	3fb8aa3b 	.word	0x3fb8aa3b
 8006fc8:	bf800000 	.word	0xbf800000
 8006fcc:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8006fd0:	f040 810a 	bne.w	80071e8 <__ieee754_powf+0x460>
 8006fd4:	f04f 4197 	mov.w	r1, #1266679808	@ 0x4b800000
 8006fd8:	f7f9 fc1c 	bl	8000814 <__aeabi_fmul>
 8006fdc:	f06f 0217 	mvn.w	r2, #23
 8006fe0:	4682      	mov	sl, r0
 8006fe2:	ea4f 53ea 	mov.w	r3, sl, asr #23
 8006fe6:	3b7f      	subs	r3, #127	@ 0x7f
 8006fe8:	441a      	add	r2, r3
 8006fea:	4b95      	ldr	r3, [pc, #596]	@ (8007240 <__ieee754_powf+0x4b8>)
 8006fec:	f3ca 0a16 	ubfx	sl, sl, #0, #23
 8006ff0:	459a      	cmp	sl, r3
 8006ff2:	f04a 567e 	orr.w	r6, sl, #1065353216	@ 0x3f800000
 8006ff6:	dd06      	ble.n	8007006 <__ieee754_powf+0x27e>
 8006ff8:	4b92      	ldr	r3, [pc, #584]	@ (8007244 <__ieee754_powf+0x4bc>)
 8006ffa:	459a      	cmp	sl, r3
 8006ffc:	f340 80f6 	ble.w	80071ec <__ieee754_powf+0x464>
 8007000:	3201      	adds	r2, #1
 8007002:	f5a6 0600 	sub.w	r6, r6, #8388608	@ 0x800000
 8007006:	2300      	movs	r3, #0
 8007008:	9301      	str	r3, [sp, #4]
 800700a:	9205      	str	r2, [sp, #20]
 800700c:	4b8e      	ldr	r3, [pc, #568]	@ (8007248 <__ieee754_powf+0x4c0>)
 800700e:	9a01      	ldr	r2, [sp, #4]
 8007010:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
 8007014:	4630      	mov	r0, r6
 8007016:	4659      	mov	r1, fp
 8007018:	f7f9 faf2 	bl	8000600 <__aeabi_fsub>
 800701c:	4631      	mov	r1, r6
 800701e:	4681      	mov	r9, r0
 8007020:	4658      	mov	r0, fp
 8007022:	f7f9 faef 	bl	8000604 <__addsf3>
 8007026:	4601      	mov	r1, r0
 8007028:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800702c:	f7f9 fca6 	bl	800097c <__aeabi_fdiv>
 8007030:	4601      	mov	r1, r0
 8007032:	9004      	str	r0, [sp, #16]
 8007034:	4648      	mov	r0, r9
 8007036:	f7f9 fbed 	bl	8000814 <__aeabi_fmul>
 800703a:	9002      	str	r0, [sp, #8]
 800703c:	9b02      	ldr	r3, [sp, #8]
 800703e:	46b2      	mov	sl, r6
 8007040:	f36f 030b 	bfc	r3, #0, #12
 8007044:	1076      	asrs	r6, r6, #1
 8007046:	4698      	mov	r8, r3
 8007048:	f046 5600 	orr.w	r6, r6, #536870912	@ 0x20000000
 800704c:	9b01      	ldr	r3, [sp, #4]
 800704e:	f506 2680 	add.w	r6, r6, #262144	@ 0x40000
 8007052:	eb06 5643 	add.w	r6, r6, r3, lsl #21
 8007056:	4631      	mov	r1, r6
 8007058:	4640      	mov	r0, r8
 800705a:	f7f9 fbdb 	bl	8000814 <__aeabi_fmul>
 800705e:	4601      	mov	r1, r0
 8007060:	4648      	mov	r0, r9
 8007062:	f7f9 facd 	bl	8000600 <__aeabi_fsub>
 8007066:	4659      	mov	r1, fp
 8007068:	4681      	mov	r9, r0
 800706a:	4630      	mov	r0, r6
 800706c:	f7f9 fac8 	bl	8000600 <__aeabi_fsub>
 8007070:	4601      	mov	r1, r0
 8007072:	4650      	mov	r0, sl
 8007074:	f7f9 fac4 	bl	8000600 <__aeabi_fsub>
 8007078:	4641      	mov	r1, r8
 800707a:	f7f9 fbcb 	bl	8000814 <__aeabi_fmul>
 800707e:	4601      	mov	r1, r0
 8007080:	4648      	mov	r0, r9
 8007082:	f7f9 fabd 	bl	8000600 <__aeabi_fsub>
 8007086:	9b04      	ldr	r3, [sp, #16]
 8007088:	4619      	mov	r1, r3
 800708a:	f7f9 fbc3 	bl	8000814 <__aeabi_fmul>
 800708e:	9902      	ldr	r1, [sp, #8]
 8007090:	4683      	mov	fp, r0
 8007092:	4608      	mov	r0, r1
 8007094:	f7f9 fbbe 	bl	8000814 <__aeabi_fmul>
 8007098:	496c      	ldr	r1, [pc, #432]	@ (800724c <__ieee754_powf+0x4c4>)
 800709a:	4606      	mov	r6, r0
 800709c:	f7f9 fbba 	bl	8000814 <__aeabi_fmul>
 80070a0:	496b      	ldr	r1, [pc, #428]	@ (8007250 <__ieee754_powf+0x4c8>)
 80070a2:	f7f9 faaf 	bl	8000604 <__addsf3>
 80070a6:	4631      	mov	r1, r6
 80070a8:	f7f9 fbb4 	bl	8000814 <__aeabi_fmul>
 80070ac:	4969      	ldr	r1, [pc, #420]	@ (8007254 <__ieee754_powf+0x4cc>)
 80070ae:	f7f9 faa9 	bl	8000604 <__addsf3>
 80070b2:	4631      	mov	r1, r6
 80070b4:	f7f9 fbae 	bl	8000814 <__aeabi_fmul>
 80070b8:	4967      	ldr	r1, [pc, #412]	@ (8007258 <__ieee754_powf+0x4d0>)
 80070ba:	f7f9 faa3 	bl	8000604 <__addsf3>
 80070be:	4631      	mov	r1, r6
 80070c0:	f7f9 fba8 	bl	8000814 <__aeabi_fmul>
 80070c4:	4965      	ldr	r1, [pc, #404]	@ (800725c <__ieee754_powf+0x4d4>)
 80070c6:	f7f9 fa9d 	bl	8000604 <__addsf3>
 80070ca:	4631      	mov	r1, r6
 80070cc:	f7f9 fba2 	bl	8000814 <__aeabi_fmul>
 80070d0:	4963      	ldr	r1, [pc, #396]	@ (8007260 <__ieee754_powf+0x4d8>)
 80070d2:	f7f9 fa97 	bl	8000604 <__addsf3>
 80070d6:	4631      	mov	r1, r6
 80070d8:	4681      	mov	r9, r0
 80070da:	4630      	mov	r0, r6
 80070dc:	f7f9 fb9a 	bl	8000814 <__aeabi_fmul>
 80070e0:	4601      	mov	r1, r0
 80070e2:	4648      	mov	r0, r9
 80070e4:	f7f9 fb96 	bl	8000814 <__aeabi_fmul>
 80070e8:	4641      	mov	r1, r8
 80070ea:	4606      	mov	r6, r0
 80070ec:	9802      	ldr	r0, [sp, #8]
 80070ee:	f7f9 fa89 	bl	8000604 <__addsf3>
 80070f2:	4659      	mov	r1, fp
 80070f4:	f7f9 fb8e 	bl	8000814 <__aeabi_fmul>
 80070f8:	4631      	mov	r1, r6
 80070fa:	f7f9 fa83 	bl	8000604 <__addsf3>
 80070fe:	4641      	mov	r1, r8
 8007100:	4681      	mov	r9, r0
 8007102:	4640      	mov	r0, r8
 8007104:	f7f9 fb86 	bl	8000814 <__aeabi_fmul>
 8007108:	4956      	ldr	r1, [pc, #344]	@ (8007264 <__ieee754_powf+0x4dc>)
 800710a:	4682      	mov	sl, r0
 800710c:	f7f9 fa7a 	bl	8000604 <__addsf3>
 8007110:	4649      	mov	r1, r9
 8007112:	f7f9 fa77 	bl	8000604 <__addsf3>
 8007116:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 800711a:	f026 060f 	bic.w	r6, r6, #15
 800711e:	4631      	mov	r1, r6
 8007120:	4640      	mov	r0, r8
 8007122:	f7f9 fb77 	bl	8000814 <__aeabi_fmul>
 8007126:	494f      	ldr	r1, [pc, #316]	@ (8007264 <__ieee754_powf+0x4dc>)
 8007128:	4680      	mov	r8, r0
 800712a:	4630      	mov	r0, r6
 800712c:	f7f9 fa68 	bl	8000600 <__aeabi_fsub>
 8007130:	4651      	mov	r1, sl
 8007132:	f7f9 fa65 	bl	8000600 <__aeabi_fsub>
 8007136:	4601      	mov	r1, r0
 8007138:	4648      	mov	r0, r9
 800713a:	f7f9 fa61 	bl	8000600 <__aeabi_fsub>
 800713e:	9902      	ldr	r1, [sp, #8]
 8007140:	f7f9 fb68 	bl	8000814 <__aeabi_fmul>
 8007144:	4631      	mov	r1, r6
 8007146:	4681      	mov	r9, r0
 8007148:	4658      	mov	r0, fp
 800714a:	f7f9 fb63 	bl	8000814 <__aeabi_fmul>
 800714e:	4601      	mov	r1, r0
 8007150:	4648      	mov	r0, r9
 8007152:	f7f9 fa57 	bl	8000604 <__addsf3>
 8007156:	4682      	mov	sl, r0
 8007158:	4601      	mov	r1, r0
 800715a:	4640      	mov	r0, r8
 800715c:	f7f9 fa52 	bl	8000604 <__addsf3>
 8007160:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8007164:	f026 060f 	bic.w	r6, r6, #15
 8007168:	493f      	ldr	r1, [pc, #252]	@ (8007268 <__ieee754_powf+0x4e0>)
 800716a:	4630      	mov	r0, r6
 800716c:	f7f9 fb52 	bl	8000814 <__aeabi_fmul>
 8007170:	4641      	mov	r1, r8
 8007172:	4681      	mov	r9, r0
 8007174:	4630      	mov	r0, r6
 8007176:	f7f9 fa43 	bl	8000600 <__aeabi_fsub>
 800717a:	4601      	mov	r1, r0
 800717c:	4650      	mov	r0, sl
 800717e:	f7f9 fa3f 	bl	8000600 <__aeabi_fsub>
 8007182:	493a      	ldr	r1, [pc, #232]	@ (800726c <__ieee754_powf+0x4e4>)
 8007184:	f7f9 fb46 	bl	8000814 <__aeabi_fmul>
 8007188:	4939      	ldr	r1, [pc, #228]	@ (8007270 <__ieee754_powf+0x4e8>)
 800718a:	4680      	mov	r8, r0
 800718c:	4630      	mov	r0, r6
 800718e:	f7f9 fb41 	bl	8000814 <__aeabi_fmul>
 8007192:	4601      	mov	r1, r0
 8007194:	4640      	mov	r0, r8
 8007196:	f7f9 fa35 	bl	8000604 <__addsf3>
 800719a:	4b36      	ldr	r3, [pc, #216]	@ (8007274 <__ieee754_powf+0x4ec>)
 800719c:	9a01      	ldr	r2, [sp, #4]
 800719e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80071a2:	f7f9 fa2f 	bl	8000604 <__addsf3>
 80071a6:	9a05      	ldr	r2, [sp, #20]
 80071a8:	4606      	mov	r6, r0
 80071aa:	4610      	mov	r0, r2
 80071ac:	f7f9 fade 	bl	800076c <__aeabi_i2f>
 80071b0:	4b31      	ldr	r3, [pc, #196]	@ (8007278 <__ieee754_powf+0x4f0>)
 80071b2:	9a01      	ldr	r2, [sp, #4]
 80071b4:	f853 a022 	ldr.w	sl, [r3, r2, lsl #2]
 80071b8:	4680      	mov	r8, r0
 80071ba:	4631      	mov	r1, r6
 80071bc:	4648      	mov	r0, r9
 80071be:	f7f9 fa21 	bl	8000604 <__addsf3>
 80071c2:	4651      	mov	r1, sl
 80071c4:	f7f9 fa1e 	bl	8000604 <__addsf3>
 80071c8:	4641      	mov	r1, r8
 80071ca:	f7f9 fa1b 	bl	8000604 <__addsf3>
 80071ce:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 80071d2:	f02b 0b0f 	bic.w	fp, fp, #15
 80071d6:	4641      	mov	r1, r8
 80071d8:	4658      	mov	r0, fp
 80071da:	f7f9 fa11 	bl	8000600 <__aeabi_fsub>
 80071de:	4651      	mov	r1, sl
 80071e0:	f7f9 fa0e 	bl	8000600 <__aeabi_fsub>
 80071e4:	4649      	mov	r1, r9
 80071e6:	e6a6      	b.n	8006f36 <__ieee754_powf+0x1ae>
 80071e8:	2200      	movs	r2, #0
 80071ea:	e6fa      	b.n	8006fe2 <__ieee754_powf+0x25a>
 80071ec:	2301      	movs	r3, #1
 80071ee:	e70b      	b.n	8007008 <__ieee754_powf+0x280>
 80071f0:	d148      	bne.n	8007284 <__ieee754_powf+0x4fc>
 80071f2:	4922      	ldr	r1, [pc, #136]	@ (800727c <__ieee754_powf+0x4f4>)
 80071f4:	4630      	mov	r0, r6
 80071f6:	f7f9 fa05 	bl	8000604 <__addsf3>
 80071fa:	4639      	mov	r1, r7
 80071fc:	4681      	mov	r9, r0
 80071fe:	4620      	mov	r0, r4
 8007200:	f7f9 f9fe 	bl	8000600 <__aeabi_fsub>
 8007204:	4601      	mov	r1, r0
 8007206:	4648      	mov	r0, r9
 8007208:	f7f9 fcc0 	bl	8000b8c <__aeabi_fcmpgt>
 800720c:	2800      	cmp	r0, #0
 800720e:	f47f aec7 	bne.w	8006fa0 <__ieee754_powf+0x218>
 8007212:	2386      	movs	r3, #134	@ 0x86
 8007214:	e03b      	b.n	800728e <__ieee754_powf+0x506>
 8007216:	4a1a      	ldr	r2, [pc, #104]	@ (8007280 <__ieee754_powf+0x4f8>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d907      	bls.n	800722c <__ieee754_powf+0x4a4>
 800721c:	2100      	movs	r1, #0
 800721e:	4628      	mov	r0, r5
 8007220:	f7f9 fc96 	bl	8000b50 <__aeabi_fcmplt>
 8007224:	3800      	subs	r0, #0
 8007226:	bf18      	it	ne
 8007228:	2001      	movne	r0, #1
 800722a:	e645      	b.n	8006eb8 <__ieee754_powf+0x130>
 800722c:	d12a      	bne.n	8007284 <__ieee754_powf+0x4fc>
 800722e:	4639      	mov	r1, r7
 8007230:	f7f9 f9e6 	bl	8000600 <__aeabi_fsub>
 8007234:	4631      	mov	r1, r6
 8007236:	f7f9 fc9f 	bl	8000b78 <__aeabi_fcmpge>
 800723a:	2800      	cmp	r0, #0
 800723c:	d0e9      	beq.n	8007212 <__ieee754_powf+0x48a>
 800723e:	e7ed      	b.n	800721c <__ieee754_powf+0x494>
 8007240:	001cc471 	.word	0x001cc471
 8007244:	005db3d6 	.word	0x005db3d6
 8007248:	0800778c 	.word	0x0800778c
 800724c:	3e53f142 	.word	0x3e53f142
 8007250:	3e6c3255 	.word	0x3e6c3255
 8007254:	3e8ba305 	.word	0x3e8ba305
 8007258:	3eaaaaab 	.word	0x3eaaaaab
 800725c:	3edb6db7 	.word	0x3edb6db7
 8007260:	3f19999a 	.word	0x3f19999a
 8007264:	40400000 	.word	0x40400000
 8007268:	3f763800 	.word	0x3f763800
 800726c:	3f76384f 	.word	0x3f76384f
 8007270:	369dc3a0 	.word	0x369dc3a0
 8007274:	0800777c 	.word	0x0800777c
 8007278:	08007784 	.word	0x08007784
 800727c:	3338aa3c 	.word	0x3338aa3c
 8007280:	43160000 	.word	0x43160000
 8007284:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8007288:	f240 809b 	bls.w	80073c2 <__ieee754_powf+0x63a>
 800728c:	15db      	asrs	r3, r3, #23
 800728e:	3b7e      	subs	r3, #126	@ 0x7e
 8007290:	f44f 0400 	mov.w	r4, #8388608	@ 0x800000
 8007294:	411c      	asrs	r4, r3
 8007296:	4444      	add	r4, r8
 8007298:	f3c4 53c7 	ubfx	r3, r4, #23, #8
 800729c:	4961      	ldr	r1, [pc, #388]	@ (8007424 <__ieee754_powf+0x69c>)
 800729e:	3b7f      	subs	r3, #127	@ 0x7f
 80072a0:	4119      	asrs	r1, r3
 80072a2:	4021      	ands	r1, r4
 80072a4:	f3c4 0416 	ubfx	r4, r4, #0, #23
 80072a8:	f1c3 0317 	rsb	r3, r3, #23
 80072ac:	f444 0400 	orr.w	r4, r4, #8388608	@ 0x800000
 80072b0:	411c      	asrs	r4, r3
 80072b2:	f1b8 0f00 	cmp.w	r8, #0
 80072b6:	4638      	mov	r0, r7
 80072b8:	bfb8      	it	lt
 80072ba:	4264      	neglt	r4, r4
 80072bc:	f7f9 f9a0 	bl	8000600 <__aeabi_fsub>
 80072c0:	4607      	mov	r7, r0
 80072c2:	4631      	mov	r1, r6
 80072c4:	4638      	mov	r0, r7
 80072c6:	f7f9 f99d 	bl	8000604 <__addsf3>
 80072ca:	f420 687f 	bic.w	r8, r0, #4080	@ 0xff0
 80072ce:	f028 080f 	bic.w	r8, r8, #15
 80072d2:	4955      	ldr	r1, [pc, #340]	@ (8007428 <__ieee754_powf+0x6a0>)
 80072d4:	4640      	mov	r0, r8
 80072d6:	f7f9 fa9d 	bl	8000814 <__aeabi_fmul>
 80072da:	4639      	mov	r1, r7
 80072dc:	4681      	mov	r9, r0
 80072de:	4640      	mov	r0, r8
 80072e0:	f7f9 f98e 	bl	8000600 <__aeabi_fsub>
 80072e4:	4601      	mov	r1, r0
 80072e6:	4630      	mov	r0, r6
 80072e8:	f7f9 f98a 	bl	8000600 <__aeabi_fsub>
 80072ec:	494f      	ldr	r1, [pc, #316]	@ (800742c <__ieee754_powf+0x6a4>)
 80072ee:	f7f9 fa91 	bl	8000814 <__aeabi_fmul>
 80072f2:	494f      	ldr	r1, [pc, #316]	@ (8007430 <__ieee754_powf+0x6a8>)
 80072f4:	4606      	mov	r6, r0
 80072f6:	4640      	mov	r0, r8
 80072f8:	f7f9 fa8c 	bl	8000814 <__aeabi_fmul>
 80072fc:	4601      	mov	r1, r0
 80072fe:	4630      	mov	r0, r6
 8007300:	f7f9 f980 	bl	8000604 <__addsf3>
 8007304:	4607      	mov	r7, r0
 8007306:	4601      	mov	r1, r0
 8007308:	4648      	mov	r0, r9
 800730a:	f7f9 f97b 	bl	8000604 <__addsf3>
 800730e:	4649      	mov	r1, r9
 8007310:	4606      	mov	r6, r0
 8007312:	f7f9 f975 	bl	8000600 <__aeabi_fsub>
 8007316:	4601      	mov	r1, r0
 8007318:	4638      	mov	r0, r7
 800731a:	f7f9 f971 	bl	8000600 <__aeabi_fsub>
 800731e:	4631      	mov	r1, r6
 8007320:	4680      	mov	r8, r0
 8007322:	4630      	mov	r0, r6
 8007324:	f7f9 fa76 	bl	8000814 <__aeabi_fmul>
 8007328:	4942      	ldr	r1, [pc, #264]	@ (8007434 <__ieee754_powf+0x6ac>)
 800732a:	4607      	mov	r7, r0
 800732c:	f7f9 fa72 	bl	8000814 <__aeabi_fmul>
 8007330:	4941      	ldr	r1, [pc, #260]	@ (8007438 <__ieee754_powf+0x6b0>)
 8007332:	f7f9 f965 	bl	8000600 <__aeabi_fsub>
 8007336:	4639      	mov	r1, r7
 8007338:	f7f9 fa6c 	bl	8000814 <__aeabi_fmul>
 800733c:	493f      	ldr	r1, [pc, #252]	@ (800743c <__ieee754_powf+0x6b4>)
 800733e:	f7f9 f961 	bl	8000604 <__addsf3>
 8007342:	4639      	mov	r1, r7
 8007344:	f7f9 fa66 	bl	8000814 <__aeabi_fmul>
 8007348:	493d      	ldr	r1, [pc, #244]	@ (8007440 <__ieee754_powf+0x6b8>)
 800734a:	f7f9 f959 	bl	8000600 <__aeabi_fsub>
 800734e:	4639      	mov	r1, r7
 8007350:	f7f9 fa60 	bl	8000814 <__aeabi_fmul>
 8007354:	493b      	ldr	r1, [pc, #236]	@ (8007444 <__ieee754_powf+0x6bc>)
 8007356:	f7f9 f955 	bl	8000604 <__addsf3>
 800735a:	4639      	mov	r1, r7
 800735c:	f7f9 fa5a 	bl	8000814 <__aeabi_fmul>
 8007360:	4601      	mov	r1, r0
 8007362:	4630      	mov	r0, r6
 8007364:	f7f9 f94c 	bl	8000600 <__aeabi_fsub>
 8007368:	4607      	mov	r7, r0
 800736a:	4601      	mov	r1, r0
 800736c:	4630      	mov	r0, r6
 800736e:	f7f9 fa51 	bl	8000814 <__aeabi_fmul>
 8007372:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8007376:	4681      	mov	r9, r0
 8007378:	4638      	mov	r0, r7
 800737a:	f7f9 f941 	bl	8000600 <__aeabi_fsub>
 800737e:	4601      	mov	r1, r0
 8007380:	4648      	mov	r0, r9
 8007382:	f7f9 fafb 	bl	800097c <__aeabi_fdiv>
 8007386:	4641      	mov	r1, r8
 8007388:	4607      	mov	r7, r0
 800738a:	4630      	mov	r0, r6
 800738c:	f7f9 fa42 	bl	8000814 <__aeabi_fmul>
 8007390:	4641      	mov	r1, r8
 8007392:	f7f9 f937 	bl	8000604 <__addsf3>
 8007396:	4601      	mov	r1, r0
 8007398:	4638      	mov	r0, r7
 800739a:	f7f9 f931 	bl	8000600 <__aeabi_fsub>
 800739e:	4631      	mov	r1, r6
 80073a0:	f7f9 f92e 	bl	8000600 <__aeabi_fsub>
 80073a4:	4601      	mov	r1, r0
 80073a6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80073aa:	f7f9 f929 	bl	8000600 <__aeabi_fsub>
 80073ae:	eb00 53c4 	add.w	r3, r0, r4, lsl #23
 80073b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80073b6:	da06      	bge.n	80073c6 <__ieee754_powf+0x63e>
 80073b8:	4621      	mov	r1, r4
 80073ba:	f000 f849 	bl	8007450 <scalbnf>
 80073be:	4629      	mov	r1, r5
 80073c0:	e549      	b.n	8006e56 <__ieee754_powf+0xce>
 80073c2:	2400      	movs	r4, #0
 80073c4:	e77d      	b.n	80072c2 <__ieee754_powf+0x53a>
 80073c6:	4618      	mov	r0, r3
 80073c8:	e7f9      	b.n	80073be <__ieee754_powf+0x636>
 80073ca:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80073ce:	e536      	b.n	8006e3e <__ieee754_powf+0xb6>
 80073d0:	4639      	mov	r1, r7
 80073d2:	e534      	b.n	8006e3e <__ieee754_powf+0xb6>
 80073d4:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 80073d8:	f43f ad23 	beq.w	8006e22 <__ieee754_powf+0x9a>
 80073dc:	2502      	movs	r5, #2
 80073de:	4648      	mov	r0, r9
 80073e0:	f000 f832 	bl	8007448 <fabsf>
 80073e4:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 80073e8:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 80073ec:	46c2      	mov	sl, r8
 80073ee:	4601      	mov	r1, r0
 80073f0:	d003      	beq.n	80073fa <__ieee754_powf+0x672>
 80073f2:	f1b8 0f00 	cmp.w	r8, #0
 80073f6:	f47f ad43 	bne.w	8006e80 <__ieee754_powf+0xf8>
 80073fa:	2c00      	cmp	r4, #0
 80073fc:	da04      	bge.n	8007408 <__ieee754_powf+0x680>
 80073fe:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8007402:	f7f9 fabb 	bl	800097c <__aeabi_fdiv>
 8007406:	4601      	mov	r1, r0
 8007408:	2e00      	cmp	r6, #0
 800740a:	f6bf ad18 	bge.w	8006e3e <__ieee754_powf+0xb6>
 800740e:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8007412:	ea58 0805 	orrs.w	r8, r8, r5
 8007416:	f47f ad2e 	bne.w	8006e76 <__ieee754_powf+0xee>
 800741a:	4608      	mov	r0, r1
 800741c:	f7f9 f8f0 	bl	8000600 <__aeabi_fsub>
 8007420:	4601      	mov	r1, r0
 8007422:	e4f8      	b.n	8006e16 <__ieee754_powf+0x8e>
 8007424:	ff800000 	.word	0xff800000
 8007428:	3f317200 	.word	0x3f317200
 800742c:	3f317218 	.word	0x3f317218
 8007430:	35bfbe8c 	.word	0x35bfbe8c
 8007434:	3331bb4c 	.word	0x3331bb4c
 8007438:	35ddea0e 	.word	0x35ddea0e
 800743c:	388ab355 	.word	0x388ab355
 8007440:	3b360b61 	.word	0x3b360b61
 8007444:	3e2aaaab 	.word	0x3e2aaaab

08007448 <fabsf>:
 8007448:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800744c:	4770      	bx	lr
	...

08007450 <scalbnf>:
 8007450:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8007454:	b538      	push	{r3, r4, r5, lr}
 8007456:	4603      	mov	r3, r0
 8007458:	460d      	mov	r5, r1
 800745a:	4604      	mov	r4, r0
 800745c:	d02e      	beq.n	80074bc <scalbnf+0x6c>
 800745e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8007462:	d304      	bcc.n	800746e <scalbnf+0x1e>
 8007464:	4601      	mov	r1, r0
 8007466:	f7f9 f8cd 	bl	8000604 <__addsf3>
 800746a:	4603      	mov	r3, r0
 800746c:	e026      	b.n	80074bc <scalbnf+0x6c>
 800746e:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 8007472:	d118      	bne.n	80074a6 <scalbnf+0x56>
 8007474:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8007478:	f7f9 f9cc 	bl	8000814 <__aeabi_fmul>
 800747c:	4a17      	ldr	r2, [pc, #92]	@ (80074dc <scalbnf+0x8c>)
 800747e:	4295      	cmp	r5, r2
 8007480:	4603      	mov	r3, r0
 8007482:	db0c      	blt.n	800749e <scalbnf+0x4e>
 8007484:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8007488:	4604      	mov	r4, r0
 800748a:	3a19      	subs	r2, #25
 800748c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8007490:	428d      	cmp	r5, r1
 8007492:	dd0a      	ble.n	80074aa <scalbnf+0x5a>
 8007494:	4912      	ldr	r1, [pc, #72]	@ (80074e0 <scalbnf+0x90>)
 8007496:	4618      	mov	r0, r3
 8007498:	f361 001e 	bfi	r0, r1, #0, #31
 800749c:	e000      	b.n	80074a0 <scalbnf+0x50>
 800749e:	4911      	ldr	r1, [pc, #68]	@ (80074e4 <scalbnf+0x94>)
 80074a0:	f7f9 f9b8 	bl	8000814 <__aeabi_fmul>
 80074a4:	e7e1      	b.n	800746a <scalbnf+0x1a>
 80074a6:	0dd2      	lsrs	r2, r2, #23
 80074a8:	e7f0      	b.n	800748c <scalbnf+0x3c>
 80074aa:	1951      	adds	r1, r2, r5
 80074ac:	29fe      	cmp	r1, #254	@ 0xfe
 80074ae:	dcf1      	bgt.n	8007494 <scalbnf+0x44>
 80074b0:	2900      	cmp	r1, #0
 80074b2:	dd05      	ble.n	80074c0 <scalbnf+0x70>
 80074b4:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 80074b8:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 80074bc:	4618      	mov	r0, r3
 80074be:	bd38      	pop	{r3, r4, r5, pc}
 80074c0:	f111 0f16 	cmn.w	r1, #22
 80074c4:	da01      	bge.n	80074ca <scalbnf+0x7a>
 80074c6:	4907      	ldr	r1, [pc, #28]	@ (80074e4 <scalbnf+0x94>)
 80074c8:	e7e5      	b.n	8007496 <scalbnf+0x46>
 80074ca:	f101 0019 	add.w	r0, r1, #25
 80074ce:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 80074d2:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 80074d6:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 80074da:	e7e1      	b.n	80074a0 <scalbnf+0x50>
 80074dc:	ffff3cb0 	.word	0xffff3cb0
 80074e0:	7149f2ca 	.word	0x7149f2ca
 80074e4:	0da24260 	.word	0x0da24260

080074e8 <with_errnof>:
 80074e8:	b538      	push	{r3, r4, r5, lr}
 80074ea:	4604      	mov	r4, r0
 80074ec:	460d      	mov	r5, r1
 80074ee:	f7fe ff53 	bl	8006398 <__errno>
 80074f2:	6005      	str	r5, [r0, #0]
 80074f4:	4620      	mov	r0, r4
 80074f6:	bd38      	pop	{r3, r4, r5, pc}

080074f8 <xflowf>:
 80074f8:	b508      	push	{r3, lr}
 80074fa:	b140      	cbz	r0, 800750e <xflowf+0x16>
 80074fc:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 8007500:	f7f9 f988 	bl	8000814 <__aeabi_fmul>
 8007504:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007508:	2122      	movs	r1, #34	@ 0x22
 800750a:	f7ff bfed 	b.w	80074e8 <with_errnof>
 800750e:	4608      	mov	r0, r1
 8007510:	e7f6      	b.n	8007500 <xflowf+0x8>

08007512 <__math_uflowf>:
 8007512:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 8007516:	f7ff bfef 	b.w	80074f8 <xflowf>

0800751a <__math_oflowf>:
 800751a:	f04f 41e0 	mov.w	r1, #1879048192	@ 0x70000000
 800751e:	f7ff bfeb 	b.w	80074f8 <xflowf>
	...

08007524 <__ieee754_sqrtf>:
 8007524:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8007528:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800752c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007530:	4603      	mov	r3, r0
 8007532:	4604      	mov	r4, r0
 8007534:	d30a      	bcc.n	800754c <__ieee754_sqrtf+0x28>
 8007536:	4601      	mov	r1, r0
 8007538:	f7f9 f96c 	bl	8000814 <__aeabi_fmul>
 800753c:	4601      	mov	r1, r0
 800753e:	4620      	mov	r0, r4
 8007540:	f7f9 f860 	bl	8000604 <__addsf3>
 8007544:	4604      	mov	r4, r0
 8007546:	4620      	mov	r0, r4
 8007548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800754c:	2a00      	cmp	r2, #0
 800754e:	d0fa      	beq.n	8007546 <__ieee754_sqrtf+0x22>
 8007550:	2800      	cmp	r0, #0
 8007552:	da06      	bge.n	8007562 <__ieee754_sqrtf+0x3e>
 8007554:	4601      	mov	r1, r0
 8007556:	f7f9 f853 	bl	8000600 <__aeabi_fsub>
 800755a:	4601      	mov	r1, r0
 800755c:	f7f9 fa0e 	bl	800097c <__aeabi_fdiv>
 8007560:	e7f0      	b.n	8007544 <__ieee754_sqrtf+0x20>
 8007562:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 8007566:	d03c      	beq.n	80075e2 <__ieee754_sqrtf+0xbe>
 8007568:	15c2      	asrs	r2, r0, #23
 800756a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800756e:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 8007572:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007576:	07d2      	lsls	r2, r2, #31
 8007578:	bf58      	it	pl
 800757a:	005b      	lslpl	r3, r3, #1
 800757c:	2400      	movs	r4, #0
 800757e:	106d      	asrs	r5, r5, #1
 8007580:	005b      	lsls	r3, r3, #1
 8007582:	2019      	movs	r0, #25
 8007584:	4626      	mov	r6, r4
 8007586:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 800758a:	1872      	adds	r2, r6, r1
 800758c:	429a      	cmp	r2, r3
 800758e:	bfdd      	ittte	le
 8007590:	1856      	addle	r6, r2, r1
 8007592:	1864      	addle	r4, r4, r1
 8007594:	1a9a      	suble	r2, r3, r2
 8007596:	461a      	movgt	r2, r3
 8007598:	3801      	subs	r0, #1
 800759a:	ea4f 0342 	mov.w	r3, r2, lsl #1
 800759e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80075a2:	d1f2      	bne.n	800758a <__ieee754_sqrtf+0x66>
 80075a4:	b1ba      	cbz	r2, 80075d6 <__ieee754_sqrtf+0xb2>
 80075a6:	4e15      	ldr	r6, [pc, #84]	@ (80075fc <__ieee754_sqrtf+0xd8>)
 80075a8:	4f15      	ldr	r7, [pc, #84]	@ (8007600 <__ieee754_sqrtf+0xdc>)
 80075aa:	6830      	ldr	r0, [r6, #0]
 80075ac:	6839      	ldr	r1, [r7, #0]
 80075ae:	f8d6 8000 	ldr.w	r8, [r6]
 80075b2:	f7f9 f825 	bl	8000600 <__aeabi_fsub>
 80075b6:	4601      	mov	r1, r0
 80075b8:	4640      	mov	r0, r8
 80075ba:	f7f9 fad3 	bl	8000b64 <__aeabi_fcmple>
 80075be:	b150      	cbz	r0, 80075d6 <__ieee754_sqrtf+0xb2>
 80075c0:	6830      	ldr	r0, [r6, #0]
 80075c2:	6839      	ldr	r1, [r7, #0]
 80075c4:	6836      	ldr	r6, [r6, #0]
 80075c6:	f7f9 f81d 	bl	8000604 <__addsf3>
 80075ca:	4601      	mov	r1, r0
 80075cc:	4630      	mov	r0, r6
 80075ce:	f7f9 fabf 	bl	8000b50 <__aeabi_fcmplt>
 80075d2:	b170      	cbz	r0, 80075f2 <__ieee754_sqrtf+0xce>
 80075d4:	3402      	adds	r4, #2
 80075d6:	1064      	asrs	r4, r4, #1
 80075d8:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 80075dc:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 80075e0:	e7b1      	b.n	8007546 <__ieee754_sqrtf+0x22>
 80075e2:	005b      	lsls	r3, r3, #1
 80075e4:	0218      	lsls	r0, r3, #8
 80075e6:	460a      	mov	r2, r1
 80075e8:	f101 0101 	add.w	r1, r1, #1
 80075ec:	d5f9      	bpl.n	80075e2 <__ieee754_sqrtf+0xbe>
 80075ee:	4252      	negs	r2, r2
 80075f0:	e7bb      	b.n	800756a <__ieee754_sqrtf+0x46>
 80075f2:	3401      	adds	r4, #1
 80075f4:	f024 0401 	bic.w	r4, r4, #1
 80075f8:	e7ed      	b.n	80075d6 <__ieee754_sqrtf+0xb2>
 80075fa:	bf00      	nop
 80075fc:	08007798 	.word	0x08007798
 8007600:	08007794 	.word	0x08007794

08007604 <_init>:
 8007604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007606:	bf00      	nop
 8007608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800760a:	bc08      	pop	{r3}
 800760c:	469e      	mov	lr, r3
 800760e:	4770      	bx	lr

08007610 <_fini>:
 8007610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007612:	bf00      	nop
 8007614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007616:	bc08      	pop	{r3}
 8007618:	469e      	mov	lr, r3
 800761a:	4770      	bx	lr
