$date
	Sat Aug 01 16:00:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tabla_2_SOP $end
$var wire 1 ! a_out1 $end
$var wire 1 " a_out2 $end
$var wire 1 # a_out3 $end
$var wire 1 $ a_out4 $end
$var wire 1 % a_out5 $end
$var wire 1 & n_out1 $end
$var wire 1 ' n_out2 $end
$var wire 1 ( n_out3 $end
$var wire 1 ) o_out1 $end
$var reg 1 * input1 $end
$var reg 1 + input2 $end
$var reg 1 , input3 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
1)
1(
1'
1&
0%
0$
0#
0"
1!
$end
#1
0)
0!
0(
1,
#2
1)
1"
1(
0'
0,
1+
#3
0)
0"
0(
1,
#4
1)
1#
1(
1'
0&
0,
0+
1*
#5
0#
1$
0(
1,
#6
0)
0$
1(
0'
0,
1+
#7
1)
1%
0(
1,
#8
