<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage_test_main_ex.info - gcc/ira.h</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">gcc</a> - ira.h<span style="font-size: 80%;"> (source / <a href="ira.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage_test_main_ex.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-04-27 13:46:28</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">1</td>
            <td class="headerCovTableEntry">1</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
            | Branches:
            <span class="coverLegendCov">+</span> taken
            <span class="coverLegendNoCov">-</span> not taken
            <span class="coverLegendNoCov">#</span> not executed
</td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">8</td>
            <td class="headerCovTableEntry">8</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : /* Communication between the Integrated Register Allocator (IRA) and</a>
<a name="2"><span class="lineNum">       2 </span>                :            :    the rest of the compiler.</a>
<a name="3"><span class="lineNum">       3 </span>                :            :    Copyright (C) 2006-2021 Free Software Foundation, Inc.</a>
<a name="4"><span class="lineNum">       4 </span>                :            :    Contributed by Vladimir Makarov &lt;vmakarov@redhat.com&gt;.</a>
<a name="5"><span class="lineNum">       5 </span>                :            : </a>
<a name="6"><span class="lineNum">       6 </span>                :            : This file is part of GCC.</a>
<a name="7"><span class="lineNum">       7 </span>                :            : </a>
<a name="8"><span class="lineNum">       8 </span>                :            : GCC is free software; you can redistribute it and/or modify it under</a>
<a name="9"><span class="lineNum">       9 </span>                :            : the terms of the GNU General Public License as published by the Free</a>
<a name="10"><span class="lineNum">      10 </span>                :            : Software Foundation; either version 3, or (at your option) any later</a>
<a name="11"><span class="lineNum">      11 </span>                :            : version.</a>
<a name="12"><span class="lineNum">      12 </span>                :            : </a>
<a name="13"><span class="lineNum">      13 </span>                :            : GCC is distributed in the hope that it will be useful, but WITHOUT ANY</a>
<a name="14"><span class="lineNum">      14 </span>                :            : WARRANTY; without even the implied warranty of MERCHANTABILITY or</a>
<a name="15"><span class="lineNum">      15 </span>                :            : FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License</a>
<a name="16"><span class="lineNum">      16 </span>                :            : for more details.</a>
<a name="17"><span class="lineNum">      17 </span>                :            : </a>
<a name="18"><span class="lineNum">      18 </span>                :            : You should have received a copy of the GNU General Public License</a>
<a name="19"><span class="lineNum">      19 </span>                :            : along with GCC; see the file COPYING3.  If not see</a>
<a name="20"><span class="lineNum">      20 </span>                :            : &lt;http://www.gnu.org/licenses/&gt;.  */</a>
<a name="21"><span class="lineNum">      21 </span>                :            : </a>
<a name="22"><span class="lineNum">      22 </span>                :            : #ifndef GCC_IRA_H</a>
<a name="23"><span class="lineNum">      23 </span>                :            : #define GCC_IRA_H</a>
<a name="24"><span class="lineNum">      24 </span>                :            : </a>
<a name="25"><span class="lineNum">      25 </span>                :            : #include &quot;emit-rtl.h&quot;</a>
<a name="26"><span class="lineNum">      26 </span>                :            : </a>
<a name="27"><span class="lineNum">      27 </span>                :            : /* True when we use LRA instead of reload pass for the current</a>
<a name="28"><span class="lineNum">      28 </span>                :            :    function.  */</a>
<a name="29"><span class="lineNum">      29 </span>                :            : extern bool ira_use_lra_p;</a>
<a name="30"><span class="lineNum">      30 </span>                :            : </a>
<a name="31"><span class="lineNum">      31 </span>                :            : /* True if we have allocno conflicts.  It is false for non-optimized</a>
<a name="32"><span class="lineNum">      32 </span>                :            :    mode or when the conflict table is too big.  */</a>
<a name="33"><span class="lineNum">      33 </span>                :            : extern bool ira_conflicts_p;</a>
<a name="34"><span class="lineNum">      34 </span>                :            : </a>
<a name="35"><span class="lineNum">      35 </span>                :            : struct target_ira</a>
<a name="36"><span class="lineNum">      36 </span>                :            : {</a>
<a name="37"><span class="lineNum">      37 </span>                :            :   /* Map: hard register number -&gt; allocno class it belongs to.  If the</a>
<a name="38"><span class="lineNum">      38 </span>                :            :      corresponding class is NO_REGS, the hard register is not available</a>
<a name="39"><span class="lineNum">      39 </span>                :            :      for allocation.  */</a>
<a name="40"><span class="lineNum">      40 </span>                :            :   enum reg_class x_ira_hard_regno_allocno_class[FIRST_PSEUDO_REGISTER];</a>
<a name="41"><span class="lineNum">      41 </span>                :            : </a>
<a name="42"><span class="lineNum">      42 </span>                :            :   /* Number of allocno classes.  Allocno classes are register classes</a>
<a name="43"><span class="lineNum">      43 </span>                :            :      which can be used for allocations of allocnos.  */</a>
<a name="44"><span class="lineNum">      44 </span>                :            :   int x_ira_allocno_classes_num;</a>
<a name="45"><span class="lineNum">      45 </span>                :            : </a>
<a name="46"><span class="lineNum">      46 </span>                :            :   /* The array containing allocno classes.  Only first</a>
<a name="47"><span class="lineNum">      47 </span>                :            :      IRA_ALLOCNO_CLASSES_NUM elements are used for this.  */</a>
<a name="48"><span class="lineNum">      48 </span>                :            :   enum reg_class x_ira_allocno_classes[N_REG_CLASSES];</a>
<a name="49"><span class="lineNum">      49 </span>                :            : </a>
<a name="50"><span class="lineNum">      50 </span>                :            :   /* Map of all register classes to corresponding allocno classes</a>
<a name="51"><span class="lineNum">      51 </span>                :            :      containing the given class.  If given class is not a subset of an</a>
<a name="52"><span class="lineNum">      52 </span>                :            :      allocno class, we translate it into the cheapest allocno class.  */</a>
<a name="53"><span class="lineNum">      53 </span>                :            :   enum reg_class x_ira_allocno_class_translate[N_REG_CLASSES];</a>
<a name="54"><span class="lineNum">      54 </span>                :            : </a>
<a name="55"><span class="lineNum">      55 </span>                :            :   /* Number of pressure classes.  Pressure classes are register</a>
<a name="56"><span class="lineNum">      56 </span>                :            :      classes for which we calculate register pressure.  */</a>
<a name="57"><span class="lineNum">      57 </span>                :            :   int x_ira_pressure_classes_num;</a>
<a name="58"><span class="lineNum">      58 </span>                :            : </a>
<a name="59"><span class="lineNum">      59 </span>                :            :   /* The array containing pressure classes.  Only first</a>
<a name="60"><span class="lineNum">      60 </span>                :            :      IRA_PRESSURE_CLASSES_NUM elements are used for this.  */</a>
<a name="61"><span class="lineNum">      61 </span>                :            :   enum reg_class x_ira_pressure_classes[N_REG_CLASSES];</a>
<a name="62"><span class="lineNum">      62 </span>                :            : </a>
<a name="63"><span class="lineNum">      63 </span>                :            :   /* Map of all register classes to corresponding pressure classes</a>
<a name="64"><span class="lineNum">      64 </span>                :            :      containing the given class.  If given class is not a subset of an</a>
<a name="65"><span class="lineNum">      65 </span>                :            :      pressure class, we translate it into the cheapest pressure</a>
<a name="66"><span class="lineNum">      66 </span>                :            :      class.  */</a>
<a name="67"><span class="lineNum">      67 </span>                :            :   enum reg_class x_ira_pressure_class_translate[N_REG_CLASSES];</a>
<a name="68"><span class="lineNum">      68 </span>                :            : </a>
<a name="69"><span class="lineNum">      69 </span>                :            :   /* Biggest pressure register class containing stack registers.</a>
<a name="70"><span class="lineNum">      70 </span>                :            :      NO_REGS if there are no stack registers.  */</a>
<a name="71"><span class="lineNum">      71 </span>                :            :   enum reg_class x_ira_stack_reg_pressure_class;</a>
<a name="72"><span class="lineNum">      72 </span>                :            : </a>
<a name="73"><span class="lineNum">      73 </span>                :            :   /* Maps: register class x machine mode -&gt; maximal/minimal number of</a>
<a name="74"><span class="lineNum">      74 </span>                :            :      hard registers of given class needed to store value of given</a>
<a name="75"><span class="lineNum">      75 </span>                :            :      mode.  */</a>
<a name="76"><span class="lineNum">      76 </span>                :            :   unsigned char x_ira_reg_class_max_nregs[N_REG_CLASSES][MAX_MACHINE_MODE];</a>
<a name="77"><span class="lineNum">      77 </span>                :            :   unsigned char x_ira_reg_class_min_nregs[N_REG_CLASSES][MAX_MACHINE_MODE];</a>
<a name="78"><span class="lineNum">      78 </span>                :            : </a>
<a name="79"><span class="lineNum">      79 </span>                :            :   /* Array analogous to target hook TARGET_MEMORY_MOVE_COST.  */</a>
<a name="80"><span class="lineNum">      80 </span>                :            :   short x_ira_memory_move_cost[MAX_MACHINE_MODE][N_REG_CLASSES][2];</a>
<a name="81"><span class="lineNum">      81 </span>                :            : </a>
<a name="82"><span class="lineNum">      82 </span>                :            :   /* Array of number of hard registers of given class which are</a>
<a name="83"><span class="lineNum">      83 </span>                :            :      available for the allocation.  The order is defined by the</a>
<a name="84"><span class="lineNum">      84 </span>                :            :      allocation order.  */</a>
<a name="85"><span class="lineNum">      85 </span>                :            :   short x_ira_class_hard_regs[N_REG_CLASSES][FIRST_PSEUDO_REGISTER];</a>
<a name="86"><span class="lineNum">      86 </span>                :            : </a>
<a name="87"><span class="lineNum">      87 </span>                :            :   /* The number of elements of the above array for given register</a>
<a name="88"><span class="lineNum">      88 </span>                :            :      class.  */</a>
<a name="89"><span class="lineNum">      89 </span>                :            :   int x_ira_class_hard_regs_num[N_REG_CLASSES];</a>
<a name="90"><span class="lineNum">      90 </span>                :            : </a>
<a name="91"><span class="lineNum">      91 </span>                :            :   /* Register class subset relation: TRUE if the first class is a subset</a>
<a name="92"><span class="lineNum">      92 </span>                :            :      of the second one considering only hard registers available for the</a>
<a name="93"><span class="lineNum">      93 </span>                :            :      allocation.  */</a>
<a name="94"><span class="lineNum">      94 </span>                :            :   int x_ira_class_subset_p[N_REG_CLASSES][N_REG_CLASSES];</a>
<a name="95"><span class="lineNum">      95 </span>                :            : </a>
<a name="96"><span class="lineNum">      96 </span>                :            :   /* The biggest class inside of intersection of the two classes (that</a>
<a name="97"><span class="lineNum">      97 </span>                :            :      is calculated taking only hard registers available for allocation</a>
<a name="98"><span class="lineNum">      98 </span>                :            :      into account.  If the both classes contain no hard registers</a>
<a name="99"><span class="lineNum">      99 </span>                :            :      available for allocation, the value is calculated with taking all</a>
<a name="100"><span class="lineNum">     100 </span>                :            :      hard-registers including fixed ones into account.  */</a>
<a name="101"><span class="lineNum">     101 </span>                :            :   enum reg_class x_ira_reg_class_subset[N_REG_CLASSES][N_REG_CLASSES];</a>
<a name="102"><span class="lineNum">     102 </span>                :            : </a>
<a name="103"><span class="lineNum">     103 </span>                :            :   /* True if the two classes (that is calculated taking only hard</a>
<a name="104"><span class="lineNum">     104 </span>                :            :      registers available for allocation into account; are</a>
<a name="105"><span class="lineNum">     105 </span>                :            :      intersected.  */</a>
<a name="106"><span class="lineNum">     106 </span>                :            :   bool x_ira_reg_classes_intersect_p[N_REG_CLASSES][N_REG_CLASSES];</a>
<a name="107"><span class="lineNum">     107 </span>                :            : </a>
<a name="108"><span class="lineNum">     108 </span>                :            :   /* If class CL has a single allocatable register of mode M,</a>
<a name="109"><span class="lineNum">     109 </span>                :            :      index [CL][M] gives the number of that register, otherwise it is -1.  */</a>
<a name="110"><span class="lineNum">     110 </span>                :            :   short x_ira_class_singleton[N_REG_CLASSES][MAX_MACHINE_MODE];</a>
<a name="111"><span class="lineNum">     111 </span>                :            : </a>
<a name="112"><span class="lineNum">     112 </span>                :            :   /* Function specific hard registers cannot be used for the register</a>
<a name="113"><span class="lineNum">     113 </span>                :            :      allocation.  */</a>
<a name="114"><span class="lineNum">     114 </span>                :            :   HARD_REG_SET x_ira_no_alloc_regs;</a>
<a name="115"><span class="lineNum">     115 </span>                :            : </a>
<a name="116"><span class="lineNum">     116 </span>                :            :   /* Array whose values are hard regset of hard registers available for</a>
<a name="117"><span class="lineNum">     117 </span>                :            :      the allocation of given register class whose targetm.hard_regno_mode_ok</a>
<a name="118"><span class="lineNum">     118 </span>                :            :      values for given mode are false.  */</a>
<a name="119"><span class="lineNum">     119 </span>                :            :   HARD_REG_SET x_ira_prohibited_class_mode_regs[N_REG_CLASSES][NUM_MACHINE_MODES];</a>
<a name="120"><span class="lineNum">     120 </span>                :            : };</a>
<a name="121"><span class="lineNum">     121 </span>                :            : </a>
<a name="122"><span class="lineNum">     122 </span>                :            : extern struct target_ira default_target_ira;</a>
<a name="123"><span class="lineNum">     123 </span>                :            : #if SWITCHABLE_TARGET</a>
<a name="124"><span class="lineNum">     124 </span>                :            : extern struct target_ira *this_target_ira;</a>
<a name="125"><span class="lineNum">     125 </span>                :            : #else</a>
<a name="126"><span class="lineNum">     126 </span>                :            : #define this_target_ira (&amp;default_target_ira)</a>
<a name="127"><span class="lineNum">     127 </span>                :            : #endif</a>
<a name="128"><span class="lineNum">     128 </span>                :            : </a>
<a name="129"><span class="lineNum">     129 </span>                :            : #define ira_hard_regno_allocno_class \</a>
<a name="130"><span class="lineNum">     130 </span>                :            :   (this_target_ira-&gt;x_ira_hard_regno_allocno_class)</a>
<a name="131"><span class="lineNum">     131 </span>                :            : #define ira_allocno_classes_num \</a>
<a name="132"><span class="lineNum">     132 </span>                :            :   (this_target_ira-&gt;x_ira_allocno_classes_num)</a>
<a name="133"><span class="lineNum">     133 </span>                :            : #define ira_allocno_classes \</a>
<a name="134"><span class="lineNum">     134 </span>                :            :   (this_target_ira-&gt;x_ira_allocno_classes)</a>
<a name="135"><span class="lineNum">     135 </span>                :            : #define ira_allocno_class_translate \</a>
<a name="136"><span class="lineNum">     136 </span>                :            :   (this_target_ira-&gt;x_ira_allocno_class_translate)</a>
<a name="137"><span class="lineNum">     137 </span>                :            : #define ira_pressure_classes_num \</a>
<a name="138"><span class="lineNum">     138 </span>                :            :   (this_target_ira-&gt;x_ira_pressure_classes_num)</a>
<a name="139"><span class="lineNum">     139 </span>                :            : #define ira_pressure_classes \</a>
<a name="140"><span class="lineNum">     140 </span>                :            :   (this_target_ira-&gt;x_ira_pressure_classes)</a>
<a name="141"><span class="lineNum">     141 </span>                :            : #define ira_pressure_class_translate \</a>
<a name="142"><span class="lineNum">     142 </span>                :            :   (this_target_ira-&gt;x_ira_pressure_class_translate)</a>
<a name="143"><span class="lineNum">     143 </span>                :            : #define ira_stack_reg_pressure_class \</a>
<a name="144"><span class="lineNum">     144 </span>                :            :   (this_target_ira-&gt;x_ira_stack_reg_pressure_class)</a>
<a name="145"><span class="lineNum">     145 </span>                :            : #define ira_reg_class_max_nregs \</a>
<a name="146"><span class="lineNum">     146 </span>                :            :   (this_target_ira-&gt;x_ira_reg_class_max_nregs)</a>
<a name="147"><span class="lineNum">     147 </span>                :            : #define ira_reg_class_min_nregs \</a>
<a name="148"><span class="lineNum">     148 </span>                :            :   (this_target_ira-&gt;x_ira_reg_class_min_nregs)</a>
<a name="149"><span class="lineNum">     149 </span>                :            : #define ira_memory_move_cost \</a>
<a name="150"><span class="lineNum">     150 </span>                :            :   (this_target_ira-&gt;x_ira_memory_move_cost)</a>
<a name="151"><span class="lineNum">     151 </span>                :            : #define ira_class_hard_regs \</a>
<a name="152"><span class="lineNum">     152 </span>                :            :   (this_target_ira-&gt;x_ira_class_hard_regs)</a>
<a name="153"><span class="lineNum">     153 </span>                :            : #define ira_class_hard_regs_num \</a>
<a name="154"><span class="lineNum">     154 </span>                :            :   (this_target_ira-&gt;x_ira_class_hard_regs_num)</a>
<a name="155"><span class="lineNum">     155 </span>                :            : #define ira_class_subset_p \</a>
<a name="156"><span class="lineNum">     156 </span>                :            :   (this_target_ira-&gt;x_ira_class_subset_p)</a>
<a name="157"><span class="lineNum">     157 </span>                :            : #define ira_reg_class_subset \</a>
<a name="158"><span class="lineNum">     158 </span>                :            :   (this_target_ira-&gt;x_ira_reg_class_subset)</a>
<a name="159"><span class="lineNum">     159 </span>                :            : #define ira_reg_classes_intersect_p \</a>
<a name="160"><span class="lineNum">     160 </span>                :            :   (this_target_ira-&gt;x_ira_reg_classes_intersect_p)</a>
<a name="161"><span class="lineNum">     161 </span>                :            : #define ira_class_singleton \</a>
<a name="162"><span class="lineNum">     162 </span>                :            :   (this_target_ira-&gt;x_ira_class_singleton)</a>
<a name="163"><span class="lineNum">     163 </span>                :            : #define ira_no_alloc_regs \</a>
<a name="164"><span class="lineNum">     164 </span>                :            :   (this_target_ira-&gt;x_ira_no_alloc_regs)</a>
<a name="165"><span class="lineNum">     165 </span>                :            : #define ira_prohibited_class_mode_regs \</a>
<a name="166"><span class="lineNum">     166 </span>                :            :   (this_target_ira-&gt;x_ira_prohibited_class_mode_regs)</a>
<a name="167"><span class="lineNum">     167 </span>                :            : </a>
<a name="168"><span class="lineNum">     168 </span>                :            : /* Major structure describing equivalence info for a pseudo.  */</a>
<a name="169"><span class="lineNum">     169 </span>                :            : struct ira_reg_equiv_s</a>
<a name="170"><span class="lineNum">     170 </span>                :            : {</a>
<a name="171"><span class="lineNum">     171 </span>                :            :   /* True if we can use this equivalence.  */</a>
<a name="172"><span class="lineNum">     172 </span>                :            :   bool defined_p;</a>
<a name="173"><span class="lineNum">     173 </span>                :            :   /* True if the usage of the equivalence is profitable.  */</a>
<a name="174"><span class="lineNum">     174 </span>                :            :   bool profitable_p;</a>
<a name="175"><span class="lineNum">     175 </span>                :            :   /* Equiv. memory, constant, invariant, and initializing insns of</a>
<a name="176"><span class="lineNum">     176 </span>                :            :      given pseudo-register or NULL_RTX.  */</a>
<a name="177"><span class="lineNum">     177 </span>                :            :   rtx memory;</a>
<a name="178"><span class="lineNum">     178 </span>                :            :   rtx constant;</a>
<a name="179"><span class="lineNum">     179 </span>                :            :   rtx invariant;</a>
<a name="180"><span class="lineNum">     180 </span>                :            :   /* Always NULL_RTX if defined_p is false.  */</a>
<a name="181"><span class="lineNum">     181 </span>                :            :   rtx_insn_list *init_insns;</a>
<a name="182"><span class="lineNum">     182 </span>                :            : };</a>
<a name="183"><span class="lineNum">     183 </span>                :            : </a>
<a name="184"><span class="lineNum">     184 </span>                :            : /* The length of the following array.  */</a>
<a name="185"><span class="lineNum">     185 </span>                :            : extern int ira_reg_equiv_len;</a>
<a name="186"><span class="lineNum">     186 </span>                :            : </a>
<a name="187"><span class="lineNum">     187 </span>                :            : /* Info about equiv. info for each register.  */</a>
<a name="188"><span class="lineNum">     188 </span>                :            : extern struct ira_reg_equiv_s *ira_reg_equiv;</a>
<a name="189"><span class="lineNum">     189 </span>                :            : </a>
<a name="190"><span class="lineNum">     190 </span>                :            : extern void ira_init_once (void);</a>
<a name="191"><span class="lineNum">     191 </span>                :            : extern void ira_init (void);</a>
<a name="192"><span class="lineNum">     192 </span>                :            : extern void ira_setup_eliminable_regset (void);</a>
<a name="193"><span class="lineNum">     193 </span>                :            : extern rtx ira_eliminate_regs (rtx, machine_mode);</a>
<a name="194"><span class="lineNum">     194 </span>                :            : extern void ira_set_pseudo_classes (bool, FILE *);</a>
<a name="195"><span class="lineNum">     195 </span>                :            : extern void ira_expand_reg_equiv (void);</a>
<a name="196"><span class="lineNum">     196 </span>                :            : extern void ira_update_equiv_info_by_shuffle_insn (int, int, rtx_insn *);</a>
<a name="197"><span class="lineNum">     197 </span>                :            : </a>
<a name="198"><span class="lineNum">     198 </span>                :            : extern void ira_sort_regnos_for_alter_reg (int *, int, machine_mode *);</a>
<a name="199"><span class="lineNum">     199 </span>                :            : extern void ira_mark_allocation_change (int);</a>
<a name="200"><span class="lineNum">     200 </span>                :            : extern void ira_mark_memory_move_deletion (int, int);</a>
<a name="201"><span class="lineNum">     201 </span>                :            : extern bool ira_reassign_pseudos (int *, int, HARD_REG_SET, HARD_REG_SET *,</a>
<a name="202"><span class="lineNum">     202 </span>                :            :                                   HARD_REG_SET *, bitmap);</a>
<a name="203"><span class="lineNum">     203 </span>                :            : extern rtx ira_reuse_stack_slot (int, poly_uint64, poly_uint64);</a>
<a name="204"><span class="lineNum">     204 </span>                :            : extern void ira_mark_new_stack_slot (rtx, int, poly_uint64);</a>
<a name="205"><span class="lineNum">     205 </span>                :            : extern bool ira_better_spill_reload_regno_p (int *, int *, rtx, rtx, rtx_insn *);</a>
<a name="206"><span class="lineNum">     206 </span>                :            : extern bool ira_bad_reload_regno (int, rtx, rtx);</a>
<a name="207"><span class="lineNum">     207 </span>                :            : </a>
<a name="208"><span class="lineNum">     208 </span>                :            : extern void ira_adjust_equiv_reg_cost (unsigned, int);</a>
<a name="209"><span class="lineNum">     209 </span>                :            : </a>
<a name="210"><span class="lineNum">     210 </span>                :            : extern bool ira_former_scratch_p (int regno);</a>
<a name="211"><span class="lineNum">     211 </span>                :            : extern bool ira_former_scratch_operand_p (rtx_insn *insn, int nop);</a>
<a name="212"><span class="lineNum">     212 </span>                :            : extern void ira_register_new_scratch_op (rtx_insn *insn, int nop, int icode);</a>
<a name="213"><span class="lineNum">     213 </span>                :            : extern bool ira_remove_insn_scratches (rtx_insn *insn, bool all_p, FILE *dump_file,</a>
<a name="214"><span class="lineNum">     214 </span>                :            :                                        rtx (*get_reg) (rtx original));</a>
<a name="215"><span class="lineNum">     215 </span>                :            : extern void ira_restore_scratches (FILE *dump_file);</a>
<a name="216"><span class="lineNum">     216 </span>                :            : extern void ira_nullify_asm_goto (rtx_insn *insn);</a>
<a name="217"><span class="lineNum">     217 </span>                :            : </a>
<a name="218"><span class="lineNum">     218 </span>                :            : /* ira-costs.c */</a>
<a name="219"><span class="lineNum">     219 </span>                :            : extern void ira_costs_c_finalize (void);</a>
<a name="220"><span class="lineNum">     220 </span>                :            : </a>
<a name="221"><span class="lineNum">     221 </span>                :            : /* ira-lives.c */</a>
<a name="222"><span class="lineNum">     222 </span>                :            : extern rtx non_conflicting_reg_copy_p (rtx_insn *);</a>
<a name="223"><span class="lineNum">     223 </span>                :            : </a>
<a name="224"><span class="lineNum">     224 </span>                :            : /* Spilling static chain pseudo may result in generation of wrong</a>
<a name="225"><span class="lineNum">     225 </span>                :            :    non-local goto code using frame-pointer to address saved stack</a>
<a name="226"><span class="lineNum">     226 </span>                :            :    pointer value after restoring old frame pointer value.  The</a>
<a name="227"><span class="lineNum">     227 </span>                :            :    function returns TRUE if REGNO is such a static chain pseudo.  */</a>
<a name="228"><span class="lineNum">     228 </span>                :            : static inline bool</a>
<a name="229"><span class="lineNum">     229 </span>                :<span class="lineCov">   13419703 : non_spilled_static_chain_regno_p (int regno)</span></a>
<a name="230"><span class="lineNum">     230 </span>                :            : {</a>
<a name="231"><span class="lineNum">     231 </span>        [<span class="branchCov" title="Branch 0 was taken 544 times"> + </span><span class="branchCov" title="Branch 1 was taken 3135 times"> + </span>]:<span class="lineCov">       3679 :   return (cfun-&gt;static_chain_decl &amp;&amp; crtl-&gt;has_nonlocal_goto</span></a>
<a name="232"><span class="lineNum">     232 </span>  [<span class="branchCov" title="Branch 0 was taken 3679 times"> + </span><span class="branchCov" title="Branch 1 was taken 13416025 times"> + </span><span class="branchCov" title="Branch 2 was taken 184 times"> + </span><span class="branchCov" title="Branch 3 was taken 360 times"> + </span> :<span class="lineCov">   13423381 :           &amp;&amp; REG_EXPR (regno_reg_rtx[regno]) == cfun-&gt;static_chain_decl);</span></a>
<span class="lineNum">         </span>         <span class="branchCov" title="Branch 4 was taken 99 times"> + </span><span class="branchCov" title="Branch 5 was taken 445 times"> + </span>]
<a name="233"><span class="lineNum">     233 </span>                :            : }</a>
<a name="234"><span class="lineNum">     234 </span>                :            : </a>
<a name="235"><span class="lineNum">     235 </span>                :            : #endif /* GCC_IRA_H */</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
