[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnitConcat/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 44
LIB: work
FILE f<11>:${SURELOG_DIR}/tests/UnitConcat/top.sv
n<> u<43> t<Top_level_rule> c<1> l<1:1> el<9:1>
  n<> u<1> t<Null_rule> p<43> s<42> l<1:1> el<1:0>
  n<> u<42> t<Source_text> p<43> c<41> l<1:1> el<8:10>
    n<> u<41> t<Description> p<42> c<40> l<1:1> el<8:10>
      n<> u<40> t<Module_declaration> p<41> c<6> l<1:1> el<8:10>
        n<> u<6> t<Module_nonansi_header> p<40> c<2> s<38> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
          n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
            n<> u<4> t<Port> p<5> l<1:12> el<1:12>
        n<> u<38> t<Module_item> p<40> c<37> s<39> l<3:3> el<6:24>
          n<> u<37> t<Non_port_module_item> p<38> c<36> l<3:3> el<6:24>
            n<> u<36> t<Module_or_generate_item> p<37> c<35> l<3:3> el<6:24>
              n<> u<35> t<Module_common_item> p<36> c<34> l<3:3> el<6:24>
                n<> u<34> t<Continuous_assign> p<35> c<33> l<3:3> el<6:24>
                  n<> u<33> t<List_of_net_assignments> p<34> c<32> l<3:10> el<6:23>
                    n<> u<32> t<Net_assignment> p<33> c<27> l<3:10> el<6:23>
                      n<> u<27> t<Net_lvalue> p<32> c<11> s<31> l<3:10> el<6:17>
                        n<> u<11> t<Net_lvalue> p<27> c<8> s<16> l<3:11> el<3:24>
                          n<> u<8> t<Ps_or_hierarchical_identifier> p<11> c<7> s<10> l<3:11> el<3:24>
                            n<intr_classd_o> u<7> t<StringConst> p<8> l<3:11> el<3:24>
                          n<> u<10> t<Constant_select> p<11> c<9> l<3:24> el<3:24>
                            n<> u<9> t<Constant_bit_select> p<10> l<3:24> el<3:24>
                        n<> u<16> t<Net_lvalue> p<27> c<13> s<21> l<4:3> el<4:16>
                          n<> u<13> t<Ps_or_hierarchical_identifier> p<16> c<12> s<15> l<4:3> el<4:16>
                            n<intr_classc_o> u<12> t<StringConst> p<13> l<4:3> el<4:16>
                          n<> u<15> t<Constant_select> p<16> c<14> l<4:16> el<4:16>
                            n<> u<14> t<Constant_bit_select> p<15> l<4:16> el<4:16>
                        n<> u<21> t<Net_lvalue> p<27> c<18> s<26> l<5:3> el<5:16>
                          n<> u<18> t<Ps_or_hierarchical_identifier> p<21> c<17> s<20> l<5:3> el<5:16>
                            n<intr_classb_o> u<17> t<StringConst> p<18> l<5:3> el<5:16>
                          n<> u<20> t<Constant_select> p<21> c<19> l<5:16> el<5:16>
                            n<> u<19> t<Constant_bit_select> p<20> l<5:16> el<5:16>
                        n<> u<26> t<Net_lvalue> p<27> c<23> l<6:3> el<6:16>
                          n<> u<23> t<Ps_or_hierarchical_identifier> p<26> c<22> s<25> l<6:3> el<6:16>
                            n<intr_classa_o> u<22> t<StringConst> p<23> l<6:3> el<6:16>
                          n<> u<25> t<Constant_select> p<26> c<24> l<6:16> el<6:16>
                            n<> u<24> t<Constant_bit_select> p<25> l<6:16> el<6:16>
                      n<> u<31> t<Expression> p<32> c<30> l<6:20> el<6:23>
                        n<> u<30> t<Primary> p<31> c<29> l<6:20> el<6:23>
                          n<> u<29> t<Primary_literal> p<30> c<28> l<6:20> el<6:23>
                            n<irq> u<28> t<StringConst> p<29> l<6:20> el<6:23>
        n<> u<39> t<ENDMODULE> p<40> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitConcat/top.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnitConcat/top.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ContAssign                                             1
Design                                                 1
LogicNet                                               5
Module                                                 1
Operation                                              1
RefObj                                                 5
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnitConcat/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/UnitConcat/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/UnitConcat/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitConcat/top.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.intr_classd_o), line:3:11, endln:3:24
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitConcat/top.sv, line:1:1, endln:8:10
    |vpiName:intr_classd_o
    |vpiFullName:work@dut.intr_classd_o
    |vpiNetType:1
  |vpiNet:
  \_LogicNet: (work@dut.intr_classc_o), line:4:3, endln:4:16
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitConcat/top.sv, line:1:1, endln:8:10
    |vpiName:intr_classc_o
    |vpiFullName:work@dut.intr_classc_o
    |vpiNetType:1
  |vpiNet:
  \_LogicNet: (work@dut.intr_classb_o), line:5:3, endln:5:16
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitConcat/top.sv, line:1:1, endln:8:10
    |vpiName:intr_classb_o
    |vpiFullName:work@dut.intr_classb_o
    |vpiNetType:1
  |vpiNet:
  \_LogicNet: (work@dut.intr_classa_o), line:6:3, endln:6:16
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitConcat/top.sv, line:1:1, endln:8:10
    |vpiName:intr_classa_o
    |vpiFullName:work@dut.intr_classa_o
    |vpiNetType:1
  |vpiNet:
  \_LogicNet: (work@dut.irq), line:6:20, endln:6:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitConcat/top.sv, line:1:1, endln:8:10
    |vpiName:irq
    |vpiFullName:work@dut.irq
    |vpiNetType:1
  |vpiContAssign:
  \_ContAssign: , line:3:10, endln:6:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitConcat/top.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_RefObj: (work@dut.irq), line:6:20, endln:6:23
      |vpiParent:
      \_ContAssign: , line:3:10, endln:6:23
      |vpiName:irq
      |vpiFullName:work@dut.irq
      |vpiActual:
      \_LogicNet: (work@dut.irq), line:6:20, endln:6:23
    |vpiLhs:
    \_Operation: , line:3:11, endln:3:24
      |vpiParent:
      \_ContAssign: , line:3:10, endln:6:23
      |vpiOpType:33
      |vpiOperand:
      \_RefObj: (work@dut.intr_classd_o), line:3:11, endln:3:24
        |vpiParent:
        \_Operation: , line:3:11, endln:3:24
        |vpiName:intr_classd_o
        |vpiFullName:work@dut.intr_classd_o
        |vpiActual:
        \_LogicNet: (work@dut.intr_classd_o), line:3:11, endln:3:24
      |vpiOperand:
      \_RefObj: (work@dut.intr_classc_o), line:4:3, endln:4:16
        |vpiParent:
        \_Operation: , line:3:11, endln:3:24
        |vpiName:intr_classc_o
        |vpiFullName:work@dut.intr_classc_o
        |vpiActual:
        \_LogicNet: (work@dut.intr_classc_o), line:4:3, endln:4:16
      |vpiOperand:
      \_RefObj: (work@dut.intr_classb_o), line:5:3, endln:5:16
        |vpiParent:
        \_Operation: , line:3:11, endln:3:24
        |vpiName:intr_classb_o
        |vpiFullName:work@dut.intr_classb_o
        |vpiActual:
        \_LogicNet: (work@dut.intr_classb_o), line:5:3, endln:5:16
      |vpiOperand:
      \_RefObj: (work@dut.intr_classa_o), line:6:3, endln:6:16
        |vpiParent:
        \_Operation: , line:3:11, endln:3:24
        |vpiName:intr_classa_o
        |vpiFullName:work@dut.intr_classa_o
        |vpiActual:
        \_LogicNet: (work@dut.intr_classa_o), line:6:3, endln:6:16
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
