Release 14.7 Drc P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Mar  1 23:42:48 2019

drc -z top_fsm.ncd top_fsm.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net stopwatch/clk_temp is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
