#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_00000270d5b09320 .scope module, "DatapathTB" "DatapathTB" 2 19;
 .timescale -9 -12;
v00000270d5b66600_0 .var "clock", 0 0;
v00000270d5b67a00_0 .var "reset", 0 0;
S_00000270d5944270 .scope module, "datapath" "Datapath" 2 25, 3 19 0, S_00000270d5b09320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
v00000270d5b67960_0 .net "ALUCrt", 3 0, v00000270d59d0ef0_0;  1 drivers
v00000270d5b67be0_0 .net "ALUOp", 1 0, v00000270d59d0d10_0;  1 drivers
v00000270d5b66f60_0 .net "ALUSrc", 0 0, v00000270d59d0450_0;  1 drivers
v00000270d5b67000_0 .net "ALUout", 31 0, v00000270d59d03b0_0;  1 drivers
v00000270d5b66380_0 .net "PC", 31 0, v00000270d59dc520_0;  1 drivers
v00000270d5b67320_0 .net "PCNext", 31 0, v00000270d59dcc00_0;  1 drivers
v00000270d5b67dc0_0 .net "PCpsadd", 31 0, v00000270d59dc0c0_0;  1 drivers
v00000270d5b66d80_0 .net "PCshift", 31 0, v00000270d59dd100_0;  1 drivers
v00000270d5b66060_0 .net "auxiliarData", 31 0, v00000270d59dbe40_0;  1 drivers
v00000270d5b66c40_0 .net "branch", 0 0, v00000270d59d0db0_0;  1 drivers
v00000270d5b670a0_0 .net "clock", 0 0, v00000270d5b66600_0;  1 drivers
v00000270d5b67500_0 .net "data1", 31 0, v00000270d59dce80_0;  1 drivers
v00000270d5b66420_0 .net "data2", 31 0, v00000270d59dd1a0_0;  1 drivers
v00000270d5b667e0_0 .net "immediate", 31 0, v00000270d59dc480_0;  1 drivers
v00000270d5b67140_0 .net "instruction", 31 0, v00000270d59dba80_0;  1 drivers
v00000270d5b671e0_0 .net "memRead", 0 0, v00000270d59d0f90_0;  1 drivers
v00000270d5b66ce0_0 .net "memWrite", 0 0, v00000270d59d08b0_0;  1 drivers
v00000270d5b673c0_0 .net "memtoReg", 0 0, v00000270d59d04f0_0;  1 drivers
v00000270d5b66560_0 .net "rWrite", 0 0, v00000270d59d06d0_0;  1 drivers
v00000270d5b67280_0 .net "readData", 31 0, v00000270d59dc700_0;  1 drivers
v00000270d5b66e20_0 .net "reset", 0 0, v00000270d5b67a00_0;  1 drivers
v00000270d5b67820_0 .net "writeData", 31 0, v00000270d59dc020_0;  1 drivers
v00000270d5b67c80_0 .net "zero", 0 0, v00000270d59d0810_0;  1 drivers
L_00000270d5b67460 .part v00000270d59dba80_0, 0, 7;
L_00000270d5b675a0 .part v00000270d59dba80_0, 15, 5;
L_00000270d5b67aa0 .part v00000270d59dba80_0, 20, 5;
L_00000270d5b67640 .part v00000270d59dba80_0, 7, 5;
L_00000270d5b66880 .part v00000270d59dba80_0, 25, 7;
L_00000270d5b676e0 .part v00000270d59dba80_0, 12, 3;
S_00000270d5988020 .scope module, "alu" "ALU" 3 122, 4 17 0, S_00000270d5944270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ALUOut";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /INPUT 32 "input1";
    .port_info 4 /INPUT 32 "input2";
    .port_info 5 /INPUT 1 "clock";
v00000270d59d0590_0 .net "ALUControl", 3 0, v00000270d59d0ef0_0;  alias, 1 drivers
v00000270d59d03b0_0 .var "ALUOut", 31 0;
v00000270d59d0e50_0 .net "clock", 0 0, v00000270d5b66600_0;  alias, 1 drivers
v00000270d59d0a90_0 .net "input1", 31 0, v00000270d59dce80_0;  alias, 1 drivers
v00000270d59d0310_0 .net "input2", 31 0, v00000270d59dbe40_0;  alias, 1 drivers
v00000270d59d0810_0 .var "zero", 0 0;
E_00000270d59c1000 .event posedge, v00000270d59d0e50_0;
S_00000270d59881b0 .scope module, "aluCrt" "ALUControl" 3 106, 5 17 0, S_00000270d5944270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "outALUControl";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /INPUT 1 "clock";
v00000270d59d0630_0 .net "ALUOp", 1 0, v00000270d59d0d10_0;  alias, 1 drivers
v00000270d59d0b30_0 .net "clock", 0 0, v00000270d5b66600_0;  alias, 1 drivers
v00000270d59d0bd0_0 .net "funct3", 2 0, L_00000270d5b676e0;  1 drivers
v00000270d59d0270_0 .net "funct7", 6 0, L_00000270d5b66880;  1 drivers
v00000270d59d0ef0_0 .var "outALUControl", 3 0;
S_00000270d5988340 .scope module, "control" "Controller" 3 76, 6 17 0, S_00000270d5944270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "ALUOp";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "rWrite";
    .port_info 3 /OUTPUT 1 "memoryToRegister";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "memoryRead";
    .port_info 6 /OUTPUT 1 "memoryWrite";
    .port_info 7 /INPUT 7 "opcode";
    .port_info 8 /INPUT 1 "clock";
v00000270d59d0d10_0 .var "ALUOp", 1 0;
v00000270d59d0450_0 .var "ALUSrc", 0 0;
v00000270d59d0db0_0 .var "branch", 0 0;
v00000270d59d0130_0 .net "clock", 0 0, v00000270d5b66600_0;  alias, 1 drivers
v00000270d59d0f90_0 .var "memoryRead", 0 0;
v00000270d59d04f0_0 .var "memoryToRegister", 0 0;
v00000270d59d08b0_0 .var "memoryWrite", 0 0;
v00000270d59d1030_0 .net "opcode", 6 0, L_00000270d5b67460;  1 drivers
v00000270d59d06d0_0 .var "rWrite", 0 0;
S_00000270d5987ad0 .scope module, "dataMem" "DataMemory" 3 131, 7 17 0, S_00000270d5944270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "readData";
    .port_info 1 /INPUT 32 "position";
    .port_info 2 /INPUT 32 "writeData";
    .port_info 3 /INPUT 1 "memWrite";
    .port_info 4 /INPUT 1 "memRead";
    .port_info 5 /INPUT 1 "clock";
    .port_info 6 /INPUT 1 "reset";
v00000270d59d0770_0 .net "clock", 0 0, v00000270d5b66600_0;  alias, 1 drivers
v00000270d59d0950 .array "dataArray", 0 31, 31 0;
v00000270d59d09f0_0 .net "memRead", 0 0, v00000270d59d08b0_0;  alias, 1 drivers
v00000270d59dc200_0 .net "memWrite", 0 0, v00000270d59d0f90_0;  alias, 1 drivers
v00000270d59dc5c0_0 .net "position", 31 0, v00000270d59d03b0_0;  alias, 1 drivers
v00000270d59dc700_0 .var "readData", 31 0;
v00000270d59dc8e0_0 .net "reset", 0 0, v00000270d5b67a00_0;  alias, 1 drivers
v00000270d59dc3e0_0 .net "writeData", 31 0, v00000270d59dd1a0_0;  alias, 1 drivers
S_00000270d5987c60 .scope module, "immGen" "ImmediateGenerator" 3 88, 8 17 0, S_00000270d5944270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outImmediate";
    .port_info 1 /INPUT 32 "immediate";
    .port_info 2 /INPUT 1 "clock";
v00000270d59dbd00_0 .net "clock", 0 0, v00000270d5b66600_0;  alias, 1 drivers
v00000270d59dbda0_0 .net "immediate", 31 0, v00000270d59dba80_0;  alias, 1 drivers
v00000270d59dc480_0 .var "outImmediate", 31 0;
S_00000270d5987df0 .scope module, "instructionMem" "InstructionMemory" 3 69, 9 17 0, S_00000270d5944270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clock";
v00000270d59dcfc0_0 .net "PC", 31 0, v00000270d59dcc00_0;  alias, 1 drivers
v00000270d59dd240_0 .net "clock", 0 0, v00000270d5b66600_0;  alias, 1 drivers
v00000270d59dd380 .array "instructionArray", 0 31, 31 0;
v00000270d59dba80_0 .var "out", 31 0;
v00000270d59dbb20_0 .net "reset", 0 0, v00000270d5b67a00_0;  alias, 1 drivers
S_00000270d5981090 .scope module, "mux1" "MUX_32_2_1_2" 3 114, 10 17 0, S_00000270d5944270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 32 "input2";
    .port_info 3 /INPUT 1 "selector";
    .port_info 4 /INPUT 1 "clock";
v00000270d59db760_0 .net "clock", 0 0, v00000270d5b66600_0;  alias, 1 drivers
v00000270d59dd2e0_0 .net "input1", 31 0, v00000270d59dd1a0_0;  alias, 1 drivers
v00000270d59dd060_0 .net "input2", 31 0, v00000270d59dc480_0;  alias, 1 drivers
v00000270d59dbe40_0 .var "out", 31 0;
v00000270d59dcb60_0 .net "selector", 0 0, v00000270d59d0450_0;  alias, 1 drivers
S_00000270d5981220 .scope module, "mux2" "MUX_32_2_1" 3 141, 11 17 0, S_00000270d5944270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 32 "input2";
    .port_info 3 /INPUT 1 "selector";
    .port_info 4 /INPUT 1 "clock";
v00000270d59dbf80_0 .net "clock", 0 0, v00000270d5b66600_0;  alias, 1 drivers
v00000270d59dbbc0_0 .net "input1", 31 0, v00000270d59dc700_0;  alias, 1 drivers
v00000270d59dd420_0 .net "input2", 31 0, v00000270d59d03b0_0;  alias, 1 drivers
v00000270d59dc020_0 .var "out", 31 0;
v00000270d59dbee0_0 .net "selector", 0 0, v00000270d59d04f0_0;  alias, 1 drivers
S_00000270d59813b0 .scope module, "mux32And" "MUX32_2_1_and" 3 149, 12 17 0, S_00000270d5944270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "PCNext";
    .port_info 1 /INPUT 32 "addPC";
    .port_info 2 /INPUT 32 "addPCShift";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 1 "clock";
v00000270d59dc520_0 .var "PCNext", 31 0;
v00000270d59db620_0 .net "addPC", 31 0, v00000270d59dc0c0_0;  alias, 1 drivers
v00000270d59dcf20_0 .net "addPCShift", 31 0, v00000270d59dd100_0;  alias, 1 drivers
v00000270d59db580_0 .net "branch", 0 0, v00000270d59d0db0_0;  alias, 1 drivers
v00000270d59dbc60_0 .net "clock", 0 0, v00000270d5b66600_0;  alias, 1 drivers
v00000270d59dc660_0 .var "selector", 0 0;
v00000270d59db6c0_0 .net "zero", 0 0, v00000270d59d0810_0;  alias, 1 drivers
S_00000270d597e7a0 .scope module, "pcAdd" "PCAdder" 3 62, 13 17 0, S_00000270d5944270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "outPCAdder";
    .port_info 1 /INPUT 32 "outPCNext";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
v00000270d59dc7a0_0 .net "clock", 0 0, v00000270d5b66600_0;  alias, 1 drivers
v00000270d59dc0c0_0 .var "outPCAdder", 31 0;
v00000270d59dc840_0 .net "outPCNext", 31 0, v00000270d59dcc00_0;  alias, 1 drivers
v00000270d59dca20_0 .net "reset", 0 0, v00000270d5b67a00_0;  alias, 1 drivers
S_00000270d597e930 .scope module, "pcAdderShift" "PCAdderShift" 3 158, 14 17 0, S_00000270d5944270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "PCAddShift";
    .port_info 1 /INPUT 32 "outPCNext";
    .port_info 2 /INPUT 32 "immediate";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "reset";
v00000270d59dd100_0 .var "PCAddShift", 31 0;
v00000270d59db8a0_0 .net "clock", 0 0, v00000270d5b66600_0;  alias, 1 drivers
v00000270d59dc160_0 .net "immediate", 31 0, v00000270d59dc480_0;  alias, 1 drivers
v00000270d59dc980_0 .net "outPCNext", 31 0, v00000270d59dcc00_0;  alias, 1 drivers
v00000270d59dcac0_0 .net "reset", 0 0, v00000270d5b67a00_0;  alias, 1 drivers
S_00000270d597eac0 .scope module, "programCounter" "ProgramCounter" 3 55, 15 17 0, S_00000270d5944270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outPCNext";
    .port_info 1 /INPUT 32 "PCNext";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clock";
v00000270d59db800_0 .net "PCNext", 31 0, v00000270d59dc520_0;  alias, 1 drivers
v00000270d59dc2a0_0 .net "clock", 0 0, v00000270d5b66600_0;  alias, 1 drivers
v00000270d59dcc00_0 .var "outPCNext", 31 0;
v00000270d59dcde0_0 .net "reset", 0 0, v00000270d5b67a00_0;  alias, 1 drivers
S_00000270d5954bc0 .scope module, "registerMem" "RegisterMemory" 3 94, 16 17 0, S_00000270d5944270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outRS1";
    .port_info 1 /OUTPUT 32 "outRS2";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rsWrite";
    .port_info 5 /INPUT 32 "dataWrite";
    .port_info 6 /INPUT 1 "rWrite";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "reset";
v00000270d59dc340_0 .net "clock", 0 0, v00000270d5b66600_0;  alias, 1 drivers
v00000270d59dcd40_0 .net "dataWrite", 31 0, v00000270d59dc020_0;  alias, 1 drivers
v00000270d59dce80_0 .var "outRS1", 31 0;
v00000270d59dd1a0_0 .var "outRS2", 31 0;
v00000270d59db940_0 .net "rWrite", 0 0, v00000270d59d06d0_0;  alias, 1 drivers
v00000270d59db9e0 .array "registerArray", 0 31, 31 0;
v00000270d5b678c0_0 .net "reset", 0 0, v00000270d5b67a00_0;  alias, 1 drivers
v00000270d5b66100_0 .net "rs1", 4 0, L_00000270d5b675a0;  1 drivers
v00000270d5b67780_0 .net "rs2", 4 0, L_00000270d5b67aa0;  1 drivers
v00000270d5b67d20_0 .net "rsWrite", 4 0, L_00000270d5b67640;  1 drivers
    .scope S_00000270d597eac0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270d59dcc00_0, 0;
    %end;
    .thread T_0;
    .scope S_00000270d597eac0;
T_1 ;
    %wait E_00000270d59c1000;
    %load/vec4 v00000270d59dcde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270d59dcc00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000270d59db800_0;
    %assign/vec4 v00000270d59dcc00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000270d597e7a0;
T_2 ;
    %wait E_00000270d59c1000;
    %load/vec4 v00000270d59dca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270d59dc0c0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000270d59dc840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000270d59dc0c0_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000270d5987df0;
T_3 ;
    %pushi/vec4 1048883, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 663939, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 22118963, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 1090454195, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 29061939, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 15950771, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 2131555, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 32441395, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 1107264691, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 18580787, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 11018275, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %end;
    .thread T_3;
    .scope S_00000270d5987df0;
T_4 ;
    %wait E_00000270d59c1000;
    %load/vec4 v00000270d59dbb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1048883, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 663939, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 22118963, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 1090454195, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 29061939, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 15950771, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 2131555, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 32441395, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 1107264691, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 18580787, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 11018275, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59dd380, 0, 4;
T_4.0 ;
    %load/vec4 v00000270d59dcfc0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v00000270d59dd380, 4;
    %assign/vec4 v00000270d59dba80_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_00000270d5988340;
T_5 ;
    %wait E_00000270d59c1000;
    %load/vec4 v00000270d59d1030_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59d0450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59d04f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d59d06d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59d0f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59d08b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59d0db0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000270d59d0d10_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d59d0450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d59d04f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d59d06d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d59d0f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59d08b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59d0db0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000270d59d0d10_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d59d0450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59d04f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59d06d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59d0f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d59d08b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59d0db0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000270d59d0d10_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59d0450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59d04f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59d06d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59d0f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59d08b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d59d0db0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000270d59d0d10_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000270d5987c60;
T_6 ;
    %wait E_00000270d59c1000;
    %load/vec4 v00000270d59dbda0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v00000270d59dbda0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v00000270d59dbda0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270d59dbda0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000270d59dc480_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v00000270d59dbda0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v00000270d59dbda0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000270d59dc480_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000270d59dbda0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000270d59dbda0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270d59dbda0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270d59dbda0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000270d59dc480_0, 0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00000270d5954bc0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %end;
    .thread T_7;
    .scope S_00000270d5954bc0;
T_8 ;
    %wait E_00000270d59c1000;
    %load/vec4 v00000270d5b678c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000270d5b66100_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000270d59db9e0, 4;
    %assign/vec4 v00000270d59dce80_0, 0;
    %load/vec4 v00000270d5b67780_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000270d59db9e0, 4;
    %assign/vec4 v00000270d59dd1a0_0, 0;
    %load/vec4 v00000270d59db940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000270d5b67d20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000270d59dcd40_0;
    %load/vec4 v00000270d5b67d20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59db9e0, 0, 4;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000270d59881b0;
T_9 ;
    %wait E_00000270d59c1000;
    %load/vec4 v00000270d59d0630_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000270d59d0bd0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000270d59d0ef0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000270d59d0630_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000270d59d0bd0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000270d59d0ef0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000270d59d0630_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000270d59d0bd0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000270d59d0ef0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v00000270d59d0630_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000270d59d0270_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000270d59d0bd0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000270d59d0ef0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v00000270d59d0630_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000270d59d0270_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000270d59d0bd0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000270d59d0ef0_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v00000270d59d0630_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000270d59d0270_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000270d59d0bd0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000270d59d0ef0_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v00000270d59d0630_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000270d59d0270_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000270d59d0bd0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000270d59d0ef0_0, 0;
T_9.12 ;
T_9.11 ;
T_9.9 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000270d5981090;
T_10 ;
    %wait E_00000270d59c1000;
    %load/vec4 v00000270d59dcb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000270d59dd060_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %assign/vec4 v00000270d59dbe40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000270d59dd2e0_0;
    %assign/vec4 v00000270d59dbe40_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000270d5988020;
T_11 ;
    %wait E_00000270d59c1000;
    %load/vec4 v00000270d59d0590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270d59d03b0_0, 0, 32;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v00000270d59d0a90_0;
    %load/vec4 v00000270d59d0310_0;
    %and;
    %store/vec4 v00000270d59d03b0_0, 0, 32;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v00000270d59d0a90_0;
    %load/vec4 v00000270d59d0310_0;
    %or;
    %store/vec4 v00000270d59d03b0_0, 0, 32;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v00000270d59d0a90_0;
    %load/vec4 v00000270d59d0310_0;
    %add;
    %store/vec4 v00000270d59d03b0_0, 0, 32;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v00000270d59d0a90_0;
    %load/vec4 v00000270d59d0310_0;
    %sub;
    %store/vec4 v00000270d59d03b0_0, 0, 32;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v00000270d59d0a90_0;
    %load/vec4 v00000270d59d0310_0;
    %and;
    %store/vec4 v00000270d59d03b0_0, 0, 32;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v00000270d59d0a90_0;
    %load/vec4 v00000270d59d0310_0;
    %or;
    %inv;
    %store/vec4 v00000270d59d03b0_0, 0, 32;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %load/vec4 v00000270d59d03b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000270d59d0810_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270d59d0810_0, 0;
T_11.9 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000270d5987ad0;
T_12 ;
    %wait E_00000270d59c1000;
    %load/vec4 v00000270d59dc8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 24, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 26, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 27, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 28, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 29, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %pushi/vec4 31, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000270d59dc200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000270d59dc3e0_0;
    %ix/getv 3, v00000270d59dc5c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270d59d0950, 0, 4;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v00000270d59d09f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %ix/getv 4, v00000270d59dc5c0_0;
    %load/vec4a v00000270d59d0950, 4;
    %assign/vec4 v00000270d59dc700_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000270d5981220;
T_13 ;
    %wait E_00000270d59c1000;
    %load/vec4 v00000270d59dbee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000270d59dd420_0;
    %assign/vec4 v00000270d59dc020_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000270d59dbbc0_0;
    %assign/vec4 v00000270d59dc020_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000270d59813b0;
T_14 ;
    %wait E_00000270d59c1000;
    %load/vec4 v00000270d59db6c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000270d59db580_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d59dc660_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59dc660_0, 0, 1;
T_14.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d59dc660_0, 0, 1;
    %load/vec4 v00000270d59dc660_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v00000270d59dcf20_0;
    %store/vec4 v00000270d59dc520_0, 0, 32;
T_14.2 ;
    %load/vec4 v00000270d59dc660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v00000270d59db620_0;
    %store/vec4 v00000270d59dc520_0, 0, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000270d597e930;
T_15 ;
    %wait E_00000270d59c1000;
    %load/vec4 v00000270d59dcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270d59dd100_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000270d59dc980_0;
    %load/vec4 v00000270d59dc160_0;
    %add;
    %store/vec4 v00000270d59dd100_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000270d5b09320;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d5b66600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d5b67a00_0, 0, 1;
    %delay 640000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_00000270d5b09320;
T_17 ;
T_17.0 ;
    %delay 20000, 0;
    %load/vec4 v00000270d5b66600_0;
    %inv;
    %store/vec4 v00000270d5b66600_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_00000270d5b09320;
T_18 ;
    %vpi_call 2 44 "$monitor", "Register         Decimal               Binary\0120                %03d                   %b\0121                %03d                   %b\0122                %03d                   %b\0123                %03d                   %b\0124                %03d                   %b\0125                %03d                   %b\0126                %03d                   %b\0127                %03d                   %b\0128                %03d                   %b\0129                %03d                   %b\01210               %03d                   %b\01211               %03d                   %b\01212               %03d                   %b\01213               %03d                   %b\01214               %03d                   %b\01215               %03d                   %b\01216               %03d                   %b\01217               %03d                   %b\01218               %03d                   %b\01219               %03d                   %b\01220               %03d                   %b\01221               %03d                   %b\01222               %03d                   %b\01223               %03d                   %b\01224               %03d                   %b\01225               %03d                   %b\01226               %03d                   %b\01227               %03d                   %b\01228               %03d                   %b\01229               %03d                   %b\01230               %03d                   %b\01231               %03d                   %b\012clock = %d\012PC = %d\012Instruction = %d\012", &A<v00000270d59db9e0, 0>, &A<v00000270d59db9e0, 0>, &A<v00000270d59db9e0, 1>, &A<v00000270d59db9e0, 1>, &A<v00000270d59db9e0, 2>, &A<v00000270d59db9e0, 2>, &A<v00000270d59db9e0, 3>, &A<v00000270d59db9e0, 3>, &A<v00000270d59db9e0, 4>, &A<v00000270d59db9e0, 4>, &A<v00000270d59db9e0, 5>, &A<v00000270d59db9e0, 5>, &A<v00000270d59db9e0, 6>, &A<v00000270d59db9e0, 6>, &A<v00000270d59db9e0, 7>, &A<v00000270d59db9e0, 7>, &A<v00000270d59db9e0, 8>, &A<v00000270d59db9e0, 8>, &A<v00000270d59db9e0, 9>, &A<v00000270d59db9e0, 9>, &A<v00000270d59db9e0, 10>, &A<v00000270d59db9e0, 10>, &A<v00000270d59db9e0, 11>, &A<v00000270d59db9e0, 11>, &A<v00000270d59db9e0, 12>, &A<v00000270d59db9e0, 12>, &A<v00000270d59db9e0, 13>, &A<v00000270d59db9e0, 13>, &A<v00000270d59db9e0, 14>, &A<v00000270d59db9e0, 14>, &A<v00000270d59db9e0, 15>, &A<v00000270d59db9e0, 15>, &A<v00000270d59db9e0, 16>, &A<v00000270d59db9e0, 16>, &A<v00000270d59db9e0, 17>, &A<v00000270d59db9e0, 17>, &A<v00000270d59db9e0, 18>, &A<v00000270d59db9e0, 18>, &A<v00000270d59db9e0, 19>, &A<v00000270d59db9e0, 19>, &A<v00000270d59db9e0, 20>, &A<v00000270d59db9e0, 20>, &A<v00000270d59db9e0, 21>, &A<v00000270d59db9e0, 21>, &A<v00000270d59db9e0, 22>, &A<v00000270d59db9e0, 22>, &A<v00000270d59db9e0, 23>, &A<v00000270d59db9e0, 23>, &A<v00000270d59db9e0, 24>, &A<v00000270d59db9e0, 24>, &A<v00000270d59db9e0, 25>, &A<v00000270d59db9e0, 25>, &A<v00000270d59db9e0, 26>, &A<v00000270d59db9e0, 26>, &A<v00000270d59db9e0, 27>, &A<v00000270d59db9e0, 27>, &A<v00000270d59db9e0, 28>, &A<v00000270d59db9e0, 28>, &A<v00000270d59db9e0, 29>, &A<v00000270d59db9e0, 29>, &A<v00000270d59db9e0, 30>, &A<v00000270d59db9e0, 30>, &A<v00000270d59db9e0, 31>, &A<v00000270d59db9e0, 31>, v00000270d5b66600_0, v00000270d5b67320_0, v00000270d5b67140_0 {0 0 0};
    %vpi_call 2 112 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 2 113 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000270d5b09320 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/DatapathTB.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/Datapath.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/ALU.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/ALUControl.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/Controller.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/DataMemory.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/ImmediateGenerator.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/InstructionMemory.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/MUX32_2_1_2.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/MUX32_2_1.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/MUX32_2_1_and.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/PCAdder.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/PCAdderShift.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/ProgramCounter.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/RegisterMemory.v";
