module DSP_modules
(
	input [15:0] in_data,
	input clk,
	input reset,
	output reg [15:0] out_data
);	
	
	
	
	always @(posedge clk)
	begin
		if (clk == 1'b1) begin
			out_data <= in_data + 1'b1;	
	
		end
	end
		
endmodule
