;redcode
;assert 1
	SPL -9, @-92
	MOV 100, @702
	SUB 12, @10
	MOV -507, <-20
	SPL 0, <-742
	SUB @127, -406
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	SPL -0
	SUB @121, 103
	SUB @121, 103
	SUB 100, 1
	SUB #70, 60
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB 5, 320
	SUB @0, @90
	SUB @0, @90
	MOV #-15, @-102
	SUB 100, 1
	SUB 12, @10
	SUB @0, @90
	ADD -115, @116
	MOV #-15, @-102
	ADD -115, @116
	ADD -115, @116
	ADD -10, -6
	MOV #-15, @-102
	ADD #270, <1
	SUB #12, @0
	ADD #270, <1
	ADD <350, 949
	ADD -115, @116
	MOV #-15, @-102
	SPL 0, #-32
	ADD <350, 949
	SPL 0, #-32
	SPL 0, #-32
	SPL 0, <-742
	MOV -507, <-20
	SPL -9, @-92
	MOV 100, @702
	SLT 20, @12
	MOV <100, @702
	SUB 12, @10
