// Seed: 3597028391
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wor id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output uwire id_2,
    input wand id_3,
    input tri1 id_4,
    output tri1 id_5
);
  id_7 :
  assert property (@(posedge (1)) id_3 <= 1)
  else $clog2(57);
  ;
  localparam id_8 = 1;
  wire id_9;
  ;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
endmodule
