timestamp 1677185616
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
port "x1_bar" 5 -3302 1347 -3241 1407 m1
port "x2" 6 -3188 1409 -3127 1469 m1
port "s0" 11 2220 491 2254 525 m2
port "x2_bar" 7 -3075 1348 -3014 1408 m1
port "x1" 4 -3416 1408 -3355 1468 m1
port "x0_bar" 3 -3531 1347 -3470 1407 m1
port "x0" 2 -3644 1408 -3583 1468 m1
port "x3_bar" 9 -2846 1348 -2785 1408 m1
port "x3" 8 -2960 1409 -2899 1469 m1
port "VDD" 10 -2610 1408 -2576 1442 m1
port "GND" 1 -2719 -171 -2685 -137 m1
node "a_n1990_n1548#" 985 4.26359 -1990 -1548 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2290_n1548#" 985 4.34423 -2290 -1548 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_425_n638#" 300 27.5325 425 -638 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n787_n638#" 300 27.9112 -787 -638 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1990_n638#" 300 15.759 -1990 -638 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2290_n638#" 300 13.5339 -2290 -638 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_425_n1548#" 3621 551.845 425 -1548 pdif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 100000 3520 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_AND_1/B" 3693 927.146 -1439 -1548 pdif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 120640 4184 74640 3364 0 0 0 0 0 0 0 0 0 0
node "a_n787_n1548#" 3621 499.027 -787 -1548 pdif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 100000 3520 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_AND_2/B" 2404 841.687 -897 -918 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 65280 3040 272720 7138 99480 4478 0 0 0 0 0 0 0 0
equiv "CMOS_AND_2/B" "x1_bar"
node "a_n2140_n1548#" 3519 589.699 -2140 -1548 pdif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 87760 2816 77760 2424 106520 3702 0 0 0 0 0 0 0 0
node "CMOS_AND_1/A" 3892 959.723 -247 -1548 pdif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2860 0 0 116080 4324 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_AND_2/A" 2379 1733.91 -717 -308 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2860 0 0 43040 1928 272640 7136 94920 4250 0 0 0 0 0 0 0 0
equiv "CMOS_AND_2/A" "x2"
node "a_425_30#" 300 29.374 425 30 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1990_30#" 300 15.9475 -1990 30 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2290_30#" 300 12.6659 -2290 30 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_OR_0/OR" 1524 577.458 2177 30 ndif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 85680 2660 12160 464 13960 554 0 0 0 0 0 0 0 0
equiv "CMOS_OR_0/OR" "s0"
node "a_1637_640#" 985 15.5752 1637 640 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n787_640#" 985 8.92757 -787 640 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1990_640#" 985 4.26359 -1990 640 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2290_640#" 985 4.34423 -2290 640 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1637_30#" 3621 674.299 1637 30 ndif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 100000 3520 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_AND_1/AND" 3961 1287.1 965 -1548 pdif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2860 0 0 125200 4780 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_AND_0/AND" 3659 636.024 965 30 ndif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 105280 3784 0 0 0 0 0 0 0 0 0 0 0 0
node "a_425_640#" 3621 500.462 425 640 pdif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 100000 3520 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_AND_0/A" 3944 1604.08 -2140 30 ndif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2860 0 0 119120 4556 141720 5550 106800 3724 0 0 0 0 0 0 0 0
node "CMOS_AND_0/B" 3659 566.662 -247 30 ndif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 105280 3784 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n787_30#" 3621 606.815 -787 30 ndif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 100000 3520 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_OR_1/B" 2449 1806.38 -717 -80 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2860 0 0 52040 2378 272720 7138 81360 3572 0 0 0 0 0 0 0 0
equiv "CMOS_OR_1/B" "x2_bar"
node "CMOS_OR_1/A" 2475 1115.41 -897 530 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 74280 3490 272720 7138 95040 4256 0 0 0 0 0 0 0 0
equiv "CMOS_OR_1/A" "x1"
node "CMOS_XOR_0/A_bar" 5491 2048.07 -2400 -924 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 94080 5858 0 0 182840 8326 260560 6674 0 0 0 0 0 0 0 0 0 0
equiv "CMOS_XOR_0/A_bar" "x0_bar"
node "CMOS_XOR_0/A" 5383 2129.45 -2370 345 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 99060 5958 0 0 175760 8052 292829 8216 0 0 0 0 0 0 0 0 0 0
equiv "CMOS_XOR_0/A" "x0"
node "CMOS_XOR_0/B_bar" 5042 4670.25 -2400 536 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 94080 5858 0 0 126040 5486 260480 6672 0 0 0 0 0 0 0 0 0 0
equiv "CMOS_XOR_0/B_bar" "x3_bar"
node "CMOS_XOR_0/B" 4949 1191.2 -2370 -733 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 99060 5958 0 0 121040 5316 292749 8214 0 0 0 0 0 0 0 0 0 0
equiv "CMOS_XOR_0/B" "x3"
node "CMOS_XOR_0/VDD" 63963 26525.1 -2556 -1818 nw 0 0 0 0 6111790 26900 0 0 650600 14412 1296000 25920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1326880 37172 2034560 50952 0 0 0 0 0 0 0 0 0 0
equiv "CMOS_XOR_0/VDD" "VDD"
substrate "CMOS_XOR_0/GND!" 0 0 -2520 -204 ppd 0 0 0 0 0 0 0 0 612000 14280 387700 8554 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 693040 20686 1205000 32032 0 0 0 0 0 0 0 0 0 0
equiv "CMOS_XOR_0/GND!" "GND"
cap "CMOS_OR_1/A" "a_n2290_30#" 2.37058
cap "CMOS_XOR_0/A_bar" "a_n1990_30#" 8.2175
cap "a_425_640#" "a_1637_640#" 0.504701
cap "CMOS_AND_2/A" "CMOS_XOR_0/B_bar" 140.554
cap "a_n2140_n1548#" "CMOS_XOR_0/VDD" 1013.08
cap "a_n2290_n1548#" "CMOS_AND_2/B" 13.8972
cap "a_n1990_n1548#" "a_n2140_n1548#" 28.2979
cap "a_425_n638#" "a_n787_n1548#" 0.661286
cap "a_n787_n638#" "CMOS_AND_1/B" 6.39004
cap "a_n1990_640#" "CMOS_OR_1/B" 3.9466
cap "a_425_n1548#" "a_425_30#" 2.03638
cap "a_n2290_640#" "a_n787_30#" 0.0294592
cap "a_n787_640#" "CMOS_OR_1/A" 6.34176
cap "a_n787_n1548#" "CMOS_AND_1/A" 48.3344
cap "CMOS_AND_2/B" "a_n2140_n1548#" 212.617
cap "CMOS_AND_1/B" "CMOS_AND_2/A" 171.735
cap "CMOS_AND_1/AND" "CMOS_AND_0/A" 8.29135
cap "a_1637_30#" "CMOS_AND_0/B" 0.717884
cap "CMOS_AND_0/AND" "a_425_640#" 73.0547
cap "CMOS_AND_0/A" "CMOS_XOR_0/A" 30.743
cap "a_n787_30#" "CMOS_OR_1/A" 39.6151
cap "CMOS_AND_1/AND" "CMOS_XOR_0/VDD" 437.304
cap "CMOS_XOR_0/B_bar" "CMOS_XOR_0/B" 3469.11
cap "CMOS_XOR_0/A" "CMOS_XOR_0/VDD" 1056.38
cap "a_n1990_640#" "CMOS_AND_2/A" 3.58291
cap "a_n1990_n1548#" "CMOS_XOR_0/A" 24.4824
cap "a_n787_n638#" "CMOS_OR_1/B" 0.861817
cap "a_n2290_n1548#" "CMOS_XOR_0/A_bar" 10.0735
cap "CMOS_AND_0/A" "a_425_n1548#" 3.87468
cap "CMOS_AND_0/A" "a_n2290_30#" 9.2077
cap "a_n787_30#" "a_425_30#" 0.285658
cap "a_n787_n1548#" "CMOS_XOR_0/B_bar" 1.00398
cap "CMOS_AND_1/B" "CMOS_XOR_0/B" 4.61489
cap "a_425_640#" "CMOS_OR_0/OR" 2.48127
cap "a_n2140_n1548#" "CMOS_XOR_0/A_bar" 147.918
cap "CMOS_OR_1/B" "CMOS_AND_2/A" 3889.46
cap "CMOS_AND_2/B" "CMOS_XOR_0/A" 131.355
cap "a_425_n1548#" "CMOS_XOR_0/VDD" 791.201
cap "CMOS_XOR_0/VDD" "a_n2290_30#" 6.67804
cap "a_n787_640#" "CMOS_AND_0/A" 15.7698
cap "a_1637_30#" "CMOS_AND_1/AND" 78.0662
cap "a_n2290_n638#" "a_n2140_n1548#" 9.24203
cap "a_n787_n638#" "CMOS_AND_2/A" 6.02145
cap "a_425_n1548#" "CMOS_AND_2/B" 0.551461
cap "CMOS_AND_1/B" "a_n787_n1548#" 86
cap "a_n2290_640#" "CMOS_XOR_0/B_bar" 10.5612
cap "a_n1990_640#" "CMOS_XOR_0/B" 25.2282
cap "a_n787_640#" "CMOS_XOR_0/VDD" 54.329
cap "a_425_640#" "CMOS_OR_1/B" 1.05022
cap "CMOS_AND_0/A" "a_n787_30#" 74.4901
cap "a_n2140_n1548#" "a_n1990_30#" 1.87807
cap "CMOS_AND_2/B" "a_n2290_30#" 0.140738
cap "CMOS_AND_1/A" "a_425_30#" 0.861817
cap "CMOS_XOR_0/A_bar" "CMOS_XOR_0/A" 2880.27
cap "CMOS_OR_1/A" "CMOS_XOR_0/B_bar" 66.3574
cap "CMOS_OR_1/B" "CMOS_XOR_0/B" 2862.57
cap "a_n787_30#" "CMOS_XOR_0/VDD" 506.056
cap "a_425_n638#" "CMOS_AND_0/A" 0.861817
cap "a_425_n638#" "CMOS_XOR_0/VDD" 5.74683
cap "a_n2290_n638#" "CMOS_XOR_0/A" 5.98094
cap "CMOS_AND_0/AND" "a_425_30#" 0.563648
cap "a_n1990_n638#" "CMOS_XOR_0/B_bar" 8.75235
cap "a_n787_n1548#" "CMOS_OR_1/B" 3.87468
cap "CMOS_AND_1/B" "CMOS_OR_1/A" 5.6215
cap "CMOS_AND_0/A" "CMOS_AND_1/A" 65.9824
cap "CMOS_XOR_0/A_bar" "a_n2290_30#" 9.99688
cap "CMOS_XOR_0/A" "a_n1990_30#" 2.25917
cap "CMOS_AND_2/A" "CMOS_XOR_0/B" 97.9307
cap "CMOS_AND_1/A" "CMOS_XOR_0/VDD" 527.385
cap "a_n2290_n1548#" "a_n2140_n1548#" 19.5122
cap "a_n787_n638#" "a_n787_n1548#" 5.53916
cap "a_n1990_n638#" "CMOS_AND_1/B" 0.857453
cap "CMOS_XOR_0/VDD" "a_1637_640#" 55.3484
cap "a_n2290_640#" "CMOS_OR_1/B" 4.06406
cap "a_n1990_640#" "CMOS_OR_1/A" 13.079
cap "CMOS_AND_1/AND" "CMOS_AND_0/B" 0.0389666
cap "CMOS_AND_0/AND" "CMOS_AND_0/A" 4.72959
cap "CMOS_AND_2/B" "CMOS_AND_1/A" 4.35212
cap "a_n787_n1548#" "CMOS_AND_2/A" 48.6443
cap "a_n787_30#" "CMOS_XOR_0/A_bar" 1.82643
cap "CMOS_AND_0/A" "CMOS_XOR_0/B_bar" 162.789
cap "CMOS_OR_1/B" "CMOS_OR_1/A" 174.554
cap "CMOS_AND_0/AND" "CMOS_XOR_0/VDD" 581.732
cap "CMOS_XOR_0/B_bar" "CMOS_XOR_0/VDD" 398.768
cap "a_n1990_n638#" "CMOS_OR_1/B" 1.33905
cap "a_n2290_640#" "CMOS_AND_2/A" 3.7099
cap "a_n2290_n1548#" "CMOS_XOR_0/A" 19.4352
cap "a_n1990_n1548#" "CMOS_XOR_0/B_bar" 9.26917
cap "CMOS_AND_0/A" "CMOS_AND_1/B" 11.2617
cap "a_1637_30#" "a_1637_640#" 12.584
cap "a_n787_30#" "a_n1990_30#" 0.401063
cap "a_n787_n1548#" "CMOS_XOR_0/B" 0.136403
cap "a_n2140_n1548#" "CMOS_XOR_0/A" 366.778
cap "CMOS_OR_1/A" "CMOS_AND_2/A" 54.6824
cap "CMOS_AND_2/B" "CMOS_XOR_0/B_bar" 65.563
cap "CMOS_AND_1/B" "CMOS_XOR_0/VDD" 777.886
cap "a_n1990_n1548#" "CMOS_AND_1/B" 1.33083
cap "CMOS_XOR_0/VDD" "CMOS_OR_0/OR" 372.885
cap "a_n787_640#" "CMOS_AND_0/B" 1.03721
cap "a_n1990_640#" "CMOS_AND_0/A" 28.2626
cap "a_1637_30#" "CMOS_AND_0/AND" 54.8243
cap "a_n1990_n638#" "CMOS_AND_2/A" 7.00179
cap "CMOS_AND_1/B" "CMOS_AND_2/B" 420.269
cap "a_n2290_640#" "CMOS_XOR_0/B" 20.0638
cap "a_n1990_640#" "CMOS_XOR_0/VDD" 49.6837
cap "a_425_640#" "CMOS_OR_1/A" 0.545239
cap "CMOS_AND_0/B" "a_n787_30#" 67.5616
cap "CMOS_AND_0/A" "CMOS_OR_1/B" 207.718
cap "CMOS_XOR_0/A_bar" "CMOS_XOR_0/B_bar" 310.35
cap "CMOS_OR_1/A" "CMOS_XOR_0/B" 141.477
cap "CMOS_OR_1/B" "CMOS_XOR_0/VDD" 235.806
cap "a_n787_n638#" "CMOS_AND_0/A" 2.385
cap "a_n1990_n1548#" "CMOS_OR_1/B" 1.27809
cap "a_n1990_640#" "CMOS_AND_2/B" 0.146549
cap "CMOS_AND_1/AND" "a_425_n1548#" 48.1193
cap "a_n787_n638#" "CMOS_XOR_0/VDD" 5.04729
cap "a_n1990_n638#" "CMOS_XOR_0/B" 2.9638
cap "a_425_640#" "a_425_30#" 5.48971
cap "a_n2290_n638#" "CMOS_XOR_0/B_bar" 10.3458
cap "CMOS_AND_1/B" "CMOS_XOR_0/A_bar" 7.19459
cap "CMOS_OR_1/B" "CMOS_AND_2/B" 53.8612
cap "CMOS_AND_0/A" "CMOS_AND_2/A" 52.9501
cap "a_1637_30#" "CMOS_OR_0/OR" 57.0815
cap "CMOS_AND_0/B" "CMOS_AND_1/A" 11.0431
cap "CMOS_XOR_0/A" "a_n2290_30#" 2.11175
cap "CMOS_XOR_0/B_bar" "a_n1990_30#" 1.61552
cap "CMOS_AND_2/A" "CMOS_XOR_0/VDD" 382.233
cap "a_n1990_n1548#" "CMOS_AND_2/A" 8.00316
cap "a_n1990_n638#" "a_n787_n1548#" 0.495718
cap "a_n2290_n638#" "CMOS_AND_1/B" 0.680643
cap "a_n1990_640#" "CMOS_XOR_0/A_bar" 8.96133
cap "a_n2290_640#" "CMOS_OR_1/A" 12.8493
cap "CMOS_AND_2/B" "CMOS_AND_2/A" 2971.95
cap "a_n2140_n1548#" "CMOS_AND_1/A" 1.35208
cap "CMOS_AND_0/AND" "CMOS_AND_0/B" 5.78857
cap "a_425_640#" "CMOS_AND_0/A" 63.6385
cap "a_n787_30#" "CMOS_XOR_0/A" 0.384311
cap "CMOS_OR_1/B" "CMOS_XOR_0/A_bar" 129.297
cap "CMOS_AND_0/A" "CMOS_XOR_0/B" 319.598
cap "a_425_640#" "CMOS_XOR_0/VDD" 805.728
cap "a_425_n638#" "CMOS_AND_1/AND" 0.939637
cap "CMOS_XOR_0/B" "CMOS_XOR_0/VDD" 1079.34
cap "a_n1990_n1548#" "CMOS_XOR_0/B" 0.751832
cap "a_n2290_n638#" "CMOS_OR_1/B" 1.39779
cap "a_n1990_n638#" "CMOS_OR_1/A" 0.0456456
cap "a_n2290_n1548#" "CMOS_XOR_0/B_bar" 9.19985
cap "CMOS_AND_0/A" "a_n787_n1548#" 8.23856
cap "CMOS_AND_1/AND" "CMOS_AND_1/A" 11.5411
cap "CMOS_AND_0/B" "CMOS_AND_1/B" 9.36661
cap "CMOS_OR_1/B" "a_n1990_30#" 3.651
cap "CMOS_AND_1/AND" "a_1637_640#" 7.18407
cap "a_n787_30#" "a_n2290_30#" 0.122141
cap "CMOS_AND_1/A" "CMOS_XOR_0/A" 0.0255042
cap "a_n2140_n1548#" "CMOS_XOR_0/B_bar" 141.305
cap "CMOS_XOR_0/A_bar" "CMOS_AND_2/A" 89.5196
cap "CMOS_AND_2/B" "CMOS_XOR_0/B" 67.7471
cap "a_n787_n1548#" "CMOS_XOR_0/VDD" 793.682
cap "a_n1990_n1548#" "a_n787_n1548#" 0.516201
cap "a_n2290_n1548#" "CMOS_AND_1/B" 1.05825
cap "a_425_n638#" "a_425_n1548#" 5.54653
cap "a_n787_640#" "a_n787_30#" 12.6191
cap "a_n2290_640#" "CMOS_AND_0/A" 19.5251
cap "a_1637_30#" "a_425_640#" 6.00542
cap "CMOS_AND_1/AND" "CMOS_AND_0/AND" 86.4682
cap "a_n2290_n638#" "CMOS_AND_2/A" 7.28792
cap "a_n787_n1548#" "CMOS_AND_2/B" 39.1704
cap "CMOS_AND_1/B" "a_n2140_n1548#" 115.959
cap "a_425_n1548#" "CMOS_AND_1/A" 65.246
cap "a_n2290_640#" "CMOS_XOR_0/VDD" 44.6976
cap "CMOS_AND_0/B" "CMOS_OR_1/B" 2.40913
cap "CMOS_AND_0/A" "CMOS_OR_1/A" 205.614
cap "CMOS_AND_2/A" "a_n1990_30#" 4.09685
cap "CMOS_XOR_0/A" "CMOS_XOR_0/B_bar" 321.166
cap "CMOS_XOR_0/A_bar" "CMOS_XOR_0/B" 355.134
cap "CMOS_OR_1/A" "CMOS_XOR_0/VDD" 1088.39
cap "a_n1990_640#" "a_n2140_n1548#" 0.182946
cap "a_n1990_n638#" "CMOS_AND_0/A" 1.87807
cap "a_n2290_n1548#" "CMOS_OR_1/B" 1.39556
cap "a_n2290_640#" "CMOS_AND_2/B" 0.281477
cap "a_n1990_n1548#" "CMOS_OR_1/A" 0.0912912
cap "CMOS_AND_1/AND" "CMOS_AND_1/B" 3.13239
cap "a_n1990_n638#" "CMOS_XOR_0/VDD" 3.72307
cap "CMOS_AND_0/A" "a_425_30#" 8.56643
cap "a_n2290_n638#" "CMOS_XOR_0/B" 2.65989
cap "a_n787_n1548#" "CMOS_XOR_0/A_bar" 0.387649
cap "CMOS_AND_1/B" "CMOS_XOR_0/A" 10.9338
cap "CMOS_OR_1/B" "a_n2140_n1548#" 35.1959
cap "CMOS_AND_1/AND" "CMOS_OR_0/OR" 4.25208
cap "CMOS_AND_2/B" "CMOS_OR_1/A" 3440.3
cap "CMOS_XOR_0/B_bar" "a_n2290_30#" 4.49143
cap "CMOS_XOR_0/B" "a_n1990_30#" 6.96378
cap "a_425_30#" "CMOS_XOR_0/VDD" 5.00148
cap "a_n2290_n1548#" "CMOS_AND_2/A" 8.13016
cap "a_n1990_n638#" "CMOS_AND_2/B" 3.16162
cap "a_n2290_n638#" "a_n787_n1548#" 0.0141849
cap "a_n787_n638#" "a_n2140_n1548#" 2.6004
cap "a_425_n638#" "CMOS_AND_1/A" 8.97332
cap "a_425_n1548#" "CMOS_AND_1/B" 39.0343
cap "a_n1990_640#" "CMOS_XOR_0/A" 0.453688
cap "a_n2290_640#" "CMOS_XOR_0/A_bar" 8.94353
cap "a_425_640#" "CMOS_AND_0/B" 39.5597
cap "CMOS_AND_0/AND" "a_n787_30#" 0.965616
cap "a_n2140_n1548#" "CMOS_AND_2/A" 200.269
cap "CMOS_AND_0/B" "CMOS_XOR_0/B" 0.0503227
cap "a_n787_30#" "CMOS_XOR_0/B_bar" 4.30872
cap "CMOS_OR_1/A" "CMOS_XOR_0/A_bar" 2416.81
cap "CMOS_OR_1/B" "CMOS_XOR_0/A" 66.9984
cap "CMOS_AND_0/A" "CMOS_XOR_0/VDD" 1145.06
cap "a_n1990_n1548#" "CMOS_AND_0/A" 0.182946
cap "a_n787_640#" "CMOS_AND_1/B" 0.236654
cap "a_n2290_n638#" "CMOS_OR_1/A" 0.116233
cap "a_n1990_n1548#" "CMOS_XOR_0/VDD" 39.0415
cap "a_1637_30#" "a_425_30#" 0.30802
cap "a_n1990_n638#" "CMOS_XOR_0/A_bar" 1.46161
cap "a_n2290_n1548#" "CMOS_XOR_0/B" 0.787395
cap "CMOS_AND_0/A" "CMOS_AND_2/B" 17.8013
cap "CMOS_AND_1/B" "a_n787_30#" 8.19365
cap "CMOS_OR_1/B" "a_n2290_30#" 3.90769
cap "CMOS_OR_1/A" "a_n1990_30#" 2.3
cap "CMOS_AND_0/AND" "a_1637_640#" 5.28349
cap "a_n2140_n1548#" "CMOS_XOR_0/B" 58.558
cap "CMOS_XOR_0/A" "CMOS_AND_2/A" 89.6193
cap "CMOS_AND_2/B" "CMOS_XOR_0/VDD" 1428.5
cap "a_n2290_n1548#" "a_n787_n1548#" 0.16298
cap "a_n1990_n1548#" "CMOS_AND_2/B" 13.7821
cap "a_n787_n638#" "a_425_n1548#" 0.482208
cap "a_n787_640#" "CMOS_OR_1/B" 7.18407
cap "a_n1990_640#" "a_n787_30#" 0.972758
cap "CMOS_AND_1/AND" "a_425_640#" 0.856913
cap "a_1637_30#" "CMOS_AND_0/A" 1.29724
cap "a_425_n1548#" "CMOS_AND_2/A" 1.0614
cap "a_n787_n1548#" "a_n2140_n1548#" 22.1556
cap "CMOS_AND_1/B" "CMOS_AND_1/A" 184.404
cap "CMOS_AND_0/B" "CMOS_OR_1/A" 4.84285
cap "a_n787_30#" "CMOS_OR_1/B" 78.1435
cap "CMOS_AND_0/A" "CMOS_XOR_0/A_bar" 113.686
cap "a_1637_30#" "CMOS_XOR_0/VDD" 496.449
cap "CMOS_AND_2/A" "a_n2290_30#" 4.16035
cap "CMOS_XOR_0/A" "CMOS_XOR_0/B" 314.857
cap "CMOS_XOR_0/A_bar" "CMOS_XOR_0/VDD" 380.017
cap "CMOS_OR_0/OR" "a_1637_640#" 1.03721
cap "a_n2290_n1548#" "CMOS_OR_1/A" 0.232466
cap "a_n787_640#" "CMOS_AND_2/A" 0.738033
cap "a_n1990_n1548#" "CMOS_XOR_0/A_bar" 4.36887
cap "a_n787_n638#" "a_n787_30#" 1.13462
cap "CMOS_AND_1/AND" "a_n787_n1548#" 0.849131
cap "a_425_640#" "a_425_n1548#" 8.15899
cap "a_n2290_n638#" "CMOS_XOR_0/VDD" 3.90629
cap "CMOS_AND_0/A" "a_n1990_30#" 12.3674
cap "CMOS_AND_0/B" "a_425_30#" 0.508415
cap "CMOS_AND_1/B" "CMOS_XOR_0/B_bar" 4.55931
cap "a_n787_n1548#" "CMOS_XOR_0/A" 2.71052
cap "CMOS_OR_1/A" "a_n2140_n1548#" 12.5422
cap "a_n787_30#" "CMOS_AND_2/A" 4.15512
cap "CMOS_AND_0/AND" "CMOS_OR_0/OR" 11.14
cap "CMOS_AND_2/B" "CMOS_XOR_0/A_bar" 77.5793
cap "CMOS_XOR_0/B" "a_n2290_30#" 6.12033
cap "a_n1990_30#" "CMOS_XOR_0/VDD" 6.49481
cap "a_n787_640#" "a_425_640#" 0.527063
cap "a_n2290_n638#" "CMOS_AND_2/B" 3.22908
cap "a_n1990_n638#" "a_n2140_n1548#" 12.3674
cap "a_n787_n638#" "CMOS_AND_1/A" 0.977074
cap "a_425_n1548#" "a_n787_n1548#" 5.59609
cap "a_n2290_640#" "CMOS_XOR_0/A" 0.508612
cap "a_n1990_640#" "CMOS_XOR_0/B_bar" 5.09845
cap "a_425_640#" "a_n787_30#" 5.95202
cap "CMOS_AND_0/A" "CMOS_AND_0/B" 320.617
cap "CMOS_AND_2/B" "a_n1990_30#" 0.0732744
cap "CMOS_AND_1/A" "CMOS_AND_2/A" 11.6396
cap "a_n787_30#" "CMOS_XOR_0/B" 6.44014
cap "CMOS_OR_1/A" "CMOS_XOR_0/A" 64.564
cap "CMOS_OR_1/B" "CMOS_XOR_0/B_bar" 58.1501
cap "CMOS_AND_0/B" "CMOS_XOR_0/VDD" 583.782
cap "a_n787_640#" "a_n787_n1548#" 0.0538216
cap "a_425_n638#" "a_425_640#" 2.03638
cap "a_n1990_n638#" "CMOS_XOR_0/A" 6.81471
cap "a_n2290_n1548#" "CMOS_XOR_0/VDD" 33.9528
cap "a_n2290_n638#" "CMOS_XOR_0/A_bar" 4.36327
cap "CMOS_AND_0/A" "a_n2140_n1548#" 27.715
cap "a_425_640#" "CMOS_AND_1/A" 3.87468
cap "a_n787_30#" "a_n787_n1548#" 8.66728
cap "CMOS_AND_1/B" "CMOS_OR_1/B" 9.19333
device msubckt sky130_fd_pr__pfet_01v8 935 -1548 936 -1547 l=30 w=600 "CMOS_XOR_0/VDD" "a_425_n1548#" 60 0 "CMOS_XOR_0/VDD" 600 0 "CMOS_AND_1/AND" 600 0
device msubckt sky130_fd_pr__pfet_01v8 545 -1548 546 -1547 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_AND_1/A" 60 0 "a_425_n1548#" 600 0 "CMOS_XOR_0/VDD" 600 0
device msubckt sky130_fd_pr__pfet_01v8 395 -1548 396 -1547 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_AND_1/B" 60 0 "CMOS_XOR_0/VDD" 600 0 "a_425_n1548#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -277 -1548 -276 -1547 l=30 w=600 "CMOS_XOR_0/VDD" "a_n787_n1548#" 60 0 "CMOS_XOR_0/VDD" 600 0 "CMOS_AND_1/A" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -667 -1548 -666 -1547 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_AND_2/A" 60 0 "a_n787_n1548#" 600 0 "CMOS_XOR_0/VDD" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -817 -1548 -816 -1547 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_AND_2/B" 60 0 "CMOS_XOR_0/VDD" 600 0 "a_n787_n1548#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -1469 -1548 -1468 -1547 l=30 w=600 "CMOS_XOR_0/VDD" "a_n2140_n1548#" 60 0 "CMOS_XOR_0/VDD" 600 0 "CMOS_AND_1/B" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -1870 -1548 -1869 -1547 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_XOR_0/A" 60 0 "a_n1990_n1548#" 600 0 "CMOS_XOR_0/VDD" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -2020 -1548 -2019 -1547 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_XOR_0/B_bar" 60 0 "a_n2140_n1548#" 600 0 "a_n1990_n1548#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -2170 -1548 -2169 -1547 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_XOR_0/B" 60 0 "a_n2290_n1548#" 600 0 "a_n2140_n1548#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -2320 -1548 -2319 -1547 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_XOR_0/A_bar" 60 0 "CMOS_XOR_0/VDD" 600 0 "a_n2290_n1548#" 600 0
device msubckt sky130_fd_pr__nfet_01v8 935 -638 936 -637 l=30 w=300 "CMOS_XOR_0/GND!" "a_425_n1548#" 60 0 "CMOS_XOR_0/GND!" 300 0 "CMOS_AND_1/AND" 300 0
device msubckt sky130_fd_pr__nfet_01v8 545 -638 546 -637 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_AND_1/A" 60 0 "a_425_n638#" 300 0 "a_425_n1548#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 395 -638 396 -637 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_AND_1/B" 60 0 "CMOS_XOR_0/GND!" 300 0 "a_425_n638#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -277 -638 -276 -637 l=30 w=300 "CMOS_XOR_0/GND!" "a_n787_n1548#" 60 0 "CMOS_XOR_0/GND!" 300 0 "CMOS_AND_1/A" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -667 -638 -666 -637 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_AND_2/A" 60 0 "a_n787_n638#" 300 0 "a_n787_n1548#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -817 -638 -816 -637 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_AND_2/B" 60 0 "CMOS_XOR_0/GND!" 300 0 "a_n787_n638#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -1469 -638 -1468 -637 l=30 w=300 "CMOS_XOR_0/GND!" "a_n2140_n1548#" 60 0 "CMOS_XOR_0/GND!" 300 0 "CMOS_AND_1/B" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -1870 -638 -1869 -637 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_XOR_0/B_bar" 60 0 "a_n1990_n638#" 300 0 "CMOS_XOR_0/GND!" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -2020 -638 -2019 -637 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_XOR_0/A_bar" 60 0 "a_n2140_n1548#" 300 0 "a_n1990_n638#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -2170 -638 -2169 -637 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_XOR_0/A" 60 0 "a_n2290_n638#" 300 0 "a_n2140_n1548#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -2320 -638 -2319 -637 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_XOR_0/B" 60 0 "CMOS_XOR_0/GND!" 300 0 "a_n2290_n638#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 2147 30 2148 31 l=30 w=300 "CMOS_XOR_0/GND!" "a_1637_30#" 60 0 "CMOS_XOR_0/GND!" 300 0 "CMOS_OR_0/OR" 300 0
device msubckt sky130_fd_pr__nfet_01v8 1757 30 1758 31 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_AND_1/AND" 60 0 "a_1637_30#" 300 0 "CMOS_XOR_0/GND!" 300 0
device msubckt sky130_fd_pr__nfet_01v8 1607 30 1608 31 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_AND_0/AND" 60 0 "CMOS_XOR_0/GND!" 300 0 "a_1637_30#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 935 30 936 31 l=30 w=300 "CMOS_XOR_0/GND!" "a_425_640#" 60 0 "CMOS_XOR_0/GND!" 300 0 "CMOS_AND_0/AND" 300 0
device msubckt sky130_fd_pr__nfet_01v8 545 30 546 31 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_AND_0/A" 60 0 "a_425_30#" 300 0 "a_425_640#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 395 30 396 31 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_AND_0/B" 60 0 "CMOS_XOR_0/GND!" 300 0 "a_425_30#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -277 30 -276 31 l=30 w=300 "CMOS_XOR_0/GND!" "a_n787_30#" 60 0 "CMOS_XOR_0/GND!" 300 0 "CMOS_AND_0/B" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -667 30 -666 31 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_OR_1/B" 60 0 "a_n787_30#" 300 0 "CMOS_XOR_0/GND!" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -817 30 -816 31 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_OR_1/A" 60 0 "CMOS_XOR_0/GND!" 300 0 "a_n787_30#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -1870 30 -1869 31 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_XOR_0/A_bar" 60 0 "a_n1990_30#" 300 0 "CMOS_XOR_0/GND!" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -2020 30 -2019 31 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_XOR_0/B_bar" 60 0 "CMOS_AND_0/A" 300 0 "a_n1990_30#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -2170 30 -2169 31 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_XOR_0/B" 60 0 "a_n2290_30#" 300 0 "CMOS_AND_0/A" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -2320 30 -2319 31 l=30 w=300 "CMOS_XOR_0/GND!" "CMOS_XOR_0/A" 60 0 "CMOS_XOR_0/GND!" 300 0 "a_n2290_30#" 300 0
device msubckt sky130_fd_pr__pfet_01v8 2147 640 2148 641 l=30 w=600 "CMOS_XOR_0/VDD" "a_1637_30#" 60 0 "CMOS_XOR_0/VDD" 600 0 "CMOS_OR_0/OR" 600 0
device msubckt sky130_fd_pr__pfet_01v8 1757 640 1758 641 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_AND_1/AND" 60 0 "a_1637_640#" 600 0 "a_1637_30#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 1607 640 1608 641 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_AND_0/AND" 60 0 "CMOS_XOR_0/VDD" 600 0 "a_1637_640#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 935 640 936 641 l=30 w=600 "CMOS_XOR_0/VDD" "a_425_640#" 60 0 "CMOS_XOR_0/VDD" 600 0 "CMOS_AND_0/AND" 600 0
device msubckt sky130_fd_pr__pfet_01v8 545 640 546 641 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_AND_0/A" 60 0 "a_425_640#" 600 0 "CMOS_XOR_0/VDD" 600 0
device msubckt sky130_fd_pr__pfet_01v8 395 640 396 641 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_AND_0/B" 60 0 "CMOS_XOR_0/VDD" 600 0 "a_425_640#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -277 640 -276 641 l=30 w=600 "CMOS_XOR_0/VDD" "a_n787_30#" 60 0 "CMOS_XOR_0/VDD" 600 0 "CMOS_AND_0/B" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -667 640 -666 641 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_OR_1/B" 60 0 "a_n787_640#" 600 0 "a_n787_30#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -817 640 -816 641 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_OR_1/A" 60 0 "CMOS_XOR_0/VDD" 600 0 "a_n787_640#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -1870 640 -1869 641 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_XOR_0/B" 60 0 "a_n1990_640#" 600 0 "CMOS_XOR_0/VDD" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -2020 640 -2019 641 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_XOR_0/A_bar" 60 0 "CMOS_AND_0/A" 600 0 "a_n1990_640#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -2170 640 -2169 641 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_XOR_0/A" 60 0 "a_n2290_640#" 600 0 "CMOS_AND_0/A" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -2320 640 -2319 641 l=30 w=600 "CMOS_XOR_0/VDD" "CMOS_XOR_0/B_bar" 60 0 "CMOS_XOR_0/VDD" 600 0 "a_n2290_640#" 600 0
