[INF:CM0023] Creating log file ../../build/regression/ArrayInst/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<63> s<62> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<5> s<2> l<1:1> el<1:7>
n<qq> u<2> t<StringConst> p<5> s<4> l<1:8> el<1:10>
n<> u<3> t<Port> p<4> l<1:11> el<1:11>
n<> u<4> t<List_of_ports> p<5> c<3> l<1:10> el<1:12>
n<> u<5> t<Module_nonansi_header> p<6> c<1> l<1:1> el<1:13>
n<> u<6> t<Module_declaration> p<7> c<5> l<1:1> el<2:10>
n<> u<7> t<Description> p<62> c<6> s<34> l<1:1> el<2:10>
n<> u<8> t<Module_keyword> p<12> s<9> l<4:1> el<4:7>
n<flop> u<9> t<StringConst> p<12> s<11> l<4:8> el<4:12>
n<> u<10> t<Port> p<11> l<4:14> el<4:14>
n<> u<11> t<List_of_ports> p<12> c<10> l<4:13> el<4:15>
n<> u<12> t<Module_nonansi_header> p<33> c<8> s<32> l<4:1> el<4:16>
n<qq> u<13> t<StringConst> p<29> s<28> l<5:3> el<5:5>
n<q> u<14> t<StringConst> p<25> s<24> l<5:6> el<5:7>
n<1> u<15> t<IntConst> p<16> l<5:8> el<5:9>
n<> u<16> t<Primary_literal> p<17> c<15> l<5:8> el<5:9>
n<> u<17> t<Constant_primary> p<18> c<16> l<5:8> el<5:9>
n<> u<18> t<Constant_expression> p<23> c<17> s<22> l<5:8> el<5:9>
n<0> u<19> t<IntConst> p<20> l<5:10> el<5:11>
n<> u<20> t<Primary_literal> p<21> c<19> l<5:10> el<5:11>
n<> u<21> t<Constant_primary> p<22> c<20> l<5:10> el<5:11>
n<> u<22> t<Constant_expression> p<23> c<21> l<5:10> el<5:11>
n<> u<23> t<Constant_range> p<24> c<18> l<5:8> el<5:11>
n<> u<24> t<Unpacked_dimension> p<25> c<23> l<5:7> el<5:12>
n<> u<25> t<Name_of_instance> p<28> c<14> s<27> l<5:6> el<5:12>
n<> u<26> t<Ordered_port_connection> p<27> l<5:13> el<5:13>
n<> u<27> t<List_of_port_connections> p<28> c<26> l<5:13> el<5:13>
n<> u<28> t<Hierarchical_instance> p<29> c<25> l<5:6> el<5:14>
n<> u<29> t<Module_instantiation> p<30> c<13> l<5:3> el<5:15>
n<> u<30> t<Module_or_generate_item> p<31> c<29> l<5:3> el<5:15>
n<> u<31> t<Non_port_module_item> p<32> c<30> l<5:3> el<5:15>
n<> u<32> t<Module_item> p<33> c<31> l<5:3> el<5:15>
n<> u<33> t<Module_declaration> p<34> c<12> l<4:1> el<6:10>
n<> u<34> t<Description> p<62> c<33> s<61> l<4:1> el<6:10>
n<> u<35> t<Module_keyword> p<39> s<36> l<8:1> el<8:7>
n<top> u<36> t<StringConst> p<39> s<38> l<8:8> el<8:11>
n<> u<37> t<Port> p<38> l<8:12> el<8:12>
n<> u<38> t<List_of_ports> p<39> c<37> l<8:11> el<8:13>
n<> u<39> t<Module_nonansi_header> p<60> c<35> s<59> l<8:1> el<8:14>
n<flop> u<40> t<StringConst> p<56> s<55> l<9:3> el<9:7>
n<flop_instances> u<41> t<StringConst> p<52> s<51> l<9:8> el<9:22>
n<3> u<42> t<IntConst> p<43> l<9:23> el<9:24>
n<> u<43> t<Primary_literal> p<44> c<42> l<9:23> el<9:24>
n<> u<44> t<Constant_primary> p<45> c<43> l<9:23> el<9:24>
n<> u<45> t<Constant_expression> p<50> c<44> s<49> l<9:23> el<9:24>
n<0> u<46> t<IntConst> p<47> l<9:25> el<9:26>
n<> u<47> t<Primary_literal> p<48> c<46> l<9:25> el<9:26>
n<> u<48> t<Constant_primary> p<49> c<47> l<9:25> el<9:26>
n<> u<49> t<Constant_expression> p<50> c<48> l<9:25> el<9:26>
n<> u<50> t<Constant_range> p<51> c<45> l<9:23> el<9:26>
n<> u<51> t<Unpacked_dimension> p<52> c<50> l<9:22> el<9:27>
n<> u<52> t<Name_of_instance> p<55> c<41> s<54> l<9:8> el<9:27>
n<> u<53> t<Ordered_port_connection> p<54> l<9:29> el<9:29>
n<> u<54> t<List_of_port_connections> p<55> c<53> l<9:29> el<9:29>
n<> u<55> t<Hierarchical_instance> p<56> c<52> l<9:8> el<9:30>
n<> u<56> t<Module_instantiation> p<57> c<40> l<9:3> el<9:31>
n<> u<57> t<Module_or_generate_item> p<58> c<56> l<9:3> el<9:31>
n<> u<58> t<Non_port_module_item> p<59> c<57> l<9:3> el<9:31>
n<> u<59> t<Module_item> p<60> c<58> l<9:3> el<9:31>
n<> u<60> t<Module_declaration> p<61> c<39> l<8:1> el<10:10>
n<> u<61> t<Description> p<62> c<60> l<8:1> el<10:10>
n<> u<62> t<Source_text> p<63> c<7> l<1:1> el<10:10>
n<> u<63> t<Top_level_rule> l<1:1> el<11:1>
[WRN:PA0205] dut.sv:1: No timescale set for "qq".

[WRN:PA0205] dut.sv:4: No timescale set for "flop".

[WRN:PA0205] dut.sv:8: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:4: Compile module "work@flop".

[INF:CP0303] dut.sv:1: Compile module "work@qq".

[INF:CP0303] dut.sv:8: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:8: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 13.

[NTE:EL0511] Nb leaf instances: 8.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ArrayInst/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ArrayInst/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ArrayInst/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@flop (work@flop) dut.sv:4:1: , endln:6:10, parent:work@top
  |vpiFullName:work@flop
  |vpiDefName:work@flop
|uhdmallModules:
\_module: work@qq (work@qq) dut.sv:1:1: , endln:2:10, parent:work@top
  |vpiFullName:work@qq
  |vpiDefName:work@qq
|uhdmallModules:
\_module: work@top (work@top) dut.sv:8:1: , endln:10:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:8:1: , endln:10:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@flop (work@top.flop_instances[0]) dut.sv:9:3: , endln:9:31, parent:work@top
    |vpiName:flop_instances[0]
    |vpiFullName:work@top.flop_instances[0]
    |vpiDefName:work@flop
    |vpiDefFile:dut.sv
    |vpiDefLineNo:4
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:8:1: , endln:10:10
    |vpiModule:
    \_module: work@qq (work@top.flop_instances[0].q[0]) dut.sv:5:3: , endln:5:15, parent:work@top.flop_instances[0]
      |vpiName:q[0]
      |vpiFullName:work@top.flop_instances[0].q[0]
      |vpiDefName:work@qq
      |vpiDefFile:dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module: work@flop (work@top.flop_instances[0]) dut.sv:9:3: , endln:9:31, parent:work@top
    |vpiModule:
    \_module: work@qq (work@top.flop_instances[0].q[1]) dut.sv:5:3: , endln:5:15, parent:work@top.flop_instances[0]
      |vpiName:q[1]
      |vpiFullName:work@top.flop_instances[0].q[1]
      |vpiDefName:work@qq
      |vpiDefFile:dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module: work@flop (work@top.flop_instances[0]) dut.sv:9:3: , endln:9:31, parent:work@top
  |vpiModule:
  \_module: work@flop (work@top.flop_instances[1]) dut.sv:9:3: , endln:9:31, parent:work@top
    |vpiName:flop_instances[1]
    |vpiFullName:work@top.flop_instances[1]
    |vpiDefName:work@flop
    |vpiDefFile:dut.sv
    |vpiDefLineNo:4
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:8:1: , endln:10:10
    |vpiModule:
    \_module: work@qq (work@top.flop_instances[1].q[0]) dut.sv:5:3: , endln:5:15, parent:work@top.flop_instances[1]
      |vpiName:q[0]
      |vpiFullName:work@top.flop_instances[1].q[0]
      |vpiDefName:work@qq
      |vpiDefFile:dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module: work@flop (work@top.flop_instances[1]) dut.sv:9:3: , endln:9:31, parent:work@top
    |vpiModule:
    \_module: work@qq (work@top.flop_instances[1].q[1]) dut.sv:5:3: , endln:5:15, parent:work@top.flop_instances[1]
      |vpiName:q[1]
      |vpiFullName:work@top.flop_instances[1].q[1]
      |vpiDefName:work@qq
      |vpiDefFile:dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module: work@flop (work@top.flop_instances[1]) dut.sv:9:3: , endln:9:31, parent:work@top
  |vpiModule:
  \_module: work@flop (work@top.flop_instances[2]) dut.sv:9:3: , endln:9:31, parent:work@top
    |vpiName:flop_instances[2]
    |vpiFullName:work@top.flop_instances[2]
    |vpiDefName:work@flop
    |vpiDefFile:dut.sv
    |vpiDefLineNo:4
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:8:1: , endln:10:10
    |vpiModule:
    \_module: work@qq (work@top.flop_instances[2].q[0]) dut.sv:5:3: , endln:5:15, parent:work@top.flop_instances[2]
      |vpiName:q[0]
      |vpiFullName:work@top.flop_instances[2].q[0]
      |vpiDefName:work@qq
      |vpiDefFile:dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module: work@flop (work@top.flop_instances[2]) dut.sv:9:3: , endln:9:31, parent:work@top
    |vpiModule:
    \_module: work@qq (work@top.flop_instances[2].q[1]) dut.sv:5:3: , endln:5:15, parent:work@top.flop_instances[2]
      |vpiName:q[1]
      |vpiFullName:work@top.flop_instances[2].q[1]
      |vpiDefName:work@qq
      |vpiDefFile:dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module: work@flop (work@top.flop_instances[2]) dut.sv:9:3: , endln:9:31, parent:work@top
  |vpiModule:
  \_module: work@flop (work@top.flop_instances[3]) dut.sv:9:3: , endln:9:31, parent:work@top
    |vpiName:flop_instances[3]
    |vpiFullName:work@top.flop_instances[3]
    |vpiDefName:work@flop
    |vpiDefFile:dut.sv
    |vpiDefLineNo:4
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:8:1: , endln:10:10
    |vpiModule:
    \_module: work@qq (work@top.flop_instances[3].q[0]) dut.sv:5:3: , endln:5:15, parent:work@top.flop_instances[3]
      |vpiName:q[0]
      |vpiFullName:work@top.flop_instances[3].q[0]
      |vpiDefName:work@qq
      |vpiDefFile:dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module: work@flop (work@top.flop_instances[3]) dut.sv:9:3: , endln:9:31, parent:work@top
    |vpiModule:
    \_module: work@qq (work@top.flop_instances[3].q[1]) dut.sv:5:3: , endln:5:15, parent:work@top.flop_instances[3]
      |vpiName:q[1]
      |vpiFullName:work@top.flop_instances[3].q[1]
      |vpiDefName:work@qq
      |vpiDefFile:dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module: work@flop (work@top.flop_instances[3]) dut.sv:9:3: , endln:9:31, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ArrayInst/dut.sv | ${SURELOG_DIR}/build/regression/ArrayInst/roundtrip/dut_000.sv | 2 | 10 | 

