<module name="vsl: SAED_PDK_90 pmos4t auCdl">
<scope name="Terminal">
<forward>
<mapping src="&lt;unmappedTermOrder>" dst="D G S B"/>
<mapping src="&lt;termOrder>" dst="D G S B"/>
</forward>
<reverse>
<mapping src="D G S B" dst="&lt;unmappedTermOrder>"/>
</reverse>
</scope>
<master_instances/>
</module>
