Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 81bb8c3c6b564381afd30f5f0e47337e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot seven_display_tb_top_behav xil_defaultlib.seven_display_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_rst_tb
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.clk_5MHZ_clk_5MHZ_clk_wiz
Compiling module xil_defaultlib.clk_5MHZ
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.seven_display_tb
Compiling module xil_defaultlib.seven_display_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot seven_display_tb_top_behav
