\hypertarget{group__MEMORY__BASE__ADDRESSES}{}\doxysection{Memory Base Addresses}
\label{group__MEMORY__BASE__ADDRESSES}\index{Memory Base Addresses@{Memory Base Addresses}}


Base addresses of memory regions.  


Collaboration diagram for Memory Base Addresses\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__MEMORY__BASE__ADDRESSES}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__MEMORY__BASE__ADDRESSES_gaf6863e7094aca292453684fa2af16686}{FLASH\+\_\+\+BASEADDR}}~0x08000000U
\item 
\#define \mbox{\hyperlink{group__MEMORY__BASE__ADDRESSES_gaec02cd8a7872b7816d2a838e6956f6a1}{SRAM1\+\_\+\+BASEADDR}}~(uint32\+\_\+t)0x20000000
\item 
\mbox{\Hypertarget{group__MEMORY__BASE__ADDRESSES_gad1c97617b06af2b0d93bae9642145bda}\label{group__MEMORY__BASE__ADDRESSES_gad1c97617b06af2b0d93bae9642145bda}} 
\#define {\bfseries SRAM}~SRAM1\+\_\+\+BASE\+\_\+\+ADDR
\item 
\#define \mbox{\hyperlink{group__MEMORY__BASE__ADDRESSES_ga548ca9ecc4b62f701800110d155a05dc}{ROM\+\_\+\+BASEADDR}}~0x1\+FFF0000U
\item 
\#define \mbox{\hyperlink{group__MEMORY__BASE__ADDRESSES_gac14dea910dc75b8e90e51ea63eae373c}{SRAM2\+\_\+\+BASEADDR}}~0x2001\+C000U
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Base addresses of memory regions. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__MEMORY__BASE__ADDRESSES_gaf6863e7094aca292453684fa2af16686}\label{group__MEMORY__BASE__ADDRESSES_gaf6863e7094aca292453684fa2af16686}} 
\index{Memory Base Addresses@{Memory Base Addresses}!FLASH\_BASEADDR@{FLASH\_BASEADDR}}
\index{FLASH\_BASEADDR@{FLASH\_BASEADDR}!Memory Base Addresses@{Memory Base Addresses}}
\doxysubsubsection{\texorpdfstring{FLASH\_BASEADDR}{FLASH\_BASEADDR}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASEADDR~0x08000000U}

Base address of FLASH memory \mbox{\Hypertarget{group__MEMORY__BASE__ADDRESSES_ga548ca9ecc4b62f701800110d155a05dc}\label{group__MEMORY__BASE__ADDRESSES_ga548ca9ecc4b62f701800110d155a05dc}} 
\index{Memory Base Addresses@{Memory Base Addresses}!ROM\_BASEADDR@{ROM\_BASEADDR}}
\index{ROM\_BASEADDR@{ROM\_BASEADDR}!Memory Base Addresses@{Memory Base Addresses}}
\doxysubsubsection{\texorpdfstring{ROM\_BASEADDR}{ROM\_BASEADDR}}
{\footnotesize\ttfamily \#define ROM\+\_\+\+BASEADDR~0x1\+FFF0000U}

Base address of ROM memory \mbox{\Hypertarget{group__MEMORY__BASE__ADDRESSES_gaec02cd8a7872b7816d2a838e6956f6a1}\label{group__MEMORY__BASE__ADDRESSES_gaec02cd8a7872b7816d2a838e6956f6a1}} 
\index{Memory Base Addresses@{Memory Base Addresses}!SRAM1\_BASEADDR@{SRAM1\_BASEADDR}}
\index{SRAM1\_BASEADDR@{SRAM1\_BASEADDR}!Memory Base Addresses@{Memory Base Addresses}}
\doxysubsubsection{\texorpdfstring{SRAM1\_BASEADDR}{SRAM1\_BASEADDR}}
{\footnotesize\ttfamily \#define SRAM1\+\_\+\+BASEADDR~(uint32\+\_\+t)0x20000000}

Base address of SRAM1 memory \mbox{\Hypertarget{group__MEMORY__BASE__ADDRESSES_gac14dea910dc75b8e90e51ea63eae373c}\label{group__MEMORY__BASE__ADDRESSES_gac14dea910dc75b8e90e51ea63eae373c}} 
\index{Memory Base Addresses@{Memory Base Addresses}!SRAM2\_BASEADDR@{SRAM2\_BASEADDR}}
\index{SRAM2\_BASEADDR@{SRAM2\_BASEADDR}!Memory Base Addresses@{Memory Base Addresses}}
\doxysubsubsection{\texorpdfstring{SRAM2\_BASEADDR}{SRAM2\_BASEADDR}}
{\footnotesize\ttfamily \#define SRAM2\+\_\+\+BASEADDR~0x2001\+C000U}

Base address of SRAM2 memory 