<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<link rel="Stylesheet" type="text/css" href="style.css">
<title>学习笔记 － DDR</title>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
</head>
<body>

<h1>目录</h1>
<div class="toc">
<ul>
<li><a href="#toc_0.0.1">DDR clock</a>
<ul>
<li><a href="#toc_0.0.1.1">how to check current DDR clock</a>
<li><a href="#toc_0.0.1.2">clock register</a>
</ul>
<li><a href="#toc_0.0.2">DDR port</a>
<ul>
<li><a href="#toc_0.0.2.1">port introduction</a>
<li><a href="#toc_0.0.2.2">remapping</a>
</ul>
<li><a href="#toc_0.0.3">debug</a>
<ul>
<li><a href="#toc_0.0.3.1">DDR不稳时可用的一些调试技巧</a>
</ul>
<li><a href="#toc_0.0.4">附件</a>
</ul>
</ul>
</ul>
</div>
<p>
<em>Take SharkL as example</em>
</p>

<hr />
<h3 id="toc_0.0.1">DDR clock</h3>
<h4 id="toc_0.0.1.1">how to check current DDR clock</h4>
<p>
<strong>通过clk_summary看</strong>
</p>
<pre>
adb shell cat /d/clk/clk_summary | grep clk_emc?

get the value and divide by 2

e.g,
$ adb shell cat /d/clk/clk_summary | grep clk_emc
       clk_emc                  0           0            768000000 

then the current ddr frequence is 384M
</pre>
<p>
<strong>通过PLL寄存器看</strong>
</p>
<pre>
1、通过REG_AON_CLK_EMC_CFG看选择哪个PLL
 6：代表在TWPLL上，384M
 3：代表在TWPLL上，192M
 7：落在DPLL上，通过2来计算
2、DPLL的计算公式
 REG_AON_APB_DPLL_CFG看REFIN
 REG_AON_APB_DPLL_CFG1查看NINT和KINT
 计算公式：REFIN*(NINT+KINT/1024/1024)/2

读0x402e3004（REG_AON_APB_DPLL_CFG），bit24~bit25 represent REF clk，00-&gt;2M 01-&gt;4M 10-&gt;13M 11-&gt;26M。
如值为0x03100029，3代表的那两个bit表示选择的REFIN，3表示选择26M clock。 
读0x402e3074(REG_AON_APB_DPLL_CFG1)，bit12~bit31 represent KINT, bit0~bit5 represent NINT,计算公式为：(NINT + KINT/1024/1024) * REFIN。
如值为0xd89d8463， NINT--&gt;0x23--&gt;35, KINT--&gt;0xd89d8--&gt;887256，则（30+887256/1024/1024）*26 = （35+0.85）*26 = 932M。 
读0x402d0024（REG_AON_CLK_EMC_CFG），bit0~bit1 represent PLL source,bit8~bit9 represent 分频系数div。
如值为0x00000003，div=0，则此时的ddr freq为932/(1+div)/2 = 466M 

TShark:
REG_AON_CLK_EMC_CFG：0x402d0024
REG_AON_APB_DPLL_CFG：0x402e3004
REG_AON_APB_DPLL_CFG1：0x402e3074

SharkLT8：
计算公式同上
REG_AON_APB_DPLL_CFG1：0x402e004c, [19:18]是REFIN
REG_AON_APB_DPLL_CFG2：0x402e0050，[29:24]是NINT，[19:0]是KINT
REG_AON_CLK_EMC_CFG：0x50820010，[1:0]是PLL选择，7代表DPLL，6代表TWPLL384M，3代表TWPLL192M
</pre>

<h4 id="toc_0.0.1.2">clock register</h4>
<pre>
DDR use TWPLL and DPLL as its clock parent.
DDR clock config register is clk_emc_cfg(0x402d0058)
</pre>
<p>
<img src="file:///home/likewise-open/SPREADTRUM/hua.fang/vimwiki/vimwiki/images/clk_emc_cfg.png" />
</p>
<pre>
If the value is 7, the parent will be DPLL, otherwise, the parent will be TWPLL.
</pre>

<hr />
<h3 id="toc_0.0.2">DDR port</h3>
<h4 id="toc_0.0.2.1">port introduction</h4>
<pre>
chipram/arch/arm/cpu/sprd_dmc/dram_cfg_28nm.c

#if defined(CONFIG_SC9630)
umctl2_port_info_t UMCTL2_PORT_CONFIG[] =
{
//rw_order r_hpr r_pg  r_ugent r_age r_rord_bp r_age_cnt, w_pg  w_ugent w_age  w_age_cnt
    {TRUE, FALSE, TRUE, FALSE,  FALSE,  FALSE,     0x100,   TRUE, FALSE,  FALSE, 0x100},//port0,ca7
    {TRUE, TRUE,  TRUE, FALSE,  TRUE,   FALSE,     0x020,   TRUE, FALSE,  TRUE,  0x020},//port1,display
    {TRUE, FALSE, TRUE, FALSE,  FALSE,  FALSE,     0x100,   TRUE, FALSE,  FALSE, 0x100},//port2,gpu/gsp
    {TRUE, TRUE,  TRUE, FALSE,  TRUE,   FALSE,     0x008,   TRUE, FALSE,  TRUE,  0x008},//port3,ap zip
    {TRUE, FALSE, TRUE, FALSE,  TRUE,   FALSE,     0x040,   TRUE, FALSE,  TRUE,  0x040},//port4,mm
    {TRUE, TRUE,  TRUE, FALSE,  TRUE,   FALSE,     0x010,   TRUE, FALSE,  TRUE,  0x010},//port5,cp0 arm
    {TRUE, TRUE,  TRUE, FALSE,  TRUE,   FALSE,     0x002,   TRUE, FALSE,  TRUE,  0x002},//port6,CP0 dsp
    {TRUE, TRUE,  TRUE, FALSE,  TRUE,   FALSE,     0x002,   TRUE, FALSE,  TRUE,  0x002},//port7,cp1 accharq
    {TRUE, TRUE,  TRUE, FALSE,  TRUE,   FALSE,     0x002,   TRUE, FALSE,  TRUE,  0x002},//port8,cp1 dsp
    {TRUE, TRUE,  TRUE, FALSE,  TRUE,   FALSE,     0x010,   TRUE, FALSE,  TRUE,  0x010}, //port9,CP1 ca5
    {0xff},
};

#elif defined(CONFIG_SPX30G)

umctl2_port_info_t UMCTL2_PORT_CONFIG[] =
{
//rw_order r_hpr r_pg  r_ugent r_age r_rord_bp r_age_cnt, w_pg  w_ugent w_age  w_age_cnt
    {TRUE, FALSE,TRUE, FALSE,  TRUE,  FALSE,     0x040,   TRUE, FALSE,  TRUE, 0x040},//port0,mm/dcam/vsp
    {TRUE, FALSE,TRUE, FALSE,  FALSE, FALSE,     0x100,   TRUE, FALSE,  FALSE,0x100},//port1,GPU/gsp
    {TRUE, TRUE, TRUE, FALSE,  TRUE,  FALSE,     0x020,   TRUE, FALSE,  TRUE, 0x020},//port2,display
    {TRUE, FALSE,TRUE, FALSE,  FALSE, FALSE,     0x100,   TRUE, FALSE,  FALSE,0x100},//port3,CA7
    {TRUE, TRUE, TRUE, FALSE,  TRUE,  FALSE,     0x002,   TRUE, FALSE,  TRUE, 0x002},//port4,CPx DSP
    {TRUE, TRUE, TRUE, FALSE,  TRUE,  FALSE,     0x008,   TRUE, FALSE,  TRUE, 0x008},//port5,CP0W
    {TRUE, TRUE, TRUE, FALSE,  TRUE,  FALSE,     0x010,   TRUE, FALSE,  TRUE, 0x010},//port6,CP0 ARM
    {TRUE, FALSE,TRUE, FALSE,  TRUE,  FALSE,     0x080,   TRUE, FALSE,  TRUE, 0x080},//port7,AP matrix
    {TRUE, TRUE, TRUE, FALSE,  TRUE,  FALSE,     0x008,   TRUE, FALSE,  TRUE, 0x008},//port8,ZIP
    {TRUE, TRUE, TRUE, FALSE,  TRUE,  FALSE,     0x010,   TRUE, FALSE,  TRUE, 0x010}, //port9,CP2
    {0xff},
};
#endif
</pre>
<pre>
register 0x300003fc shows the state of each DDR port.
The high 16 bits are for writing port. The low 16 bits are for reading port.
The above table shows what mean of eacho bit.

if the bit is always 1, that means the port hangs.

The reason that causes DDR hangs:
If one of the above port wants to access DDR, but the controller of that port is power down or reset, meanwhile other port wants to access DDR.

After confirming DDR hangs, you should not access DDR anymore, but can access register.
Then can check PWR_STATUSx_DBG which modules is power down.(0x402b00bc ~ 0x402b00c4 in sharkl)
SLEEP_STATUS to check Core sleep status. (0x402b00d4)
</pre>

<h4 id="toc_0.0.2.2">remapping</h4>
<pre>
dsp发出的地址是0xCxxx_xxxx,   dsp code放在ddr上的物理地址是0x8xxx_xxxx. 

由于dsp没有mmu, 需要用这2种方法把0xCxxxx_xxxx转换成0x8xxx_xxxx


1.umctrl addrmap register[0] 0x30000200是0x1F,  0xC000_0000 会绕回到0x8000_0000。 对所有port有效。

2. pub regitster 0x30023018 dmc_port4_addr_remap设置成0x98989898,  dsp访问的port4时，0xCxxx_xxxx会remap到0x8xxx_xxxx.  其他port无效。

ddr retention保存恢复pub port4 addr remap register之前,  看到的各种sleep回来 CP没有挂死的情况。这2天检查了一下，要么是pub没有掉电，pub remap寄存器仍然有效。 要么是umctrl addrmap register[0] 是0x1F 绕回了。

如果发现sleep回来CP没有挂:
1. 检查0x30000200 是不是0x1F, 
2. 检查 0x30023018 是不是0x98989898

如果这2个地方都没有设置，dsp应该会挂掉。


pub port4 addr remap register的详细设置方法:

0x30023000 bit[8-9] 设置成0x3, enable remap 
0x30023018 设置成0x98989898
每4bit设置一个地址段的remap对应关系。 
 bit[0-3]: 8, 表示port4的0x8... remap到0x8... 
 bit[4-7]: 9, 表示port4的0x9... remap到0x9... 
 bit[8-11]: 8, 表示port4的0xA... remap到0x8...
 bit[12-15]: 9, 表示port4的0xB... remap到0x9...
 bit[16-19]: 8, 表示port4的0xC... remap到0x8...
 bit[20-23]: 9, 表示port4的0xD... remap到0x9...
 bit[24-27]: 8, 表示port4的0xE... remap到0x8...
 bit[28-31]: 9, 表示port4的0xF... remap到0x9...
</pre>

<h3 id="toc_0.0.3">debug</h3>
<h4 id="toc_0.0.3.1">DDR不稳时可用的一些调试技巧</h4>
<pre>
1. 降频
2、增压（dcdccore、dcdcmem）
3、lowpower
</pre>

<hr />
<h3 id="toc_0.0.4">附件</h3>
<p>
<a href="file:///home/likewise-open/SPREADTRUM/hua.fang/vimwiki/vimwiki/files/ddr_debug.patch">ddr_debug.patch</a></BR>
<a href="file:///home/likewise-open/SPREADTRUM/hua.fang/vimwiki/vimwiki/files/dReview of AC timing for DDR.pdf">Review of AC timing for DDR.pdf</a></BR>
</p>

</body>
</html>
