
---------- Begin Simulation Statistics ----------
final_tick                                14522059500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 257579                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434544                       # Number of bytes of host memory used
host_op_rate                                   424327                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    48.85                       # Real time elapsed on the host
host_tick_rate                              297300241                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12581778                       # Number of instructions simulated
sim_ops                                      20726851                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014522                       # Number of seconds simulated
sim_ticks                                 14522059500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    2581778                       # Number of instructions committed
system.cpu0.committedOps                      3798920                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.249658                       # CPI: cycles per instruction
system.cpu0.discardedOps                       527258                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     499243                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        91198                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1798056                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         7015                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       23765437                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.088892                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                     613635                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          249                       # TLB misses on write requests
system.cpu0.numCycles                        29044119                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.05%      0.05% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                1412785     37.19%     37.24% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     37.24% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.04%     37.28% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               267336      7.04%     44.32% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     44.32% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     44.32% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     44.32% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     44.32% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     44.32% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     44.32% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     44.32% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.03%     44.35% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     44.35% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.04%     44.39% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     44.39% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.05%     44.44% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.03%     44.47% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     44.47% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     44.47% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.01%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     44.48% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      1.12%     45.60% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               104220      2.74%     48.34% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           269418      7.09%     55.43% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         1693060     44.57%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 3798920                       # Class of committed instruction
system.cpu0.tickCycles                        5278682                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.904412                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2871877                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157402                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2426                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003162                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1714                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        6111491                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.344304                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443115                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          213                       # TLB misses on write requests
system.cpu1.numCycles                        29044119                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22932628                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       250963                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        502971                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       479899                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2052                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       959863                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2052                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              19005                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       233174                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17789                       # Transaction distribution
system.membus.trans_dist::ReadExReq            233003                       # Transaction distribution
system.membus.trans_dist::ReadExResp           233003                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19005                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       754979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       754979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 754979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31051648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     31051648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31051648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252008                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252008    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252008                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1527984000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1318602250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       602456                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          602456                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       602456                       # number of overall hits
system.cpu0.icache.overall_hits::total         602456                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11112                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11112                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11112                       # number of overall misses
system.cpu0.icache.overall_misses::total        11112                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    279672500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    279672500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    279672500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    279672500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       613568                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       613568                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       613568                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       613568                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.018110                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.018110                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.018110                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018110                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25168.511519                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25168.511519                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25168.511519                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25168.511519                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11096                       # number of writebacks
system.cpu0.icache.writebacks::total            11096                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11112                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11112                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11112                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11112                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    268560500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    268560500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    268560500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    268560500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.018110                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.018110                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.018110                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.018110                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24168.511519                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24168.511519                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24168.511519                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24168.511519                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11096                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       602456                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         602456                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11112                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11112                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    279672500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    279672500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       613568                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       613568                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.018110                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.018110                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25168.511519                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25168.511519                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11112                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11112                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    268560500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    268560500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.018110                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.018110                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24168.511519                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24168.511519                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999058                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             613568                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11112                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            55.216703                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999058                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999941                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4919656                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4919656                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1832867                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1832867                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1832867                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1832867                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       368527                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        368527                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       368527                       # number of overall misses
system.cpu0.dcache.overall_misses::total       368527                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  24266665500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24266665500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  24266665500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24266665500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2201394                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2201394                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2201394                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2201394                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.167406                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.167406                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.167406                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.167406                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 65847.727575                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65847.727575                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 65847.727575                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65847.727575                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       226724                       # number of writebacks
system.cpu0.dcache.writebacks::total           226724                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       134826                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       134826                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       134826                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       134826                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       233701                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       233701                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       233701                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       233701                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  19197410500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  19197410500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  19197410500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  19197410500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.106160                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.106160                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.106160                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.106160                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82145.179096                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82145.179096                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82145.179096                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82145.179096                       # average overall mshr miss latency
system.cpu0.dcache.replacements                233684                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       398231                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         398231                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9371                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9371                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    331237500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    331237500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       407602                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       407602                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.022991                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022991                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 35347.081421                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35347.081421                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          330                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          330                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    308213000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    308213000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.022181                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.022181                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 34090.587324                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34090.587324                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1434636                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1434636                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       359156                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       359156                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  23935428000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23935428000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1793792                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1793792                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200222                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200222                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66643.542082                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66643.542082                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       134496                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       134496                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       224660                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       224660                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  18889197500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  18889197500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125243                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125243                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84079.041663                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84079.041663                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999114                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2066567                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           233700                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.842820                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999114                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999945                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17844852                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17844852                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429292                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429292                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429292                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429292                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13776                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13776                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13776                       # number of overall misses
system.cpu1.icache.overall_misses::total        13776                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    511765000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    511765000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    511765000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    511765000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443068                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443068                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443068                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443068                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005639                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005639                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005639                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005639                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 37149.027294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 37149.027294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 37149.027294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 37149.027294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13760                       # number of writebacks
system.cpu1.icache.writebacks::total            13760                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13776                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13776                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13776                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13776                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    497989000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    497989000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    497989000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    497989000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005639                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005639                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005639                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005639                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 36149.027294                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36149.027294                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 36149.027294                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36149.027294                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13760                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429292                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429292                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13776                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13776                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    511765000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    511765000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443068                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443068                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005639                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005639                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 37149.027294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 37149.027294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13776                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13776                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    497989000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    497989000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 36149.027294                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36149.027294                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999015                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443068                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13776                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           177.342334                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999015                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19558320                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19558320                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861279                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861279                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5863357                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5863357                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226596                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226596                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       231909                       # number of overall misses
system.cpu1.dcache.overall_misses::total       231909                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4651036489                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4651036489                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4651036489                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4651036489                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087875                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087875                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095266                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095266                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037221                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037221                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038047                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038047                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 20525.677810                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20525.677810                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 20055.437646                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20055.437646                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1845                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.656250                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        59413                       # number of writebacks
system.cpu1.dcache.writebacks::total            59413                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8964                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8964                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8964                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8964                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217632                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217632                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221375                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221375                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4021325000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4021325000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4354556500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4354556500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035748                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 18477.636561                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18477.636561                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 19670.498024                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19670.498024                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221359                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983107                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983107                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163079                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163079                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2630832499                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2630832499                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146186                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146186                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039332                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039332                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 16132.257979                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 16132.257979                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          447                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          447                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162632                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162632                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2447023500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2447023500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 15046.383860                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15046.383860                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878172                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878172                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63517                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63517                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   2020203990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2020203990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032712                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032712                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 31805.721146                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31805.721146                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8517                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8517                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55000                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55000                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1574301500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1574301500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 28623.663636                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28623.663636                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data         2078                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         2078                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         5313                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         5313                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.718847                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.718847                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    333231500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    333231500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 89027.918782                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 89027.918782                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998932                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6084732                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221375                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.486085                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998932                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999933                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999933                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48983503                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48983503                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9336                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7715                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9414                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              201490                       # number of demand (read+write) hits
system.l2.demand_hits::total                   227955                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9336                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7715                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9414                       # number of overall hits
system.l2.overall_hits::.cpu1.data             201490                       # number of overall hits
system.l2.overall_hits::total                  227955                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1776                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            225986                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4362                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             19885                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252009                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1776                       # number of overall misses
system.l2.overall_misses::.cpu0.data           225986                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4362                       # number of overall misses
system.l2.overall_misses::.cpu1.data            19885                       # number of overall misses
system.l2.overall_misses::total                252009                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    148386000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  18762042500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    373719000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1756240000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21040387500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    148386000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  18762042500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    373719000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1756240000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21040387500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11112                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          233701                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13776                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221375                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               479964                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11112                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         233701                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13776                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221375                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              479964                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.159827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.966988                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.316638                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.089825                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.525058                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.159827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.966988                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.316638                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.089825                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.525058                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83550.675676                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83023.030188                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85676.066025                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 88319.839075                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83490.619383                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83550.675676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83023.030188                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85676.066025                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 88319.839075                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83490.619383                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              233174                       # number of writebacks
system.l2.writebacks::total                    233174                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       225986                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        19885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252009                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       225986                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        19885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252009                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    130626000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  16502192500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    330099000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1557390000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18520307500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    130626000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  16502192500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    330099000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1557390000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18520307500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.159827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.966988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.316638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.089825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.525058                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.159827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.966988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.316638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.089825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.525058                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73550.675676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73023.074438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75676.066025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78319.839075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73490.659064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73550.675676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73023.074438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75676.066025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78319.839075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73490.659064                       # average overall mshr miss latency
system.l2.replacements                         252699                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       286137                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           286137                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       286137                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       286137                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24856                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24856                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24856                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24856                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          316                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           316                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1411                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            45245                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 46656                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         223249                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           9755                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              233004                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  18535265500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    869848500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19405114000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       224660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            279660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.993719                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.177364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.833169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83025.077380                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89169.502819                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83282.321334                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       223249                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9755                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         233004                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  16302785500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    772298500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17075084000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.993719                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.177364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.833169                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73025.122173                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79169.502819                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73282.364251                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9336                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9414                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18750                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1776                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6138                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    148386000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    373719000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    522105000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13776                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24888                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.159827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.316638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.246625                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83550.675676                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85676.066025                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85061.094819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1776                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4362                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    130626000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    330099000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    460725000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.159827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.316638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.246625                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73550.675676                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75676.066025                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75061.094819                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6304                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       156245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            162549                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2737                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        10130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12867                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    226777000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    886391500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1113168500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        175416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.302732                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.060887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82856.046767                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 87501.628825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86513.445248                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        10130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12867                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    199407000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    785091500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    984498500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.302732                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.060887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.073351                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72856.046767                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77501.628825                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76513.445248                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.040168                       # Cycle average of tags in use
system.l2.tags.total_refs                      959545                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    253723                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.781861                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.706885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       10.899203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      746.523571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       43.689211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      206.221299                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.010644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.729027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.042665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.201388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998086                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          740                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7932619                       # Number of tag accesses
system.l2.tags.data_accesses                  7932619                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        113664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      14463040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        279168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1272640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16128512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       113664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       279168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        392832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14923136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14923136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         225985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          19885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       233174                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             233174                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7826989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        995935873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         19223720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         87634953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1110621534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7826989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     19223720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27050709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1027618431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1027618431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1027618431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7826989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       995935873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        19223720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        87634953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2138239965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    233161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    225976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     19695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000171568750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14527                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14527                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              706367                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             218942                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252008                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     233174                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   233174                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    199                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            14243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14387                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3417099500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1259045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8138518250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13570.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32320.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   226909                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  214427                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252008                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               233174                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  147306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   97450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    711.615903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   503.843481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   398.617924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5506     12.62%     12.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5069     11.62%     24.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1958      4.49%     28.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1543      3.54%     32.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1515      3.47%     35.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1169      2.68%     38.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1114      2.55%     40.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1199      2.75%     43.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24541     56.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43614                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.333723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.788086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.808963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          14402     99.14%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            73      0.50%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            22      0.15%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            6      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14527                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14527                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.048875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.045289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.359304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14200     97.75%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              114      0.78%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               85      0.59%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               91      0.63%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.22%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14527                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16115776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14921088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16128512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14923136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1109.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1027.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1110.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1027.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14522028000                       # Total gap between requests
system.mem_ctrls.avgGap                      29931.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       113664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     14462464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       279168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1260480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14921088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7826989.002489626408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 995896208.798758864403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 19223719.610844451934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86797606.083352014422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1027477404.289660096169                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       225985                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4362                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        19885                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       233174                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     57606250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   7192522500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    150614250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    737775250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 363717886000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32435.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31827.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34528.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37102.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1559856.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            153467160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             81565935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           900039840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          605165040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1146303600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5824826580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        671353920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         9382722075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.101338                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1655490000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    484900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12381669500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            157943940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             83949195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           897876420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          611836200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1146303600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5945428320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        569794560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         9413132235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        648.195405                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1397105750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    484900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12640053750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            200304                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       519311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24856                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188431                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           279660                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          279659                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24888                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       175416                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       701085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1439826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1421312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     29467136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1762304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     17970432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               50621184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          252699                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14923136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           732663                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002802                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052861                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 730610     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2053      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             732663                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          790924500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332086452                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20679968                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         351397801                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16675485                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14522059500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
