publication_number,sequence_id,tokens
US-4444749-A,0,A shampoo comprising an aqueous solution of an anionic detergent and an effective amount of the reaction product resulting from the reaction in an aqueous medium of (i) a polymer of maleic anhydride and an ethylenically unsaturated monomer with (ii) a primary-tertiary polyamine or a secondary-tertiary polyamine.
US-4444749-A,1,A shampoo comprising an aqueous solution of an amphoteric detergent and an effective amount of the reaction product resulting from the reaction in an aqueous medium of (i) a polymer of maleic anhydride and an ethylenically unsaturated monomer with (ii) a primary-tertiary polyamine or a secondary tertiary polyamine.
US-4444749-A,2,"A shampoo comprising an aqueous solution of a polymer having repeating units of the formula ##STR3## wherein R and R&#39; each independently represent a member selected from the group consisting of hydrogen, --OCH 3 , --OCH 2  CH 3  and phenyl with the proviso that one of R and R&#39; is hydrogen; R 1  represents hydrogen or lower alkyl having 1-4 carbon atoms;   R 2  represents lower alkyl having 1-4 carbon atoms;   R 4  is alkylene containing 2-6 carbon atoms;   R 3  is selected from the group consisting of lower alkyl containing 1-6 carbon atoms and --R 4  --N(R 2 ) 2  wherein R 2  and R 4  have the meanings given above;   the molar ratio of p/q ranging between 1:1 to 1:0.7; and   n is 2-10;   said polymer being present in said composition in an amount of 0.5-10 percent by weight thereof, said composition having a pH of 3.5 to 10; and an anionic detergent."
US-4444749-A,3,"A shampoo comprising an aqueous solution of a polymer having repeating units of the formula ##STR4## wherein R and R&#39; each independently represent a member selected from the group consisting of hydrogen, --OCH 3 , --OCH 2  CH 3  and phenyl with the proviso that one of R and R&#39; is hydrogen; R 1  represents hydrogen or lower alkyl having 1-4 carbon atoms;   R 2  represents lower alkyl having 1-4 carbon atoms;   R 4  is alkylene containing 2-6 carbon atoms;   R 3  is selected from the group consisting of lower alkyl containing 1-6 carbon atoms and --R 4  --N(R 2 ) 2  wherein R 2  and R 4  have the meanings given above;   the molar ratio of p/q ranging between 1:1 to 1:0.7; and   n is 2-10;   said polymer being present in said composition in an amount of 0.5-10 percent by weight thereof, said composition having a pH of 3.5 to 10; and an amphoteric detergent."
US-4135965-A,0,"The method of heat treating a mixture of solids contained within a liquid by contacting the mixture with a flow of treatment gas into a chamber having side walls extending around the central space within the chamber, the method including the concurrently performed steps of: (a) forming a film of the mixture and running the mixture down the side walls while blowing the treatment gas axially upwardly into the central space between the side walls to contact the film of mixture and form a partially treated intermediate product;   (b) collecting the intermediate product running down the side walls and spraying the intermediate product downwardly into the central space in contact with said flow of treatment gas as an atomized spray having a pattern shaped to occupy said central space within the chamber while being maintained out of contact with said film running down the side walls to form a treated product;   (c) establishing a high agglomerating potential emanating axially from the center of said spray pattern to agglomerate solids therein;   (d) and collecting said treated product from said central space separately from said film."
US-4135965-A,1,"The method as claimed in claim 1, wherein said solids include combustible particles and wherein the method further includes introducing a flame within said central space in the path of said treatment gas and said atomized spray to burn said combustible particles and heat said film to increase evaporation of the liquid therein."
US-4135965-A,2,"The method as claimed in claim 2, wherein said spray is axially downwardly directed in counterflow against said treatment gas."
US-4135965-A,3,"Apparatus for heat treating a mixture of solids contained within a liquid by contacting the mixture with a flow of treatment gas, the apparatus comprising: (a) a treatment chamber having side walls including downwardly diverging side wall portions surrounding a central axis of the chamber;   (b) a first mixture inlet at the top of said side wall portion and including annular means for forming a film of the mixture on the diverging side wall portions, the film running down the side walls;   (c) outlet means connected with the side walls and operative to collect an intermediate enriched mixture descending from the side walls;   (d) a second mixture inlet at the top of said side wall portions disposed within said annular film-forming means and including spraying means having a spraying pattern directed axially downwardly in the chamber and shaped to remain out of contact with the side portions and walls;   (e) means operative to introduce said intermediate mixture from said outlet means into said second inlet;   (f) means for blowing said treatment gas upwardly into said chamber into contact with said film and said spray pattern; and   (g) hopper means in the chamber below the spray pattern and disposed thereopposite and operative to separate sprayed solids from said film and collect the solids and conduct them outside the chamber."
US-4135965-A,4,"Apparatus as claimed in claim 4, wherein said means for blowing gas has an outlet axially located in the chamber, and wherein said apparatus further includes ignition burner means disposed coaxially with said blowing means and opposite said spraying means in the path of said solids."
US-4135965-A,5,"Apparatus as claimed in claim 4, and further including second burner means located adjacent to said ignition burner means and connected to receive and burn a part of said intermediate enriched mixture within said chamber."
US-4135965-A,6,"Apparatus as claimed in claim 6, wherein said ignition burner and said second burner are coaxially located in the outlet of the means for blowing gas."
US-4135965-A,7,"Apparatus as claimed in claim 4, and further including high-voltage electrode means extending downwardly into the chamber beneath said inlets and terminating above said hopper means and said gas blowing means, and operative to agglomerate said solids."
US-4135965-A,8,"Apparatus as claimed in claim 4, wherein said gas blowing means comprises a pipe extending upwardly into said chamber through the hopper means, the pipe being located concentric with the axis of the chamber to avoid rotation of the gas flowing thereinto."
US-11341283-B2,0,"A method for obfuscating a hardware intellectual property (IP) design by locking the hardware IP design based at least in part on a plurality of key-bits, the method comprising: performing a plurality of obfuscation iterations for the hardware IP design, wherein each of the plurality of obfuscation iterations comprises: generating a key vulnerability matrix for a locked version of the hardware IP design and a plurality of attacks that comprises for each attack of the plurality of attacks: applying the attack to the locked version of the hardware IP design;  determining whether the attack successfully extracted a correct key value for each key-bit of the plurality of key-bits; and  generating a vector for the key vulnerability matrix, the vector comprising a value for each key-bit of the plurality of key-bits identifying whether the attack successfully extracted the correct key value for the key-bit; and   for each key-bit of the plurality of key-bits: determining whether the key-bit is vulnerable to at least one attack in the plurality of attacks based at least in part on the values found in the key vulnerability matrix for the key-bit; and  responsive to the key-bit being vulnerable to the at least one attack in the plurality of attacks: de-obfuscating a key-gate used for the key-bit within the locked version of the hardware IP design;  removing the key-gate from the locked version of the hardware IP design;  identifying a set of design modification solutions to mitigate the at least one attack, wherein each design modification solution identifies a location within the hardware IP design and a key-gate type;  selecting a selected design modification solution from the set of design modification solutions; and  inserting the key-gate type to be used for the key-bit at the location identified by the selected design modification solution into the hardware IP design."
US-11341283-B2,1,"The method of  claim 1 , wherein identifying the set of design modification solutions comprises: sorting the plurality of attacks into a sorted list of attacks based at least in part on an attack severity metric for each attack of the plurality of attacks from a highest attack severity metric to a lowest attack severity metric; and  performing a plurality of solution iterations, wherein each of the plurality of solution iterations comprises: selecting an attack from the sorted list of attacks, the selected attack having a next highest attack severity metric of the attacks remaining to be processed in the sorted list of attacks;  selecting one or more attack mitigation rules for the selected attack;  appending the one or more attack mitigation rules to a set of attack mitigation rules;  generating one or more possible design modification solutions based at least in part on the set of attack mitigation rules;  responsive to generating the one or more possible design modification solutions: setting the one or more possible design modification solutions as the set of design modification solutions; and  responsive to at least one attack remaining to be processed in the sorted list of attacks, performing a next solution iteration of the plurality of solution iterations; and   responsive to not being able to generate the one or more possible design modification solutions, exiting from performing the plurality of solution iterations."
US-11341283-B2,2,"The method of  claim 2  further comprising, for each attack of the plurality of attacks: generating an accuracy for the attack for each of the plurality of obfuscation iterations performed, the accuracy based at least in part on a number of key-bits of the plurality of key-bits for which the attack successfully extracted the correct key value for the obfuscation iteration; and  generating the attack severity metric for the attack based at least in part on a weighting of the accuracy for the attack for each of the plurality of obfuscation iterations performed."
US-11341283-B2,3,"The method of  claim 2 , wherein generating the one or more possible design modification solutions based at least in part on the set of attack mitigation rules comprises generating the one or more possible design modification solutions by inputting the set of attack mitigation rules to a model configured to perform structural and functional analysis to interpret the set of attack mitigation rules, wherein the set of attack mitigation rules comprises one or more rules used by the model to identify the key-gate type for each possible design modification solution of the one or more possible design modification solutions and one or more rules used by the model to identify the location where to insert the key-gate type for each possible design modification solution of the one or more possible design modification solutions."
US-11341283-B2,4,"The method of  claim 4 , wherein the set of attack mitigation rules are configured in a grammar comprising a set of conditions and operators configured to support statements used to specify conditions for identifying the key-gate type and the location."
US-11341283-B2,5,"The method of  claim 1  further comprising: for each attack in a set of attacks: applying the attack to a benchmark IP design; and  after applying the attack to the benchmark IP design: determining whether an extracted key from applying the attack matches at least a portion of an original key used in locking the benchmark IP design;  responsive to the extracted key matching at least the portion of the original key, placing the attack into a first attack group; and  responsive to the extracted key not matching at least the portion of the original key, placing the attack into a second attack group;    applying each attack in the first attack group to the benchmark IP design sequentially, wherein a de-obfuscation is performed on the benchmark IP design after each attack in the first attack group is applied to the benchmark IP design;  applying each attack in the second attack group to the benchmark IP design in parallel after applying each attack in the first attack group, wherein a de-obfuscation is performed on the benchmark IP design after each attack in the second attack group is applied to the benchmark IP design to produce a de-obfuscated IP design for a set of de-obfuscated IP designs; and  generating the plurality of attacks comprising the attacks found in the first attack group and the attack found in the second attack group that produces the de-obfuscated IP design in the set of de-obfuscated IP designs having a highest number of extracted key-bits."
US-11341283-B2,6,The method of  claim 6  further comprising sorting the attacks of the first attack group according to a number of correct key-bits found in the extracted key associated with each respective attack of the first attack group.
US-11341283-B2,7,"An apparatus for obfuscating a hardware intellectual property (IP) design by locking the hardware IP design based at least in part on a plurality of key-bits, the apparatus comprising at least one processor and at least one memory including computer program code, the at least one memory and the computer program code configured to, with the at least one processor, cause the apparatus to at least: perform a plurality of obfuscation iterations for the hardware IP design, wherein each of the plurality of obfuscation iterations comprises: generate a key vulnerability matrix for a locked version of the hardware IP design and a plurality of attacks that comprises for each attack of the plurality of attacks: apply the attack to the locked version of the hardware IP design;  determine whether the attack successfully extracted a correct key value for each key-bit of the plurality of key-bits; and  generate a vector for the key vulnerability matrix, the vector comprising a value for each key-bit of the plurality of key-bits identifying whether the attack successfully extracted the correct key value for the key-bit; and   for each key-bit of the plurality of key-bits: determine whether the key-bit is vulnerable to at least one attack in the plurality of attacks based at least in part on the values found in the key vulnerability matrix for the key-bit; and  responsive to the key-bit being vulnerable to the at least one attack in the plurality of attacks: de-obfuscate a key-gate used for the key-bit within the locked version of the hardware IP design;  remove the key-gate from the locked version of the hardware IP design;  identify a set of design modification solutions to mitigate the at least one attack, wherein each design modification solution identifies a location within the hardware IP design and a key-gate type;  select a selected design modification solution from the set of design modification solutions; and  insert the key-gate type to be used for the key-bit at the location identified by the selected design modification solution into the hardware IP design."
US-11341283-B2,8,"The apparatus of  claim 8 , wherein the at least one memory and the computer program code are configured to, with the at least one processor, cause the apparatus to identify the set of design modification solutions by: sorting the plurality of attacks into a sorted list of attacks based at least in part on an attack severity metric for each attack of the plurality of attacks from a highest attack severity metric to a lowest attack severity metric; and  performing a plurality of solution iterations, wherein each of the plurality of solution iterations comprises: selecting an attack from the sorted list of attacks, the selected attack having a next highest attack severity metric of the attacks remaining to be processed in the sorted list of attacks;  selecting one or more attack mitigation rules for the selected attack;  appending the one or more attack mitigation rules to a set of attack mitigation rules;  generating one or more possible design modification solutions based at least in part on the set of attack mitigation rules;  responsive to generating the one or more possible design modification solutions: setting the one or more possible design modification solutions as the set of design modification solutions; and  responsive to at least one attack remaining to be processed in the sorted list of attacks, performing a next solution iteration of the plurality of solution iterations; and   responsive to not being able to generate the one or more possible design modification solutions, exiting from performing the plurality of solution iterations."
US-11341283-B2,9,"The apparatus of  claim 9 , wherein the at least one memory and the computer program code are configured to, with the at least one processor, cause the apparatus to, for each attack of the plurality of attacks: generate an accuracy for the attack for each of the plurality of obfuscation iterations performed, the accuracy based at least in part on a number of key-bits of the plurality of key-bits for which the attack successfully extracted the correct key value for the obfuscation iteration; and  generate the attack severity metric for the attack based at least in part on a weighting of the accuracy for the attack for each of the plurality of obfuscation iterations performed."
US-11341283-B2,10,"The apparatus of  claim 9 , wherein the at least one memory and the computer program code are configured to, with the at least one processor, cause the apparatus to generate the one or more possible design modification solutions based at least in part on the set of attack mitigation rules by generating the one or more possible design modification solutions by inputting the set of attack mitigation rules to a model configured to perform structural and functional analysis to interpret the set of attack mitigation rules, wherein the set of attack mitigation rules comprises one or more rules used by the model to identify the key-gate type for each possible design modification solution of the one or more possible design modification solutions and one or more rules used by the model to identify the location where to insert the key-gate type for each possible design modification solution of the one or more possible design modification solutions."
US-11341283-B2,11,"The apparatus of  claim 11 , wherein the set of attack mitigation rules are configured in a grammar comprising a set of conditions and operators configured to support statements used to specify conditions for identifying the key-gate type and the location."
US-11341283-B2,12,"The apparatus of  claim 8 , wherein the at least one memory and the computer program code are configured to, with the at least one processor, cause the apparatus to: for each attack in a set of attacks: apply the attack to a benchmark IP design; and  after applying the attack to the benchmark IP design: determine whether an extracted key from applying the attack matches at least a portion of an original key used in locking the benchmark IP design;  responsive to the extracted key matching at least the portion of the original key, place the attack into a first attack group; and  responsive to the extracted key not matching at least the portion of the original key, place the attack into a second attack group;    apply each attack in the first attack group to the benchmark IP design sequentially, wherein a de-obfuscation is performed on the benchmark IP design after each attack in the first attack group is applied to the benchmark IP design;  apply each attack in the second attack group to the benchmark IP design in parallel after applying each attack in the first attack group, wherein a de-obfuscation is performed on the benchmark IP design after each attack in the second attack group is applied to the benchmark IP design to produce a de-obfuscated IP design for a set of de-obfuscated IP designs; and  generate the plurality of attacks comprising the attacks found in the first attack group and the attack found in the second attack group that produces the de-obfuscated IP design in the set of de-obfuscated IP designs having a highest number of extracted key-bits."
US-11341283-B2,13,"The apparatus of  claim 13 , wherein the at least one memory and the computer program code are configured to, with the at least one processor, cause the apparatus to sort the attacks of the first attack group according to a number of correct key-bits found in the extracted key associated with each respective attack of the first attack group."
US-11341283-B2,14,"A non-transitory computer storage medium comprising instructions for obfuscating a hardware intellectual property (IP) design by locking the hardware IP design based at least in part on a plurality of key-bits, the instructions being configured to cause one or more processors to at least perform operations configured to: perform a plurality of obfuscation iterations for the hardware IP design, wherein each of the plurality of obfuscation iterations comprises: generate a key vulnerability matrix for a locked version of the hardware IP design and a plurality of attacks that comprises for each attack of the plurality of attacks: apply the attack to the locked version of the hardware IP design;  determine whether the attack successfully extracted a correct key value for each key-bit of the plurality of key-bits; and  generate a vector for the key vulnerability matrix, the vector comprising a value for each key-bit of the plurality of key-bits identifying whether the attack successfully extracted the correct key value for the key-bit; and   for each key-bit of the plurality of key-bits: determine whether the key-bit is vulnerable to at least one attack in the plurality of attacks based at least in part on the values found in the key vulnerability matrix for the key-bit; and  responsive to the key-bit being vulnerable to the at least one attack in the plurality of attacks: de-obfuscate a key-gate used for the key-bit within the locked version of the hardware IP design;  remove the key-gate from the locked version of the hardware IP design;  identify a set of design modification solutions to mitigate the at least one attack, wherein each design modification solution identifies a location within the hardware IP design and a key-gate type;  select a selected design modification solution from the set of design modification solutions; and  insert the key-gate type to be used for the key-bit at the location identified by the selected design modification solution into the hardware IP design."
US-11341283-B2,15,"The non-transitory computer storage medium of  claim 15 , wherein the instructions are further configured to cause the one or more processors to at least perform operations configured to identify the set of design modification solutions by: sorting the plurality of attacks into a sorted list of attacks based at least in part on an attack severity metric for each attack of the plurality of attacks from a highest attack severity metric to a lowest attack severity metric; and  performing a plurality of solution iterations, wherein each of the plurality of solution iterations comprises: selecting an attack from the sorted list of attacks, the selected attack having a next highest attack severity metric of the attacks remaining to be processed in the sorted list of attacks;  selecting one or more attack mitigation rules for the selected attack;  appending the one or more attack mitigation rules to a set of attack mitigation rules;  generating one or more possible design modification solutions based at least in part on the set of attack mitigation rules;  responsive to generating the one or more possible design modification solutions: setting the one or more possible design modification solutions as the set of design modification solutions; and  responsive to at least one attack remaining to be processed in the sorted list of attacks, performing a next solution iteration of the plurality of solution iterations; and   responsive to not being able to generate the one or more possible design modification solutions, exiting from performing the plurality of solution iterations."
US-11341283-B2,16,"The non-transitory computer storage medium of  claim 16 , wherein the instructions are further configured to cause the one or more processors to at least perform operations configured to, for each attack of the plurality of attacks: generate an accuracy for the attack for each of the plurality of obfuscation iterations performed, the accuracy based at least in part on a number of key-bits of the plurality of key-bits for which the attack successfully extracted the correct key value for the obfuscation iteration; and  generate the attack severity metric for the attack based at least in part on a weighting of the accuracy for the attack for each of the plurality of obfuscation iterations performed."
US-11341283-B2,17,"The non-transitory computer storage medium of  claim 16 , wherein the instructions are further configured to cause the one or more processors to at least perform operations configured to generate the one or more possible design modification solutions based at least in part on the set of attack mitigation rules by generating the one or more possible design modification solutions by inputting the set of attack mitigation rules to a model configured to perform structural and functional analysis to interpret the set of attack mitigation rules, wherein the set of attack mitigation rules comprises one or more rules used by the model to identify the key-gate type for each possible design modification solution of the one or more possible design modification solutions and one or more rules used by the model to identify the location where to insert the key-gate type for each possible design modification solution of the one or more possible design modification solutions."
US-11341283-B2,18,"The non-transitory computer storage medium of  claim 18 , wherein the set of attack mitigation rules are configured in a grammar comprising a set of conditions and operators configured to support statements used to specify conditions for identifying the key-gate type and the location."
US-11341283-B2,19,"The non-transitory computer storage medium of  claim 15 , wherein the instructions are further configured to cause the one or more processors to at least perform operations configured to: for each attack in a set of attacks: apply the attack to a benchmark IP design; and  after applying the attack to the benchmark IP design: determine whether an extracted key from applying the attack matches at least a portion of an original key used in locking the benchmark IP design;  responsive to the extracted key matching at least the portion of the original key, place the attack into a first attack group; and  responsive to the extracted key not matching at least the portion of the original key, place the attack into a second attack group;    apply each attack in the first attack group to the benchmark IP design sequentially, wherein a de-obfuscation is performed on the benchmark IP design after each attack in the first attack group is applied to the benchmark IP design;  apply each attack in the second attack group to the benchmark IP design in parallel after applying each attack in the first attack group, wherein a de-obfuscation is performed on the benchmark IP design after each attack in the second attack group is applied to the benchmark IP design to produce a de-obfuscated IP design for a set of de-obfuscated IP designs; and  generate the plurality of attacks comprising the attacks found in the first attack group and the attack found in the second attack group that produces the de-obfuscated IP design in the set of de-obfuscated IP designs having a highest number of extracted key-bits."
US-11341283-B2,20,"The non-transitory computer storage medium of  claim 20 , wherein the instructions are further configured to cause the one or more processors to at least perform operations configured to sort the attacks of the first attack group according to a number of correct key-bits found in the extracted key associated with each respective attack of the first attack group."
US-2022132822-A1,0,"A method of identifying an insect infestation of a stored product by detecting one or more target volatile organic compounds (VOCs) within a target fluid flow, the method comprising: heating, via a device comprising a plurality of VOC sensors, at least one of the plurality of VOC sensors to at least a first operating temperature;   contacting the one or more VOC sensors with the target fluid flow;   determining a set of conductance change values (ΔK i ) corresponding to each of the one or more VOC sensors contacted with the target fluid flow; and   determining a gas component concentration ([X] n ) for one or more of the target VOCs within the target fluid flow based on the set of conductance change values."
US-2022132822-A1,1,"The method of  claim 1 , wherein each VOC sensor of the plurality of VOC sensors includes: a substrate having a first and second side;   a resistive heater circuit formed on the first side of the substrate;   a sensing circuit formed on the second side of the substrate; and   a chemically sensitive film formed over the sensing circuit on the second side of the substrate."
US-2022132822-A1,2,"The method of  claim 1 , wherein at least one of the plurality of VOC sensors is configured to detect the presence of an egg-specific VOC."
US-2022132822-A1,3,"The method of  claim 1 , wherein the method further comprises: measuring a signal conductance for the one or more VOC sensors after contacting the one or more VOC sensors with the target fluid flow;   wherein the set of conductance change values (ΔK i ) is determined based on the difference between the signal conductance for each of the one or more VOC sensors contacted with the target fluid flow and a baseline conductance of each of the corresponding VOC sensors."
US-2022132822-A1,4,"The method of  claim 4 , wherein the baseline conductance for the one or more VOC sensors is measured while the one or more VOC sensors are in an atmosphere absent of any target VOCs."
US-2022132822-A1,5,"The method of  claim 5 , wherein the method further comprises: adjusting the baseline conductance of one or more of the VOC sensors after being contacted with at least one target VOC to match the baseline conductance of the corresponding VOC sensor prior to contact with the at least one target VOC, wherein the baseline conductance is adjusted by heating one or more of the VOC sensors to at least a second operating temperature."
US-2022132822-A1,6,"The method of  claim 4 , wherein the method further comprises: contacting one or more of the plurality of VOC sensors with a sample fluid flow, the sample fluid flow being absent of any target VOCs; and   measuring the baseline conductance for the one or more VOC sensors."
US-2022132822-A1,7,"The method of  claim 1 , wherein the method further comprises: determining one or more specific net conductance values for one or more of the VOC sensors, wherein each specific net conductance value corresponds to one of the target VOCs."
US-2022132822-A1,8,"The method of  claim 8 , wherein each specific net conductance value corresponding to a target VOC is determined by: contacting the one or more VOC sensors with a control fluid flow having a known concentration of the target VOC;   measuring a test conductance for each of the one or more VOC sensors; and   for each of the one or more VOC sensors, calculating a specific net conductance value based on the measured test conductance of the VOC sensor and the known concentration of the target VOC within the control fluid flow."
US-2022132822-A1,9,"The method of  claim 9 , wherein the method further comprises: determining a plurality of specific net conductance values for one or more of the VOC sensors, wherein each of the specific net conductance values for each of the VOC sensors corresponds to a different target VOC."
US-2022132822-A1,10,"The method of  claim 8 , wherein the gas component concentration ([X] n ) for the one or more target VOCs within the target fluid flow is determined based on the set of conductance change values and the one or more specific net conductance values for each of the one or more of VOC sensors."
US-2022132822-A1,11,"The method of  claim 1 , wherein the first operating temperature is between about 180° C. and about 400° C."
US-2022132822-A1,12,"The method of  claim 1 , wherein the target fluid flow is an air sample taken from within a proximity to the stored product being evaluated."
US-2022132822-A1,13,"A system for identifying an insect infestation of a stored product, the system comprising: a testing chamber enclosing a sensor array, wherein the sensor array includes a plurality of VOC sensors and at least one VOC sensor of the plurality of VOC sensors is configured to detect the presence of an egg-specific VOC;   an air transfer unit configured to retrieve a fluid flow and deliver the fluid flow to the testing chamber; and   a controller operatively connected to the air transfer unit and the sensor array, wherein the controller is configured to: operate the air transfer unit to retrieve the fluid flow from and deliver the fluid flow to the testing chamber, wherein one or more of the plurality of VOC sensors are in fluid contact with the fluid flow;  operate the sensor array to measure a conductance for one or more of the plurality of VOC sensors;  determine a set of conductance change values corresponding to each of the one or more VOC sensors; and  determine a gas component concentration for one or more target VOCs within the fluid flow based on the set of conductance change values."
US-2022132822-A1,14,"The system of  claim 14 , wherein at least one of the one or more target VOCs within the fluid flow is selected from a group consisting of: 11,13-hexadecadienal; 4,8-dimethyldecanal; (Z,Z)-3,6-(11R)-Dodecadien-11-olide; (Z,Z)-3,6-Dodecadienolide; (Z,Z)-5,8-(11R)-Tetradecadien-13-olide; (Z)-5-Tetradecen-13-olide; (R)-(Z)-14-Methyl-8-hexadecenal; (R)-(E)-14-Methyl-8-hexadecen-al; γ-ethyl-γ-butyrolactone; (Z,E)-9,12-Tetradecadienyl acetate; (Z,E)-9,12-Tetra-decadien-1-ol; (Z,E)-9,12-Tetradecadienal; (Z)-9-Tetradecenyl acetate; (Z)-11-Hexa-decenyl acetate; (2S,3R,1′S)-2,3-Dihydro-3,5-dimethyl-2-ethyl-6(1-methyl-2-oxobutyl)-4H-pyran-4-one; (2S,3R,1′R)-2,3-Dihydro-3,5-dimethyl-2-ethyl-6(1-methyl-2-oxobutyl)-4H-pyran-4-one; (4S,6S,7S)-7-Hydroxy-4,6-dimethylnonan-3-one; (2S,3S)-2,6-Diethyl-3,5-dimethyl-3,4-dihydro-2H-pyran; 2-Palmitoyl-cyclohexane-1,3-dione; and 2-Oleoyl-cyclo-hexane-1,3-dione."
US-2022148681-A1,0,"1 . A method for identifying one or more antigens from one or more cells of a subject that are likely to be presented on a surface of the cells, the method comprising the steps of: (a) obtaining data representing peptide sequences of each of a set of antigens, wherein said data further comprises a value indicating a likelihood of a presentation hotspot for one or more k-mer blocks associated with the peptide sequences;   (b) determining, using a neural network model, a set of presentation likelihoods for the set of antigens, each presentation likelihood in the set representing the likelihood that a corresponding antigen is presented by one or more MHC alleles on the surface of the cells of the subject, the neural network model comprising: (i) two or more layers comprising a first layer and a second layer, each layer comprising one or more nodes, wherein said nodes comprise a memory location for one or more input values;  (ii) a plurality of connections between nodes of said first layer and one or more nodes of said second layer;  (iii) optimized parameters stored in memory locations, wherein the optimized parameters transform input values of nodes of the first layer into input values for nodes of the second layer connected to the nodes of the first layer,  (iv) wherein the optimized parameters are generated using a training data set comprising: (A) training peptide sequences or data derived from training peptide sequences;  (B) at least one MHC allele associated with the training peptide sequences;  (C) a value indicating a likelihood of a presentation hotspot for one or more k-mer blocks of a plurality of k-mer blocks associated with the training peptide sequences, and  (D) for each of one or more of the training peptide sequences, a label indicating whether the training peptide was presented by the at least one MHC allele; and     (c) wherein said determining comprises: forward feeding the data representing peptide sequences of each of a set of antigens, using a computer processor, through nodes of the first layer and the second layer of the neural network model, said forward feeding comprising transforming the data as they are fed from nodes of the first layer to nodes of the second layer using the optimized parameters;  generating, using a computer processor, the set of presentation likelihoods for the set of antigens from the transformed data;    (d) selecting a subset of the set of antigens based on the set of presentation likelihoods to generate a set of selected antigens; and   (e) returning the set of selected antigens."
US-2022148681-A1,1,"The method of  claim 1 , wherein forward feeding the data representing peptide sequences further comprises inputting into the neural network model the value indicating the likelihood of a presentation hotspot for one or more k-mer blocks associated with the peptide sequences."
US-2022148681-A1,2,"The method of  claim 1 , wherein a larger value of a parameter of the optimized parameters indicates a greater likelihood that a corresponding k-mer block gives rise to a presented peptide."
US-2022148681-A1,3,"The method of  claim 1 , wherein a smaller value of a parameter of the optimized parameters indicates a smaller likelihood that a corresponding k-mer block gives rise to a presented peptide."
US-2022148681-A1,4,"The method of  claim 1 , wherein at least one of the k-mer blocks corresponds to a proteomic location."
US-2022148681-A1,5,"The method of  claim 5 , wherein the proteomic location comprises a block of n adjacent peptides, wherein n represents a hyperparameter of the neural network model."
US-2022148681-A1,6,"The method of  claim 1 , wherein the peptide sequences or training peptide sequences comprise sequences having lengths between 8-15 amino acids."
US-2022148681-A1,7,"The method of  claim 1 , wherein generating the set of presentation likelihoods for the set of antigens comprises: generating a dependency score for each of the one or more class I MHC alleles, the dependency scores indicating whether the class I MHC alleles will present the antigen based on the particular amino acids at the particular positions of the peptide sequence."
US-2022148681-A1,8,"The method of  claim 8 , wherein generating the set of presentation likelihoods for the set of antigens further comprises: transforming the dependency scores to generate a corresponding per-allele likelihood for each class I MHC allele indicating a likelihood that the corresponding class I MHC allele will present the corresponding antigen; and   combining the per-allele likelihoods to generate the presentation likelihood of the antigen."
US-2022148681-A1,9,"The method of  claim 9 , wherein the transforming the dependency scores models the presentation of the antigen as mutually exclusive across the one or more class I MHC alleles."
US-2022148681-A1,10,"The method of  claim 10 , generating the set of presentation likelihoods for the set of antigens further comprises: transforming a combination of the dependency scores to generate the presentation likelihood, wherein transforming the combination of the dependency scores models the presentation of the antigen as interfering between the one or more class I MHC alleles."
US-2022148681-A1,11,"The method of  claim 8 , wherein the set of presentation likelihoods are further identified by at least one or more allele noninteracting features, and further comprising: applying the neural network model to the allele noninteracting features to generate a dependency score for the allele noninteracting features indicating whether the peptide sequence of the corresponding antigen will be presented based on the allele noninteracting features."
US-2022148681-A1,12,"The method of  claim 12 , further comprising: combining the dependency score for each class I MHC allele in the one or more class I MHC alleles with the dependency score for the allele noninteracting feature; and   transforming the combined dependency scores for each class I MHC allele to generate a per-allele likelihood for each class I MHC allele indicating a likelihood that the corresponding class I MHC allele will present the corresponding antigen; and   combining the per-allele likelihoods to generate the presentation likelihood."
US-2022148681-A1,13,"The method of  claim 13 , further comprising: transforming a combination of the dependency scores for each of the class I MHC alleles and the dependency score for the allele noninteracting features to generate the presentation likelihood."
US-2022148681-A1,14,"The method of  claim 1 , wherein the one or more class I MHC alleles include two or more class I MHC alleles."
US-2022148681-A1,15,"The method of  claim 1 , wherein the plurality of samples comprise at least one of: (a) one or more cell lines engineered to express a single MHC class I allele;   (b) one or more cell lines engineered to express a plurality of MHC class I alleles;   (c) one or more human cell lines obtained or derived from a plurality of patients;   (d) fresh or frozen tumor samples obtained from a plurality of patients; and   (e) fresh or frozen tissue samples obtained from a plurality of patients."
US-2022148681-A1,16,"The method of  claim 1 , wherein the set of presentation likelihoods are further identified by at least expression levels of the one or more class I MHC alleles in the subject, as measured by RNA-seq or mass spectrometry."
US-2022148681-A1,17,"The method of  claim 1 , wherein the set of numerical likelihoods are further identified by features comprising at least one of: (a) the C-terminal sequences flanking the antigen encoded peptide sequence within its source protein sequence; and   (b) the N-terminal sequences flanking the antigen encoded peptide sequence within its source protein sequence."
US-2022148681-A1,18,"The method of  claim 1 , further comprising generating an output for constructing a personalized cancer vaccine from the set of selected antigens."
US-2022148681-A1,19,"A computer system comprising: a computer processor;   a memory storing computer program instructions that when executed by the computer processor cause the computer processor to: (a) obtain data representing peptide sequences of each of a set of antigens wherein said data further comprises a value indicating a likelihood of a presentation hotspot for one or more k-mer blocks associated with the peptide sequences;  (b) determine, using a neural network model, a set of presentation likelihoods for the set of neoantigens, each presentation likelihood in the set representing the likelihood that a corresponding neoantigen is presented by one or more MHC alleles on the surface of the cells of the subject, the neural network model comprising: (i) two or more layers comprising a first layer and a second layer, each layer comprising one or more nodes, wherein said nodes comprise a memory location for one or more input values;  (ii) a plurality of connections between nodes of said first layer and one or more nodes of said second layer,  (iii) optimized parameters stored in memory locations, wherein the optimized parameters transform input values of nodes of the first layer into input values for nodes of the second layer connected to the nodes of the first layer,  (iv) wherein the optimized parameters are generated using a training data set comprising: (A) training peptide sequences or data derived from training peptide sequences;  (B) at least one MHC allele associated with the training peptide sequences;  (C) a value indicating likelihood of a presentation hotspot for one or more k-mer blocks of a plurality of k-mer blocks associated with the peptide sequences; and  (D) for each of one or more of the training peptide sequences, a label indicating whether the training peptide was presented by the at least one MHC allele,    (c) wherein said determination of the set of presentation likelihoods comprises: forward feeding the data representing peptide sequences of each of a set of antigens, using a computer processor, through nodes of the first layer and the second layer of the neural network model, said forward feeding comprising transforming the data as they are fed from nodes of the first layer to nodes of the second layer using the optimized parameters;  generating, using a computer processor, the set of presentation likelihoods for the set of antigens from the transformed data;   (d) select a subset of the set of neoantigens based on the set of presentation likelihoods to generate a set of selected neoantigens; and  (e) return the set of selected neoantigens."
US-5451986-A,0,"An image formation device comprising: a) a recording medium;   b) an ink sheet having a dielectric layer and an ink layer disposed thereon, arranged to travel in a continuous pathway, wherein said dielectric layer is substantially transparent to a portion of the visible electromagnetic spectrum;   c) a means for bringing said recording medium and said ink sheet into contact with each other and for transferring portions of said ink layer onto said recording medium thereby leaving bare areas on the sheet;   d) a photoconductive powder ink;   e) an exposure system;   f) a two-component hopper; and   g) a positively charged conductive rotating sleeve;   wherein said two-component hopper is operable to receive and store a supply of said photoconductive powder ink and further operable to impart a negative charge to said photoconductive powder ink, said conductive sleeve is coupled to said two-component hopper such that said conductive sleeve has access to said photoconductive powder ink within said two-component hopper, said positively charged sleeve picking up particles of the negatively charged powder ink and carrying the powder ink to a transfer station where the exposure system directs radiation toward the sleeve with the ink sheet being position therebetween, said radiation from the exposure system passing through the transparent dielectric layer on the bare areas and striking the photoconductive powder ink and changing the negative charge to a positive charge supplied by the positively charged sleeve, the positively charged powder ink thereafter being electrostatically transferred to the ink sheet, untransferred areas on the ink sheet blocking light from the exposure system so that the powder ink on the sleeve remains negatively charged and is not attracted to the sheet; and   h) means for fixing the transferred photoconductive powder ink to the bare areas of the ink sheet to thereby provide a regenerated ink sheet."
US-5451986-A,1,The image formation device of claim 1 wherein said means for fixing comprises a heat-roller.
US-5451986-A,2,The image formation device of claim 1 wherein said exposure system is operable to produce light energy corresponding to a portion of the electromagnetic spectrum.
US-5451986-A,3,"The image formation device of claim 1 which further comprises a transparent hollow cylindrical backup roller disposed so as to surround said exposure system, while being in contact with said ink sheet."
US-5451986-A,4,The image formation device of claim 4 wherein said backup roller comprises acrylic rubber.
US-5451986-A,5,The image formation device of claim 5 wherein said backup roller further comprises a silicon coating for smoothness.
US-5451986-A,6,"A method of reconditioning ink sheets comprising the steps of: a) transporting an ink sheet having a light transmissive base layer, said base layer having a first side and a second side, an electrically conductive layer disposed on said first side of said base layer, and an ink layer disposed on said second side of said base layer, through a thermal print head wherein a portion of said ink layer is transferred onto a recording medium and whereby bare areas are formed on said ink sheet;   b) grounding said conductive layer;   c) charging a photoconductive powder ink contained in a two-component hopper with a negative charge;   d) impressing a positive bias on a rotating conductive sleeve coupled to said two-component hopper;   e) forming a layer of said photoconductive powder ink on said conductive sleeve by means of electrostatic force;   f) transporting said ink sheet having bare areas between said conductive sleeve and an opposed exposure system;   g) exposing said layer of said photoconductive powder ink on said conductive sleeve to light from said exposure system passing through said ink sheet bare areas so that only a first portion of said photoconductive powder ink which is physically subjacent to said ink sheet bare areas assumes a positive charge;   h) adhering said first portion of said photoconductive powder ink to said ink sheet bare areas by attraction of the positively charged ink to the grounded conductive layer; and   i) fixing said adhered photoconductive powder ink to said ink sheet."
US-5451986-A,7,"The method of reconditioning ink sheets as claimed in claim 7, further comprising the step of applying an electrical potential to regions of said ink sheet where said ink layer has not been removed by printing, prior to said steps (f), (g) and (h) of exposing, adhering and fixing."
US-5451986-A,8,"The method of reconditioning ink sheets as claimed in claim 7, wherein said ink sheets have a number, N, of different color inks, and steps (a) through (h) are repeated N times."
US-5451986-A,9,"The method of reconditioning ink sheets as claimed in claim 7, wherein said electrically conductive layer is comprised of Indium-Tin-Oxide (ITO)."
US-5451986-A,10,"The method of reconditioning ink sheets as claimed in claim 7, wherein said transmissive base layer is comprised of a polyester film approximately 4 microns thick."
US-5451986-A,11,"In an image formation device using a transportable ink sheet having a transparent base layer, an electrically conductive layer on one side of the base layer and a conductive ink layer on an opposite side of the base layer, said device having a print head for transferring a portion of the ink layer to a recording medium whereby bare areas are formed on said ink sheet, the improvement comprising an apparatus for reconditioning the ink sheet for reuse, said apparatus including: means for applying a charge of a first polarity to the conductive layer of the ink sheet;   a hopper containing photoconductive ink particles;   means for applying a charge of said first polarity to the ink particles in the hopper;   a rotating oppositely charged sleeve for picking up the charged ink particles and carrying the charged ink particles to a transfer station;   said transfer station including an exposure system for directing radiation toward the sleeve, the ink sheet being conveyed through the transfer station between the exposure system and the sleeve, the radiation from the exposure system passing through the transparent base layer and the bare areas on the ink sheet whereby the ink particles become oppositely charged, the oppositely charged ink particles being attracted to the charged conductive layer on the ink sheet opposite the bare areas whereby the bare areas are covered with ink particles; and   fixing means for fixing the transferred ink particles on the ink sheet."
US-5451986-A,12,"The apparatus of claim 12 which further comprises: means for contacting the ink layer, prior to the transfer station and applying a uniform potential thereto."
US-5451986-A,13,The apparatus of claim 13 wherein the means for contacting comprises a positively biased roller.
US-11631617-B2,0,"A fin field-effect transistor (FINFET), comprising: fins patterned in a substrate, wherein the fins comprise at least one first fin corresponding to a first FINFET device and at least one second fin corresponding to a second FINFET device;  a conformal gate dielectric disposed over the fins;  at least one first workfunction-setting metal disposed over the at least one first fin and at least one second workfunction-setting metal disposed over the at least one second fin, wherein the at least one first workfunction-setting metal and the at least one second workfunction-setting metal have the same thickness T;  dielectric gates formed over the at least one first workfunction-setting metal, the at least one second workfunction-setting metal and the conformal gate dielectric forming gate stacks of the first FINFET device and the second FINFET device; and  source and drains formed in the fins between the gate stacks, wherein the source and drains are separated from the gate stacks by inner spacers."
US-11631617-B2,1,"The FINFET of  claim 1 , further comprising: shallow trench isolation STI regions in the substrate in between the fins."
US-11631617-B2,2,"The FINFET of  claim 1 , wherein the conformal gate dielectric comprises a high-κ gate dielectric selected from the group consisting of: hafnium oxide (HfO 2 ), lanthanum oxide (La 2 O 3 ), and combinations thereof."
US-11631617-B2,3,"The FINFET of  claim 1 , wherein the dielectric gates comprise a material selected from the group consisting of: silicon oxide (SiOx), silicon carbide (SiC), silicon oxycarbide (SiOC), and combinations thereof."
US-11631617-B2,4,"The FINFET of  claim 1 , wherein the inner spacers comprise a material selected from the group consisting of: SiOx, silicon oxycarbide (SiOC), silicon nitride (SiN), silicon oxynitride (SiON), silicon carbide nitride (SiCN), silicon oxycarbon nitride (SiOCN), and combinations thereof."
US-11631617-B2,5,"The FINFET of  claim 1 , wherein the same thickness T is from about 3 nm to about 10 nm."
US-11631617-B2,6,"The FINFET of  claim 1 , wherein the source and drains are formed from a doped epitaxial material."
US-11631617-B2,7,"The FINFET of  claim 1 , wherein the source and drains are disposed on bottom isolation regions."
US-11631617-B2,8,"The FINFET of  claim 8 , wherein the bottom isolation regions comprise silicon oxide (SiOx)."
US-11631617-B2,9,"The FINFET of  claim 8 , wherein the bottom isolation regions have a thickness t of from about 2 nm to about 5 nm and ranges therebetween."
US-11631617-B2,10,"A fin field-effect transistor (FINFET), comprising: fins patterned in a substrate, wherein the fins comprise at least one first fin corresponding to a first FINFET device and at least one second fin corresponding to a second FINFET device, wherein the first FINFET device comprises an n-channel FET (NFET), and wherein the second FINFET device comprises a p-channel FET (PFET);  a conformal gate dielectric disposed over the fins;  at least one first workfunction-setting metal disposed over the at least one first fin and at least one second workfunction-setting metal disposed over the at least one second fin, wherein the at least one first workfunction-setting metal and the at least one second workfunction-setting metal have the same thickness T;  dielectric gates formed over the at least one first workfunction-setting metal, the at least one second workfunction-setting metal and the conformal gate dielectric forming gate stacks of the first FINFET device and the second FINFET device; and  source and drains formed in the fins between the gate stacks, wherein the source and drains are separated from the gate stacks by inner spacers."
US-11631617-B2,11,"The FINFET of  claim 11 , wherein the at least one first workfunction-setting metal is selected from the group consisting of: titanium nitride (TiN), tantalum nitride (TaN), titanium aluminide (TiAl), titanium aluminum nitride (TiAlN), titanium aluminum carbide (TiAlC), tantalum aluminide (TaAl), tantalum aluminum nitride (TaAlN), tantalum aluminum carbide (TaAlC), and combinations thereof."
US-11631617-B2,12,"The FINFET of  claim 11 , wherein the at least one second workfunction-setting metal is selected from the group consisting of: TiN, TaN, tungsten (W), and combinations thereof."
US-11631617-B2,13,"The FINFET of  claim 11 , further comprising: shallow trench isolation STI regions in the substrate in between the fins."
US-11631617-B2,14,"The FINFET of  claim 11 , wherein the conformal gate dielectric comprises a high-κ gate dielectric selected from the group consisting of: hafnium oxide (HfO 2 ), lanthanum oxide (La 2 O 3 ), and combinations thereof."
US-11631617-B2,15,"The FINFET of  claim 11 , wherein the dielectric gates comprise a material selected from the group consisting of: silicon oxide (SiOx), silicon carbide (SiC), silicon oxycarbide (SiOC), and combinations thereof."
US-11631617-B2,16,"The FINFET of  claim 11 , wherein the inner spacers comprise a material selected from the group consisting of: SiOx, silicon oxycarbide (SiOC), silicon nitride (SiN), silicon oxynitride (SiON), silicon carbide nitride (SiCN), silicon oxycarbon nitride (SiOCN), and combinations thereof."
US-11631617-B2,17,"The FINFET of  claim 11 , wherein the same thickness T is from about 3 nm to about 10 nm."
US-11631617-B2,18,"The FINFET of  claim 11 , wherein the source and drains are disposed on bottom isolation regions."
US-11631617-B2,19,"The FINFET of  claim 11 , wherein the bottom isolation regions comprise silicon oxide (SiOx) having a thickness t of from about 2 nm to about 5 nm and ranges therebetween."
US-2023104504-A1,0,1 . A cooling device comprising: a vacuum container accommodating an object to be cooled;   a refrigerator port provided in the vacuum container and including a port space in which a cold head of a refrigerator configured to cool the object to be cooled is accommodated in a replaceable manner; and   a pressure adjustment facility configured to supply gas to the port space to increase a pressure in the port space before the cold head is pulled out.
US-2023104504-A1,1,"The cooling device according to  claim 1 , wherein the pressure adjustment facility includes:   a pipe including a gas flow path communicating with the port space and drawn out from the refrigerator port; and   a valve provided in the pipe, and configured to close the gas flow path during operation of the refrigerator and allow supply of the gas to the gas flow path during replacement of the cold head."
US-2023104504-A1,2,"The cooling device according to  claim 2 , wherein the refrigerator port includes a bellows configured to expand and contract in a port central axis direction, and   the pipe is drawn out from a room temperature side of the bellows in the refrigerator port."
US-2023104504-A1,3,"The cooling device according to  claim 1 , wherein the refrigerator port includes:   a sleeve surrounding the port space; and   a pedestal that is a member provided on a cooling-side end portion of the sleeve, and is directly or indirectly connected to a stage of the cold head, and   the cooling device further comprising:   an elastic mechanism configured to apply an elastic force to the pedestal so as to increase a connecting force between the pedestal and the stage."
US-2023104504-A1,4,"The cooling device according to  claim 1 , wherein the port space includes a first port space and a second port space arranged in a port central axis direction,   the refrigerator port includes:   a first sleeve surrounding the first port space;   a second sleeve surrounding the second port space;   a first pedestal that is a member provided on a cooling-side end portion of the first sleeve, and is directly or indirectly connected to a first stage of the cold head; and   a second pedestal that is provided on a cooling-side end portion of the second sleeve, and is directly or indirectly connected to a second stage of the cold head, and   the cooling device further comprising:   a first elastic mechanism configured to apply an elastic force to the first pedestal so as to increase a connecting force between the first pedestal and the first stage; and   a second elastic mechanism configured to apply an elastic force to the second pedestal so as to increase a connecting force between the second pedestal and the second stage."
US-2023104504-A1,5,"The cooling device according to  claim 5 , wherein the first elastic mechanism includes a plurality of first support elements provided around the first sleeve,   each of the first support elements includes an elastic member,   the second elastic mechanism includes a plurality of second support elements provided around the first sleeve and the second sleeve, and   each of the second support elements includes an elastic member."
US-2023104504-A1,6,"The cooling device according to  claim 1 , wherein a heater configured to prevent liquefaction of the gas supplied to the port space is provided in the refrigerator port."
US-2023104504-A1,7,"A cold head replacement method comprising: in a state where a cold head of a refrigerator is disposed in a refrigerator port provided in a vacuum container, supplying gas from an outside to a port space in the refrigerator port and thereby increasing a pressure in the port space; and   pulling out the cold head from the refrigerator port after the pressure in the port space is increased."
US-2023104504-A1,8,"The cold head replacement method according to  claim 8 , further comprising: discharging the gas in the port space to the outside after a new cold head is disposed in the refrigerator port."
US-2022171629-A1,0,1 - 18 . (canceled)
US-2022171629-A1,1,"A multi-thread processor comprising: a plurality of sequential processing stages, each processing stage receiving computational inputs, forming computational results and context, and forwarding the computational results and context to a subsequent stage;   a thread map register having a programmable sequence of thread_id entries, the thread map register providing a programmable sequence of thread_ids in a canonical manner, the thread map register providing a subsequent thread_id of the programmable sequence in response to a request;   a plurality of program counters, each program counter associated with a thread_id;   a plurality of register files, each register file associated with a thread_id;   at least one of the sequential processing stages being a pre-fetch stage coupled to an instruction memory, the pre-fetch stage requesting an instruction according to one of the plurality of program counters which is selected according to a thread_id requested by the pre-fetch stage;   the prefetch stage retrieving an instruction associated with a program counter associated with a thread_id;   at least one of the sequential processing stages being a decode/execute stage operative to modify a register file, the decode/execute stage coupled to a register file associated with the particular thread_id;   where at least two thread_id values are associated with unique interrupt inputs for each thread_id value, each of the unique interrupt inputs causing a change in execution of only the associated thread_id value, and not other thread_id values."
US-2022171629-A1,2,"The multi-thread processor of  claim 19  where the plurality of sequential processing stages comprise, in sequence: the prefetch stage, a fetch stage, a decode stage, the decode-execute stage, an instruction execute stage, a load-store stage, and a writeback stage coupled to the decode-execute stage."
US-2022171629-A1,3,The multi-thread processor of  claim 20  where the load-store stage and instruction execute stage couple computational results to the decode-execute stage.
US-2022171629-A1,4,The multi-thread processor of  claim 19  where a number of thread map register entries in a canonical sequence is greater than a number of unique thread_id values.
US-2022171629-A1,5,The multi-thread processor of  claim 19  where at least one of the sequential processing stages is a load-store coupled to an external memory.
US-2022171629-A1,6,The multi-thread processor of  claim 23  where the external memory is subject to a stall condition and a thread_id value associated with operations to the external memory are positioned in non-sequential locations in the thread map register.
US-2022171629-A1,7,"A process for a multi-thread processor, the multi-thread processor comprising: a thread map register containing a plurality of thread_ids;   a program counter array;   a pipeline stage comprising, in sequence: a prefetch stage operative to retrieve an instruction from instruction memory according to a program counter associated with the thread_id, an instruction fetch stage, an instruction decode stage, an instruction decode-execute stage, an instruction execute stage, a load-store stage, and a writeback stage;   an external interface coupled to the load-store stage;   the process comprising:   the thread map register asserting a canonical linear sequence of thread_id values to the pre-fetch stage;   the pre-fetch stage retrieving a program counter value from the program counter array associated with a thread_id from the thread map register, the pre-fetch stage providing an instruction associated with the program counter value to the instruction fetch stage;   the instruction decode-execute stage or the instruction execute stage generating a computational result;   the writeback stage, the load-store stage, and the execute stage receiving at least one computational result and thereafter delivering the computational result back to a decode-execute stage;   the decode-execute stage thereafter coupling the computational result to a register file associated with the thread_id;   and where a particular thread_id value in the thread map register associated with a thread stall interval is separated from other particular thread_id values by a number of thread_id register positions corresponding to a time interval which is greater than the stall interval of the particular thread_id."
US-2022171629-A1,8,The process of  claim 25  where at least one of the thread_id values of the canonical sequence of thread_id values in the thread map register is not adjacent to a same thread_id value in the canonical sequence of thread_id values.
US-2022171629-A1,9,The process of  claim 25  where thread_id entries in the thread map register are dynamically changed to assign a greater or lesser number of particular thread_id values during the canonical cycle of the linear array of thread map register values.
US-2022171629-A1,10,"The process of  claim 25  where each thread_id is associated with a particular interrupt input, the particular interrupt input, when asserted, causing instructions associated with a thread interrupt routine to be executed until the interrupt routine is completed."
US-2022171629-A1,11,The process of  claim 28  where instructions associated with threads which do not have an interrupt input asserted continue to execute while a thread associated with the particular interrupt input which is asserted executes a thread interrupt routine.
US-2022171629-A1,12,The process of  claim 25  where the load-store stage is coupled to an external interface.
US-2022171629-A1,13,"The process of  claim 30  where the external interface is at least one of a Serial Peripheral Interface (SPI) interface, a Peripheral Component Interconnect (PCI) interface, or an interface which includes delivery of an address and data to be read or written."
US-2022171629-A1,14,"A process for a multi-thread processor providing granularity in allocation of thread assignment, the multi-thread processor operative to execute instructions for a plurality of independent threads, the multi-thread processor comprising: a plurality of pipeline stages including a pre-fetch stage requesting an instruction according to a thread_id;   a thread map register having a sequence of thread_id values which are programmable, each of the plurality of independent threads associated with a particular thread_id, the thread map register being programmable to output thread_id values in a programmable order, each particular thread_id associated with one or more locations in the sequence of thread_id values;   a plurality of program counters, each program counter associated with a particular one of the independent threads and associated thread_id;   the prefetch stage requesting an instruction according to a thread_id causing the prefetch stage to receive a current thread_id value from the sequence of thread_id values from the thread map register;   the prefetch stage thereafter requesting an instruction from an instruction memory using a program counter associated with a current thread_id value;   each pipeline stage of the plurality of pipeline stages performing operations on the instruction requested by the prefetch stage;   at least one pipeline stage coupled to an external interface, the external interface being associated with at least one thread having a thread stall interval;   and where each thread_id value in the thread map register which is associated with a thread having a thread stall interval is separated from other thread_id values by a number of thread map register locations corresponding to a time interval which is greater than the thread stall interval."
US-2022171629-A1,15,"The process of  claim 31  where the series of pipeline stages comprises the pre-fetch stage coupled, in sequence, to a decode stage, a decode-execute stage, a load-store stage, and a writeback stage coupled to the decode-execute stage, each of the pipelined stages sending a result and a thread_id to a subsequent stage."
US-2022171629-A1,16,"The process of  claim 33  where the decode-execute stage includes a plurality of register files, each register file selected according to the thread_id received by the decode-execute stage."
US-2022201148-A1,0,"1 . A method for allowing a user to select and send multiple scanned documents to multiple different destinations, the method comprising: at a multi-function device: receiving multiple scan jobs separated using a pre-defined separator, wherein each scan job comprising a document having one or more pages, wherein the pre-defined separator comprises a blank page or a page including a pre-defined image;  scanning multiple scan jobs to generate multiple scanned documents, wherein each scanned document corresponds to a single scan job;  providing a user interface to a user displaying each scanned document and corresponding multiple different destinations for selection; and  based on the user selection, sending each scanned document to the multiple selected destinations in a single submission."
US-2022201148-A1,1,"The method of  claim 1 , further comprising processing multiple scanned documents to segregate into different scanned documents based on the pre-defined separator."
US-2022201148-A1,2,"The method of  claim 1 , further comprising providing the user interface displaying a preview of each scanned document."
US-2022201148-A1,3,"The method of  claim 1 , further comprising receiving a selection of the multiple destinations from the user for each scanned document."
US-2022201148-A1,4,"The method of  claim 1 , further comprising storing multiple scanned documents in a pre-defined memory."
US-2022201148-A1,5,"The method of  claim 5 , further comprising retrieving each scanned document from the pre-defined memory for display via the user interface."
US-2022201148-A1,6,"The method of  claim 1 , wherein the multiple destinations comprise at least: print, email, USB, SMB, SFTP, FTP, OneDrive, DropBox™, cloud server, and Email,"
US-2022201148-A1,7,"The method of  claim 1 , further comprising automatically deleting each scanned document from a pre-defined memory after sending each scanned document to respective selected destinations."
US-2022201148-A1,8,"The method of  claim 1 , further comprising simultaneously sending multiple scanned documents to the respective multiple selected destinations,"
US-2022201148-A1,9,"The method of  claim 1 , further comprising allowing the user to select multiple different destinations for each scanned document."
US-2022201148-A1,10,"The method of  claim 1 , further comprising allowing the user to select a single but different destination for each scanned document."
US-2022201148-A1,11,"The method of  claim 1 , further comprising mapping each scanned document to the user selected destinations."
US-2022201148-A1,12,"A multi-function device, comprising: a duplex automatic document handler (DADH) for receiving multiple scan jobs separated using a pre-defined separator, each scan job comprising a document having one or more pages, wherein the pre-defined separator comprises a blank page or a page including a pre-defined image;   a scanner for scanning multiple scan jobs to generate multiple scanned documents, wherein each scanned document corresponds to a single scan job;   a user interface for displaying each scanned document and corresponding multiple different destinations for selection by a user; and   a network controller for sending each scanned document to the multiple selected destinations in a single submission, based on the user selection."
US-2022201148-A1,13,"The multi-function device of  claim 13 , wherein the network controller is for processing multiple scanned documents to segregate into different scanned documents based on the pre-defined separator."
US-2022201148-A1,14,"The multi-function device of  claim 13 , wherein the user interface is for displaying a preview of each scanned document."
US-2022201148-A1,15,"The multi-function device of  claim 13 , wherein the network controller is for receiving a selection of the multiple destinations from the user for each scanned document."
US-2022201148-A1,16,"The multi-function device of  claim 13 , wherein sending each scanned document comprises mapping each scanned document to multiple destinations in parallel."
US-2022201148-A1,17,"The multi-function device of  claim 13 , wherein sending each scanned document comprises sending each scanned document to the multiple selected destinations in parallel."
US-2022201148-A1,18,"The multi-function device of  claim 13 , further comprising a pre-defined memory to store the multiple scanned documents."
US-2022201148-A1,19,"A non-transitory computer-readable medium comprising instructions executable by a processing resource to: at an application accessible at a multi-function device: receive multiple scan jobs separated using a pre-defined separator, wherein each scan job comprising a document having one or more pages, wherein the pre-defined separator comprises a blank page or a page including a pre-defined image;  scan multiple scan jobs to generate multiple scanned documents, wherein each scanned document corresponds to a single scan job;  provide a user interface to a user to display each scanned document and corresponding multiple different destinations for selection; and  based on the user selection, send each scanned document to user&#39;s selected destinations in a single submission."
