

================================================================
== Vitis HLS Report for 'DelayAndSum'
================================================================
* Date:           Fri Oct 18 13:22:00 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        DelayAndSum
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.380 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 12 [1/1] (0.07ns)   --->   "%in1_real_buffer = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %in1_real" [DelayAndSum.cpp:51]   --->   Operation 12 'read' 'in1_real_buffer' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (0.07ns)   --->   "%in1_imag_buffer = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %in1_imag" [DelayAndSum.cpp:52]   --->   Operation 13 'read' 'in1_imag_buffer' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (0.07ns)   --->   "%in2_real_buffer = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %in2_real" [DelayAndSum.cpp:53]   --->   Operation 14 'read' 'in2_real_buffer' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (0.07ns)   --->   "%in2_imag_buffer = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %in2_imag" [DelayAndSum.cpp:54]   --->   Operation 15 'read' 'in2_imag_buffer' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.07ns)   --->   "%in3_real_buffer = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %in3_real" [DelayAndSum.cpp:55]   --->   Operation 16 'read' 'in3_real_buffer' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.07ns)   --->   "%in3_imag_buffer = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %in3_imag" [DelayAndSum.cpp:56]   --->   Operation 17 'read' 'in3_imag_buffer' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.07ns)   --->   "%in4_real_buffer = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %in4_real" [DelayAndSum.cpp:57]   --->   Operation 18 'read' 'in4_real_buffer' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (0.07ns)   --->   "%in4_imag_buffer = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %in4_imag" [DelayAndSum.cpp:58]   --->   Operation 19 'read' 'in4_imag_buffer' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%w1_real_buffer = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %w1_real" [DelayAndSum.cpp:60]   --->   Operation 20 'read' 'w1_real_buffer' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%w1_imag_buffer = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %w1_imag" [DelayAndSum.cpp:61]   --->   Operation 21 'read' 'w1_imag_buffer' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%w2_real_buffer = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %w2_real" [DelayAndSum.cpp:62]   --->   Operation 22 'read' 'w2_real_buffer' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%w2_imag_buffer = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %w2_imag" [DelayAndSum.cpp:63]   --->   Operation 23 'read' 'w2_imag_buffer' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%w3_real_buffer = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %w3_real" [DelayAndSum.cpp:64]   --->   Operation 24 'read' 'w3_real_buffer' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%w3_imag_buffer = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %w3_imag" [DelayAndSum.cpp:65]   --->   Operation 25 'read' 'w3_imag_buffer' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%w4_real_buffer = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %w4_real" [DelayAndSum.cpp:66]   --->   Operation 26 'read' 'w4_real_buffer' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%w4_imag_buffer = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %w4_imag" [DelayAndSum.cpp:67]   --->   Operation 27 'read' 'w4_imag_buffer' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i16 %w1_real_buffer" [DelayAndSum.cpp:74]   --->   Operation 28 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln74_1 = sext i16 %in1_real_buffer" [DelayAndSum.cpp:74]   --->   Operation 29 'sext' 'sext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln74_2 = sext i16 %w1_imag_buffer" [DelayAndSum.cpp:74]   --->   Operation 30 'sext' 'sext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln74_3 = sext i16 %in1_imag_buffer" [DelayAndSum.cpp:74]   --->   Operation 31 'sext' 'sext_ln74_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [3/3] (0.99ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74 = mul i31 %sext_ln74, i31 %sext_ln74_1" [DelayAndSum.cpp:74]   --->   Operation 32 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (2.38ns)   --->   "%mul_ln74_1 = mul i31 %sext_ln74_2, i31 %sext_ln74_3" [DelayAndSum.cpp:74]   --->   Operation 33 'mul' 'mul_ln74_1' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.38ns)   --->   "%mul_ln80 = mul i31 %sext_ln74, i31 %sext_ln74_3" [DelayAndSum.cpp:80]   --->   Operation 34 'mul' 'mul_ln80' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [3/3] (0.99ns) (grouped into DSP with root node sub_ln80)   --->   "%mul_ln80_1 = mul i31 %sext_ln74_2, i31 %sext_ln74_1" [DelayAndSum.cpp:80]   --->   Operation 35 'mul' 'mul_ln80_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 36 [2/3] (0.99ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74 = mul i31 %sext_ln74, i31 %sext_ln74_1" [DelayAndSum.cpp:74]   --->   Operation 36 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i16 %w2_real_buffer" [DelayAndSum.cpp:75]   --->   Operation 37 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i16 %in2_real_buffer" [DelayAndSum.cpp:75]   --->   Operation 38 'sext' 'sext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [3/3] (0.99ns) (grouped into DSP with root node add_ln75)   --->   "%mul_ln75 = mul i31 %sext_ln75, i31 %sext_ln75_1" [DelayAndSum.cpp:75]   --->   Operation 39 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln75_3 = sext i16 %in2_imag_buffer" [DelayAndSum.cpp:75]   --->   Operation 40 'sext' 'sext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/3] (0.99ns) (grouped into DSP with root node sub_ln80)   --->   "%mul_ln80_1 = mul i31 %sext_ln74_2, i31 %sext_ln74_1" [DelayAndSum.cpp:80]   --->   Operation 41 'mul' 'mul_ln80_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [3/3] (0.99ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln81 = mul i31 %sext_ln75, i31 %sext_ln75_3" [DelayAndSum.cpp:81]   --->   Operation 42 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 43 [1/3] (0.00ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74 = mul i31 %sext_ln74, i31 %sext_ln74_1" [DelayAndSum.cpp:74]   --->   Operation 43 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln74 = add i31 %mul_ln74_1, i31 %mul_ln74" [DelayAndSum.cpp:74]   --->   Operation 44 'add' 'add_ln74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [2/3] (0.99ns) (grouped into DSP with root node add_ln75)   --->   "%mul_ln75 = mul i31 %sext_ln75, i31 %sext_ln75_1" [DelayAndSum.cpp:75]   --->   Operation 45 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i16 %w2_imag_buffer" [DelayAndSum.cpp:75]   --->   Operation 46 'sext' 'sext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_1 = mul i31 %sext_ln75_2, i31 %sext_ln75_3" [DelayAndSum.cpp:75]   --->   Operation 47 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/3] (0.00ns) (grouped into DSP with root node sub_ln80)   --->   "%mul_ln80_1 = mul i31 %sext_ln74_2, i31 %sext_ln74_1" [DelayAndSum.cpp:80]   --->   Operation 48 'mul' 'mul_ln80_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln80 = sub i31 %mul_ln80, i31 %mul_ln80_1" [DelayAndSum.cpp:80]   --->   Operation 49 'sub' 'sub_ln80' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [2/3] (0.99ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln81 = mul i31 %sext_ln75, i31 %sext_ln75_3" [DelayAndSum.cpp:81]   --->   Operation 50 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [3/3] (0.99ns) (grouped into DSP with root node sub_ln81)   --->   "%mul_ln81_1 = mul i31 %sext_ln75_2, i31 %sext_ln75_1" [DelayAndSum.cpp:81]   --->   Operation 51 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 52 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln74 = add i31 %mul_ln74_1, i31 %mul_ln74" [DelayAndSum.cpp:74]   --->   Operation 52 'add' 'add_ln74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/3] (0.00ns) (grouped into DSP with root node add_ln75)   --->   "%mul_ln75 = mul i31 %sext_ln75, i31 %sext_ln75_1" [DelayAndSum.cpp:75]   --->   Operation 53 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75 = add i31 %add_ln74, i31 %mul_ln75" [DelayAndSum.cpp:75]   --->   Operation 54 'add' 'add_ln75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_1 = mul i31 %sext_ln75_2, i31 %sext_ln75_3" [DelayAndSum.cpp:75]   --->   Operation 55 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i16 %w3_real_buffer" [DelayAndSum.cpp:76]   --->   Operation 56 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln76_1 = sext i16 %in3_real_buffer" [DelayAndSum.cpp:76]   --->   Operation 57 'sext' 'sext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [3/3] (0.99ns) (grouped into DSP with root node add_ln76)   --->   "%mul_ln76 = mul i31 %sext_ln76, i31 %sext_ln76_1" [DelayAndSum.cpp:76]   --->   Operation 58 'mul' 'mul_ln76' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln76_3 = sext i16 %in3_imag_buffer" [DelayAndSum.cpp:76]   --->   Operation 59 'sext' 'sext_ln76_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln80 = sub i31 %mul_ln80, i31 %mul_ln80_1" [DelayAndSum.cpp:80]   --->   Operation 60 'sub' 'sub_ln80' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/3] (0.00ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln81 = mul i31 %sext_ln75, i31 %sext_ln75_3" [DelayAndSum.cpp:81]   --->   Operation 61 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln81 = add i31 %sub_ln80, i31 %mul_ln81" [DelayAndSum.cpp:81]   --->   Operation 62 'add' 'add_ln81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [2/3] (0.99ns) (grouped into DSP with root node sub_ln81)   --->   "%mul_ln81_1 = mul i31 %sext_ln75_2, i31 %sext_ln75_1" [DelayAndSum.cpp:81]   --->   Operation 63 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [3/3] (0.99ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82 = mul i31 %sext_ln76, i31 %sext_ln76_3" [DelayAndSum.cpp:82]   --->   Operation 64 'mul' 'mul_ln82' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 65 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75 = add i31 %add_ln74, i31 %mul_ln75" [DelayAndSum.cpp:75]   --->   Operation 65 'add' 'add_ln75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_1 = mul i31 %sext_ln75_2, i31 %sext_ln75_3" [DelayAndSum.cpp:75]   --->   Operation 66 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_1 = add i31 %add_ln75, i31 %mul_ln75_1" [DelayAndSum.cpp:75]   --->   Operation 67 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [2/3] (0.99ns) (grouped into DSP with root node add_ln76)   --->   "%mul_ln76 = mul i31 %sext_ln76, i31 %sext_ln76_1" [DelayAndSum.cpp:76]   --->   Operation 68 'mul' 'mul_ln76' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln76_2 = sext i16 %w3_imag_buffer" [DelayAndSum.cpp:76]   --->   Operation 69 'sext' 'sext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [3/3] (0.99ns) (grouped into DSP with root node add_ln76_1)   --->   "%mul_ln76_1 = mul i31 %sext_ln76_2, i31 %sext_ln76_3" [DelayAndSum.cpp:76]   --->   Operation 70 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln81 = add i31 %sub_ln80, i31 %mul_ln81" [DelayAndSum.cpp:81]   --->   Operation 71 'add' 'add_ln81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/3] (0.00ns) (grouped into DSP with root node sub_ln81)   --->   "%mul_ln81_1 = mul i31 %sext_ln75_2, i31 %sext_ln75_1" [DelayAndSum.cpp:81]   --->   Operation 72 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln81 = sub i31 %add_ln81, i31 %mul_ln81_1" [DelayAndSum.cpp:81]   --->   Operation 73 'sub' 'sub_ln81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [2/3] (0.99ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82 = mul i31 %sext_ln76, i31 %sext_ln76_3" [DelayAndSum.cpp:82]   --->   Operation 74 'mul' 'mul_ln82' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [3/3] (0.99ns) (grouped into DSP with root node sub_ln82)   --->   "%mul_ln82_1 = mul i31 %sext_ln76_2, i31 %sext_ln76_1" [DelayAndSum.cpp:82]   --->   Operation 75 'mul' 'mul_ln82_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 76 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_1 = add i31 %add_ln75, i31 %mul_ln75_1" [DelayAndSum.cpp:75]   --->   Operation 76 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node add_ln76)   --->   "%mul_ln76 = mul i31 %sext_ln76, i31 %sext_ln76_1" [DelayAndSum.cpp:76]   --->   Operation 77 'mul' 'mul_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 78 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76 = add i31 %add_ln75_1, i31 %mul_ln76" [DelayAndSum.cpp:76]   --->   Operation 78 'add' 'add_ln76' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [2/3] (0.99ns) (grouped into DSP with root node add_ln76_1)   --->   "%mul_ln76_1 = mul i31 %sext_ln76_2, i31 %sext_ln76_3" [DelayAndSum.cpp:76]   --->   Operation 79 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i16 %w4_real_buffer" [DelayAndSum.cpp:77]   --->   Operation 80 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln77_1 = sext i16 %in4_real_buffer" [DelayAndSum.cpp:77]   --->   Operation 81 'sext' 'sext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [3/3] (0.99ns) (grouped into DSP with root node add_ln77)   --->   "%mul_ln77 = mul i31 %sext_ln77, i31 %sext_ln77_1" [DelayAndSum.cpp:77]   --->   Operation 82 'mul' 'mul_ln77' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln77_3 = sext i16 %in4_imag_buffer" [DelayAndSum.cpp:77]   --->   Operation 83 'sext' 'sext_ln77_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln81 = sub i31 %add_ln81, i31 %mul_ln81_1" [DelayAndSum.cpp:81]   --->   Operation 84 'sub' 'sub_ln81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82 = mul i31 %sext_ln76, i31 %sext_ln76_3" [DelayAndSum.cpp:82]   --->   Operation 85 'mul' 'mul_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln82 = add i31 %sub_ln81, i31 %mul_ln82" [DelayAndSum.cpp:82]   --->   Operation 86 'add' 'add_ln82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 87 [2/3] (0.99ns) (grouped into DSP with root node sub_ln82)   --->   "%mul_ln82_1 = mul i31 %sext_ln76_2, i31 %sext_ln76_1" [DelayAndSum.cpp:82]   --->   Operation 87 'mul' 'mul_ln82_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 88 [3/3] (0.99ns) (grouped into DSP with root node add_ln83)   --->   "%mul_ln83 = mul i31 %sext_ln77, i31 %sext_ln77_3" [DelayAndSum.cpp:83]   --->   Operation 88 'mul' 'mul_ln83' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 89 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76 = add i31 %add_ln75_1, i31 %mul_ln76" [DelayAndSum.cpp:76]   --->   Operation 89 'add' 'add_ln76' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 90 [1/3] (0.00ns) (grouped into DSP with root node add_ln76_1)   --->   "%mul_ln76_1 = mul i31 %sext_ln76_2, i31 %sext_ln76_3" [DelayAndSum.cpp:76]   --->   Operation 90 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_1 = add i31 %add_ln76, i31 %mul_ln76_1" [DelayAndSum.cpp:76]   --->   Operation 91 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [2/3] (0.99ns) (grouped into DSP with root node add_ln77)   --->   "%mul_ln77 = mul i31 %sext_ln77, i31 %sext_ln77_1" [DelayAndSum.cpp:77]   --->   Operation 92 'mul' 'mul_ln77' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln77_2 = sext i16 %w4_imag_buffer" [DelayAndSum.cpp:77]   --->   Operation 93 'sext' 'sext_ln77_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [3/3] (0.99ns) (grouped into DSP with root node add_ln77_1)   --->   "%mul_ln77_1 = mul i31 %sext_ln77_2, i31 %sext_ln77_3" [DelayAndSum.cpp:77]   --->   Operation 94 'mul' 'mul_ln77_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln82 = add i31 %sub_ln81, i31 %mul_ln82" [DelayAndSum.cpp:82]   --->   Operation 95 'add' 'add_ln82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node sub_ln82)   --->   "%mul_ln82_1 = mul i31 %sext_ln76_2, i31 %sext_ln76_1" [DelayAndSum.cpp:82]   --->   Operation 96 'mul' 'mul_ln82_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 97 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln82 = sub i31 %add_ln82, i31 %mul_ln82_1" [DelayAndSum.cpp:82]   --->   Operation 97 'sub' 'sub_ln82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 98 [2/3] (0.99ns) (grouped into DSP with root node add_ln83)   --->   "%mul_ln83 = mul i31 %sext_ln77, i31 %sext_ln77_3" [DelayAndSum.cpp:83]   --->   Operation 98 'mul' 'mul_ln83' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 99 [3/3] (0.99ns) (grouped into DSP with root node sub_ln83)   --->   "%mul_ln83_1 = mul i31 %sext_ln77_2, i31 %sext_ln77_1" [DelayAndSum.cpp:83]   --->   Operation 99 'mul' 'mul_ln83_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 100 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_1 = add i31 %add_ln76, i31 %mul_ln76_1" [DelayAndSum.cpp:76]   --->   Operation 100 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 101 [1/3] (0.00ns) (grouped into DSP with root node add_ln77)   --->   "%mul_ln77 = mul i31 %sext_ln77, i31 %sext_ln77_1" [DelayAndSum.cpp:77]   --->   Operation 101 'mul' 'mul_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln77 = add i31 %add_ln76_1, i31 %mul_ln77" [DelayAndSum.cpp:77]   --->   Operation 102 'add' 'add_ln77' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 103 [2/3] (0.99ns) (grouped into DSP with root node add_ln77_1)   --->   "%mul_ln77_1 = mul i31 %sext_ln77_2, i31 %sext_ln77_3" [DelayAndSum.cpp:77]   --->   Operation 103 'mul' 'mul_ln77_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 104 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln82 = sub i31 %add_ln82, i31 %mul_ln82_1" [DelayAndSum.cpp:82]   --->   Operation 104 'sub' 'sub_ln82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln83)   --->   "%mul_ln83 = mul i31 %sext_ln77, i31 %sext_ln77_3" [DelayAndSum.cpp:83]   --->   Operation 105 'mul' 'mul_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 106 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln83 = add i31 %sub_ln82, i31 %mul_ln83" [DelayAndSum.cpp:83]   --->   Operation 106 'add' 'add_ln83' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 107 [2/3] (0.99ns) (grouped into DSP with root node sub_ln83)   --->   "%mul_ln83_1 = mul i31 %sext_ln77_2, i31 %sext_ln77_1" [DelayAndSum.cpp:83]   --->   Operation 107 'mul' 'mul_ln83_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 108 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln77 = add i31 %add_ln76_1, i31 %mul_ln77" [DelayAndSum.cpp:77]   --->   Operation 108 'add' 'add_ln77' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 109 [1/3] (0.00ns) (grouped into DSP with root node add_ln77_1)   --->   "%mul_ln77_1 = mul i31 %sext_ln77_2, i31 %sext_ln77_3" [DelayAndSum.cpp:77]   --->   Operation 109 'mul' 'mul_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 110 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln77_1 = add i31 %add_ln77, i31 %mul_ln77_1" [DelayAndSum.cpp:77]   --->   Operation 110 'add' 'add_ln77_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 111 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln83 = add i31 %sub_ln82, i31 %mul_ln83" [DelayAndSum.cpp:83]   --->   Operation 111 'add' 'add_ln83' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node sub_ln83)   --->   "%mul_ln83_1 = mul i31 %sext_ln77_2, i31 %sext_ln77_1" [DelayAndSum.cpp:83]   --->   Operation 112 'mul' 'mul_ln83_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 113 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln83 = sub i31 %add_ln83, i31 %mul_ln83_1" [DelayAndSum.cpp:83]   --->   Operation 113 'sub' 'sub_ln83' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.09>
ST_10 : Operation 114 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln77_1 = add i31 %add_ln77, i31 %mul_ln77_1" [DelayAndSum.cpp:77]   --->   Operation 114 'add' 'add_ln77_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%p_s = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln77_1, i32 15, i32 30" [DelayAndSum.cpp:74]   --->   Operation 115 'partselect' 'p_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [2/2] (0.45ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %out_real, i16 %p_s" [DelayAndSum.cpp:74]   --->   Operation 116 'write' 'write_ln74' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 117 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln83 = sub i31 %add_ln83, i31 %mul_ln83_1" [DelayAndSum.cpp:83]   --->   Operation 117 'sub' 'sub_ln83' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%p_0 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln83, i32 15, i32 30" [DelayAndSum.cpp:80]   --->   Operation 118 'partselect' 'p_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [2/2] (0.45ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %out_imag, i16 %p_0" [DelayAndSum.cpp:80]   --->   Operation 119 'write' 'write_ln80' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>

State 11 <SV = 10> <Delay = 0.45>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [DelayAndSum.cpp:49]   --->   Operation 120 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [DelayAndSum.cpp:3]   --->   Operation 121 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w1_real"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1_real, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1_real, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w1_imag"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1_imag, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1_imag, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w2_real"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2_real, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2_real, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w2_imag"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2_imag, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2_imag, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w3_real"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w3_real, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w3_real, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w3_imag"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w3_imag, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w3_imag, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w4_real"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w4_real, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w4_real, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w4_imag"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w4_imag, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w4_imag, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in1_real, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in1_real"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in1_imag, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in1_imag"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in2_real, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in2_real"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in2_imag, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in2_imag"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in3_real, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in3_real"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in3_imag, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in3_imag"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in4_real, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in4_real"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in4_imag, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in4_imag"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_real, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_real"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_imag, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_imag"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/2] (0.45ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %out_real, i16 %p_s" [DelayAndSum.cpp:74]   --->   Operation 166 'write' 'write_ln74' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 167 [1/2] (0.45ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %out_imag, i16 %p_0" [DelayAndSum.cpp:80]   --->   Operation 167 'write' 'write_ln80' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [DelayAndSum.cpp:84]   --->   Operation 168 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.380ns
The critical path consists of the following:
	s_axi read operation ('w1_imag_buffer', DelayAndSum.cpp:61) on port 'w1_imag' (DelayAndSum.cpp:61) [74]  (1.000 ns)
	'mul' operation 31 bit ('mul_ln74_1', DelayAndSum.cpp:74) [86]  (2.380 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[87] ('mul_ln74', DelayAndSum.cpp:74) [85]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[91] ('mul_ln75', DelayAndSum.cpp:75) [90]  (0.996 ns)

 <State 4>: 1.290ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[87] ('add_ln74', DelayAndSum.cpp:74) [87]  (0.645 ns)
	'add' operation 31 bit of DSP[91] ('add_ln75', DelayAndSum.cpp:75) [91]  (0.645 ns)

 <State 5>: 1.290ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[91] ('add_ln75', DelayAndSum.cpp:75) [91]  (0.645 ns)
	'add' operation 31 bit of DSP[95] ('add_ln75_1', DelayAndSum.cpp:75) [95]  (0.645 ns)

 <State 6>: 1.290ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[95] ('add_ln75_1', DelayAndSum.cpp:75) [95]  (0.645 ns)
	'add' operation 31 bit of DSP[99] ('add_ln76', DelayAndSum.cpp:76) [99]  (0.645 ns)

 <State 7>: 1.290ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[99] ('add_ln76', DelayAndSum.cpp:76) [99]  (0.645 ns)
	'add' operation 31 bit of DSP[103] ('add_ln76_1', DelayAndSum.cpp:76) [103]  (0.645 ns)

 <State 8>: 1.290ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[103] ('add_ln76_1', DelayAndSum.cpp:76) [103]  (0.645 ns)
	'add' operation 31 bit of DSP[107] ('add_ln77', DelayAndSum.cpp:77) [107]  (0.645 ns)

 <State 9>: 1.290ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[107] ('add_ln77', DelayAndSum.cpp:77) [107]  (0.645 ns)
	'add' operation 31 bit of DSP[111] ('add_ln77_1', DelayAndSum.cpp:77) [111]  (0.645 ns)

 <State 10>: 1.098ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[111] ('add_ln77_1', DelayAndSum.cpp:77) [111]  (0.645 ns)
	axis write operation ('write_ln74', DelayAndSum.cpp:74) on port 'out_real' (DelayAndSum.cpp:74) [113]  (0.453 ns)

 <State 11>: 0.453ns
The critical path consists of the following:
	axis write operation ('write_ln74', DelayAndSum.cpp:74) on port 'out_real' (DelayAndSum.cpp:74) [113]  (0.453 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
