# Verilog designs

Designs and problems in verilog language.

Problema 1:
![Problema 1](https://user-images.githubusercontent.com/74619261/209997025-e8128c78-6b5c-45a5-acd5-44e1b14a0835.png)


