From 55eb0cdc78a1d877d1940bdf5db22bee15b046ee Mon Sep 17 00:00:00 2001
From: Igor Opaniuk <igor.opaniuk@foundries.io>
Date: Tue, 25 May 2021 16:18:16 +0300
Subject: [PATCH] plat: imx8mq: SiP call for secondary boot

Signed-off-by: Igor Opaniuk <igor.opaniuk@foundries.io>
---
 plat/imx/imx8m/imx8mq/imx8mq_misc.c          | 11 +++++++++++
 plat/imx/imx8m/imx8mq/include/platform_def.h |  2 ++
 2 files changed, 13 insertions(+)

diff --git a/plat/imx/imx8m/imx8mq/imx8mq_misc.c b/plat/imx/imx8m/imx8mq/imx8mq_misc.c
index dd18b35a0..0af9d2ec6 100644
--- a/plat/imx/imx8m/imx8mq/imx8mq_misc.c
+++ b/plat/imx/imx8m/imx8mq/imx8mq_misc.c
@@ -24,6 +24,17 @@ int imx_src_handler(uint32_t smc_fid, u_register_t x1, u_register_t x2,
 	case IMX_SIP_SRC_M4_STARTED:
 		val = mmio_read_32(IMX_SRC_BASE + SRC_M4RCR);
 		return !(val & SRC_SCR_M4C_NON_SCLR_RST_MASK);
+	case IMX_SIP_SRC_SET_SECONDARY_BOOT:
+		if (x2)
+			mmio_setbits_32(IMX_SRC_BASE + SRC_GPR10_OFFSET,
+					SRC_GPR10_PERSIST_SECONDARY_BOOT);
+		else
+			mmio_clrbits_32(IMX_SRC_BASE + SRC_GPR10_OFFSET,
+					SRC_GPR10_PERSIST_SECONDARY_BOOT);
+		break;
+	case IMX_SIP_SRC_GET_SECONDARY_BOOT:
+		val = mmio_read_32(IMX_SRC_BASE + SRC_GPR10_OFFSET);
+		return !!(val & SRC_GPR10_PERSIST_SECONDARY_BOOT);
 	default:
 		return SMC_UNK;
 
diff --git a/plat/imx/imx8m/imx8mq/include/platform_def.h b/plat/imx/imx8m/imx8mq/include/platform_def.h
index 6d838fc3c..3c9c87894 100644
--- a/plat/imx/imx8m/imx8mq/include/platform_def.h
+++ b/plat/imx/imx8m/imx8mq/include/platform_def.h
@@ -118,9 +118,11 @@
 #define SRC_OTG1PHY_SCR			U(0x20)
 #define SRC_OTG2PHY_SCR			U(0x24)
 #define SRC_GPR1_OFFSET			U(0x74)
+#define SRC_GPR10_OFFSET		U(0x98)
 
 #define SRC_SCR_M4_ENABLE_MASK		BIT(3)
 #define SRC_SCR_M4C_NON_SCLR_RST_MASK  	BIT(0)
+#define SRC_GPR10_PERSIST_SECONDARY_BOOT	BIT(30)
 #define IMX_M4_STATUS			(IMX_SRC_BASE + SRC_M4RCR)
 #define IMX_M4_ENABLED_MASK		SRC_SCR_M4C_NON_SCLR_RST_MASK
 #define LPA_STATUS			U(0x94)
-- 
2.25.1

