// Seed: 2665137870
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_17 = 'b0;
  wire id_18;
  ;
  assign id_14 = id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd26
) (
    input wire _id_0,
    output tri1 id_1,
    input wire id_2,
    input wire id_3,
    input supply1 id_4,
    output tri1 id_5,
    input tri1 id_6
    , id_10,
    output uwire id_7,
    input tri0 id_8
);
  assign id_10 = -1'b0 == 1;
  logic [id_0 : -1 'h0] id_11, id_12;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_10,
      id_12,
      id_12,
      id_10,
      id_11,
      id_12,
      id_11,
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_10,
      id_11
  );
endmodule
