<!DOCTYPE html>


<html lang="en">


<head>


    <meta charset="UTF-8">


    <meta name="viewport" content="width=device-width, initial-scale=1.0">


    <title>Delay Models in VLSI | VLSI Physical Design Hub</title>


    <meta name="description" content="Understand VLSI delay models for STA, including NLDM and CCS, plus how slew, load, and library characterization affect timing accuracy.">


    <meta name="keywords" content="delay models, NLDM, CCS, STA, slew, load, VLSI">





    <!-- Open Graph / Facebook -->


    <meta property="og:type" content="article">


    <meta property="og:url" content="https://www.vlsiphysicaldesign.top/delay-models/">


    <meta property="og:title" content="Delay Models in VLSI | VLSI Physical Design Hub">


    <meta property="og:description" content="Understand VLSI delay models for STA, including NLDM and CCS, plus how slew, load, and library characterization affect timing accuracy.">


    <meta property="og:image" content="https://www.vlsiphysicaldesign.top/assets/images/social-share-image.jpg">





    <!-- Twitter -->


    <meta property="twitter:card" content="summary_large_image">


    <meta property="twitter:url" content="https://www.vlsiphysicaldesign.top/delay-models/">


    <meta property="twitter:title" content="Delay Models in VLSI | VLSI Physical Design Hub">


    <meta property="twitter:description" content="Understand VLSI delay models for STA, including NLDM and CCS, plus how slew, load, and library characterization affect timing accuracy.">


    <meta property="twitter:image" content="https://www.vlsiphysicaldesign.top/assets/images/social-share-image.jpg">





    <!-- Canonical URL -->


    <link rel="canonical" href="https://www.vlsiphysicaldesign.top/delay-models/" />





    <link rel="preconnect" href="https://fonts.googleapis.com">


    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>


    <link rel="preload" href="https://fonts.googleapis.com/css2?family=Lora:wght@400;600&family=Poppins:wght@600;700&display=swap" as="style" onload="this.onload=null;this.rel='stylesheet'">


    <noscript><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Lora:wght@400;600&family=Poppins:wght@600;700&display=swap"></noscript>


    <link rel="stylesheet" href="/main.css">


</head>


<body class="sub-page-body">


    <header id="main-header">


        <a href="/" class="logo">VLSI <span>Hub</span></a>





        <nav class="page-nav" id="page-navigation">


            <a href="/">Home</a>


            <a href="/blog/">Blog</a>


            <a href="/works-cited/">Works Cited</a>


            <a href="/about#about">About</a>


            <a href="/about#contact">Contact</a>


        </nav>





        <button class="mobile-nav-toggle" aria-controls="page-navigation" aria-expanded="false">


            <span class="hamburger-line"></span>


            <span class="hamburger-line"></span>


            <span class="hamburger-line"></span>


        </button>


    </header>


    <main class="container">


        <article>


            <section class="hero-section scroll-reveal">


                <h1>Delay Models</h1>


                <p>How tools estimate cell delay and slew under real loads.</p>


            </section>





            <section class="scroll-reveal">


                <h2>Overview</h2>


                <p>Timing engines use pre-characterized models to estimate cell delay and output slew. These models are essential for fast, accurate static timing analysis across large designs.</p>


                <p>The accuracy of delay modeling depends on input slew, output load, and interconnect effects.</p>


            </section>





            <section class="scroll-reveal">


                <h2>Key Models</h2>


                <p>NLDM uses lookup tables indexed by input slew and output capacitance. It is fast and widely supported.</p>


                <p>CCS models output current waveforms and captures non-linear effects better at advanced nodes.</p>


                <p>Interconnect delay adds RC effects and can dominate total path delay in deep submicron designs.</p>


            </section>





            <section class="scroll-reveal">


                <h2>Practical Guidance</h2>


                <p>Use CCS where available for better accuracy on aggressive nodes.</p>


                <p>Keep slew within library limits to avoid pessimistic or invalid timing.</p>


                <p>Use real extracted parasitics during late-stage signoff.</p>


            </section>





            <section class="scroll-reveal">


                <h2>Related Topics</h2>


                <ul>


                    <li><a href="/standard-cell-types/">Standard Cell Types</a></li>


                    <li><a href="/sta/">Static Timing Analysis</a></li>


                    <li><a href="/routing/">Routing</a></li>


                </ul>


            </section>





                        <section class="related-topics scroll-reveal">
                <h3>Related Topics</h3>
                <p>Use these connected concepts to move to the next stage in the physical design flow.</p>
                <ul class="related-links-grid">
                    <li><a href="/logic-synthesis/">Logic Synthesis</a></li>
                    <li><a href="/advanced-logic-synthesis/">Advanced Logic Synthesis</a></li>
                    <li><a href="/advanced-synthesis/">Advanced Synthesis</a></li>
                    <li><a href="/cmos-fundamentals/">CMOS Fundamentals</a></li>
                    <li><a href="/ccs-modeling/">CCS Modeling</a></li>
                    <li><a href="/standard-cell-types/">Standard Cell Types</a></li>
                    <li><a href="/physical-design-cells/">Physical Design Cells</a></li>
                    <li><a href="/physical-design-inputs/">PD Inputs</a></li>
                </ul>
            </section>
            
            <section class="scroll-reveal">
                <h2>Delay Models in the Physical Design Flow</h2>
                <p>Delay Models is not an isolated step in backend implementation. Accurate delay modeling is essential because synthesis, STA, and optimization engines all depend on timing estimates to make decisions. In a practical ASIC flow, engineers revisit this topic at least twice: once to prevent problems early, and again after optimization when the design context changes because of timing fixes, buffering, or routing decisions.</p>
                <p>When using this page for learning or interview preparation, separate the topic into inputs, tool actions, and outputs. Inputs define what data must be clean before you start. Tool actions describe what the engine is optimizing. Outputs show whether the run is actually improving design quality. The most useful reviews combine those three views instead of memorizing a short definition.</p>
            </section>

            <section class="scroll-reveal">
                <h2>Practical Checklist</h2>
                <p>Use this quick checklist while studying or debugging delay models. It helps turn theory into repeatable engineering practice and also improves project documentation quality.</p>
                <ul>
                    <li>Know when a flow is using ideal interconnect assumptions versus extracted RC data</li>
                    <li>Understand the difference between NLDM and CCS timing model behavior</li>
                    <li>Check transition and load ranges to avoid extrapolation errors in libraries</li>
                    <li>Validate that constraints and corners match the libraries used in analysis</li>
                    <li>Use signoff correlation as the final reference for model confidence</li>
                </ul>
                <p>Track the result of each change with measurable data instead of intuition alone. Compare delay and slew predictions against extracted parasitics and signoff reports to understand model limits at each stage. Keeping a small log of assumptions, changes, and outcomes will make this topic easier to revise later and easier to explain in interviews or design reviews.</p>
            </section>
            <section class="bottom-nav">


                <a href="/standard-cell-types/">


                    <span class="nav-label">&larr; Previous</span>


                    <span class="nav-title">Standard Cell Types</span>


                </a>


                <a href="/sta/" class="nav-next">


                    <span class="nav-label">Next &rarr;</span>


                    <span class="nav-title">Static Timing Analysis</span>


                </a>


            </section>


        </article>


    </main>


    <script src="/main.js" defer></script>


</body>


</html>


