// Seed: 3144393707
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input tri1 id_2,
    input uwire id_3,
    output uwire id_4,
    output wor id_5,
    input uwire id_6,
    input wor id_7,
    input tri id_8,
    input tri id_9,
    input wire id_10,
    input tri1 id_11
);
  wire id_13;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    output tri id_4,
    input wand id_5,
    input wire id_6,
    output uwire id_7,
    input uwire id_8,
    input supply0 id_9,
    input wor id_10,
    input tri id_11,
    input tri id_12,
    input supply1 id_13,
    input wire id_14,
    output wire id_15,
    input tri1 id_16,
    input wor id_17,
    input supply0 id_18,
    input supply1 id_19,
    output wand id_20,
    input supply1 id_21,
    output supply0 id_22,
    output supply1 id_23,
    input tri id_24,
    input wor id_25,
    input tri1 id_26,
    output tri id_27
);
  assign id_22 = 1'b0 - id_8;
  module_0(
      id_22, id_25, id_16, id_1, id_15, id_23, id_3, id_1, id_5, id_26, id_16, id_26
  );
  if (1'h0) begin
    wire id_29;
    assign id_4 = 1;
  end else begin
    wand id_30 = 1, id_31, id_32, id_33, id_34;
  end
  integer id_35;
endmodule
