-- -------------------------------------------------------------
--
-- Generated Configuration for __COMMON__
--
-- Generated
--  by:  wig
--  on:  Fri Jul 15 16:37:11 2005
--  cmd: h:/work/eclipse/mix/mix_0.pl -strip -nodelta ../../sigport.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: sigport-c.vhd,v 1.3 2005/07/15 16:20:07 wig Exp $
-- $Date: 2005/07/15 16:20:07 $
-- $Log: sigport-c.vhd,v $
-- Revision 1.3  2005/07/15 16:20:07  wig
-- Update all testcases; still problems though
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.55 2005/07/13 15:38:34 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.36 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/conf


--
-- Start of Generated Configuration ent_a_RTL_CONF / ent_a
--
configuration ent_a_RTL_CONF of ent_a is

        for rtl

	    	-- Generated Configuration
			for inst_aa : ent_aa
				use configuration work.ent_aa_RTL_CONF;
			end for;
			for inst_ab : ent_ab
				use configuration work.ent_ab_RTL_CONF;
			end for;
			for inst_ac : ent_ac
				use configuration work.ent_ac_RTL_CONF;
			end for;
			for inst_ad : ent_ad
				use configuration work.ent_ad_RTL_CONF;
			end for;
			for inst_ae : ent_ae
				use configuration work.ent_ae_RTL_CONF;
			end for;
			for inst_ae2 : ent_ae
				use configuration work.ent_ae_RTL_CONF;
			end for;


	end for; 
end ent_a_RTL_CONF;
--
-- End of Generated Configuration ent_a_RTL_CONF
--

--
-- Start of Generated Configuration ent_aa_RTL_CONF / ent_aa
--
configuration ent_aa_RTL_CONF of ent_aa is

        for rtl

	    	-- Generated Configuration


	end for; 
end ent_aa_RTL_CONF;
--
-- End of Generated Configuration ent_aa_RTL_CONF
--

--
-- Start of Generated Configuration ent_ab_RTL_CONF / ent_ab
--
configuration ent_ab_RTL_CONF of ent_ab is

        for rtl

	    	-- Generated Configuration


	end for; 
end ent_ab_RTL_CONF;
--
-- End of Generated Configuration ent_ab_RTL_CONF
--

--
-- Start of Generated Configuration ent_ac_RTL_CONF / ent_ac
--
configuration ent_ac_RTL_CONF of ent_ac is

        for rtl

	    	-- Generated Configuration


	end for; 
end ent_ac_RTL_CONF;
--
-- End of Generated Configuration ent_ac_RTL_CONF
--

--
-- Start of Generated Configuration ent_ad_RTL_CONF / ent_ad
--
configuration ent_ad_RTL_CONF of ent_ad is

        for rtl

	    	-- Generated Configuration


	end for; 
end ent_ad_RTL_CONF;
--
-- End of Generated Configuration ent_ad_RTL_CONF
--

--
-- Start of Generated Configuration ent_ae_RTL_CONF / ent_ae
--
configuration ent_ae_RTL_CONF of ent_ae is

        for rtl

	    	-- Generated Configuration


	end for; 
end ent_ae_RTL_CONF;
--
-- End of Generated Configuration ent_ae_RTL_CONF
--

--
-- Start of Generated Configuration ent_ae_RTL_CONF / ent_ae
--
configuration ent_ae_RTL_CONF of ent_ae is

        for rtl

	    	-- Generated Configuration


	end for; 
end ent_ae_RTL_CONF;
--
-- End of Generated Configuration ent_ae_RTL_CONF
--

--
-- Start of Generated Configuration ent_b_RTL_CONF / ent_b
--
configuration ent_b_RTL_CONF of ent_b is

        for rtl

	    	-- Generated Configuration
			// __I_NO_CONFIG_VERILOG //for inst_ba : ent_ba
			// __I_NO_CONFIG_VERILOG //	use configuration work.ent_ba_RTL_CONF;
			// __I_NO_CONFIG_VERILOG //end for;
			// __I_NO_CONFIG_VERILOG //for inst_bb : ent_bb
			// __I_NO_CONFIG_VERILOG //	use configuration work.ent_bb_RTL_CONF;
			// __I_NO_CONFIG_VERILOG //end for;


	end for; 
end ent_b_RTL_CONF;
--
-- End of Generated Configuration ent_b_RTL_CONF
--

--
-- Start of Generated Configuration ent_ba_RTL_CONF / ent_ba
--
configuration ent_ba_RTL_CONF of ent_ba is

        for rtl

	    	-- Generated Configuration


	end for; 
end ent_ba_RTL_CONF;
--
-- End of Generated Configuration ent_ba_RTL_CONF
--

--
-- Start of Generated Configuration ent_bb_RTL_CONF / ent_bb
--
configuration ent_bb_RTL_CONF of ent_bb is

        for rtl

	    	-- Generated Configuration


	end for; 
end ent_bb_RTL_CONF;
--
-- End of Generated Configuration ent_bb_RTL_CONF
--

--
-- Start of Generated Configuration ent_t_RTL_CONF / ent_t
--
configuration ent_t_RTL_CONF of ent_t is

        for rtl

	    	-- Generated Configuration
			for inst_a : ent_a
				use configuration work.ent_a_RTL_CONF;
			end for;
			-- __I_NO_CONFIG_VERILOG --for inst_b : ent_b
			-- __I_NO_CONFIG_VERILOG --	use configuration work.ent_b_RTL_CONF;
			-- __I_NO_CONFIG_VERILOG --end for;


	end for; 
end ent_t_RTL_CONF;
--
-- End of Generated Configuration ent_t_RTL_CONF
--


--
--!End of Configuration/ies
-- --------------------------------------------------------------
