Running: E:\faculta\ISE14.7-Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/faculta/FIC/0xcHa0s/xcHa0s/ALU_testbench_isim_beh.exe -prj E:/faculta/FIC/0xcHa0s/xcHa0s/ALU_testbench_beh.prj ALU_testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/faculta/FIC/0xcHa0s/xcHa0s/ALU_testbench.v" into library work
Analyzing Verilog file "E:/faculta/ISE14.7-Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ALU_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 2 Verilog Units
Built simulation executable E:/faculta/FIC/0xcHa0s/xcHa0s/ALU_testbench_isim_beh.exe
Fuse Memory Usage: 29668 KB
Fuse CPU Usage: 296 ms
