#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Nov 13 00:00:28 2019
# Process ID: 24427
# Log file: /home/grads/a/amiya_1/lab_6/lab_6.runs/synth_1/PipelinedProc.vds
# Journal file: /home/grads/a/amiya_1/lab_6/lab_6.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source PipelinedProc.tcl -notrace
Command: synth_design -top PipelinedProc -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -682 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1082.000 ; gain = 154.520 ; free physical = 278606 ; free virtual = 522036
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PipelinedProc' [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:75]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:82]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:85]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:86]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:94]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:95]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:102]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:116]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/instruction_mem.v:27]
	Parameter T_rd bound to: 20 - type: integer 
	Parameter MemSize bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (1#1) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/instruction_mem.v:27]
INFO: [Synth 8-638] synthesizing module 'mux31' [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:34]
INFO: [Synth 8-256] done synthesizing module 'mux31' (2#1) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:34]
INFO: [Synth 8-638] synthesizing module 'registerfile' [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/register_file.v:33]
INFO: [Synth 8-256] done synthesizing module 'registerfile' (3#1) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/hazard_unit.v:33]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (4#1) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/hazard_unit.v:33]
INFO: [Synth 8-638] synthesizing module 'SingleCycleControl' [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/CONTROL_UNIT.v:56]
INFO: [Synth 8-256] done synthesizing module 'SingleCycleControl' (5#1) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/CONTROL_UNIT.v:56]
INFO: [Synth 8-638] synthesizing module 'ForwardingUnit' [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/forwarding_unit.v:24]
INFO: [Synth 8-256] done synthesizing module 'ForwardingUnit' (6#1) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/forwarding_unit.v:24]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:62]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:62]
INFO: [Synth 8-638] synthesizing module 'ALUControl' [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/alu_control.v:53]
INFO: [Synth 8-256] done synthesizing module 'ALUControl' (8#1) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/alu_control.v:53]
INFO: [Synth 8-638] synthesizing module 'mux21' [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux21' (9#1) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:23]
INFO: [Synth 8-638] synthesizing module 'mux41' [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:48]
INFO: [Synth 8-256] done synthesizing module 'mux41' (10#1) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:48]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/alu.v:42]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/alu.v:42]
INFO: [Synth 8-638] synthesizing module 'mux21_5bit' [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:27]
INFO: [Synth 8-256] done synthesizing module 'mux21_5bit' (12#1) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:27]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [/home/grads/a/amiya_1/ECEN651/lab_3/lab_3/lab_3.srcs/sources_1/new/ram.v:22]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (13#1) [/home/grads/a/amiya_1/ECEN651/lab_3/lab_3/lab_3.srcs/sources_1/new/ram.v:22]
INFO: [Synth 8-256] done synthesizing module 'PipelinedProc' (14#1) [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/pipelined_processor.v:75]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1118.297 ; gain = 190.816 ; free physical = 278565 ; free virtual = 521996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1118.297 ; gain = 190.816 ; free physical = 278565 ; free virtual = 521996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1126.289 ; gain = 198.809 ; free physical = 278565 ; free virtual = 521996
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'HazardUnit'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addrSel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bubble" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IF_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/grads/a/amiya_1/lab_6/lab_6.srcs/sources_1/new/alu.v:62]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'HazardUnit'
INFO: [Synth 8-5562] The signal datamem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1244.215 ; gain = 316.734 ; free physical = 278450 ; free virtual = 521880
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	 137 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 41    
	   3 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PipelinedProc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 137 Input     32 Bit        Muxes := 1     
Module mux31 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module registerfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module SingleCycleControl 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      4 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module ForwardingUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module sign_extend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      4 Bit        Muxes := 1     
Module mux21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux41 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 2     
Module mux21_5bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1366.348 ; gain = 438.867 ; free physical = 278333 ; free virtual = 521764
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1374.355 ; gain = 446.875 ; free physical = 278325 ; free virtual = 521756
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1374.355 ; gain = 446.875 ; free physical = 278325 ; free virtual = 521756

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5562] The signal DataMemory/datamem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+--------------+------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------+
|Module Name   | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name       | 
+--------------+------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------+
|PipelinedProc | DataMemory/datamem_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | PipelinedProc/extram__2 | 
+--------------+------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------+

Note: The table shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1507.410 ; gain = 579.930 ; free physical = 278352 ; free virtual = 521782
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1507.410 ; gain = 579.930 ; free physical = 278352 ; free virtual = 521782

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1507.410 ; gain = 579.930 ; free physical = 278352 ; free virtual = 521782
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1507.410 ; gain = 579.930 ; free physical = 278352 ; free virtual = 521782
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \DataMemory/datamem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 1507.410 ; gain = 579.930 ; free physical = 278352 ; free virtual = 521782
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1507.410 ; gain = 579.930 ; free physical = 278351 ; free virtual = 521782
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1507.410 ; gain = 579.930 ; free physical = 278351 ; free virtual = 521782
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1507.410 ; gain = 579.930 ; free physical = 278351 ; free virtual = 521782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1507.410 ; gain = 579.930 ; free physical = 278351 ; free virtual = 521782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1507.410 ; gain = 579.930 ; free physical = 278351 ; free virtual = 521782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    32|
|3     |LUT1     |    35|
|4     |LUT2     |   127|
|5     |LUT3     |   117|
|6     |LUT4     |   477|
|7     |LUT5     |   379|
|8     |LUT6     |  1331|
|9     |MUXF7    |   283|
|10    |MUXF8    |     5|
|11    |RAMB18E1 |     1|
|12    |FDCE     |  1481|
|13    |FDPE     |    32|
|14    |LDC      |    32|
|15    |IBUF     |    34|
|16    |OBUF     |    32|
+------+---------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |  4399|
|2     |  ALU          |ALU          |   243|
|3     |  DataMemory   |DataMemory   |    33|
|4     |  HazardUnit   |HazardUnit   |   582|
|5     |  registerfile |registerfile |  2522|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1507.410 ; gain = 579.930 ; free physical = 278351 ; free virtual = 521782
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1507.410 ; gain = 463.410 ; free physical = 278351 ; free virtual = 521782
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1507.410 ; gain = 579.930 ; free physical = 278351 ; free virtual = 521782
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 486 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LDC => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1564.438 ; gain = 528.438 ; free physical = 278351 ; free virtual = 521781
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1596.461 ; gain = 0.000 ; free physical = 278349 ; free virtual = 521780
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 00:01:20 2019...
