

Implementation tool: Xilinx Vivado v.2022.2
Project:             activation_accelerator
Solution:            baseline
Device target:       xck26-sfvc784-2LV-c
Report date:         Tue Sep 23 22:30:54 CST 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           7738
FF:            6733
DSP:             21
BRAM:           181
URAM:             0
LATCH:            0
SRL:            374
CLB:           1661

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.249
CP achieved post-implementation: 7.984
Timing met
