// Seed: 2198994758
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout tri0 id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  assign id_7 = -1;
  logic [-1 'b0 : ""] id_10 = id_10;
  wire id_11;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    output tri id_3,
    output supply0 id_4,
    input supply0 id_5,
    input uwire id_6,
    input wor id_7,
    input wor id_8
    , id_13,
    output wand id_9,
    output supply0 id_10,
    output wand id_11
);
  wire id_14;
  always force id_3 = -1;
  nor primCall (id_9, id_13, id_1, id_7, id_6, id_2, id_0);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14,
      id_14
  );
  assign id_4 = id_0 || -1 & "";
endmodule
