Instrution_Memory.v,verilog,xil_defaultlib,../../../../pipeline_cpu.srcs/sources_1/ip/Instrution_Memory/sim/Instrution_Memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
