// Seed: 1074913350
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  input id_3;
  output id_2;
  output id_1;
  logic id_6, id_7, id_8, id_9;
  type_13(
      1'h0, 1, 1, 1 * "", id_1, 1 + id_5 && 1, id_2, 1'h0, 1, id_5
  ); type_14(
      id_7, id_1
  ); type_15(
      1, 1'b0, 1 - id_8, id_4
  );
  assign id_7 = id_6;
  logic id_10, id_11;
endmodule
