$date
	Sun Jul 20 00:51:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module traffic_light_tb $end
$var wire 3 ! lights [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 3 $ lights [2:0] $end
$var reg 2 % state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b100 $
1#
0"
b100 !
$end
#5000
1"
#10000
0"
0#
#15000
b1 !
b1 $
b1 %
1"
#20000
0"
#25000
b10 !
b10 $
b10 %
1"
#30000
0"
#35000
b100 !
b100 $
b0 %
1"
#40000
0"
#45000
b1 !
b1 $
b1 %
1"
#50000
0"
#55000
b10 !
b10 $
b10 %
1"
#60000
0"
#65000
b100 !
b100 $
b0 %
1"
#70000
0"
#75000
b1 !
b1 $
b1 %
1"
#80000
0"
#85000
b10 !
b10 $
b10 %
1"
#90000
0"
#95000
b100 !
b100 $
b0 %
1"
#100000
0"
#105000
b1 !
b1 $
b1 %
1"
#110000
0"
