{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554228741152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554228741168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 15:12:20 2019 " "Processing started: Tue Apr 02 15:12:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554228741168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554228741168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554228741168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554228741761 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "arqt1.qsys " "Elaborating Qsys system entity \"arqt1.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554228757754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:45 Progress: Loading SD-Prob1/arqt1.qsys " "2019.04.02.15:12:45 Progress: Loading SD-Prob1/arqt1.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228765156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:46 Progress: Reading input file " "2019.04.02.15:12:46 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228766077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:46 Progress: Adding clk_0 \[clock_source 15.0\] " "2019.04.02.15:12:46 Progress: Adding clk_0 \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228766265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:47 Progress: Parameterizing module clk_0 " "2019.04.02.15:12:47 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228767811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:47 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.0\] " "2019.04.02.15:12:47 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228767811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:48 Progress: Parameterizing module jtag_uart_0 " "2019.04.02.15:12:48 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228768061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:48 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.0\] " "2019.04.02.15:12:48 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228768061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:48 Progress: Parameterizing module nios2_gen2_0 " "2019.04.02.15:12:48 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228768561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:48 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.0\] " "2019.04.02.15:12:48 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228768561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:48 Progress: Parameterizing module onchip_memory2_0 " "2019.04.02.15:12:48 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228768624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:48 Progress: Adding pio_0 \[altera_avalon_pio 15.0\] " "2019.04.02.15:12:48 Progress: Adding pio_0 \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228768624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:48 Progress: Parameterizing module pio_0 " "2019.04.02.15:12:48 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228768670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:48 Progress: Adding pio_1 \[altera_avalon_pio 15.0\] " "2019.04.02.15:12:48 Progress: Adding pio_1 \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228768670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:48 Progress: Parameterizing module pio_1 " "2019.04.02.15:12:48 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228768670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:48 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.0\] " "2019.04.02.15:12:48 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228768670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:49 Progress: Parameterizing module sysid_qsys_0 " "2019.04.02.15:12:49 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228769561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:49 Progress: Building connections " "2019.04.02.15:12:49 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228769561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:49 Progress: Parameterizing connections " "2019.04.02.15:12:49 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228769639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:49 Progress: Validating " "2019.04.02.15:12:49 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228769639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.02.15:12:50 Progress: Done reading input file " "2019.04.02.15:12:50 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228770920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arqt1.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Arqt1.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228772091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arqt1.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Arqt1.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228772091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arqt1.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Arqt1.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228772091 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Arqt1.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver " "Arqt1.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554228772107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Arqt1.sysid_qsys_0: sysid_qsys_0.control_slave must be connected to an Avalon-MM master " "Arqt1.sysid_qsys_0: sysid_qsys_0.control_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1554228772107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arqt1: Generating arqt1 \"arqt1\" for QUARTUS_SYNTH " "Arqt1: Generating arqt1 \"arqt1\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228775122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'arqt1_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'arqt1_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228782420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=arqt1_jtag_uart_0 --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0001_jtag_uart_0_gen//arqt1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=arqt1_jtag_uart_0 --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0001_jtag_uart_0_gen//arqt1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228782420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'arqt1_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'arqt1_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228783014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"arqt1\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"arqt1\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228783030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"arqt1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"arqt1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228783617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'arqt1_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'arqt1_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228783758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=arqt1_onchip_memory2_0 --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0002_onchip_memory2_0_gen//arqt1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=arqt1_onchip_memory2_0 --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0002_onchip_memory2_0_gen//arqt1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228783758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'arqt1_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'arqt1_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228784258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"arqt1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"arqt1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228784273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'arqt1_pio_0' " "Pio_0: Starting RTL generation for module 'arqt1_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228784336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arqt1_pio_0 --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0003_pio_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0003_pio_0_gen//arqt1_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arqt1_pio_0 --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0003_pio_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0003_pio_0_gen//arqt1_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228784336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'arqt1_pio_0' " "Pio_0: Done RTL generation for module 'arqt1_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228784711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"arqt1\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"arqt1\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228784726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Starting RTL generation for module 'arqt1_pio_1' " "Pio_1: Starting RTL generation for module 'arqt1_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228784773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arqt1_pio_1 --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0004_pio_1_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0004_pio_1_gen//arqt1_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Pio_1:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arqt1_pio_1 --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0004_pio_1_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0004_pio_1_gen//arqt1_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228784773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Done RTL generation for module 'arqt1_pio_1' " "Pio_1: Done RTL generation for module 'arqt1_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228785148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: \"arqt1\" instantiated altera_avalon_pio \"pio_1\" " "Pio_1: \"arqt1\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228785148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"arqt1\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"arqt1\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228785258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228788303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228788662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228789022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228789397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228789787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"arqt1\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"arqt1\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228792006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"arqt1\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"arqt1\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228792162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"arqt1\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"arqt1\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228792162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'arqt1_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'arqt1_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228792275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=arqt1_nios2_gen2_0_cpu --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0008_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0008_cpu_gen//arqt1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=arqt1_nios2_gen2_0_cpu --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0008_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_4059721373198053114.dir/0008_cpu_gen//arqt1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228792275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.02 15:13:13 (*) Starting Nios II generation " "Cpu: # 2019.04.02 15:13:13 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.02 15:13:13 (*)   Checking for plaintext license. " "Cpu: # 2019.04.02 15:13:13 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.02 15:13:15 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64 " "Cpu: # 2019.04.02 15:13:15 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.02 15:13:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.04.02 15:13:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.02 15:13:15 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.04.02 15:13:15 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.02 15:13:15 (*)   Plaintext license not found. " "Cpu: # 2019.04.02 15:13:15 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.02 15:13:15 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2019.04.02 15:13:15 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.02 15:13:15 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.04.02 15:13:15 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.02 15:13:16 (*)   Creating all objects for CPU " "Cpu: # 2019.04.02 15:13:16 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.02 15:13:17 (*)   Generating RTL from CPU objects " "Cpu: # 2019.04.02 15:13:17 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.02 15:13:17 (*)   Creating plain-text RTL " "Cpu: # 2019.04.02 15:13:17 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.02 15:13:19 (*) Done Nios II generation " "Cpu: # 2019.04.02 15:13:19 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'arqt1_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'arqt1_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228799977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228800070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228800149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228800459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228800693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228800693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228800756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228800959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228800959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228801115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228801115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228801664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228801679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arqt1: Done \"arqt1\" with 29 modules, 42 files " "Arqt1: Done \"arqt1\" with 29 modules, 42 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1554228801679 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "arqt1.qsys " "Finished elaborating Qsys system entity \"arqt1.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554228803054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_sysid_qsys_0 " "Found entity 1: arqt1_sysid_qsys_0" {  } { { "arqt1/synthesis/submodules/arqt1_sysid_qsys_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_pio_1 " "Found entity 1: arqt1_pio_1" {  } { { "arqt1/synthesis/submodules/arqt1_pio_1.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_pio_0 " "Found entity 1: arqt1_pio_0" {  } { { "arqt1/synthesis/submodules/arqt1_pio_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_onchip_memory2_0 " "Found entity 1: arqt1_onchip_memory2_0" {  } { { "arqt1/synthesis/submodules/arqt1_onchip_memory2_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_nios2_gen2_0_cpu_test_bench " "Found entity 1: arqt1_nios2_gen2_0_cpu_test_bench" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: arqt1_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: arqt1_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: arqt1_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: arqt1_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt1_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: arqt1_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "3 arqt1_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: arqt1_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "4 arqt1_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: arqt1_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "5 arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "6 arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "7 arqt1_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: arqt1_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "8 arqt1_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: arqt1_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "9 arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "10 arqt1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: arqt1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "11 arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "12 arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "13 arqt1_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: arqt1_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "14 arqt1_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: arqt1_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "15 arqt1_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: arqt1_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "16 arqt1_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: arqt1_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "17 arqt1_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: arqt1_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "18 arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "19 arqt1_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: arqt1_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "20 arqt1_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: arqt1_nios2_gen2_0_cpu_nios2_oci" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""} { "Info" "ISGN_ENTITY_NAME" "21 arqt1_nios2_gen2_0_cpu " "Found entity 21: arqt1_nios2_gen2_0_cpu" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_nios2_gen2_0 " "Found entity 1: arqt1_nios2_gen2_0" {  } { { "arqt1/synthesis/submodules/arqt1_nios2_gen2_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: arqt1_mm_interconnect_0_rsp_mux_001" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_rsp_mux " "Found entity 1: arqt1_mm_interconnect_0_rsp_mux" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_rsp_demux " "Found entity 1: arqt1_mm_interconnect_0_rsp_demux" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arqt1_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at arqt1_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554228803335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arqt1_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at arqt1_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554228803335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_router_003_default_decode " "Found entity 1: arqt1_mm_interconnect_0_router_003_default_decode" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803335 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt1_mm_interconnect_0_router_003 " "Found entity 2: arqt1_mm_interconnect_0_router_003" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arqt1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at arqt1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554228803335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arqt1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at arqt1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554228803335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_router_002_default_decode " "Found entity 1: arqt1_mm_interconnect_0_router_002_default_decode" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803351 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt1_mm_interconnect_0_router_002 " "Found entity 2: arqt1_mm_interconnect_0_router_002" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arqt1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at arqt1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554228803351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arqt1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at arqt1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554228803351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_router_001_default_decode " "Found entity 1: arqt1_mm_interconnect_0_router_001_default_decode" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803351 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt1_mm_interconnect_0_router_001 " "Found entity 2: arqt1_mm_interconnect_0_router_001" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arqt1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at arqt1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554228803351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arqt1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at arqt1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554228803351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_router_default_decode " "Found entity 1: arqt1_mm_interconnect_0_router_default_decode" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803351 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt1_mm_interconnect_0_router " "Found entity 2: arqt1_mm_interconnect_0_router" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_cmd_mux_001 " "Found entity 1: arqt1_mm_interconnect_0_cmd_mux_001" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_cmd_mux " "Found entity 1: arqt1_mm_interconnect_0_cmd_mux" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: arqt1_mm_interconnect_0_cmd_demux_001" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_cmd_demux " "Found entity 1: arqt1_mm_interconnect_0_cmd_demux" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: arqt1_mm_interconnect_0_avalon_st_adapter" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0 " "Found entity 1: arqt1_mm_interconnect_0" {  } { { "arqt1/synthesis/submodules/arqt1_mm_interconnect_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file arqt1/synthesis/submodules/arqt1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_jtag_uart_0_sim_scfifo_w " "Found entity 1: arqt1_jtag_uart_0_sim_scfifo_w" {  } { { "arqt1/synthesis/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803398 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt1_jtag_uart_0_scfifo_w " "Found entity 2: arqt1_jtag_uart_0_scfifo_w" {  } { { "arqt1/synthesis/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803398 ""} { "Info" "ISGN_ENTITY_NAME" "3 arqt1_jtag_uart_0_sim_scfifo_r " "Found entity 3: arqt1_jtag_uart_0_sim_scfifo_r" {  } { { "arqt1/synthesis/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803398 ""} { "Info" "ISGN_ENTITY_NAME" "4 arqt1_jtag_uart_0_scfifo_r " "Found entity 4: arqt1_jtag_uart_0_scfifo_r" {  } { { "arqt1/synthesis/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803398 ""} { "Info" "ISGN_ENTITY_NAME" "5 arqt1_jtag_uart_0 " "Found entity 5: arqt1_jtag_uart_0" {  } { { "arqt1/synthesis/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/arqt1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_irq_mapper " "Found entity 1: arqt1_irq_mapper" {  } { { "arqt1/synthesis/submodules/arqt1_irq_mapper.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/arqt1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "arqt1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "arqt1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "arqt1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "arqt1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "arqt1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "arqt1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "arqt1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file arqt1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "arqt1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803445 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "arqt1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "arqt1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/arqt1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/arqt1.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1 " "Found entity 1: arqt1" {  } { { "db/ip/arqt1/arqt1.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/arqt1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/arqt1/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/arqt1/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/arqt1/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803476 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/arqt1/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/arqt1/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/arqt1/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/arqt1/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/arqt1/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/arqt1/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/arqt1/submodules/altera_reset_controller.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/arqt1/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_irq_mapper " "Found entity 1: arqt1_irq_mapper" {  } { { "db/ip/arqt1/submodules/arqt1_irq_mapper.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_jtag_uart_0_sim_scfifo_w " "Found entity 1: arqt1_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803523 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt1_jtag_uart_0_scfifo_w " "Found entity 2: arqt1_jtag_uart_0_scfifo_w" {  } { { "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803523 ""} { "Info" "ISGN_ENTITY_NAME" "3 arqt1_jtag_uart_0_sim_scfifo_r " "Found entity 3: arqt1_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803523 ""} { "Info" "ISGN_ENTITY_NAME" "4 arqt1_jtag_uart_0_scfifo_r " "Found entity 4: arqt1_jtag_uart_0_scfifo_r" {  } { { "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803523 ""} { "Info" "ISGN_ENTITY_NAME" "5 arqt1_jtag_uart_0 " "Found entity 5: arqt1_jtag_uart_0" {  } { { "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0 " "Found entity 1: arqt1_mm_interconnect_0" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: arqt1_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_cmd_demux " "Found entity 1: arqt1_mm_interconnect_0_cmd_demux" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: arqt1_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_cmd_mux " "Found entity 1: arqt1_mm_interconnect_0_cmd_mux" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_cmd_mux_001 " "Found entity 1: arqt1_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arqt1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at arqt1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554228803570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arqt1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at arqt1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554228803570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_router_default_decode " "Found entity 1: arqt1_mm_interconnect_0_router_default_decode" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803585 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt1_mm_interconnect_0_router " "Found entity 2: arqt1_mm_interconnect_0_router" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arqt1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at arqt1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554228803585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arqt1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at arqt1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554228803585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_router_001_default_decode " "Found entity 1: arqt1_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803585 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt1_mm_interconnect_0_router_001 " "Found entity 2: arqt1_mm_interconnect_0_router_001" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arqt1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at arqt1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554228803585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arqt1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at arqt1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554228803585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_router_002_default_decode " "Found entity 1: arqt1_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803585 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt1_mm_interconnect_0_router_002 " "Found entity 2: arqt1_mm_interconnect_0_router_002" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arqt1_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at arqt1_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554228803585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arqt1_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at arqt1_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554228803585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_router_003_default_decode " "Found entity 1: arqt1_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803585 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt1_mm_interconnect_0_router_003 " "Found entity 2: arqt1_mm_interconnect_0_router_003" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_rsp_demux " "Found entity 1: arqt1_mm_interconnect_0_rsp_demux" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_rsp_mux " "Found entity 1: arqt1_mm_interconnect_0_rsp_mux" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: arqt1_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_nios2_gen2_0 " "Found entity 1: arqt1_nios2_gen2_0" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: arqt1_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt1_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: arqt1_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "3 arqt1_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: arqt1_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "4 arqt1_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: arqt1_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "5 arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "6 arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "7 arqt1_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: arqt1_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "8 arqt1_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: arqt1_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "9 arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "10 arqt1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: arqt1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "11 arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "12 arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "13 arqt1_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: arqt1_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "14 arqt1_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: arqt1_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "15 arqt1_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: arqt1_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "16 arqt1_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: arqt1_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "17 arqt1_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: arqt1_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "18 arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "19 arqt1_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: arqt1_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "20 arqt1_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: arqt1_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""} { "Info" "ISGN_ENTITY_NAME" "21 arqt1_nios2_gen2_0_cpu " "Found entity 21: arqt1_nios2_gen2_0_cpu" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: arqt1_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: arqt1_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: arqt1_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_nios2_gen2_0_cpu_test_bench " "Found entity 1: arqt1_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_onchip_memory2_0 " "Found entity 1: arqt1_onchip_memory2_0" {  } { { "db/ip/arqt1/submodules/arqt1_onchip_memory2_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_pio_0 " "Found entity 1: arqt1_pio_0" {  } { { "db/ip/arqt1/submodules/arqt1_pio_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_pio_1 " "Found entity 1: arqt1_pio_1" {  } { { "db/ip/arqt1/submodules/arqt1_pio_1.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arqt1/submodules/arqt1_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt1_sysid_qsys_0 " "Found entity 1: arqt1_sysid_qsys_0" {  } { { "db/ip/arqt1/submodules/arqt1_sysid_qsys_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228803679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228803679 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arqt1 " "Elaborating entity \"arqt1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554228804179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_jtag_uart_0 arqt1_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"arqt1_jtag_uart_0\" for hierarchy \"arqt1_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/arqt1/arqt1.v" "jtag_uart_0" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/arqt1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228804616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_jtag_uart_0_scfifo_w arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w " "Elaborating entity \"arqt1_jtag_uart_0_scfifo_w\" for hierarchy \"arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" "the_arqt1_jtag_uart_0_scfifo_w" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228804679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" "wfifo" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228807194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554228807241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228807241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228807241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228807241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228807241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228807241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228807241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228807241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228807241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228807241 ""}  } { { "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554228807241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228807491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228807491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228807491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228807537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228807537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228807537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228807584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228807584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228807584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228807678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228807678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228807694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228807959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228807959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228807959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228808069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228808069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228808069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228808256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228808256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228808256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_jtag_uart_0_scfifo_r arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r " "Elaborating entity \"arqt1_jtag_uart_0_scfifo_r\" for hierarchy \"arqt1_jtag_uart_0:jtag_uart_0\|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" "the_arqt1_jtag_uart_0_scfifo_r" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228808303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" "arqt1_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228808553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554228808600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228808600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228808600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228808600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228808600 ""}  } { { "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554228808600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228810617 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228810648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228810695 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"arqt1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228810726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0 arqt1_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"arqt1_nios2_gen2_0\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/arqt1/arqt1.v" "nios2_gen2_0" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/arqt1.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228810726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu " "Elaborating entity \"arqt1_nios2_gen2_0_cpu\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0.v" "cpu" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228810757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_test_bench arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_test_bench:the_arqt1_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_test_bench\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_test_bench:the_arqt1_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_arqt1_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_register_bank_a_module arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "arqt1_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554228811351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811367 ""}  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554228811367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228811445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228811445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_register_bank_b_module arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_register_bank_b_module:arqt1_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_register_bank_b_module:arqt1_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "arqt1_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_nios2_oci arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_arqt1_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_nios2_oci_debug arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554228811695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811695 ""}  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554228811695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_nios2_oci_break arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_break:the_arqt1_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_break:the_arqt1_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_arqt1_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228811991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_nios2_oci_itrace arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_itrace:the_arqt1_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_itrace:the_arqt1_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_arqt1_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_nios2_oci_td_mode arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace\|arqt1_nios2_gen2_0_cpu_nios2_oci_td_mode:arqt1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace\|arqt1_nios2_gen2_0_cpu_nios2_oci_td_mode:arqt1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "arqt1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_nios2_oci_fifo arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_arqt1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_arqt1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_arqt1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_nios2_oci_pib arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_pib:the_arqt1_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_pib:the_arqt1_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_arqt1_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_nios2_oci_im arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_im:the_arqt1_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_im:the_arqt1_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_arqt1_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_nios2_avalon_reg arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_nios2_ocimem arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_arqt1_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem\|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem\|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "arqt1_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem\|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem\|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem\|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem\|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554228812851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem\|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem\|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812851 ""}  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554228812851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228812960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228812960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem\|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem\|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228812960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_debug_slave_wrapper arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_debug_slave_tck arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_arqt1_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_nios2_gen2_0_cpu_debug_slave_sysclk arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"arqt1_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "arqt1_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554228813413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813413 ""}  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554228813413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813429 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_onchip_memory2_0 arqt1_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"arqt1_onchip_memory2_0\" for hierarchy \"arqt1_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/arqt1/arqt1.v" "onchip_memory2_0" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/arqt1.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arqt1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arqt1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/arqt1/submodules/arqt1_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"arqt1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/arqt1/submodules/arqt1_onchip_memory2_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554228813866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"arqt1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file arqt1_onchip_memory2_0.hex " "Parameter \"init_file\" = \"arqt1_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2049 " "Parameter \"maximum_depth\" = \"2049\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2049 " "Parameter \"numwords_a\" = \"2049\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813866 ""}  } { { "db/ip/arqt1/submodules/arqt1_onchip_memory2_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554228813866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqc1 " "Found entity 1: altsyncram_rqc1" {  } { { "db/altsyncram_rqc1.tdf" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/altsyncram_rqc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228813944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228813944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqc1 arqt1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rqc1:auto_generated " "Elaborating entity \"altsyncram_rqc1\" for hierarchy \"arqt1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rqc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228813944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_pio_0 arqt1_pio_0:pio_0 " "Elaborating entity \"arqt1_pio_0\" for hierarchy \"arqt1_pio_0:pio_0\"" {  } { { "db/ip/arqt1/arqt1.v" "pio_0" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/arqt1.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228814319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_pio_1 arqt1_pio_1:pio_1 " "Elaborating entity \"arqt1_pio_1\" for hierarchy \"arqt1_pio_1:pio_1\"" {  } { { "db/ip/arqt1/arqt1.v" "pio_1" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/arqt1.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228814335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_sysid_qsys_0 arqt1_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"arqt1_sysid_qsys_0\" for hierarchy \"arqt1_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/arqt1/arqt1.v" "sysid_qsys_0" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/arqt1.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228814382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0 arqt1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"arqt1_mm_interconnect_0\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/arqt1/arqt1.v" "mm_interconnect_0" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/arqt1.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228814476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228814788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228814850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228814975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228815006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_1_s1_translator\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "pio_1_s1_translator" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228815053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228815100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228815147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228815178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228815288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/arqt1/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228815366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo arqt1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228815413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0_router arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_router:router " "Elaborating entity \"arqt1_mm_interconnect_0_router\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_router:router\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "router" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228815522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0_router_default_decode arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_router:router\|arqt1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"arqt1_mm_interconnect_0_router_default_decode\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_router:router\|arqt1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228815678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0_router_001 arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"arqt1_mm_interconnect_0_router_001\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "router_001" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228815709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0_router_001_default_decode arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_router_001:router_001\|arqt1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"arqt1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_router_001:router_001\|arqt1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228815741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0_router_002 arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"arqt1_mm_interconnect_0_router_002\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "router_002" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228815756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0_router_002_default_decode arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_router_002:router_002\|arqt1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"arqt1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_router_002:router_002\|arqt1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228815787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0_router_003 arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"arqt1_mm_interconnect_0_router_003\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "router_003" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228815819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0_router_003_default_decode arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_router_003:router_003\|arqt1_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"arqt1_mm_interconnect_0_router_003_default_decode\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_router_003:router_003\|arqt1_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228815850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0_cmd_demux arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"arqt1_mm_interconnect_0_cmd_demux\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 1799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228815881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0_cmd_demux_001 arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"arqt1_mm_interconnect_0_cmd_demux_001\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 1822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228816053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0_cmd_mux arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"arqt1_mm_interconnect_0_cmd_mux\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228816147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0_cmd_mux_001 arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"arqt1_mm_interconnect_0_cmd_mux_001\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228816178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228816381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/arqt1/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228816412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0_rsp_demux arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"arqt1_mm_interconnect_0_rsp_demux\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228816444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0_rsp_mux arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"arqt1_mm_interconnect_0_rsp_mux\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228816537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228816615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/arqt1/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228816631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0_rsp_mux_001 arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"arqt1_mm_interconnect_0_rsp_mux_001\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228816662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228816710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0_avalon_st_adapter arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"arqt1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228816756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"arqt1_mm_interconnect_0:mm_interconnect_0\|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/arqt1/submodules/arqt1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228816865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt1_irq_mapper arqt1_irq_mapper:irq_mapper " "Elaborating entity \"arqt1_irq_mapper\" for hierarchy \"arqt1_irq_mapper:irq_mapper\"" {  } { { "db/ip/arqt1/arqt1.v" "irq_mapper" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/arqt1.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228816912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/arqt1/arqt1.v" "rst_controller" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/arqt1.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228816943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/arqt1/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228816959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/arqt1/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554228816990 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1554228818959 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.04.02.15:13:46 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl " "2019.04.02.15:13:46 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1554228826577 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1554228831216 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1554228831560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1554228834266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1554228834312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1554228834375 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1554228834453 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1554228834484 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1554228834531 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1554228835329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld415d47b4/alt_sld_fab.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/sld415d47b4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228835532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228835532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228835594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228835594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228835594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228835594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228835610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228835610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228835656 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228835656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228835656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554228835688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554228835688 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1554228841734 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/arqt1/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 3025 -1 0 } } { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 4022 -1 0 } } { "db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v" 393 -1 0 } } { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 3644 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/arqt1/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1554228842047 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1554228842047 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554228844437 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1554228848374 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1554228848670 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1554228848670 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554228848967 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Bruno/Documents/GitHub/SD-Prob1/output_files/Problema1.map.smsg " "Generated suppressed messages file C:/Users/Bruno/Documents/GitHub/SD-Prob1/output_files/Problema1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1554228850608 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554228852608 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554228852608 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1868 " "Implemented 1868 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554228855045 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554228855045 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1710 " "Implemented 1710 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554228855045 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1554228855045 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554228855045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4951 " "Peak virtual memory: 4951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554228855373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 15:14:15 2019 " "Processing ended: Tue Apr 02 15:14:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554228855373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:55 " "Elapsed time: 00:01:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554228855373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:16 " "Total CPU time (on all processors): 00:03:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554228855373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554228855373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554228863966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554228863966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 15:14:19 2019 " "Processing started: Tue Apr 02 15:14:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554228863966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554228863966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Problema1 -c Problema1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Problema1 -c Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554228863966 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1554228864372 ""}
{ "Info" "0" "" "Project  = Problema1" {  } {  } 0 0 "Project  = Problema1" 0 0 "Fitter" 0 0 1554228864372 ""}
{ "Info" "0" "" "Revision = Problema1" {  } {  } 0 0 "Revision = Problema1" 0 0 "Fitter" 0 0 1554228864388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1554228864872 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Problema1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Problema1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554228865076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554228865248 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554228865248 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554228866264 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554228866404 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554228868157 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554228868157 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554228868157 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554228868157 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/Documents/GitHub/SD-Prob1/" { { 0 { 0 ""} 0 6082 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554228868281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/Documents/GitHub/SD-Prob1/" { { 0 { 0 ""} 0 6084 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554228868281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/Documents/GitHub/SD-Prob1/" { { 0 { 0 ""} 0 6086 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554228868281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/Documents/GitHub/SD-Prob1/" { { 0 { 0 ""} 0 6088 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554228868281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/Documents/GitHub/SD-Prob1/" { { 0 { 0 ""} 0 6090 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554228868281 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554228868281 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554228868328 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1554228868391 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1554228869158 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1554228870360 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1554228870360 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1554228870407 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1554228870423 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk_clk " "Register arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1554228870470 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1554228870470 "|arqt1|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554228870532 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554228870532 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554228870532 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1554228870532 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1554228870532 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554228870532 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1554228870532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554228870938 ""}  } { { "db/ip/arqt1/arqt1.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/arqt1.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/Documents/GitHub/SD-Prob1/" { { 0 { 0 ""} 0 6068 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554228870938 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554228870938 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Bruno/Documents/GitHub/SD-Prob1/" { { 0 { 0 ""} 0 5626 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554228870938 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554228870938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/arqt1/submodules/altera_reset_controller.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/Documents/GitHub/SD-Prob1/" { { 0 { 0 ""} 0 2270 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554228870938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 3596 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/Documents/GitHub/SD-Prob1/" { { 0 { 0 ""} 0 1515 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554228870938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/Documents/GitHub/SD-Prob1/" { { 0 { 0 ""} 0 771 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554228870938 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1554228870938 ""}  } { { "db/ip/arqt1/submodules/altera_reset_controller.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/Documents/GitHub/SD-Prob1/" { { 0 { 0 ""} 0 237 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554228870938 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554228870938 ""}  } { { "db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v" 184 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci\|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/Documents/GitHub/SD-Prob1/" { { 0 { 0 ""} 0 776 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554228870938 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554228872298 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554228872298 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554228872298 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554228872313 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554228872313 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554228872329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554228872329 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554228872329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554228872438 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1554228872454 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554228872454 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 4 4 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 4 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1554228872485 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1554228872485 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1554228872485 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554228872485 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554228872485 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554228872485 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554228872485 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554228872485 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554228872485 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554228872485 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554228872485 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1554228872485 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1554228872485 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554228872688 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1554228872985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554228874969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554228875845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554228875955 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554228876955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554228876955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554228878079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/Bruno/Documents/GitHub/SD-Prob1/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1554228879720 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554228879720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554228879969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1554228879969 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1554228879969 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554228879969 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1554228880204 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554228880344 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554228881094 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554228881188 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554228882031 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554228883078 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Bruno/Documents/GitHub/SD-Prob1/output_files/Problema1.fit.smsg " "Generated suppressed messages file C:/Users/Bruno/Documents/GitHub/SD-Prob1/output_files/Problema1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554228884016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5421 " "Peak virtual memory: 5421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554228886218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 15:14:46 2019 " "Processing ended: Tue Apr 02 15:14:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554228886218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554228886218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554228886218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554228886218 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1554228892641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554228892656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 15:14:52 2019 " "Processing started: Tue Apr 02 15:14:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554228892656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1554228892656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Problema1 -c Problema1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Problema1 -c Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1554228892656 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1554228895463 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1554228895510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554228896482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 15:14:56 2019 " "Processing ended: Tue Apr 02 15:14:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554228896482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554228896482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554228896482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554228896482 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1554228897388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1554228900887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554228900903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 15:14:59 2019 " "Processing started: Tue Apr 02 15:14:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554228900903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554228900903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Problema1 -c Problema1 " "Command: quartus_sta Problema1 -c Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554228900903 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1554228901356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554228901809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554228901887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554228901887 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1554228902481 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1554228902481 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1554228902528 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1554228902559 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk_clk " "Register arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1554228902590 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1554228902590 "|arqt1|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554228902715 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554228902715 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554228902715 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1554228902715 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1554228902731 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1554228902762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.399 " "Worst-case setup slack is 45.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.399               0.000 altera_reserved_tck  " "   45.399               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554228902793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554228902809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.022 " "Worst-case recovery slack is 47.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.022               0.000 altera_reserved_tck  " "   47.022               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554228902824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.289 " "Worst-case removal slack is 1.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.289               0.000 altera_reserved_tck  " "    1.289               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554228902840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.512 " "Worst-case minimum pulse width slack is 49.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.512               0.000 altera_reserved_tck  " "   49.512               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228902840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554228902840 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228903246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228903246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228903246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228903246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.700 ns " "Worst Case Available Settling Time: 196.700 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228903246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228903246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228903246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228903246 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228903246 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1554228903246 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1554228903324 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1554228904590 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk_clk " "Register arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1554228904886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1554228904886 "|arqt1|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554228904886 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554228904886 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554228904886 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1554228904886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.790 " "Worst-case setup slack is 45.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.790               0.000 altera_reserved_tck  " "   45.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554228905027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554228905074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.330 " "Worst-case recovery slack is 47.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.330               0.000 altera_reserved_tck  " "   47.330               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554228905074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.192 " "Worst-case removal slack is 1.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.192               0.000 altera_reserved_tck  " "    1.192               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554228905199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.391 " "Worst-case minimum pulse width slack is 49.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.391               0.000 altera_reserved_tck  " "   49.391               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554228905214 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.924 ns " "Worst Case Available Settling Time: 196.924 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905355 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905355 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1554228905371 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk_clk " "Register arqt1_nios2_gen2_0:nios2_gen2_0\|arqt1_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1554228905761 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1554228905761 "|arqt1|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554228905761 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554228905761 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554228905761 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1554228905761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.160 " "Worst-case setup slack is 48.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.160               0.000 altera_reserved_tck  " "   48.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554228905777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554228905808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.802 " "Worst-case recovery slack is 48.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.802               0.000 altera_reserved_tck  " "   48.802               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554228905839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.550 " "Worst-case removal slack is 0.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 altera_reserved_tck  " "    0.550               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554228905870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.465 " "Worst-case minimum pulse width slack is 49.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.465               0.000 altera_reserved_tck  " "   49.465               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554228905870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554228905870 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228906058 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228906058 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228906058 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228906058 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.627 ns " "Worst Case Available Settling Time: 198.627 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228906058 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228906058 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228906058 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228906058 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554228906058 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554228906980 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554228906980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554228907386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 15:15:07 2019 " "Processing ended: Tue Apr 02 15:15:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554228907386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554228907386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554228907386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554228907386 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554228911713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554228911713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 15:15:11 2019 " "Processing started: Tue Apr 02 15:15:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554228911713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554228911713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Problema1 -c Problema1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Problema1 -c Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554228911713 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Problema1_8_1200mv_85c_slow.vho C:/Users/Bruno/Documents/GitHub/SD-Prob1/simulation/modelsim/ simulation " "Generated file Problema1_8_1200mv_85c_slow.vho in folder \"C:/Users/Bruno/Documents/GitHub/SD-Prob1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554228914368 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Problema1_8_1200mv_0c_slow.vho C:/Users/Bruno/Documents/GitHub/SD-Prob1/simulation/modelsim/ simulation " "Generated file Problema1_8_1200mv_0c_slow.vho in folder \"C:/Users/Bruno/Documents/GitHub/SD-Prob1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554228914775 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Problema1_min_1200mv_0c_fast.vho C:/Users/Bruno/Documents/GitHub/SD-Prob1/simulation/modelsim/ simulation " "Generated file Problema1_min_1200mv_0c_fast.vho in folder \"C:/Users/Bruno/Documents/GitHub/SD-Prob1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554228915165 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Problema1.vho C:/Users/Bruno/Documents/GitHub/SD-Prob1/simulation/modelsim/ simulation " "Generated file Problema1.vho in folder \"C:/Users/Bruno/Documents/GitHub/SD-Prob1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554228915587 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Problema1_8_1200mv_85c_vhd_slow.sdo C:/Users/Bruno/Documents/GitHub/SD-Prob1/simulation/modelsim/ simulation " "Generated file Problema1_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Bruno/Documents/GitHub/SD-Prob1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554228916274 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Problema1_8_1200mv_0c_vhd_slow.sdo C:/Users/Bruno/Documents/GitHub/SD-Prob1/simulation/modelsim/ simulation " "Generated file Problema1_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Bruno/Documents/GitHub/SD-Prob1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554228916899 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Problema1_min_1200mv_0c_vhd_fast.sdo C:/Users/Bruno/Documents/GitHub/SD-Prob1/simulation/modelsim/ simulation " "Generated file Problema1_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Bruno/Documents/GitHub/SD-Prob1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554228917524 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Problema1_vhd.sdo C:/Users/Bruno/Documents/GitHub/SD-Prob1/simulation/modelsim/ simulation " "Generated file Problema1_vhd.sdo in folder \"C:/Users/Bruno/Documents/GitHub/SD-Prob1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554228918180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554228918633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 15:15:18 2019 " "Processing ended: Tue Apr 02 15:15:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554228918633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554228918633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554228918633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554228918633 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554228919445 ""}
