#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Wed Aug 20 05:40:37 2025
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

C: SDC-2025: Clock source 'n:sysclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sysclk
Executing : get_ports sysclk successfully.
Executing : create_clock -name pwm|sysclk [get_ports sysclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pwm|sysclk [get_ports sysclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group pwm|sysclk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group pwm|sysclk successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.031s wall, 0.000s user + 0.016s system = 0.016s CPU (49.6%)

Start mod-gen.
I: Constant propagation done on N4_eq0 (bmsREDXOR).
I: Constant propagation done on N4_mux0 (bmsWIDEMUX).
I: Constant propagation done on N4_eq1 (bmsREDXOR).
I: Constant propagation done on N4_eq2 (bmsREDXOR).
I: Constant propagation done on N4_mux2 (bmsWIDEMUX).
I: Constant propagation done on N4_eq3 (bmsREDXOR).
I: Constant propagation done on N4_eq4 (bmsREDXOR).
I: Constant propagation done on N4_mux4 (bmsWIDEMUX).
I: Constant propagation done on N4_eq5 (bmsREDXOR).
I: Constant propagation done on N4_eq6 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.031s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.024s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.076s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.019s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    17 uses
GTP_DFF_CE                   16 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT4                      2 uses
GTP_LUT5                      1 use
GTP_LUT6                      4 uses
GTP_LUT6CARRY                38 uses
GTP_LUT6D                     5 uses

I/O ports: 3
GTP_INBUF                   2 uses
GTP_OUTBUF                  1 use

Mapping Summary:
Total LUTs: 50 of 66600 (0.08%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 50
Total Registers: 33 of 133200 (0.02%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 3 of 300 (1.00%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 17
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                17
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                16
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'pwm' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to pwm_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:9s
Action synthesize: CPU time elapsed is 0h:0m:7s
Action synthesize: Process CPU time elapsed is 0h:0m:7s
Current time: Wed Aug 20 05:40:44 2025
Action synthesize: Peak memory pool usage is 307 MB
