EESchema-LIBRARY Version 2.3
#encoding utf-8
#SamacSys ECAD Model ATWILC1000B-MU-Y
#/271369/810768/2.50/41/3/Integrated Circuit
DEF ATWILC1000B-MU-Y IC 0 30 Y Y 1 F N
F0 "IC" 2050 900 50 H V L CNN
F1 "ATWILC1000B-MU-Y" 2050 800 50 H V L CNN
F2 "QFN40P500X500X100-41N-D" 2050 700 50 H I L CNN
F3 "http://ww1.microchip.com/downloads/en/devicedoc/atmel-42491-wilc1000b-mut_datasheet.pdf" 2050 600 50 H I L CNN
F4 "RF System on a Chip - SoC SmartConnect Chipset WILC1000 - SmartConnect Chipset WINC1000" 2050 500 50 H I L CNN "Description"
F5 "1" 2050 400 50 H I L CNN "Height"
F6 "556-ATWILC1000B-MU-Y" 2050 300 50 H I L CNN "Mouser Part Number"
F7 "https://www.mouser.co.uk/ProductDetail/Microchip-Technology-Atmel/ATWILC1000B-MU-Y?qs=ma0NyvTRVt1PjxPlglOYkg%3D%3D" 2050 200 50 H I L CNN "Mouser Price/Stock"
F8 "Microchip" 2050 100 50 H I L CNN "Manufacturer_Name"
F9 "ATWILC1000B-MU-Y" 2050 0 50 H I L CNN "Manufacturer_Part_Number"
DRAW
X TP_P 1 0 0 200 R 50 50 0 0 P
X VDD_RF_RX 2 0 -100 200 R 50 50 0 0 P
X VDD_AMS 3 0 -200 200 R 50 50 0 0 P
X VDD_RF_TX 4 0 -300 200 R 50 50 0 0 P
X VDD_BATT_PPA 5 0 -400 200 R 50 50 0 0 P
X VDD_BATT_PA 6 0 -500 200 R 50 50 0 0 P
X RFIOP 7 0 -600 200 R 50 50 0 0 P
X RFION 8 0 -700 200 R 50 50 0 0 P
X SDIO_SPI_CFG 9 0 -800 200 R 50 50 0 0 P
X GPIO0/HOST_WAKE 10 0 -900 200 R 50 50 0 0 P
X GPIO2/IRQN 11 600 -2100 200 U 50 50 0 0 P
X SD_DAT3 12 700 -2100 200 U 50 50 0 0 P
X SD_DAT2/SPI_RXD 13 800 -2100 200 U 50 50 0 0 P
X VDDC_1 14 900 -2100 200 U 50 50 0 0 P
X VDDIO_1 15 1000 -2100 200 U 50 50 0 0 P
X SD_DAT1/SPI_SSN 16 1100 -2100 200 U 50 50 0 0 P
X SD_DAT0/SPI_TXD 17 1200 -2100 200 U 50 50 0 0 P
X SD_CMD/SPI_SCK 18 1300 -2100 200 U 50 50 0 0 P
X SD_CLK 19 1400 -2100 200 U 50 50 0 0 P
X VBATT_BUCK 20 1500 -2100 200 U 50 50 0 0 P
X GPIO5 30 2200 0 200 L 50 50 0 0 P
X GPIO4 29 2200 -100 200 L 50 50 0 0 P
X GPIO3 28 2200 -200 200 L 50 50 0 0 P
X VDDC_2 27 2200 -300 200 L 50 50 0 0 P
X VDDIO_2 26 2200 -400 200 L 50 50 0 0 P
X TEST_MODE 25 2200 -500 200 L 50 50 0 0 P
X GPIO1/RTC_CLK 24 2200 -600 200 L 50 50 0 0 P
X CHIP_EN 23 2200 -700 200 L 50 50 0 0 P
X VREG_BUCK 22 2200 -800 200 L 50 50 0 0 P
X VSW 21 2200 -900 200 L 50 50 0 0 P
X GND 41 600 900 200 D 50 50 0 0 P
X TPN 40 700 900 200 D 50 50 0 0 P
X VDDIO_A 39 800 900 200 D 50 50 0 0 P
X VDD_VCO 38 900 900 200 D 50 50 0 0 P
X VDD_SXDIG 37 1000 900 200 D 50 50 0 0 P
X XO_P 36 1100 900 200 D 50 50 0 0 P
X XO_N 35 1200 900 200 D 50 50 0 0 P
X RESETN 34 1300 900 200 D 50 50 0 0 P
X I2C_SDA 33 1400 900 200 D 50 50 0 0 P
X I2C_SCL 32 1500 900 200 D 50 50 0 0 P
X GPIO6 31 1600 900 200 D 50 50 0 0 P
P 5 0 1 6 200 700 2000 700 2000 -1900 200 -1900 200 700 N
ENDDRAW
ENDDEF
#
#End Library
