
================================================================================
                           POWER ANALYSIS REPORT
================================================================================
Design: counter_32bit
Operating Frequency: 100 MHz
Operating Conditions: 1.0V, 25°C
Toggle Rate: 50% (average)
================================================================================

POWER SUMMARY
--------------------------------------------------------------------------------
Power Component              Power (µW)    Percentage    Notes
--------------------------------------------------------------------------------
Internal Power:               125.34        54.9%        Cell internal
Switching Power:               87.21        38.2%        Net switching
Leakage Power:                 15.67         6.9%        Static leakage
                             --------      --------
Total Dynamic Power:          212.55        93.1%
Total Power:                  228.22       100.0%

HIERARCHICAL POWER BREAKDOWN
--------------------------------------------------------------------------------
Instance                     Internal    Switching    Leakage      Total
                              (µW)         (µW)        (µW)        (µW)
--------------------------------------------------------------------------------
counter_32bit (top)           125.34       87.21       15.67      228.22
  count_reg[31:0]              89.45       52.18        8.34      149.97
  U_increment_logic            28.67       28.45        5.12       62.24
  U_overflow_detect             4.12        3.87        1.45        9.44
  U_control_logic               3.10        2.71        0.76        6.57

CELL TYPE POWER BREAKDOWN
--------------------------------------------------------------------------------
Cell Type              Instances    Power (µW)    Power/Cell (µW)
--------------------------------------------------------------------------------
DFFQX1                     32         149.97          4.69
AND2X1                     12          18.24          1.52
AND2X2                      8          15.36          1.92
OR2X1                       6           8.45          1.41
XOR2X1                     18          24.67          1.37
INVX1                       8           5.12          0.64
BUFX2                       4           3.89          0.97
MUX2X1                     10          12.34          1.23
AOI21X1                     2           5.18          2.59

SIGNAL ACTIVITY ANALYSIS
--------------------------------------------------------------------------------
Signal                  Toggle Rate    Capacitance    Power (µW)
                           (%/ns)         (pF)
--------------------------------------------------------------------------------
clk                        10.000         0.245         42.35
rst_n                       0.001         0.012          0.08
enable                      5.000         0.089          7.82
count[0]                    5.000         0.156         13.67
count[1]                    2.500         0.142          6.23
count[2]                    1.250         0.138          3.05
count[3]                    0.625         0.134          1.47
...
count[31]                   0.000         0.089          0.02
overflow                    0.001         0.095          0.15

POWER BY OPERATING MODE
--------------------------------------------------------------------------------
Operating Mode         Frequency    Activity    Power (µW)
--------------------------------------------------------------------------------
Active Counting          100 MHz       100%       228.22
Hold (enable=0)          100 MHz        30%        68.47
Reset                    100 MHz        10%        22.82
Idle (gate clk)            0 MHz         0%        15.67 (leakage only)

POWER OPTIMIZATION SUMMARY
--------------------------------------------------------------------------------
Clock Gating:              Not applied (continuous counting)
Multi-Vt Cells:            Not used (single Vt library)
Power Gating:              Not applicable
Operand Isolation:         Not applicable

POWER EFFICIENCY METRICS
--------------------------------------------------------------------------------
Power per MHz:             2.28 µW/MHz
Power per gate:            2.04 µW/gate
Energy per operation:      2.28 pJ/cycle

RECOMMENDATIONS
--------------------------------------------------------------------------------
✓ Power consumption is within acceptable range for this design
✓ Leakage power is minimal (6.9% of total)
- Consider clock gating if enable is frequently low
- Multi-Vt optimization could reduce leakage by ~20%

================================================================================
Total Power @ 100MHz: 228.22 µW
Average Current @ 1.0V: 228.22 µA
================================================================================
STATUS: Power goals met - Design is power-efficient
================================================================================
