// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_57 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_320_p2;
reg   [0:0] icmp_ln86_reg_1318;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1318_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1318_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1318_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1235_fu_326_p2;
reg   [0:0] icmp_ln86_1235_reg_1329;
wire   [0:0] icmp_ln86_1236_fu_332_p2;
reg   [0:0] icmp_ln86_1236_reg_1334;
reg   [0:0] icmp_ln86_1236_reg_1334_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1236_reg_1334_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1237_fu_338_p2;
reg   [0:0] icmp_ln86_1237_reg_1340;
wire   [0:0] icmp_ln86_1238_fu_344_p2;
reg   [0:0] icmp_ln86_1238_reg_1346;
reg   [0:0] icmp_ln86_1238_reg_1346_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1239_fu_350_p2;
reg   [0:0] icmp_ln86_1239_reg_1352;
reg   [0:0] icmp_ln86_1239_reg_1352_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1239_reg_1352_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1239_reg_1352_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1240_fu_356_p2;
reg   [0:0] icmp_ln86_1240_reg_1358;
reg   [0:0] icmp_ln86_1240_reg_1358_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1240_reg_1358_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1240_reg_1358_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1241_fu_362_p2;
reg   [0:0] icmp_ln86_1241_reg_1364;
wire   [0:0] icmp_ln86_1242_fu_368_p2;
reg   [0:0] icmp_ln86_1242_reg_1370;
reg   [0:0] icmp_ln86_1242_reg_1370_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1243_fu_374_p2;
reg   [0:0] icmp_ln86_1243_reg_1376;
reg   [0:0] icmp_ln86_1243_reg_1376_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1243_reg_1376_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1244_fu_380_p2;
reg   [0:0] icmp_ln86_1244_reg_1382;
reg   [0:0] icmp_ln86_1244_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1244_reg_1382_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1244_reg_1382_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1245_fu_386_p2;
reg   [0:0] icmp_ln86_1245_reg_1388;
reg   [0:0] icmp_ln86_1245_reg_1388_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1245_reg_1388_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1245_reg_1388_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1246_fu_392_p2;
reg   [0:0] icmp_ln86_1246_reg_1394;
reg   [0:0] icmp_ln86_1246_reg_1394_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1246_reg_1394_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1246_reg_1394_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1246_reg_1394_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1247_fu_398_p2;
reg   [0:0] icmp_ln86_1247_reg_1400;
reg   [0:0] icmp_ln86_1247_reg_1400_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1247_reg_1400_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1247_reg_1400_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1247_reg_1400_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1247_reg_1400_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1248_fu_404_p2;
reg   [0:0] icmp_ln86_1248_reg_1406;
reg   [0:0] icmp_ln86_1248_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1248_reg_1406_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1248_reg_1406_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1248_reg_1406_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1248_reg_1406_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1248_reg_1406_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1249_fu_410_p2;
reg   [0:0] icmp_ln86_1249_reg_1412;
reg   [0:0] icmp_ln86_1249_reg_1412_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1250_fu_426_p2;
reg   [0:0] icmp_ln86_1250_reg_1417;
wire   [0:0] icmp_ln86_1251_fu_432_p2;
reg   [0:0] icmp_ln86_1251_reg_1422;
reg   [0:0] icmp_ln86_1251_reg_1422_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1252_fu_438_p2;
reg   [0:0] icmp_ln86_1252_reg_1427;
reg   [0:0] icmp_ln86_1252_reg_1427_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1253_fu_444_p2;
reg   [0:0] icmp_ln86_1253_reg_1432;
reg   [0:0] icmp_ln86_1253_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1253_reg_1432_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1254_fu_450_p2;
reg   [0:0] icmp_ln86_1254_reg_1437;
reg   [0:0] icmp_ln86_1254_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1254_reg_1437_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1255_fu_456_p2;
reg   [0:0] icmp_ln86_1255_reg_1442;
reg   [0:0] icmp_ln86_1255_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1255_reg_1442_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1256_fu_462_p2;
reg   [0:0] icmp_ln86_1256_reg_1447;
reg   [0:0] icmp_ln86_1256_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1256_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1256_reg_1447_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1257_fu_468_p2;
reg   [0:0] icmp_ln86_1257_reg_1452;
reg   [0:0] icmp_ln86_1257_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1257_reg_1452_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1257_reg_1452_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1258_fu_474_p2;
reg   [0:0] icmp_ln86_1258_reg_1457;
reg   [0:0] icmp_ln86_1258_reg_1457_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1258_reg_1457_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1258_reg_1457_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1259_fu_480_p2;
reg   [0:0] icmp_ln86_1259_reg_1462;
reg   [0:0] icmp_ln86_1259_reg_1462_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1259_reg_1462_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1259_reg_1462_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1259_reg_1462_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1260_fu_486_p2;
reg   [0:0] icmp_ln86_1260_reg_1467;
reg   [0:0] icmp_ln86_1260_reg_1467_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1260_reg_1467_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1260_reg_1467_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1260_reg_1467_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1261_fu_492_p2;
reg   [0:0] icmp_ln86_1261_reg_1472;
reg   [0:0] icmp_ln86_1261_reg_1472_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1261_reg_1472_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1261_reg_1472_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1261_reg_1472_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1262_fu_498_p2;
reg   [0:0] icmp_ln86_1262_reg_1477;
reg   [0:0] icmp_ln86_1262_reg_1477_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1262_reg_1477_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1262_reg_1477_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1262_reg_1477_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1262_reg_1477_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1263_fu_504_p2;
reg   [0:0] icmp_ln86_1263_reg_1482;
reg   [0:0] icmp_ln86_1263_reg_1482_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1263_reg_1482_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1263_reg_1482_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1263_reg_1482_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1263_reg_1482_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1264_fu_510_p2;
reg   [0:0] icmp_ln86_1264_reg_1487;
reg   [0:0] icmp_ln86_1264_reg_1487_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1264_reg_1487_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1264_reg_1487_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1264_reg_1487_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1264_reg_1487_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1264_reg_1487_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_516_p2;
reg   [0:0] and_ln102_reg_1492;
reg   [0:0] and_ln102_reg_1492_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1492_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_527_p2;
reg   [0:0] and_ln104_reg_1502;
wire   [0:0] and_ln102_1537_fu_532_p2;
reg   [0:0] and_ln102_1537_reg_1508;
wire   [0:0] and_ln104_221_fu_541_p2;
reg   [0:0] and_ln104_221_reg_1515;
wire   [0:0] and_ln102_1541_fu_546_p2;
reg   [0:0] and_ln102_1541_reg_1520;
wire   [0:0] and_ln102_1542_fu_556_p2;
reg   [0:0] and_ln102_1542_reg_1526;
wire   [0:0] or_ln117_fu_572_p2;
reg   [0:0] or_ln117_reg_1532;
wire   [0:0] xor_ln104_fu_578_p2;
reg   [0:0] xor_ln104_reg_1537;
wire   [0:0] and_ln102_1538_fu_583_p2;
reg   [0:0] and_ln102_1538_reg_1543;
wire   [0:0] and_ln104_222_fu_592_p2;
reg   [0:0] and_ln104_222_reg_1549;
reg   [0:0] and_ln104_222_reg_1549_pp0_iter3_reg;
wire   [0:0] and_ln102_1543_fu_602_p2;
reg   [0:0] and_ln102_1543_reg_1555;
wire   [3:0] select_ln117_1215_fu_703_p3;
reg   [3:0] select_ln117_1215_reg_1560;
wire   [0:0] or_ln117_1082_fu_710_p2;
reg   [0:0] or_ln117_1082_reg_1565;
wire   [0:0] and_ln102_1536_fu_715_p2;
reg   [0:0] and_ln102_1536_reg_1571;
wire   [0:0] and_ln104_220_fu_724_p2;
reg   [0:0] and_ln104_220_reg_1577;
wire   [0:0] and_ln102_1539_fu_729_p2;
reg   [0:0] and_ln102_1539_reg_1583;
wire   [0:0] and_ln102_1545_fu_743_p2;
reg   [0:0] and_ln102_1545_reg_1589;
wire   [0:0] or_ln117_1086_fu_817_p2;
reg   [0:0] or_ln117_1086_reg_1595;
wire   [3:0] select_ln117_1221_fu_831_p3;
reg   [3:0] select_ln117_1221_reg_1600;
wire   [0:0] and_ln104_223_fu_844_p2;
reg   [0:0] and_ln104_223_reg_1605;
wire   [0:0] and_ln102_1540_fu_849_p2;
reg   [0:0] and_ln102_1540_reg_1610;
reg   [0:0] and_ln102_1540_reg_1610_pp0_iter5_reg;
wire   [0:0] and_ln104_224_fu_858_p2;
reg   [0:0] and_ln104_224_reg_1617;
reg   [0:0] and_ln104_224_reg_1617_pp0_iter5_reg;
reg   [0:0] and_ln104_224_reg_1617_pp0_iter6_reg;
wire   [0:0] and_ln102_1546_fu_873_p2;
reg   [0:0] and_ln102_1546_reg_1623;
wire   [0:0] or_ln117_1091_fu_956_p2;
reg   [0:0] or_ln117_1091_reg_1628;
wire   [4:0] select_ln117_1227_fu_968_p3;
reg   [4:0] select_ln117_1227_reg_1633;
wire   [0:0] or_ln117_1093_fu_976_p2;
reg   [0:0] or_ln117_1093_reg_1638;
wire   [0:0] or_ln117_1095_fu_982_p2;
reg   [0:0] or_ln117_1095_reg_1644;
reg   [0:0] or_ln117_1095_reg_1644_pp0_iter5_reg;
wire   [0:0] or_ln117_1097_fu_1058_p2;
reg   [0:0] or_ln117_1097_reg_1652;
wire   [4:0] select_ln117_1233_fu_1071_p3;
reg   [4:0] select_ln117_1233_reg_1657;
wire   [0:0] or_ln117_1101_fu_1133_p2;
reg   [0:0] or_ln117_1101_reg_1662;
wire   [4:0] select_ln117_1237_fu_1147_p3;
reg   [4:0] select_ln117_1237_reg_1667;
wire    ap_block_pp0_stage0;
wire   [11:0] tmp_fu_416_p4;
wire   [0:0] xor_ln104_583_fu_522_p2;
wire   [0:0] xor_ln104_585_fu_536_p2;
wire   [0:0] xor_ln104_589_fu_551_p2;
wire   [0:0] and_ln102_1550_fu_561_p2;
wire   [0:0] and_ln102_1551_fu_566_p2;
wire   [0:0] xor_ln104_586_fu_587_p2;
wire   [0:0] xor_ln104_590_fu_597_p2;
wire   [0:0] and_ln102_1553_fu_615_p2;
wire   [0:0] and_ln102_1549_fu_607_p2;
wire   [0:0] xor_ln117_fu_625_p2;
wire   [1:0] zext_ln117_fu_631_p1;
wire   [1:0] select_ln117_fu_635_p3;
wire   [1:0] select_ln117_1210_fu_642_p3;
wire   [0:0] and_ln102_1552_fu_611_p2;
wire   [2:0] zext_ln117_127_fu_649_p1;
wire   [0:0] or_ln117_1078_fu_653_p2;
wire   [2:0] select_ln117_1211_fu_658_p3;
wire   [0:0] or_ln117_1079_fu_665_p2;
wire   [0:0] and_ln102_1554_fu_620_p2;
wire   [2:0] select_ln117_1212_fu_669_p3;
wire   [0:0] or_ln117_1080_fu_677_p2;
wire   [2:0] select_ln117_1213_fu_683_p3;
wire   [2:0] select_ln117_1214_fu_691_p3;
wire   [3:0] zext_ln117_128_fu_699_p1;
wire   [0:0] xor_ln104_584_fu_719_p2;
wire   [0:0] xor_ln104_591_fu_734_p2;
wire   [0:0] and_ln102_1556_fu_752_p2;
wire   [0:0] and_ln102_1544_fu_739_p2;
wire   [0:0] and_ln102_1555_fu_748_p2;
wire   [0:0] or_ln117_1081_fu_767_p2;
wire   [0:0] and_ln102_1557_fu_757_p2;
wire   [3:0] select_ln117_1216_fu_772_p3;
wire   [0:0] or_ln117_1083_fu_779_p2;
wire   [3:0] select_ln117_1217_fu_784_p3;
wire   [0:0] or_ln117_1084_fu_791_p2;
wire   [0:0] and_ln102_1558_fu_762_p2;
wire   [3:0] select_ln117_1218_fu_795_p3;
wire   [0:0] or_ln117_1085_fu_803_p2;
wire   [3:0] select_ln117_1219_fu_809_p3;
wire   [3:0] select_ln117_1220_fu_823_p3;
wire   [0:0] xor_ln104_587_fu_839_p2;
wire   [0:0] xor_ln104_588_fu_853_p2;
wire   [0:0] xor_ln104_592_fu_863_p2;
wire   [0:0] and_ln102_1559_fu_878_p2;
wire   [0:0] xor_ln104_593_fu_868_p2;
wire   [0:0] and_ln102_1562_fu_892_p2;
wire   [0:0] and_ln102_1560_fu_883_p2;
wire   [0:0] or_ln117_1087_fu_902_p2;
wire   [3:0] select_ln117_1222_fu_907_p3;
wire   [0:0] and_ln102_1561_fu_888_p2;
wire   [4:0] zext_ln117_129_fu_914_p1;
wire   [0:0] or_ln117_1088_fu_918_p2;
wire   [4:0] select_ln117_1223_fu_923_p3;
wire   [0:0] or_ln117_1089_fu_930_p2;
wire   [0:0] and_ln102_1563_fu_897_p2;
wire   [4:0] select_ln117_1224_fu_934_p3;
wire   [0:0] or_ln117_1090_fu_942_p2;
wire   [4:0] select_ln117_1225_fu_948_p3;
wire   [4:0] select_ln117_1226_fu_960_p3;
wire   [0:0] xor_ln104_594_fu_986_p2;
wire   [0:0] and_ln102_1565_fu_999_p2;
wire   [0:0] and_ln102_1547_fu_991_p2;
wire   [0:0] and_ln102_1564_fu_995_p2;
wire   [0:0] or_ln117_1092_fu_1014_p2;
wire   [0:0] and_ln102_1566_fu_1004_p2;
wire   [4:0] select_ln117_1228_fu_1019_p3;
wire   [0:0] or_ln117_1094_fu_1026_p2;
wire   [4:0] select_ln117_1229_fu_1031_p3;
wire   [0:0] and_ln102_1567_fu_1009_p2;
wire   [4:0] select_ln117_1230_fu_1038_p3;
wire   [0:0] or_ln117_1096_fu_1046_p2;
wire   [4:0] select_ln117_1231_fu_1051_p3;
wire   [4:0] select_ln117_1232_fu_1063_p3;
wire   [0:0] xor_ln104_595_fu_1079_p2;
wire   [0:0] and_ln102_1568_fu_1088_p2;
wire   [0:0] and_ln102_1548_fu_1084_p2;
wire   [0:0] and_ln102_1569_fu_1093_p2;
wire   [0:0] or_ln117_1098_fu_1103_p2;
wire   [0:0] or_ln117_1099_fu_1108_p2;
wire   [0:0] and_ln102_1570_fu_1098_p2;
wire   [4:0] select_ln117_1234_fu_1112_p3;
wire   [0:0] or_ln117_1100_fu_1119_p2;
wire   [4:0] select_ln117_1235_fu_1125_p3;
wire   [4:0] select_ln117_1236_fu_1139_p3;
wire   [0:0] xor_ln104_596_fu_1155_p2;
wire   [0:0] and_ln102_1571_fu_1160_p2;
wire   [0:0] and_ln102_1572_fu_1165_p2;
wire   [0:0] or_ln117_1102_fu_1170_p2;
wire   [11:0] agg_result_fu_1182_p65;
wire   [4:0] agg_result_fu_1182_p66;
wire   [11:0] agg_result_fu_1182_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
wire   [4:0] agg_result_fu_1182_p1;
wire   [4:0] agg_result_fu_1182_p3;
wire   [4:0] agg_result_fu_1182_p5;
wire   [4:0] agg_result_fu_1182_p7;
wire   [4:0] agg_result_fu_1182_p9;
wire   [4:0] agg_result_fu_1182_p11;
wire   [4:0] agg_result_fu_1182_p13;
wire   [4:0] agg_result_fu_1182_p15;
wire   [4:0] agg_result_fu_1182_p17;
wire   [4:0] agg_result_fu_1182_p19;
wire   [4:0] agg_result_fu_1182_p21;
wire   [4:0] agg_result_fu_1182_p23;
wire   [4:0] agg_result_fu_1182_p25;
wire   [4:0] agg_result_fu_1182_p27;
wire   [4:0] agg_result_fu_1182_p29;
wire   [4:0] agg_result_fu_1182_p31;
wire  signed [4:0] agg_result_fu_1182_p33;
wire  signed [4:0] agg_result_fu_1182_p35;
wire  signed [4:0] agg_result_fu_1182_p37;
wire  signed [4:0] agg_result_fu_1182_p39;
wire  signed [4:0] agg_result_fu_1182_p41;
wire  signed [4:0] agg_result_fu_1182_p43;
wire  signed [4:0] agg_result_fu_1182_p45;
wire  signed [4:0] agg_result_fu_1182_p47;
wire  signed [4:0] agg_result_fu_1182_p49;
wire  signed [4:0] agg_result_fu_1182_p51;
wire  signed [4:0] agg_result_fu_1182_p53;
wire  signed [4:0] agg_result_fu_1182_p55;
wire  signed [4:0] agg_result_fu_1182_p57;
wire  signed [4:0] agg_result_fu_1182_p59;
wire  signed [4:0] agg_result_fu_1182_p61;
wire  signed [4:0] agg_result_fu_1182_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x16 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x16_U603(
    .din0(12'd3888),
    .din1(12'd49),
    .din2(12'd3861),
    .din3(12'd41),
    .din4(12'd3964),
    .din5(12'd308),
    .din6(12'd395),
    .din7(12'd51),
    .din8(12'd4060),
    .din9(12'd210),
    .din10(12'd4074),
    .din11(12'd3933),
    .din12(12'd3810),
    .din13(12'd2692),
    .din14(12'd4066),
    .din15(12'd3716),
    .din16(12'd4050),
    .din17(12'd375),
    .din18(12'd3737),
    .din19(12'd3921),
    .din20(12'd829),
    .din21(12'd408),
    .din22(12'd251),
    .din23(12'd3570),
    .din24(12'd3717),
    .din25(12'd3880),
    .din26(12'd568),
    .din27(12'd4051),
    .din28(12'd513),
    .din29(12'd3920),
    .din30(12'd28),
    .din31(12'd4071),
    .def(agg_result_fu_1182_p65),
    .sel(agg_result_fu_1182_p66),
    .dout(agg_result_fu_1182_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1536_reg_1571 <= and_ln102_1536_fu_715_p2;
        and_ln102_1537_reg_1508 <= and_ln102_1537_fu_532_p2;
        and_ln102_1538_reg_1543 <= and_ln102_1538_fu_583_p2;
        and_ln102_1539_reg_1583 <= and_ln102_1539_fu_729_p2;
        and_ln102_1540_reg_1610 <= and_ln102_1540_fu_849_p2;
        and_ln102_1540_reg_1610_pp0_iter5_reg <= and_ln102_1540_reg_1610;
        and_ln102_1541_reg_1520 <= and_ln102_1541_fu_546_p2;
        and_ln102_1542_reg_1526 <= and_ln102_1542_fu_556_p2;
        and_ln102_1543_reg_1555 <= and_ln102_1543_fu_602_p2;
        and_ln102_1545_reg_1589 <= and_ln102_1545_fu_743_p2;
        and_ln102_1546_reg_1623 <= and_ln102_1546_fu_873_p2;
        and_ln102_reg_1492 <= and_ln102_fu_516_p2;
        and_ln102_reg_1492_pp0_iter1_reg <= and_ln102_reg_1492;
        and_ln102_reg_1492_pp0_iter2_reg <= and_ln102_reg_1492_pp0_iter1_reg;
        and_ln104_220_reg_1577 <= and_ln104_220_fu_724_p2;
        and_ln104_221_reg_1515 <= and_ln104_221_fu_541_p2;
        and_ln104_222_reg_1549 <= and_ln104_222_fu_592_p2;
        and_ln104_222_reg_1549_pp0_iter3_reg <= and_ln104_222_reg_1549;
        and_ln104_223_reg_1605 <= and_ln104_223_fu_844_p2;
        and_ln104_224_reg_1617 <= and_ln104_224_fu_858_p2;
        and_ln104_224_reg_1617_pp0_iter5_reg <= and_ln104_224_reg_1617;
        and_ln104_224_reg_1617_pp0_iter6_reg <= and_ln104_224_reg_1617_pp0_iter5_reg;
        and_ln104_reg_1502 <= and_ln104_fu_527_p2;
        icmp_ln86_1235_reg_1329 <= icmp_ln86_1235_fu_326_p2;
        icmp_ln86_1236_reg_1334 <= icmp_ln86_1236_fu_332_p2;
        icmp_ln86_1236_reg_1334_pp0_iter1_reg <= icmp_ln86_1236_reg_1334;
        icmp_ln86_1236_reg_1334_pp0_iter2_reg <= icmp_ln86_1236_reg_1334_pp0_iter1_reg;
        icmp_ln86_1237_reg_1340 <= icmp_ln86_1237_fu_338_p2;
        icmp_ln86_1238_reg_1346 <= icmp_ln86_1238_fu_344_p2;
        icmp_ln86_1238_reg_1346_pp0_iter1_reg <= icmp_ln86_1238_reg_1346;
        icmp_ln86_1239_reg_1352 <= icmp_ln86_1239_fu_350_p2;
        icmp_ln86_1239_reg_1352_pp0_iter1_reg <= icmp_ln86_1239_reg_1352;
        icmp_ln86_1239_reg_1352_pp0_iter2_reg <= icmp_ln86_1239_reg_1352_pp0_iter1_reg;
        icmp_ln86_1239_reg_1352_pp0_iter3_reg <= icmp_ln86_1239_reg_1352_pp0_iter2_reg;
        icmp_ln86_1240_reg_1358 <= icmp_ln86_1240_fu_356_p2;
        icmp_ln86_1240_reg_1358_pp0_iter1_reg <= icmp_ln86_1240_reg_1358;
        icmp_ln86_1240_reg_1358_pp0_iter2_reg <= icmp_ln86_1240_reg_1358_pp0_iter1_reg;
        icmp_ln86_1240_reg_1358_pp0_iter3_reg <= icmp_ln86_1240_reg_1358_pp0_iter2_reg;
        icmp_ln86_1241_reg_1364 <= icmp_ln86_1241_fu_362_p2;
        icmp_ln86_1242_reg_1370 <= icmp_ln86_1242_fu_368_p2;
        icmp_ln86_1242_reg_1370_pp0_iter1_reg <= icmp_ln86_1242_reg_1370;
        icmp_ln86_1243_reg_1376 <= icmp_ln86_1243_fu_374_p2;
        icmp_ln86_1243_reg_1376_pp0_iter1_reg <= icmp_ln86_1243_reg_1376;
        icmp_ln86_1243_reg_1376_pp0_iter2_reg <= icmp_ln86_1243_reg_1376_pp0_iter1_reg;
        icmp_ln86_1244_reg_1382 <= icmp_ln86_1244_fu_380_p2;
        icmp_ln86_1244_reg_1382_pp0_iter1_reg <= icmp_ln86_1244_reg_1382;
        icmp_ln86_1244_reg_1382_pp0_iter2_reg <= icmp_ln86_1244_reg_1382_pp0_iter1_reg;
        icmp_ln86_1244_reg_1382_pp0_iter3_reg <= icmp_ln86_1244_reg_1382_pp0_iter2_reg;
        icmp_ln86_1245_reg_1388 <= icmp_ln86_1245_fu_386_p2;
        icmp_ln86_1245_reg_1388_pp0_iter1_reg <= icmp_ln86_1245_reg_1388;
        icmp_ln86_1245_reg_1388_pp0_iter2_reg <= icmp_ln86_1245_reg_1388_pp0_iter1_reg;
        icmp_ln86_1245_reg_1388_pp0_iter3_reg <= icmp_ln86_1245_reg_1388_pp0_iter2_reg;
        icmp_ln86_1246_reg_1394 <= icmp_ln86_1246_fu_392_p2;
        icmp_ln86_1246_reg_1394_pp0_iter1_reg <= icmp_ln86_1246_reg_1394;
        icmp_ln86_1246_reg_1394_pp0_iter2_reg <= icmp_ln86_1246_reg_1394_pp0_iter1_reg;
        icmp_ln86_1246_reg_1394_pp0_iter3_reg <= icmp_ln86_1246_reg_1394_pp0_iter2_reg;
        icmp_ln86_1246_reg_1394_pp0_iter4_reg <= icmp_ln86_1246_reg_1394_pp0_iter3_reg;
        icmp_ln86_1247_reg_1400 <= icmp_ln86_1247_fu_398_p2;
        icmp_ln86_1247_reg_1400_pp0_iter1_reg <= icmp_ln86_1247_reg_1400;
        icmp_ln86_1247_reg_1400_pp0_iter2_reg <= icmp_ln86_1247_reg_1400_pp0_iter1_reg;
        icmp_ln86_1247_reg_1400_pp0_iter3_reg <= icmp_ln86_1247_reg_1400_pp0_iter2_reg;
        icmp_ln86_1247_reg_1400_pp0_iter4_reg <= icmp_ln86_1247_reg_1400_pp0_iter3_reg;
        icmp_ln86_1247_reg_1400_pp0_iter5_reg <= icmp_ln86_1247_reg_1400_pp0_iter4_reg;
        icmp_ln86_1248_reg_1406 <= icmp_ln86_1248_fu_404_p2;
        icmp_ln86_1248_reg_1406_pp0_iter1_reg <= icmp_ln86_1248_reg_1406;
        icmp_ln86_1248_reg_1406_pp0_iter2_reg <= icmp_ln86_1248_reg_1406_pp0_iter1_reg;
        icmp_ln86_1248_reg_1406_pp0_iter3_reg <= icmp_ln86_1248_reg_1406_pp0_iter2_reg;
        icmp_ln86_1248_reg_1406_pp0_iter4_reg <= icmp_ln86_1248_reg_1406_pp0_iter3_reg;
        icmp_ln86_1248_reg_1406_pp0_iter5_reg <= icmp_ln86_1248_reg_1406_pp0_iter4_reg;
        icmp_ln86_1248_reg_1406_pp0_iter6_reg <= icmp_ln86_1248_reg_1406_pp0_iter5_reg;
        icmp_ln86_1249_reg_1412 <= icmp_ln86_1249_fu_410_p2;
        icmp_ln86_1249_reg_1412_pp0_iter1_reg <= icmp_ln86_1249_reg_1412;
        icmp_ln86_1250_reg_1417 <= icmp_ln86_1250_fu_426_p2;
        icmp_ln86_1251_reg_1422 <= icmp_ln86_1251_fu_432_p2;
        icmp_ln86_1251_reg_1422_pp0_iter1_reg <= icmp_ln86_1251_reg_1422;
        icmp_ln86_1252_reg_1427 <= icmp_ln86_1252_fu_438_p2;
        icmp_ln86_1252_reg_1427_pp0_iter1_reg <= icmp_ln86_1252_reg_1427;
        icmp_ln86_1253_reg_1432 <= icmp_ln86_1253_fu_444_p2;
        icmp_ln86_1253_reg_1432_pp0_iter1_reg <= icmp_ln86_1253_reg_1432;
        icmp_ln86_1253_reg_1432_pp0_iter2_reg <= icmp_ln86_1253_reg_1432_pp0_iter1_reg;
        icmp_ln86_1254_reg_1437 <= icmp_ln86_1254_fu_450_p2;
        icmp_ln86_1254_reg_1437_pp0_iter1_reg <= icmp_ln86_1254_reg_1437;
        icmp_ln86_1254_reg_1437_pp0_iter2_reg <= icmp_ln86_1254_reg_1437_pp0_iter1_reg;
        icmp_ln86_1255_reg_1442 <= icmp_ln86_1255_fu_456_p2;
        icmp_ln86_1255_reg_1442_pp0_iter1_reg <= icmp_ln86_1255_reg_1442;
        icmp_ln86_1255_reg_1442_pp0_iter2_reg <= icmp_ln86_1255_reg_1442_pp0_iter1_reg;
        icmp_ln86_1256_reg_1447 <= icmp_ln86_1256_fu_462_p2;
        icmp_ln86_1256_reg_1447_pp0_iter1_reg <= icmp_ln86_1256_reg_1447;
        icmp_ln86_1256_reg_1447_pp0_iter2_reg <= icmp_ln86_1256_reg_1447_pp0_iter1_reg;
        icmp_ln86_1256_reg_1447_pp0_iter3_reg <= icmp_ln86_1256_reg_1447_pp0_iter2_reg;
        icmp_ln86_1257_reg_1452 <= icmp_ln86_1257_fu_468_p2;
        icmp_ln86_1257_reg_1452_pp0_iter1_reg <= icmp_ln86_1257_reg_1452;
        icmp_ln86_1257_reg_1452_pp0_iter2_reg <= icmp_ln86_1257_reg_1452_pp0_iter1_reg;
        icmp_ln86_1257_reg_1452_pp0_iter3_reg <= icmp_ln86_1257_reg_1452_pp0_iter2_reg;
        icmp_ln86_1258_reg_1457 <= icmp_ln86_1258_fu_474_p2;
        icmp_ln86_1258_reg_1457_pp0_iter1_reg <= icmp_ln86_1258_reg_1457;
        icmp_ln86_1258_reg_1457_pp0_iter2_reg <= icmp_ln86_1258_reg_1457_pp0_iter1_reg;
        icmp_ln86_1258_reg_1457_pp0_iter3_reg <= icmp_ln86_1258_reg_1457_pp0_iter2_reg;
        icmp_ln86_1259_reg_1462 <= icmp_ln86_1259_fu_480_p2;
        icmp_ln86_1259_reg_1462_pp0_iter1_reg <= icmp_ln86_1259_reg_1462;
        icmp_ln86_1259_reg_1462_pp0_iter2_reg <= icmp_ln86_1259_reg_1462_pp0_iter1_reg;
        icmp_ln86_1259_reg_1462_pp0_iter3_reg <= icmp_ln86_1259_reg_1462_pp0_iter2_reg;
        icmp_ln86_1259_reg_1462_pp0_iter4_reg <= icmp_ln86_1259_reg_1462_pp0_iter3_reg;
        icmp_ln86_1260_reg_1467 <= icmp_ln86_1260_fu_486_p2;
        icmp_ln86_1260_reg_1467_pp0_iter1_reg <= icmp_ln86_1260_reg_1467;
        icmp_ln86_1260_reg_1467_pp0_iter2_reg <= icmp_ln86_1260_reg_1467_pp0_iter1_reg;
        icmp_ln86_1260_reg_1467_pp0_iter3_reg <= icmp_ln86_1260_reg_1467_pp0_iter2_reg;
        icmp_ln86_1260_reg_1467_pp0_iter4_reg <= icmp_ln86_1260_reg_1467_pp0_iter3_reg;
        icmp_ln86_1261_reg_1472 <= icmp_ln86_1261_fu_492_p2;
        icmp_ln86_1261_reg_1472_pp0_iter1_reg <= icmp_ln86_1261_reg_1472;
        icmp_ln86_1261_reg_1472_pp0_iter2_reg <= icmp_ln86_1261_reg_1472_pp0_iter1_reg;
        icmp_ln86_1261_reg_1472_pp0_iter3_reg <= icmp_ln86_1261_reg_1472_pp0_iter2_reg;
        icmp_ln86_1261_reg_1472_pp0_iter4_reg <= icmp_ln86_1261_reg_1472_pp0_iter3_reg;
        icmp_ln86_1262_reg_1477 <= icmp_ln86_1262_fu_498_p2;
        icmp_ln86_1262_reg_1477_pp0_iter1_reg <= icmp_ln86_1262_reg_1477;
        icmp_ln86_1262_reg_1477_pp0_iter2_reg <= icmp_ln86_1262_reg_1477_pp0_iter1_reg;
        icmp_ln86_1262_reg_1477_pp0_iter3_reg <= icmp_ln86_1262_reg_1477_pp0_iter2_reg;
        icmp_ln86_1262_reg_1477_pp0_iter4_reg <= icmp_ln86_1262_reg_1477_pp0_iter3_reg;
        icmp_ln86_1262_reg_1477_pp0_iter5_reg <= icmp_ln86_1262_reg_1477_pp0_iter4_reg;
        icmp_ln86_1263_reg_1482 <= icmp_ln86_1263_fu_504_p2;
        icmp_ln86_1263_reg_1482_pp0_iter1_reg <= icmp_ln86_1263_reg_1482;
        icmp_ln86_1263_reg_1482_pp0_iter2_reg <= icmp_ln86_1263_reg_1482_pp0_iter1_reg;
        icmp_ln86_1263_reg_1482_pp0_iter3_reg <= icmp_ln86_1263_reg_1482_pp0_iter2_reg;
        icmp_ln86_1263_reg_1482_pp0_iter4_reg <= icmp_ln86_1263_reg_1482_pp0_iter3_reg;
        icmp_ln86_1263_reg_1482_pp0_iter5_reg <= icmp_ln86_1263_reg_1482_pp0_iter4_reg;
        icmp_ln86_1264_reg_1487 <= icmp_ln86_1264_fu_510_p2;
        icmp_ln86_1264_reg_1487_pp0_iter1_reg <= icmp_ln86_1264_reg_1487;
        icmp_ln86_1264_reg_1487_pp0_iter2_reg <= icmp_ln86_1264_reg_1487_pp0_iter1_reg;
        icmp_ln86_1264_reg_1487_pp0_iter3_reg <= icmp_ln86_1264_reg_1487_pp0_iter2_reg;
        icmp_ln86_1264_reg_1487_pp0_iter4_reg <= icmp_ln86_1264_reg_1487_pp0_iter3_reg;
        icmp_ln86_1264_reg_1487_pp0_iter5_reg <= icmp_ln86_1264_reg_1487_pp0_iter4_reg;
        icmp_ln86_1264_reg_1487_pp0_iter6_reg <= icmp_ln86_1264_reg_1487_pp0_iter5_reg;
        icmp_ln86_reg_1318 <= icmp_ln86_fu_320_p2;
        icmp_ln86_reg_1318_pp0_iter1_reg <= icmp_ln86_reg_1318;
        icmp_ln86_reg_1318_pp0_iter2_reg <= icmp_ln86_reg_1318_pp0_iter1_reg;
        icmp_ln86_reg_1318_pp0_iter3_reg <= icmp_ln86_reg_1318_pp0_iter2_reg;
        or_ln117_1082_reg_1565 <= or_ln117_1082_fu_710_p2;
        or_ln117_1086_reg_1595 <= or_ln117_1086_fu_817_p2;
        or_ln117_1091_reg_1628 <= or_ln117_1091_fu_956_p2;
        or_ln117_1093_reg_1638 <= or_ln117_1093_fu_976_p2;
        or_ln117_1095_reg_1644 <= or_ln117_1095_fu_982_p2;
        or_ln117_1095_reg_1644_pp0_iter5_reg <= or_ln117_1095_reg_1644;
        or_ln117_1097_reg_1652 <= or_ln117_1097_fu_1058_p2;
        or_ln117_1101_reg_1662 <= or_ln117_1101_fu_1133_p2;
        or_ln117_reg_1532 <= or_ln117_fu_572_p2;
        select_ln117_1215_reg_1560 <= select_ln117_1215_fu_703_p3;
        select_ln117_1221_reg_1600 <= select_ln117_1221_fu_831_p3;
        select_ln117_1227_reg_1633 <= select_ln117_1227_fu_968_p3;
        select_ln117_1233_reg_1657 <= select_ln117_1233_fu_1071_p3;
        select_ln117_1237_reg_1667 <= select_ln117_1237_fu_1147_p3;
        xor_ln104_reg_1537 <= xor_ln104_fu_578_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1182_p65 = 'bx;

assign agg_result_fu_1182_p66 = ((or_ln117_1102_fu_1170_p2[0:0] == 1'b1) ? select_ln117_1237_reg_1667 : 5'd31);

assign and_ln102_1536_fu_715_p2 = (xor_ln104_reg_1537 & icmp_ln86_1236_reg_1334_pp0_iter2_reg);

assign and_ln102_1537_fu_532_p2 = (icmp_ln86_1237_reg_1340 & and_ln102_reg_1492);

assign and_ln102_1538_fu_583_p2 = (icmp_ln86_1238_reg_1346_pp0_iter1_reg & and_ln104_reg_1502);

assign and_ln102_1539_fu_729_p2 = (icmp_ln86_1239_reg_1352_pp0_iter2_reg & and_ln102_1536_fu_715_p2);

assign and_ln102_1540_fu_849_p2 = (icmp_ln86_1240_reg_1358_pp0_iter3_reg & and_ln104_220_reg_1577);

assign and_ln102_1541_fu_546_p2 = (icmp_ln86_1241_reg_1364 & and_ln102_1537_fu_532_p2);

assign and_ln102_1542_fu_556_p2 = (icmp_ln86_1242_reg_1370 & and_ln104_221_fu_541_p2);

assign and_ln102_1543_fu_602_p2 = (icmp_ln86_1243_reg_1376_pp0_iter1_reg & and_ln102_1538_fu_583_p2);

assign and_ln102_1544_fu_739_p2 = (icmp_ln86_1244_reg_1382_pp0_iter2_reg & and_ln104_222_reg_1549);

assign and_ln102_1545_fu_743_p2 = (icmp_ln86_1245_reg_1388_pp0_iter2_reg & and_ln102_1539_fu_729_p2);

assign and_ln102_1546_fu_873_p2 = (icmp_ln86_1246_reg_1394_pp0_iter3_reg & and_ln104_223_fu_844_p2);

assign and_ln102_1547_fu_991_p2 = (icmp_ln86_1247_reg_1400_pp0_iter4_reg & and_ln102_1540_reg_1610);

assign and_ln102_1548_fu_1084_p2 = (icmp_ln86_1248_reg_1406_pp0_iter5_reg & and_ln104_224_reg_1617_pp0_iter5_reg);

assign and_ln102_1549_fu_607_p2 = (icmp_ln86_1249_reg_1412_pp0_iter1_reg & and_ln102_1541_reg_1520);

assign and_ln102_1550_fu_561_p2 = (xor_ln104_589_fu_551_p2 & icmp_ln86_1250_reg_1417);

assign and_ln102_1551_fu_566_p2 = (and_ln102_1550_fu_561_p2 & and_ln102_1537_fu_532_p2);

assign and_ln102_1552_fu_611_p2 = (icmp_ln86_1251_reg_1422_pp0_iter1_reg & and_ln102_1542_reg_1526);

assign and_ln102_1553_fu_615_p2 = (xor_ln104_590_fu_597_p2 & icmp_ln86_1252_reg_1427_pp0_iter1_reg);

assign and_ln102_1554_fu_620_p2 = (and_ln104_221_reg_1515 & and_ln102_1553_fu_615_p2);

assign and_ln102_1555_fu_748_p2 = (icmp_ln86_1253_reg_1432_pp0_iter2_reg & and_ln102_1543_reg_1555);

assign and_ln102_1556_fu_752_p2 = (xor_ln104_591_fu_734_p2 & icmp_ln86_1254_reg_1437_pp0_iter2_reg);

assign and_ln102_1557_fu_757_p2 = (and_ln102_1556_fu_752_p2 & and_ln102_1538_reg_1543);

assign and_ln102_1558_fu_762_p2 = (icmp_ln86_1255_reg_1442_pp0_iter2_reg & and_ln102_1544_fu_739_p2);

assign and_ln102_1559_fu_878_p2 = (xor_ln104_592_fu_863_p2 & icmp_ln86_1256_reg_1447_pp0_iter3_reg);

assign and_ln102_1560_fu_883_p2 = (and_ln104_222_reg_1549_pp0_iter3_reg & and_ln102_1559_fu_878_p2);

assign and_ln102_1561_fu_888_p2 = (icmp_ln86_1257_reg_1452_pp0_iter3_reg & and_ln102_1545_reg_1589);

assign and_ln102_1562_fu_892_p2 = (xor_ln104_593_fu_868_p2 & icmp_ln86_1258_reg_1457_pp0_iter3_reg);

assign and_ln102_1563_fu_897_p2 = (and_ln102_1562_fu_892_p2 & and_ln102_1539_reg_1583);

assign and_ln102_1564_fu_995_p2 = (icmp_ln86_1259_reg_1462_pp0_iter4_reg & and_ln102_1546_reg_1623);

assign and_ln102_1565_fu_999_p2 = (xor_ln104_594_fu_986_p2 & icmp_ln86_1260_reg_1467_pp0_iter4_reg);

assign and_ln102_1566_fu_1004_p2 = (and_ln104_223_reg_1605 & and_ln102_1565_fu_999_p2);

assign and_ln102_1567_fu_1009_p2 = (icmp_ln86_1261_reg_1472_pp0_iter4_reg & and_ln102_1547_fu_991_p2);

assign and_ln102_1568_fu_1088_p2 = (xor_ln104_595_fu_1079_p2 & icmp_ln86_1262_reg_1477_pp0_iter5_reg);

assign and_ln102_1569_fu_1093_p2 = (and_ln102_1568_fu_1088_p2 & and_ln102_1540_reg_1610_pp0_iter5_reg);

assign and_ln102_1570_fu_1098_p2 = (icmp_ln86_1263_reg_1482_pp0_iter5_reg & and_ln102_1548_fu_1084_p2);

assign and_ln102_1571_fu_1160_p2 = (xor_ln104_596_fu_1155_p2 & icmp_ln86_1264_reg_1487_pp0_iter6_reg);

assign and_ln102_1572_fu_1165_p2 = (and_ln104_224_reg_1617_pp0_iter6_reg & and_ln102_1571_fu_1160_p2);

assign and_ln102_fu_516_p2 = (icmp_ln86_fu_320_p2 & icmp_ln86_1235_fu_326_p2);

assign and_ln104_220_fu_724_p2 = (xor_ln104_reg_1537 & xor_ln104_584_fu_719_p2);

assign and_ln104_221_fu_541_p2 = (xor_ln104_585_fu_536_p2 & and_ln102_reg_1492);

assign and_ln104_222_fu_592_p2 = (xor_ln104_586_fu_587_p2 & and_ln104_reg_1502);

assign and_ln104_223_fu_844_p2 = (xor_ln104_587_fu_839_p2 & and_ln102_1536_reg_1571);

assign and_ln104_224_fu_858_p2 = (xor_ln104_588_fu_853_p2 & and_ln104_220_reg_1577);

assign and_ln104_fu_527_p2 = (xor_ln104_583_fu_522_p2 & icmp_ln86_reg_1318);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1182_p67;

assign icmp_ln86_1235_fu_326_p2 = (($signed(p_read7_int_reg) < $signed(18'd260916)) ? 1'b1 : 1'b0);

assign icmp_ln86_1236_fu_332_p2 = (($signed(p_read9_int_reg) < $signed(18'd261874)) ? 1'b1 : 1'b0);

assign icmp_ln86_1237_fu_338_p2 = (($signed(p_read10_int_reg) < $signed(18'd261322)) ? 1'b1 : 1'b0);

assign icmp_ln86_1238_fu_344_p2 = (($signed(p_read9_int_reg) < $signed(18'd195)) ? 1'b1 : 1'b0);

assign icmp_ln86_1239_fu_350_p2 = (($signed(p_read3_int_reg) < $signed(18'd261641)) ? 1'b1 : 1'b0);

assign icmp_ln86_1240_fu_356_p2 = (($signed(p_read3_int_reg) < $signed(18'd261720)) ? 1'b1 : 1'b0);

assign icmp_ln86_1241_fu_362_p2 = (($signed(p_read9_int_reg) < $signed(18'd151)) ? 1'b1 : 1'b0);

assign icmp_ln86_1242_fu_368_p2 = (($signed(p_read3_int_reg) < $signed(18'd261989)) ? 1'b1 : 1'b0);

assign icmp_ln86_1243_fu_374_p2 = (($signed(p_read7_int_reg) < $signed(18'd261268)) ? 1'b1 : 1'b0);

assign icmp_ln86_1244_fu_380_p2 = (($signed(p_read10_int_reg) < $signed(18'd262031)) ? 1'b1 : 1'b0);

assign icmp_ln86_1245_fu_386_p2 = (($signed(p_read9_int_reg) < $signed(18'd261727)) ? 1'b1 : 1'b0);

assign icmp_ln86_1246_fu_392_p2 = (($signed(p_read3_int_reg) < $signed(18'd261907)) ? 1'b1 : 1'b0);

assign icmp_ln86_1247_fu_398_p2 = (($signed(p_read9_int_reg) < $signed(18'd47)) ? 1'b1 : 1'b0);

assign icmp_ln86_1248_fu_404_p2 = (($signed(p_read9_int_reg) < $signed(18'd261964)) ? 1'b1 : 1'b0);

assign icmp_ln86_1249_fu_410_p2 = (($signed(p_read2_int_reg) < $signed(18'd261810)) ? 1'b1 : 1'b0);

assign icmp_ln86_1250_fu_426_p2 = (($signed(tmp_fu_416_p4) < $signed(12'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1251_fu_432_p2 = (($signed(p_read1_int_reg) < $signed(18'd260359)) ? 1'b1 : 1'b0);

assign icmp_ln86_1252_fu_438_p2 = (($signed(p_read7_int_reg) < $signed(18'd260717)) ? 1'b1 : 1'b0);

assign icmp_ln86_1253_fu_444_p2 = (($signed(p_read8_int_reg) < $signed(18'd261133)) ? 1'b1 : 1'b0);

assign icmp_ln86_1254_fu_450_p2 = (($signed(p_read9_int_reg) < $signed(18'd261474)) ? 1'b1 : 1'b0);

assign icmp_ln86_1255_fu_456_p2 = (($signed(p_read3_int_reg) < $signed(18'd333)) ? 1'b1 : 1'b0);

assign icmp_ln86_1256_fu_462_p2 = (($signed(p_read2_int_reg) < $signed(18'd404)) ? 1'b1 : 1'b0);

assign icmp_ln86_1257_fu_468_p2 = (($signed(p_read2_int_reg) < $signed(18'd261573)) ? 1'b1 : 1'b0);

assign icmp_ln86_1258_fu_474_p2 = (($signed(p_read3_int_reg) < $signed(18'd261565)) ? 1'b1 : 1'b0);

assign icmp_ln86_1259_fu_480_p2 = (($signed(p_read7_int_reg) < $signed(18'd261691)) ? 1'b1 : 1'b0);

assign icmp_ln86_1260_fu_486_p2 = (($signed(p_read8_int_reg) < $signed(18'd261682)) ? 1'b1 : 1'b0);

assign icmp_ln86_1261_fu_492_p2 = (($signed(p_read1_int_reg) < $signed(18'd257)) ? 1'b1 : 1'b0);

assign icmp_ln86_1262_fu_498_p2 = (($signed(p_read4_int_reg) < $signed(18'd261977)) ? 1'b1 : 1'b0);

assign icmp_ln86_1263_fu_504_p2 = (($signed(p_read3_int_reg) < $signed(18'd261937)) ? 1'b1 : 1'b0);

assign icmp_ln86_1264_fu_510_p2 = (($signed(p_read6_int_reg) < $signed(18'd262001)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_320_p2 = (($signed(p_read5_int_reg) < $signed(18'd261713)) ? 1'b1 : 1'b0);

assign or_ln117_1078_fu_653_p2 = (and_ln102_1552_fu_611_p2 | and_ln102_1537_reg_1508);

assign or_ln117_1079_fu_665_p2 = (and_ln102_1542_reg_1526 | and_ln102_1537_reg_1508);

assign or_ln117_1080_fu_677_p2 = (or_ln117_1079_fu_665_p2 | and_ln102_1554_fu_620_p2);

assign or_ln117_1081_fu_767_p2 = (and_ln102_reg_1492_pp0_iter2_reg | and_ln102_1555_fu_748_p2);

assign or_ln117_1082_fu_710_p2 = (and_ln102_reg_1492_pp0_iter1_reg | and_ln102_1543_fu_602_p2);

assign or_ln117_1083_fu_779_p2 = (or_ln117_1082_reg_1565 | and_ln102_1557_fu_757_p2);

assign or_ln117_1084_fu_791_p2 = (and_ln102_reg_1492_pp0_iter2_reg | and_ln102_1538_reg_1543);

assign or_ln117_1085_fu_803_p2 = (or_ln117_1084_fu_791_p2 | and_ln102_1558_fu_762_p2);

assign or_ln117_1086_fu_817_p2 = (or_ln117_1084_fu_791_p2 | and_ln102_1544_fu_739_p2);

assign or_ln117_1087_fu_902_p2 = (or_ln117_1086_reg_1595 | and_ln102_1560_fu_883_p2);

assign or_ln117_1088_fu_918_p2 = (icmp_ln86_reg_1318_pp0_iter3_reg | and_ln102_1561_fu_888_p2);

assign or_ln117_1089_fu_930_p2 = (icmp_ln86_reg_1318_pp0_iter3_reg | and_ln102_1545_reg_1589);

assign or_ln117_1090_fu_942_p2 = (or_ln117_1089_fu_930_p2 | and_ln102_1563_fu_897_p2);

assign or_ln117_1091_fu_956_p2 = (icmp_ln86_reg_1318_pp0_iter3_reg | and_ln102_1539_reg_1583);

assign or_ln117_1092_fu_1014_p2 = (or_ln117_1091_reg_1628 | and_ln102_1564_fu_995_p2);

assign or_ln117_1093_fu_976_p2 = (or_ln117_1091_fu_956_p2 | and_ln102_1546_fu_873_p2);

assign or_ln117_1094_fu_1026_p2 = (or_ln117_1093_reg_1638 | and_ln102_1566_fu_1004_p2);

assign or_ln117_1095_fu_982_p2 = (icmp_ln86_reg_1318_pp0_iter3_reg | and_ln102_1536_reg_1571);

assign or_ln117_1096_fu_1046_p2 = (or_ln117_1095_reg_1644 | and_ln102_1567_fu_1009_p2);

assign or_ln117_1097_fu_1058_p2 = (or_ln117_1095_reg_1644 | and_ln102_1547_fu_991_p2);

assign or_ln117_1098_fu_1103_p2 = (or_ln117_1097_reg_1652 | and_ln102_1569_fu_1093_p2);

assign or_ln117_1099_fu_1108_p2 = (or_ln117_1095_reg_1644_pp0_iter5_reg | and_ln102_1540_reg_1610_pp0_iter5_reg);

assign or_ln117_1100_fu_1119_p2 = (or_ln117_1099_fu_1108_p2 | and_ln102_1570_fu_1098_p2);

assign or_ln117_1101_fu_1133_p2 = (or_ln117_1099_fu_1108_p2 | and_ln102_1548_fu_1084_p2);

assign or_ln117_1102_fu_1170_p2 = (or_ln117_1101_reg_1662 | and_ln102_1572_fu_1165_p2);

assign or_ln117_fu_572_p2 = (and_ln102_1551_fu_566_p2 | and_ln102_1541_fu_546_p2);

assign select_ln117_1210_fu_642_p3 = ((or_ln117_reg_1532[0:0] == 1'b1) ? select_ln117_fu_635_p3 : 2'd3);

assign select_ln117_1211_fu_658_p3 = ((and_ln102_1537_reg_1508[0:0] == 1'b1) ? zext_ln117_127_fu_649_p1 : 3'd4);

assign select_ln117_1212_fu_669_p3 = ((or_ln117_1078_fu_653_p2[0:0] == 1'b1) ? select_ln117_1211_fu_658_p3 : 3'd5);

assign select_ln117_1213_fu_683_p3 = ((or_ln117_1079_fu_665_p2[0:0] == 1'b1) ? select_ln117_1212_fu_669_p3 : 3'd6);

assign select_ln117_1214_fu_691_p3 = ((or_ln117_1080_fu_677_p2[0:0] == 1'b1) ? select_ln117_1213_fu_683_p3 : 3'd7);

assign select_ln117_1215_fu_703_p3 = ((and_ln102_reg_1492_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_128_fu_699_p1 : 4'd8);

assign select_ln117_1216_fu_772_p3 = ((or_ln117_1081_fu_767_p2[0:0] == 1'b1) ? select_ln117_1215_reg_1560 : 4'd9);

assign select_ln117_1217_fu_784_p3 = ((or_ln117_1082_reg_1565[0:0] == 1'b1) ? select_ln117_1216_fu_772_p3 : 4'd10);

assign select_ln117_1218_fu_795_p3 = ((or_ln117_1083_fu_779_p2[0:0] == 1'b1) ? select_ln117_1217_fu_784_p3 : 4'd11);

assign select_ln117_1219_fu_809_p3 = ((or_ln117_1084_fu_791_p2[0:0] == 1'b1) ? select_ln117_1218_fu_795_p3 : 4'd12);

assign select_ln117_1220_fu_823_p3 = ((or_ln117_1085_fu_803_p2[0:0] == 1'b1) ? select_ln117_1219_fu_809_p3 : 4'd13);

assign select_ln117_1221_fu_831_p3 = ((or_ln117_1086_fu_817_p2[0:0] == 1'b1) ? select_ln117_1220_fu_823_p3 : 4'd14);

assign select_ln117_1222_fu_907_p3 = ((or_ln117_1087_fu_902_p2[0:0] == 1'b1) ? select_ln117_1221_reg_1600 : 4'd15);

assign select_ln117_1223_fu_923_p3 = ((icmp_ln86_reg_1318_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_129_fu_914_p1 : 5'd16);

assign select_ln117_1224_fu_934_p3 = ((or_ln117_1088_fu_918_p2[0:0] == 1'b1) ? select_ln117_1223_fu_923_p3 : 5'd17);

assign select_ln117_1225_fu_948_p3 = ((or_ln117_1089_fu_930_p2[0:0] == 1'b1) ? select_ln117_1224_fu_934_p3 : 5'd18);

assign select_ln117_1226_fu_960_p3 = ((or_ln117_1090_fu_942_p2[0:0] == 1'b1) ? select_ln117_1225_fu_948_p3 : 5'd19);

assign select_ln117_1227_fu_968_p3 = ((or_ln117_1091_fu_956_p2[0:0] == 1'b1) ? select_ln117_1226_fu_960_p3 : 5'd20);

assign select_ln117_1228_fu_1019_p3 = ((or_ln117_1092_fu_1014_p2[0:0] == 1'b1) ? select_ln117_1227_reg_1633 : 5'd21);

assign select_ln117_1229_fu_1031_p3 = ((or_ln117_1093_reg_1638[0:0] == 1'b1) ? select_ln117_1228_fu_1019_p3 : 5'd22);

assign select_ln117_1230_fu_1038_p3 = ((or_ln117_1094_fu_1026_p2[0:0] == 1'b1) ? select_ln117_1229_fu_1031_p3 : 5'd23);

assign select_ln117_1231_fu_1051_p3 = ((or_ln117_1095_reg_1644[0:0] == 1'b1) ? select_ln117_1230_fu_1038_p3 : 5'd24);

assign select_ln117_1232_fu_1063_p3 = ((or_ln117_1096_fu_1046_p2[0:0] == 1'b1) ? select_ln117_1231_fu_1051_p3 : 5'd25);

assign select_ln117_1233_fu_1071_p3 = ((or_ln117_1097_fu_1058_p2[0:0] == 1'b1) ? select_ln117_1232_fu_1063_p3 : 5'd26);

assign select_ln117_1234_fu_1112_p3 = ((or_ln117_1098_fu_1103_p2[0:0] == 1'b1) ? select_ln117_1233_reg_1657 : 5'd27);

assign select_ln117_1235_fu_1125_p3 = ((or_ln117_1099_fu_1108_p2[0:0] == 1'b1) ? select_ln117_1234_fu_1112_p3 : 5'd28);

assign select_ln117_1236_fu_1139_p3 = ((or_ln117_1100_fu_1119_p2[0:0] == 1'b1) ? select_ln117_1235_fu_1125_p3 : 5'd29);

assign select_ln117_1237_fu_1147_p3 = ((or_ln117_1101_fu_1133_p2[0:0] == 1'b1) ? select_ln117_1236_fu_1139_p3 : 5'd30);

assign select_ln117_fu_635_p3 = ((and_ln102_1541_reg_1520[0:0] == 1'b1) ? zext_ln117_fu_631_p1 : 2'd2);

assign tmp_fu_416_p4 = {{p_read3_int_reg[17:6]}};

assign xor_ln104_583_fu_522_p2 = (icmp_ln86_1235_reg_1329 ^ 1'd1);

assign xor_ln104_584_fu_719_p2 = (icmp_ln86_1236_reg_1334_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_585_fu_536_p2 = (icmp_ln86_1237_reg_1340 ^ 1'd1);

assign xor_ln104_586_fu_587_p2 = (icmp_ln86_1238_reg_1346_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_587_fu_839_p2 = (icmp_ln86_1239_reg_1352_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_588_fu_853_p2 = (icmp_ln86_1240_reg_1358_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_589_fu_551_p2 = (icmp_ln86_1241_reg_1364 ^ 1'd1);

assign xor_ln104_590_fu_597_p2 = (icmp_ln86_1242_reg_1370_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_591_fu_734_p2 = (icmp_ln86_1243_reg_1376_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_592_fu_863_p2 = (icmp_ln86_1244_reg_1382_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_593_fu_868_p2 = (icmp_ln86_1245_reg_1388_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_594_fu_986_p2 = (icmp_ln86_1246_reg_1394_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_595_fu_1079_p2 = (icmp_ln86_1247_reg_1400_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_596_fu_1155_p2 = (icmp_ln86_1248_reg_1406_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_578_p2 = (icmp_ln86_reg_1318_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_625_p2 = (1'd1 ^ and_ln102_1549_fu_607_p2);

assign zext_ln117_127_fu_649_p1 = select_ln117_1210_fu_642_p3;

assign zext_ln117_128_fu_699_p1 = select_ln117_1214_fu_691_p3;

assign zext_ln117_129_fu_914_p1 = select_ln117_1222_fu_907_p3;

assign zext_ln117_fu_631_p1 = xor_ln117_fu_625_p2;

endmodule //conifer_jettag_accelerator_decision_function_57
