-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\PMSM_Flux_NonLinear_FCS_FixPoint_Np1_V7\Counter_f_sw_V2_ip_dut.vhd
-- Created: 2020-04-27 19:16:02
-- 
-- Generated by MATLAB 9.4 and HDL Coder 3.12
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Counter_f_sw_V2_ip_dut
-- Source Path: Counter_f_sw_V2_ip/Counter_f_sw_V2_ip_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Counter_f_sw_V2_ip_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        ss_in_0                           :   IN    std_logic;  -- ufix1
        ss_in_1                           :   IN    std_logic;  -- ufix1
        ss_in_2                           :   IN    std_logic;  -- ufix1
        ss_in_3                           :   IN    std_logic;  -- ufix1
        ss_in_4                           :   IN    std_logic;  -- ufix1
        ss_in_5                           :   IN    std_logic;  -- ufix1
        bResetAXI                         :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        switchNumb_AXI                    :   OUT   std_logic_vector(24 DOWNTO 0);  -- ufix25
        switchNumb                        :   OUT   std_logic_vector(24 DOWNTO 0)  -- ufix25
        );
END Counter_f_sw_V2_ip_dut;


ARCHITECTURE rtl OF Counter_f_sw_V2_ip_dut IS

  -- Component Declarations
  COMPONENT Counter_f_sw_V2_ip_src_Counter_f_sw_V2
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          ss_in_0                         :   IN    std_logic;  -- ufix1
          ss_in_1                         :   IN    std_logic;  -- ufix1
          ss_in_2                         :   IN    std_logic;  -- ufix1
          ss_in_3                         :   IN    std_logic;  -- ufix1
          ss_in_4                         :   IN    std_logic;  -- ufix1
          ss_in_5                         :   IN    std_logic;  -- ufix1
          bResetAXI                       :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          switchNumb_AXI                  :   OUT   std_logic_vector(24 DOWNTO 0);  -- ufix25
          switchNumb                      :   OUT   std_logic_vector(24 DOWNTO 0)  -- ufix25
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : Counter_f_sw_V2_ip_src_Counter_f_sw_V2
    USE ENTITY work.Counter_f_sw_V2_ip_src_Counter_f_sw_V2(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ss_in_0_sig                      : std_logic;  -- ufix1
  SIGNAL ss_in_1_sig                      : std_logic;  -- ufix1
  SIGNAL ss_in_2_sig                      : std_logic;  -- ufix1
  SIGNAL ss_in_3_sig                      : std_logic;  -- ufix1
  SIGNAL ss_in_4_sig                      : std_logic;  -- ufix1
  SIGNAL ss_in_5_sig                      : std_logic;  -- ufix1
  SIGNAL bResetAXI_sig                    : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL switchNumb_AXI_sig               : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL switchNumb_sig                   : std_logic_vector(24 DOWNTO 0);  -- ufix25

BEGIN
  u_Counter_f_sw_V2_ip_src_Counter_f_sw_V2 : Counter_f_sw_V2_ip_src_Counter_f_sw_V2
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              ss_in_0 => ss_in_0_sig,  -- ufix1
              ss_in_1 => ss_in_1_sig,  -- ufix1
              ss_in_2 => ss_in_2_sig,  -- ufix1
              ss_in_3 => ss_in_3_sig,  -- ufix1
              ss_in_4 => ss_in_4_sig,  -- ufix1
              ss_in_5 => ss_in_5_sig,  -- ufix1
              bResetAXI => bResetAXI_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              switchNumb_AXI => switchNumb_AXI_sig,  -- ufix25
              switchNumb => switchNumb_sig  -- ufix25
              );

  ss_in_0_sig <= ss_in_0;

  ss_in_1_sig <= ss_in_1;

  ss_in_2_sig <= ss_in_2;

  ss_in_3_sig <= ss_in_3;

  ss_in_4_sig <= ss_in_4;

  ss_in_5_sig <= ss_in_5;

  bResetAXI_sig <= bResetAXI;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  switchNumb_AXI <= switchNumb_AXI_sig;

  switchNumb <= switchNumb_sig;

END rtl;

