<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_fpga1_top_master_bram_0_0_synth_1" LaunchDir="E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.runs/design_1_fpga1_top_master_bram_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fpga1_top_master_0_0_synth_1" LaunchDir="E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.runs/design_1_fpga1_top_master_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fpga1_top_slv_0_0_synth_1" LaunchDir="E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.runs/design_1_fpga1_top_slv_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fpga1_top_0_0_synth_1" LaunchDir="E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.runs/design_1_fpga1_top_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_2_synth_1" LaunchDir="E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.runs/design_1_xbar_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

