

================================================================
== Vitis HLS Report for 'myproject_axi_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Sun Jun 26 16:47:16 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.885 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  98.000 ns|  98.000 ns|   14|   14|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |       12|       12|         4|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_struct_last_V = alloca i32 1"   --->   Operation 7 'alloca' 'in_struct_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_local_V_61 = alloca i32 1"   --->   Operation 9 'alloca' 'in_local_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_local_V_58 = alloca i32 1"   --->   Operation 10 'alloca' 'in_local_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_local_V_54 = alloca i32 1"   --->   Operation 11 'alloca' 'in_local_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_local_V_49 = alloca i32 1"   --->   Operation 12 'alloca' 'in_local_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_local_V_43 = alloca i32 1"   --->   Operation 13 'alloca' 'in_local_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_local_V_36 = alloca i32 1"   --->   Operation 14 'alloca' 'in_local_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_local_V_28 = alloca i32 1"   --->   Operation 15 'alloca' 'in_local_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_local_V_19 = alloca i32 1"   --->   Operation 16 'alloca' 'in_local_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_local_V_63 = alloca i32 1"   --->   Operation 17 'alloca' 'in_local_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_local_V_64 = alloca i32 1"   --->   Operation 18 'alloca' 'in_local_V_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_r_V_dest_V, i1 %in_r_V_id_V, i1 %in_r_V_last_V, i1 %in_r_V_user_V, i4 %in_r_V_strb_V, i4 %in_r_V_keep_V, i32 %in_r_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [firmware/myproject_axi.cpp:21]   --->   Operation 22 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%icmp_ln21 = icmp_eq  i4 %i_1, i4 10" [firmware/myproject_axi.cpp:21]   --->   Operation 23 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.86ns)   --->   "%add_ln21 = add i4 %i_1, i4 1" [firmware/myproject_axi.cpp:21]   --->   Operation 25 'add' 'add_ln21' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split_ifconv, void %_ifconv.exitStub" [firmware/myproject_axi.cpp:21]   --->   Operation 26 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_18 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 27 'read' 'empty_18' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_0 = extractvalue i44 %empty_18"   --->   Operation 28 'extractvalue' 'p_0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty_18"   --->   Operation 29 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data = bitcast i32 %p_0"   --->   Operation 30 'bitcast' 'tmp_data' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.78ns)   --->   "%d = fpext i32 %tmp_data"   --->   Operation 31 'fpext' 'd' <Predicate = (!icmp_ln21)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln21 = store i4 %add_ln21, i4 %i" [firmware/myproject_axi.cpp:21]   --->   Operation 32 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.48>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln293 = store i1 %tmp_last_V, i1 %in_struct_last_V"   --->   Operation 33 'store' 'store_ln293' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.71>
ST_2 : Operation 34 [1/2] (2.78ns)   --->   "%d = fpext i32 %tmp_data"   --->   Operation 34 'fpext' 'd' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 35 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln564 = trunc i64 %ireg"   --->   Operation 36 'trunc' 'trunc_ln564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 37 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 38 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 39 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln574 = trunc i64 %ireg"   --->   Operation 40 'trunc' 'trunc_ln574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.46ns)   --->   "%icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0"   --->   Operation 41 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 42 'sub' 'F2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.86ns)   --->   "%icmp_ln590 = icmp_sgt  i12 %F2, i12 16"   --->   Operation 43 'icmp' 'icmp_ln590' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.96ns)   --->   "%add_ln590 = add i12 %F2, i12 4080"   --->   Operation 44 'add' 'add_ln590' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.96ns)   --->   "%sub_ln590 = sub i12 16, i12 %F2"   --->   Operation 45 'sub' 'sub_ln590' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.86ns)   --->   "%icmp_ln591 = icmp_eq  i12 %F2, i12 16"   --->   Operation 46 'icmp' 'icmp_ln591' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.88>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574"   --->   Operation 47 'bitconcatenate' 'p_Result_1' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i53 %p_Result_1"   --->   Operation 48 'zext' 'zext_ln578' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.32ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln578"   --->   Operation 49 'sub' 'man_V_1' <Predicate = (p_Result_s & !icmp_ln580)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.41ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln578"   --->   Operation 50 'select' 'man_V_2' <Predicate = (!icmp_ln580)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590"   --->   Operation 51 'select' 'sh_amt' <Predicate = (!icmp_ln580)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln590 = sext i12 %sh_amt"   --->   Operation 52 'sext' 'sext_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i54 %man_V_2"   --->   Operation 53 'trunc' 'trunc_ln592' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.86ns)   --->   "%icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 54 'icmp' 'icmp_ln594' <Predicate = (!icmp_ln580)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%zext_ln595 = zext i32 %sext_ln590"   --->   Operation 55 'zext' 'zext_ln595' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%ashr_ln595 = ashr i54 %man_V_2, i54 %zext_ln595"   --->   Operation 56 'ashr' 'ashr_ln595' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%trunc_ln595 = trunc i54 %ashr_ln595"   --->   Operation 57 'trunc' 'trunc_ln595' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_0, i32 31"   --->   Operation 58 'bitselect' 'tmp' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%select_ln597 = select i1 %tmp, i32 4294967295, i32 0"   --->   Operation 59 'select' 'select_ln597' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%select_ln594 = select i1 %icmp_ln594, i32 %trunc_ln595, i32 %select_ln597"   --->   Operation 60 'select' 'select_ln594' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 61 'partselect' 'tmp_1' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.86ns)   --->   "%icmp_ln612 = icmp_eq  i7 %tmp_1, i7 0"   --->   Operation 62 'icmp' 'icmp_ln612' <Predicate = (!icmp_ln580)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%shl_ln613 = shl i32 %trunc_ln592, i32 %sext_ln590"   --->   Operation 63 'shl' 'shl_ln613' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%select_ln612 = select i1 %icmp_ln612, i32 %shl_ln613, i32 0"   --->   Operation 64 'select' 'select_ln612' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%xor_ln580 = xor i1 %icmp_ln580, i1 1"   --->   Operation 65 'xor' 'xor_ln580' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580"   --->   Operation 66 'and' 'and_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln591 = select i1 %and_ln591, i32 %trunc_ln592, i32 %select_ln612"   --->   Operation 67 'select' 'select_ln591' <Predicate = (!icmp_ln580)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591"   --->   Operation 68 'or' 'or_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%xor_ln591 = xor i1 %or_ln591, i1 1"   --->   Operation 69 'xor' 'xor_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln590 = and i1 %icmp_ln590, i1 %xor_ln591"   --->   Operation 70 'and' 'and_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln590 = select i1 %and_ln590, i32 %select_ln594, i32 %select_ln591"   --->   Operation 71 'select' 'select_ln590' <Predicate = (!icmp_ln580)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%in_struct_last_V_load = load i1 %in_struct_last_V"   --->   Operation 159 'load' 'in_struct_last_V_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%in_local_V_61_load = load i32 %in_local_V_61"   --->   Operation 160 'load' 'in_local_V_61_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%in_local_V_58_load = load i32 %in_local_V_58"   --->   Operation 161 'load' 'in_local_V_58_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%in_local_V_54_load = load i32 %in_local_V_54"   --->   Operation 162 'load' 'in_local_V_54_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%in_local_V_49_load = load i32 %in_local_V_49"   --->   Operation 163 'load' 'in_local_V_49_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%in_local_V_43_load = load i32 %in_local_V_43"   --->   Operation 164 'load' 'in_local_V_43_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%in_local_V_36_load = load i32 %in_local_V_36"   --->   Operation 165 'load' 'in_local_V_36_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%in_local_V_28_load = load i32 %in_local_V_28"   --->   Operation 166 'load' 'in_local_V_28_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%in_local_V_19_load = load i32 %in_local_V_19"   --->   Operation 167 'load' 'in_local_V_19_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%in_local_V_63_load = load i32 %in_local_V_63"   --->   Operation 168 'load' 'in_local_V_63_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%in_local_V_64_load = load i32 %in_local_V_64"   --->   Operation 169 'load' 'in_local_V_64_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %in_local_V_9_0123_out, i32 %in_local_V_64_load"   --->   Operation 170 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %in_local_V_8_0122_out, i32 %in_local_V_63_load"   --->   Operation 171 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %in_local_V_19_out, i32 %in_local_V_19_load"   --->   Operation 172 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %in_local_V_28_out, i32 %in_local_V_28_load"   --->   Operation 173 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %in_local_V_36_out, i32 %in_local_V_36_load"   --->   Operation 174 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %in_local_V_43_out, i32 %in_local_V_43_load"   --->   Operation 175 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %in_local_V_49_out, i32 %in_local_V_49_load"   --->   Operation 176 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %in_local_V_54_out, i32 %in_local_V_54_load"   --->   Operation 177 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %in_local_V_58_out, i32 %in_local_V_58_load"   --->   Operation 178 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %in_local_V_61_out, i32 %in_local_V_61_load"   --->   Operation 179 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_last_V_1_out, i1 %in_struct_last_V_load"   --->   Operation 180 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 181 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.50>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%in_local_V_61_load_1 = load i32 %in_local_V_61" [firmware/myproject_axi.cpp:24]   --->   Operation 72 'load' 'in_local_V_61_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%in_local_V_58_load_1 = load i32 %in_local_V_58" [firmware/myproject_axi.cpp:24]   --->   Operation 73 'load' 'in_local_V_58_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%in_local_V_54_load_1 = load i32 %in_local_V_54" [firmware/myproject_axi.cpp:24]   --->   Operation 74 'load' 'in_local_V_54_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%in_local_V_49_load_1 = load i32 %in_local_V_49" [firmware/myproject_axi.cpp:24]   --->   Operation 75 'load' 'in_local_V_49_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%in_local_V_43_load_1 = load i32 %in_local_V_43" [firmware/myproject_axi.cpp:24]   --->   Operation 76 'load' 'in_local_V_43_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%in_local_V_36_load_1 = load i32 %in_local_V_36" [firmware/myproject_axi.cpp:24]   --->   Operation 77 'load' 'in_local_V_36_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%in_local_V_28_load_1 = load i32 %in_local_V_28" [firmware/myproject_axi.cpp:24]   --->   Operation 78 'load' 'in_local_V_28_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%in_local_V_19_load_1 = load i32 %in_local_V_19" [firmware/myproject_axi.cpp:24]   --->   Operation 79 'load' 'in_local_V_19_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%in_local_V_63_load_1 = load i32 %in_local_V_63" [firmware/myproject_axi.cpp:24]   --->   Operation 80 'load' 'in_local_V_63_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%in_local_V_64_load_1 = load i32 %in_local_V_64" [firmware/myproject_axi.cpp:24]   --->   Operation 81 'load' 'in_local_V_64_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 82 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4"   --->   Operation 83 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V = select i1 %icmp_ln580, i32 0, i32 %select_ln590"   --->   Operation 84 'select' 'in_local_V' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.88ns)   --->   "%icmp_ln24 = icmp_eq  i4 %i_1, i4 8" [firmware/myproject_axi.cpp:24]   --->   Operation 85 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_66)   --->   "%in_local_V_65 = select i1 %icmp_ln24, i32 %in_local_V_64_load_1, i32 %in_local_V" [firmware/myproject_axi.cpp:24]   --->   Operation 86 'select' 'in_local_V_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.88ns)   --->   "%icmp_ln24_1 = icmp_eq  i4 %i_1, i4 7" [firmware/myproject_axi.cpp:24]   --->   Operation 87 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_66 = select i1 %icmp_ln24_1, i32 %in_local_V_64_load_1, i32 %in_local_V_65" [firmware/myproject_axi.cpp:24]   --->   Operation 88 'select' 'in_local_V_66' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.88ns)   --->   "%icmp_ln24_2 = icmp_eq  i4 %i_1, i4 6" [firmware/myproject_axi.cpp:24]   --->   Operation 89 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_68)   --->   "%in_local_V_67 = select i1 %icmp_ln24_2, i32 %in_local_V_64_load_1, i32 %in_local_V_66" [firmware/myproject_axi.cpp:24]   --->   Operation 90 'select' 'in_local_V_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.88ns)   --->   "%icmp_ln24_3 = icmp_eq  i4 %i_1, i4 5" [firmware/myproject_axi.cpp:24]   --->   Operation 91 'icmp' 'icmp_ln24_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_68 = select i1 %icmp_ln24_3, i32 %in_local_V_64_load_1, i32 %in_local_V_67" [firmware/myproject_axi.cpp:24]   --->   Operation 92 'select' 'in_local_V_68' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.88ns)   --->   "%icmp_ln24_4 = icmp_eq  i4 %i_1, i4 4" [firmware/myproject_axi.cpp:24]   --->   Operation 93 'icmp' 'icmp_ln24_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_70)   --->   "%in_local_V_69 = select i1 %icmp_ln24_4, i32 %in_local_V_64_load_1, i32 %in_local_V_68" [firmware/myproject_axi.cpp:24]   --->   Operation 94 'select' 'in_local_V_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.88ns)   --->   "%icmp_ln24_5 = icmp_eq  i4 %i_1, i4 3" [firmware/myproject_axi.cpp:24]   --->   Operation 95 'icmp' 'icmp_ln24_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_70 = select i1 %icmp_ln24_5, i32 %in_local_V_64_load_1, i32 %in_local_V_69" [firmware/myproject_axi.cpp:24]   --->   Operation 96 'select' 'in_local_V_70' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.88ns)   --->   "%icmp_ln24_6 = icmp_eq  i4 %i_1, i4 2" [firmware/myproject_axi.cpp:24]   --->   Operation 97 'icmp' 'icmp_ln24_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_72)   --->   "%in_local_V_71 = select i1 %icmp_ln24_6, i32 %in_local_V_64_load_1, i32 %in_local_V_70" [firmware/myproject_axi.cpp:24]   --->   Operation 98 'select' 'in_local_V_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.88ns)   --->   "%icmp_ln24_7 = icmp_eq  i4 %i_1, i4 1" [firmware/myproject_axi.cpp:24]   --->   Operation 99 'icmp' 'icmp_ln24_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_72 = select i1 %icmp_ln24_7, i32 %in_local_V_64_load_1, i32 %in_local_V_71" [firmware/myproject_axi.cpp:24]   --->   Operation 100 'select' 'in_local_V_72' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.88ns)   --->   "%icmp_ln24_8 = icmp_eq  i4 %i_1, i4 0" [firmware/myproject_axi.cpp:24]   --->   Operation 101 'icmp' 'icmp_ln24_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_73 = select i1 %icmp_ln24_8, i32 %in_local_V_64_load_1, i32 %in_local_V_72" [firmware/myproject_axi.cpp:24]   --->   Operation 102 'select' 'in_local_V_73' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_75)   --->   "%in_local_V_74 = select i1 %icmp_ln24, i32 %in_local_V, i32 %in_local_V_63_load_1" [firmware/myproject_axi.cpp:24]   --->   Operation 103 'select' 'in_local_V_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_75 = select i1 %icmp_ln24_1, i32 %in_local_V_63_load_1, i32 %in_local_V_74" [firmware/myproject_axi.cpp:24]   --->   Operation 104 'select' 'in_local_V_75' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_77)   --->   "%in_local_V_76 = select i1 %icmp_ln24_2, i32 %in_local_V_63_load_1, i32 %in_local_V_75" [firmware/myproject_axi.cpp:24]   --->   Operation 105 'select' 'in_local_V_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_77 = select i1 %icmp_ln24_3, i32 %in_local_V_63_load_1, i32 %in_local_V_76" [firmware/myproject_axi.cpp:24]   --->   Operation 106 'select' 'in_local_V_77' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_79)   --->   "%in_local_V_78 = select i1 %icmp_ln24_4, i32 %in_local_V_63_load_1, i32 %in_local_V_77" [firmware/myproject_axi.cpp:24]   --->   Operation 107 'select' 'in_local_V_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_79 = select i1 %icmp_ln24_5, i32 %in_local_V_63_load_1, i32 %in_local_V_78" [firmware/myproject_axi.cpp:24]   --->   Operation 108 'select' 'in_local_V_79' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_81)   --->   "%in_local_V_80 = select i1 %icmp_ln24_6, i32 %in_local_V_63_load_1, i32 %in_local_V_79" [firmware/myproject_axi.cpp:24]   --->   Operation 109 'select' 'in_local_V_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_81 = select i1 %icmp_ln24_7, i32 %in_local_V_63_load_1, i32 %in_local_V_80" [firmware/myproject_axi.cpp:24]   --->   Operation 110 'select' 'in_local_V_81' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_82 = select i1 %icmp_ln24_8, i32 %in_local_V_63_load_1, i32 %in_local_V_81" [firmware/myproject_axi.cpp:24]   --->   Operation 111 'select' 'in_local_V_82' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_84)   --->   "%in_local_V_83 = select i1 %icmp_ln24_1, i32 %in_local_V, i32 %in_local_V_19_load_1" [firmware/myproject_axi.cpp:24]   --->   Operation 112 'select' 'in_local_V_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_84 = select i1 %icmp_ln24_2, i32 %in_local_V_19_load_1, i32 %in_local_V_83" [firmware/myproject_axi.cpp:24]   --->   Operation 113 'select' 'in_local_V_84' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_86)   --->   "%in_local_V_85 = select i1 %icmp_ln24_3, i32 %in_local_V_19_load_1, i32 %in_local_V_84" [firmware/myproject_axi.cpp:24]   --->   Operation 114 'select' 'in_local_V_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_86 = select i1 %icmp_ln24_4, i32 %in_local_V_19_load_1, i32 %in_local_V_85" [firmware/myproject_axi.cpp:24]   --->   Operation 115 'select' 'in_local_V_86' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_88)   --->   "%in_local_V_87 = select i1 %icmp_ln24_5, i32 %in_local_V_19_load_1, i32 %in_local_V_86" [firmware/myproject_axi.cpp:24]   --->   Operation 116 'select' 'in_local_V_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_88 = select i1 %icmp_ln24_6, i32 %in_local_V_19_load_1, i32 %in_local_V_87" [firmware/myproject_axi.cpp:24]   --->   Operation 117 'select' 'in_local_V_88' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_90)   --->   "%in_local_V_89 = select i1 %icmp_ln24_7, i32 %in_local_V_19_load_1, i32 %in_local_V_88" [firmware/myproject_axi.cpp:24]   --->   Operation 118 'select' 'in_local_V_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_90 = select i1 %icmp_ln24_8, i32 %in_local_V_19_load_1, i32 %in_local_V_89" [firmware/myproject_axi.cpp:24]   --->   Operation 119 'select' 'in_local_V_90' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_92)   --->   "%in_local_V_91 = select i1 %icmp_ln24_2, i32 %in_local_V, i32 %in_local_V_28_load_1" [firmware/myproject_axi.cpp:24]   --->   Operation 120 'select' 'in_local_V_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_92 = select i1 %icmp_ln24_3, i32 %in_local_V_28_load_1, i32 %in_local_V_91" [firmware/myproject_axi.cpp:24]   --->   Operation 121 'select' 'in_local_V_92' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_94)   --->   "%in_local_V_93 = select i1 %icmp_ln24_4, i32 %in_local_V_28_load_1, i32 %in_local_V_92" [firmware/myproject_axi.cpp:24]   --->   Operation 122 'select' 'in_local_V_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_94 = select i1 %icmp_ln24_5, i32 %in_local_V_28_load_1, i32 %in_local_V_93" [firmware/myproject_axi.cpp:24]   --->   Operation 123 'select' 'in_local_V_94' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_96)   --->   "%in_local_V_95 = select i1 %icmp_ln24_6, i32 %in_local_V_28_load_1, i32 %in_local_V_94" [firmware/myproject_axi.cpp:24]   --->   Operation 124 'select' 'in_local_V_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_96 = select i1 %icmp_ln24_7, i32 %in_local_V_28_load_1, i32 %in_local_V_95" [firmware/myproject_axi.cpp:24]   --->   Operation 125 'select' 'in_local_V_96' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_97 = select i1 %icmp_ln24_8, i32 %in_local_V_28_load_1, i32 %in_local_V_96" [firmware/myproject_axi.cpp:24]   --->   Operation 126 'select' 'in_local_V_97' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_99)   --->   "%in_local_V_98 = select i1 %icmp_ln24_3, i32 %in_local_V, i32 %in_local_V_36_load_1" [firmware/myproject_axi.cpp:24]   --->   Operation 127 'select' 'in_local_V_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_99 = select i1 %icmp_ln24_4, i32 %in_local_V_36_load_1, i32 %in_local_V_98" [firmware/myproject_axi.cpp:24]   --->   Operation 128 'select' 'in_local_V_99' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_101)   --->   "%in_local_V_100 = select i1 %icmp_ln24_5, i32 %in_local_V_36_load_1, i32 %in_local_V_99" [firmware/myproject_axi.cpp:24]   --->   Operation 129 'select' 'in_local_V_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_101 = select i1 %icmp_ln24_6, i32 %in_local_V_36_load_1, i32 %in_local_V_100" [firmware/myproject_axi.cpp:24]   --->   Operation 130 'select' 'in_local_V_101' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_103)   --->   "%in_local_V_102 = select i1 %icmp_ln24_7, i32 %in_local_V_36_load_1, i32 %in_local_V_101" [firmware/myproject_axi.cpp:24]   --->   Operation 131 'select' 'in_local_V_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_103 = select i1 %icmp_ln24_8, i32 %in_local_V_36_load_1, i32 %in_local_V_102" [firmware/myproject_axi.cpp:24]   --->   Operation 132 'select' 'in_local_V_103' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_105)   --->   "%in_local_V_104 = select i1 %icmp_ln24_4, i32 %in_local_V, i32 %in_local_V_43_load_1" [firmware/myproject_axi.cpp:24]   --->   Operation 133 'select' 'in_local_V_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_105 = select i1 %icmp_ln24_5, i32 %in_local_V_43_load_1, i32 %in_local_V_104" [firmware/myproject_axi.cpp:24]   --->   Operation 134 'select' 'in_local_V_105' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_107)   --->   "%in_local_V_106 = select i1 %icmp_ln24_6, i32 %in_local_V_43_load_1, i32 %in_local_V_105" [firmware/myproject_axi.cpp:24]   --->   Operation 135 'select' 'in_local_V_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_107 = select i1 %icmp_ln24_7, i32 %in_local_V_43_load_1, i32 %in_local_V_106" [firmware/myproject_axi.cpp:24]   --->   Operation 136 'select' 'in_local_V_107' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_108 = select i1 %icmp_ln24_8, i32 %in_local_V_43_load_1, i32 %in_local_V_107" [firmware/myproject_axi.cpp:24]   --->   Operation 137 'select' 'in_local_V_108' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_110)   --->   "%in_local_V_109 = select i1 %icmp_ln24_5, i32 %in_local_V, i32 %in_local_V_49_load_1" [firmware/myproject_axi.cpp:24]   --->   Operation 138 'select' 'in_local_V_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_110 = select i1 %icmp_ln24_6, i32 %in_local_V_49_load_1, i32 %in_local_V_109" [firmware/myproject_axi.cpp:24]   --->   Operation 139 'select' 'in_local_V_110' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_112)   --->   "%in_local_V_111 = select i1 %icmp_ln24_7, i32 %in_local_V_49_load_1, i32 %in_local_V_110" [firmware/myproject_axi.cpp:24]   --->   Operation 140 'select' 'in_local_V_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_112 = select i1 %icmp_ln24_8, i32 %in_local_V_49_load_1, i32 %in_local_V_111" [firmware/myproject_axi.cpp:24]   --->   Operation 141 'select' 'in_local_V_112' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_114)   --->   "%in_local_V_113 = select i1 %icmp_ln24_6, i32 %in_local_V, i32 %in_local_V_54_load_1" [firmware/myproject_axi.cpp:24]   --->   Operation 142 'select' 'in_local_V_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_114 = select i1 %icmp_ln24_7, i32 %in_local_V_54_load_1, i32 %in_local_V_113" [firmware/myproject_axi.cpp:24]   --->   Operation 143 'select' 'in_local_V_114' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_115 = select i1 %icmp_ln24_8, i32 %in_local_V_54_load_1, i32 %in_local_V_114" [firmware/myproject_axi.cpp:24]   --->   Operation 144 'select' 'in_local_V_115' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_117)   --->   "%in_local_V_116 = select i1 %icmp_ln24_7, i32 %in_local_V, i32 %in_local_V_58_load_1" [firmware/myproject_axi.cpp:24]   --->   Operation 145 'select' 'in_local_V_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_117 = select i1 %icmp_ln24_8, i32 %in_local_V_58_load_1, i32 %in_local_V_116" [firmware/myproject_axi.cpp:24]   --->   Operation 146 'select' 'in_local_V_117' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.52ns)   --->   "%in_local_V_118 = select i1 %icmp_ln24_8, i32 %in_local_V, i32 %in_local_V_61_load_1" [firmware/myproject_axi.cpp:24]   --->   Operation 147 'select' 'in_local_V_118' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %in_local_V_73, i32 %in_local_V_64" [firmware/myproject_axi.cpp:24]   --->   Operation 148 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %in_local_V_82, i32 %in_local_V_63" [firmware/myproject_axi.cpp:24]   --->   Operation 149 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %in_local_V_90, i32 %in_local_V_19" [firmware/myproject_axi.cpp:24]   --->   Operation 150 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %in_local_V_97, i32 %in_local_V_28" [firmware/myproject_axi.cpp:24]   --->   Operation 151 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %in_local_V_103, i32 %in_local_V_36" [firmware/myproject_axi.cpp:24]   --->   Operation 152 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %in_local_V_108, i32 %in_local_V_43" [firmware/myproject_axi.cpp:24]   --->   Operation 153 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %in_local_V_112, i32 %in_local_V_49" [firmware/myproject_axi.cpp:24]   --->   Operation 154 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %in_local_V_115, i32 %in_local_V_54" [firmware/myproject_axi.cpp:24]   --->   Operation 155 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %in_local_V_117, i32 %in_local_V_58" [firmware/myproject_axi.cpp:24]   --->   Operation 156 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %in_local_V_118, i32 %in_local_V_61" [firmware/myproject_axi.cpp:24]   --->   Operation 157 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 158 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 1.89ns.

 <State 1>: 2.79ns
The critical path consists of the following:
	axis read operation ('empty_18') on port 'in_r_V_data_V' [53]  (0 ns)
	'fpext' operation ('d') [57]  (2.79 ns)

 <State 2>: 4.71ns
The critical path consists of the following:
	'fpext' operation ('d') [57]  (2.79 ns)
	'sub' operation ('F2') [69]  (0.962 ns)
	'add' operation ('add_ln590') [71]  (0.962 ns)

 <State 3>: 4.88ns
The critical path consists of the following:
	'sub' operation ('man.V') [66]  (1.32 ns)
	'select' operation ('man.V') [67]  (0.411 ns)
	'select' operation ('select_ln591') [90]  (1.45 ns)
	'select' operation ('select_ln590') [94]  (1.7 ns)

 <State 4>: 3.51ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln24', firmware/myproject_axi.cpp:24) [96]  (0.884 ns)
	'select' operation ('in_local.V', firmware/myproject_axi.cpp:24) [97]  (0 ns)
	'select' operation ('in_local.V', firmware/myproject_axi.cpp:24) [99]  (0.525 ns)
	'select' operation ('in_local.V', firmware/myproject_axi.cpp:24) [101]  (0 ns)
	'select' operation ('in_local.V', firmware/myproject_axi.cpp:24) [103]  (0.525 ns)
	'select' operation ('in_local.V', firmware/myproject_axi.cpp:24) [105]  (0 ns)
	'select' operation ('in_local.V', firmware/myproject_axi.cpp:24) [107]  (0.525 ns)
	'select' operation ('in_local.V', firmware/myproject_axi.cpp:24) [109]  (0 ns)
	'select' operation ('in_local.V', firmware/myproject_axi.cpp:24) [111]  (0.525 ns)
	'select' operation ('in_local.V', firmware/myproject_axi.cpp:24) [113]  (0.525 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
