Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\shun\Desktop\CurrentProjects\CANDY\CANDY_AVB\fpga\candy_avb_test_qsys.qsys --block-symbol-file --output-directory=C:\Users\shun\Desktop\CurrentProjects\CANDY\CANDY_AVB\fpga\candy_avb_test_qsys --family="MAX 10" --part=10M16SAU169C8G
Progress: Loading fpga/candy_avb_test_qsys.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding jtaguart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtaguart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_0
Progress: Adding onchip_flash_0 [altera_onchip_flash 18.1]
Progress: Parameterizing module onchip_flash_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_2
Progress: Adding pio_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_3
Progress: Adding pio_4 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_4
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Adding timer_2 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_2
Progress: Adding tse_0_dma_rx [altera_msgdma 18.1]
Progress: Parameterizing module tse_0_dma_rx
Progress: Adding tse_0_dma_tx [altera_msgdma 18.1]
Progress: Parameterizing module tse_0_dma_tx
Progress: Adding tse_0_tse [altera_eth_tse 18.1]
Progress: Parameterizing module tse_0_tse
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: candy_avb_test_qsys.jtaguart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: candy_avb_test_qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: candy_avb_test_qsys.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: candy_avb_test_qsys.pio_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: candy_avb_test_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: candy_avb_test_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: candy_avb_test_qsys.tse_0_dma_rx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary.
Info: candy_avb_test_qsys.tse_0_dma_rx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block)
Info: candy_avb_test_qsys.tse_0_dma_tx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary.
Info: candy_avb_test_qsys.tse_0_dma_tx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block)
Info: candy_avb_test_qsys.tse_0_tse.receive/tse_0_dma_rx.st_sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\shun\Desktop\CurrentProjects\CANDY\CANDY_AVB\fpga\candy_avb_test_qsys.qsys --synthesis=VERILOG --output-directory=C:\Users\shun\Desktop\CurrentProjects\CANDY\CANDY_AVB\fpga\candy_avb_test_qsys\synthesis --family="MAX 10" --part=10M16SAU169C8G
Progress: Loading fpga/candy_avb_test_qsys.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding jtaguart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtaguart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_0
Progress: Adding onchip_flash_0 [altera_onchip_flash 18.1]
Progress: Parameterizing module onchip_flash_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_2
Progress: Adding pio_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_3
Progress: Adding pio_4 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_4
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Adding timer_2 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_2
Progress: Adding tse_0_dma_rx [altera_msgdma 18.1]
Progress: Parameterizing module tse_0_dma_rx
Progress: Adding tse_0_dma_tx [altera_msgdma 18.1]
Progress: Parameterizing module tse_0_dma_tx
Progress: Adding tse_0_tse [altera_eth_tse 18.1]
Progress: Parameterizing module tse_0_tse
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: candy_avb_test_qsys.jtaguart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: candy_avb_test_qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: candy_avb_test_qsys.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: candy_avb_test_qsys.pio_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: candy_avb_test_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: candy_avb_test_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: candy_avb_test_qsys.tse_0_dma_rx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary.
Info: candy_avb_test_qsys.tse_0_dma_rx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block)
Info: candy_avb_test_qsys.tse_0_dma_tx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary.
Info: candy_avb_test_qsys.tse_0_dma_tx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block)
Info: candy_avb_test_qsys.tse_0_tse.receive/tse_0_dma_rx.st_sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: candy_avb_test_qsys: Generating candy_avb_test_qsys "candy_avb_test_qsys" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_018.sink1
Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_018.sink2
Info: Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux_018.sink3
Info: Inserting clock-crossing logic between cmd_demux_004.src0 and cmd_mux_018.sink4
Info: Inserting clock-crossing logic between cmd_demux_006.src0 and cmd_mux_016.sink2
Info: Inserting clock-crossing logic between cmd_demux_007.src0 and cmd_mux_016.sink3
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: Inserting clock-crossing logic between rsp_demux_016.src2 and rsp_mux_006.sink0
Info: Inserting clock-crossing logic between rsp_demux_016.src3 and rsp_mux_007.sink0
Info: Inserting clock-crossing logic between rsp_demux_018.src1 and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_018.src2 and rsp_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_demux_018.src3 and rsp_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_018.src4 and rsp_mux_004.sink0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: altpll_0: "candy_avb_test_qsys" instantiated altpll "altpll_0"
Info: descriptor_memory: Starting RTL generation for module 'candy_avb_test_qsys_descriptor_memory'
Info: descriptor_memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=candy_avb_test_qsys_descriptor_memory --dir=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0175_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0175_descriptor_memory_gen//candy_avb_test_qsys_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]
Info: descriptor_memory: Done RTL generation for module 'candy_avb_test_qsys_descriptor_memory'
Info: descriptor_memory: "candy_avb_test_qsys" instantiated altera_avalon_onchip_memory2 "descriptor_memory"
Info: jtaguart_0: Starting RTL generation for module 'candy_avb_test_qsys_jtaguart_0'
Info: jtaguart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=candy_avb_test_qsys_jtaguart_0 --dir=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0176_jtaguart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0176_jtaguart_0_gen//candy_avb_test_qsys_jtaguart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtaguart_0: Done RTL generation for module 'candy_avb_test_qsys_jtaguart_0'
Info: jtaguart_0: "candy_avb_test_qsys" instantiated altera_avalon_jtag_uart "jtaguart_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'candy_avb_test_qsys_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=candy_avb_test_qsys_new_sdram_controller_0 --dir=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0177_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0177_new_sdram_controller_0_gen//candy_avb_test_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'candy_avb_test_qsys_new_sdram_controller_0'
Info: new_sdram_controller_0: "candy_avb_test_qsys" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_0: "candy_avb_test_qsys" instantiated altera_nios2_gen2 "nios2_0"
Info: onchip_flash_0: Generating top-level entity altera_onchip_flash
Info: onchip_flash_0: "candy_avb_test_qsys" instantiated altera_onchip_flash "onchip_flash_0"
Info: pio_0: Starting RTL generation for module 'candy_avb_test_qsys_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=candy_avb_test_qsys_pio_0 --dir=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0179_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0179_pio_0_gen//candy_avb_test_qsys_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'candy_avb_test_qsys_pio_0'
Info: pio_0: "candy_avb_test_qsys" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'candy_avb_test_qsys_pio_1'
Info: pio_1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=candy_avb_test_qsys_pio_1 --dir=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0180_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0180_pio_1_gen//candy_avb_test_qsys_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'candy_avb_test_qsys_pio_1'
Info: pio_1: "candy_avb_test_qsys" instantiated altera_avalon_pio "pio_1"
Info: pio_2: Starting RTL generation for module 'candy_avb_test_qsys_pio_2'
Info: pio_2:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=candy_avb_test_qsys_pio_2 --dir=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0181_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0181_pio_2_gen//candy_avb_test_qsys_pio_2_component_configuration.pl  --do_build_sim=0  ]
Info: pio_2: Done RTL generation for module 'candy_avb_test_qsys_pio_2'
Info: pio_2: "candy_avb_test_qsys" instantiated altera_avalon_pio "pio_2"
Info: pio_3: Starting RTL generation for module 'candy_avb_test_qsys_pio_3'
Info: pio_3:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=candy_avb_test_qsys_pio_3 --dir=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0182_pio_3_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0182_pio_3_gen//candy_avb_test_qsys_pio_3_component_configuration.pl  --do_build_sim=0  ]
Info: pio_3: Done RTL generation for module 'candy_avb_test_qsys_pio_3'
Info: pio_3: "candy_avb_test_qsys" instantiated altera_avalon_pio "pio_3"
Info: pio_4: Starting RTL generation for module 'candy_avb_test_qsys_pio_4'
Info: pio_4:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=candy_avb_test_qsys_pio_4 --dir=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0183_pio_4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0183_pio_4_gen//candy_avb_test_qsys_pio_4_component_configuration.pl  --do_build_sim=0  ]
Info: pio_4: Done RTL generation for module 'candy_avb_test_qsys_pio_4'
Info: pio_4: "candy_avb_test_qsys" instantiated altera_avalon_pio "pio_4"
Info: sysid_qsys_0: "candy_avb_test_qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'candy_avb_test_qsys_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=candy_avb_test_qsys_timer_0 --dir=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0185_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0185_timer_0_gen//candy_avb_test_qsys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'candy_avb_test_qsys_timer_0'
Info: timer_0: "candy_avb_test_qsys" instantiated altera_avalon_timer "timer_0"
Info: tse_0_dma_rx: "candy_avb_test_qsys" instantiated altera_msgdma "tse_0_dma_rx"
Info: tse_0_dma_tx: "candy_avb_test_qsys" instantiated altera_msgdma "tse_0_dma_tx"
Info: tse_0_tse: "candy_avb_test_qsys" instantiated altera_eth_tse "tse_0_tse"
Info: uart_0: Starting RTL generation for module 'candy_avb_test_qsys_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=candy_avb_test_qsys_uart_0 --dir=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0186_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0186_uart_0_gen//candy_avb_test_qsys_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'candy_avb_test_qsys_uart_0'
Info: uart_0: "candy_avb_test_qsys" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "candy_avb_test_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "candy_avb_test_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "candy_avb_test_qsys" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: avalon_st_adapter: "candy_avb_test_qsys" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "candy_avb_test_qsys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'candy_avb_test_qsys_nios2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=candy_avb_test_qsys_nios2_0_cpu --dir=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0190_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/shun/AppData/Local/Temp/alt7913_4344954692150164944.dir/0190_cpu_gen//candy_avb_test_qsys_nios2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.01.17 23:42:34 (*) Starting Nios II generation
Info: cpu: # 2019.01.17 23:42:34 (*)   Checking for plaintext license.
Info: cpu: # 2019.01.17 23:42:35 (*)   Plaintext license not found.
Info: cpu: # 2019.01.17 23:42:35 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.01.17 23:42:36 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2019.01.17 23:42:36 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.01.17 23:42:36 (*)   Creating all objects for CPU
Info: cpu: # 2019.01.17 23:42:36 (*)     Testbench
Info: cpu: # 2019.01.17 23:42:36 (*)     Instruction decoding
Info: cpu: # 2019.01.17 23:42:36 (*)       Instruction fields
Info: cpu: # 2019.01.17 23:42:37 (*)       Instruction decodes
Info: cpu: # 2019.01.17 23:42:38 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.01.17 23:42:38 (*)       Instruction controls
Info: cpu: # 2019.01.17 23:42:38 (*)     Pipeline frontend
Info: cpu: # 2019.01.17 23:42:38 (*)     Pipeline backend
Info: cpu: # 2019.01.17 23:42:44 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.01.17 23:42:48 (*)   Creating encrypted RTL
Info: cpu: # 2019.01.17 23:42:49 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'candy_avb_test_qsys_nios2_0_cpu'
Info: cpu: "nios2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: dispatcher_internal: "tse_0_dma_rx" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: prefetcher_internal: "tse_0_dma_rx" instantiated altera_msgdma_prefetcher "prefetcher_internal"
Info: write_mstr_internal: "tse_0_dma_rx" instantiated dma_write_master "write_mstr_internal"
Info: read_mstr_internal: "tse_0_dma_tx" instantiated dma_read_master "read_mstr_internal"
Info: i_tse_mac: "tse_0_tse" instantiated altera_eth_tse_mac "i_tse_mac"
Info: nios2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_0_data_master_translator"
Info: jtaguart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtaguart_0_avalon_jtag_slave_translator"
Info: nios2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_0_data_master_agent"
Info: jtaguart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtaguart_0_avalon_jtag_slave_agent"
Info: jtaguart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtaguart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: router_024: "mm_interconnect_0" instantiated altera_merlin_router "router_024"
Info: router_026: "mm_interconnect_0" instantiated altera_merlin_router "router_026"
Info: nios2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_0_data_master_limiter"
Info: Reusing file C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: new_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info: Reusing file C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_005"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_016: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_016"
Info: Reusing file C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_018: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_018"
Info: Reusing file C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_demux_008: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_008"
Info: rsp_demux_016: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_016"
Info: rsp_demux_018: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_018"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_005"
Info: Reusing file C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: new_sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "new_sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_016: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_016"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_016" instantiated error_adapter "error_adapter_0"
Info: candy_avb_test_qsys: Done "candy_avb_test_qsys" with 66 modules, 232 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
