
*** Running vivado
    with args -log KC705_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source KC705_top.tcl


****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Wed Dec 18 17:35:36 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source KC705_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1412.672 ; gain = 0.023 ; free physical = 10147 ; free virtual = 15743
source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-synthesis.tcl
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-06D0215-dirty...
INFO: [Hog:Msg-0] Opening project KC705_testing...
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [Hog:Msg-0] Checking KC705_testing list files...
INFO: [Hog:Msg-0] Retrieved Vivado project files...
INFO: [Hog:Msg-0] Design List Files matches project. Nothing to do.
INFO: [Hog:Msg-0] Simulation List Files matches project. Nothing to do.
INFO: [Hog:Msg-0] Constraint List Files matches project. Nothing to do.
INFO: [Hog:Msg-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/hog.conf matches project. Nothing to do
INFO: [Hog:Msg-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/sim.conf matches project. Nothing to do
INFO: [Hog:Msg-0] Design List files and hog.conf match project. All ok!
INFO: [Hog:Msg-0] Simulation list files match project. All ok!
INFO: [Hog:Msg-0] Simulation config files match project. All ok!
INFO: [Hog:Msg-0] All done.
INFO: [Hog:Msg-0] Evaluating non committed changes...
WARNING: [Hog:Msg-0] Found non committed changes:...
 .../KC705_testing.cache/wt/project.wpc             |     4 +-
 .../KC705_testing.cache/wt/webtalk_pa.xml          |     4 +-
 .../impl_1/.init_design.begin.rst                  |     5 -
 .../KC705_testing.runs/impl_1/.init_design.end.rst |     0
 .../impl_1/.opt_design.begin.rst                   |     5 -
 .../KC705_testing.runs/impl_1/.opt_design.end.rst  |     0
 .../impl_1/.phys_opt_design.begin.rst              |     5 -
 .../impl_1/.phys_opt_design.end.rst                |     0
 .../impl_1/.place_design.begin.rst                 |     5 -
 .../impl_1/.place_design.end.rst                   |     0
 .../impl_1/.route_design.begin.rst                 |     5 -
 .../impl_1/.route_design.end.rst                   |     0
 .../KC705_testing.runs/impl_1/.stop.rst            |     0
 .../KC705_testing.runs/impl_1/.vivado.begin.rst    |    15 -
 .../KC705_testing.runs/impl_1/.vivado.end.rst      |     0
 .../impl_1/.write_bitstream.end.rst                |     0
 .../KC705_testing.runs/impl_1/ISEWrap.js           |   270 -
 .../KC705_testing.runs/impl_1/ISEWrap.sh           |    85 -
 .../KC705_testing.runs/impl_1/KC705_top.bit        |   Bin 11443718 -> 0 bytes
 .../KC705_testing.runs/impl_1/KC705_top.ltx        |  1405 --
 .../KC705_testing.runs/impl_1/KC705_top.tcl        |   174 -
 .../KC705_testing.runs/impl_1/KC705_top.vdi        |   115 -
 .../impl_1/KC705_top_236962.backup.vdi             |  1106 --
 .../impl_1/KC705_top_bus_skew_routed.pb            |     2 -
 .../impl_1/KC705_top_bus_skew_routed.rpt           |   429 -
 .../impl_1/KC705_top_bus_skew_routed.rpx           |   Bin 106871 -> 0 bytes
 .../impl_1/KC705_top_clock_utilization_routed.rpt  |   285 -
 .../impl_1/KC705_top_control_sets_placed.rpt       |   368 -
 .../impl_1/KC705_top_drc_opted.pb                  |   Bin 37 -> 0 bytes
 .../impl_1/KC705_top_drc_opted.rpt                 |    49 -
 .../impl_1/KC705_top_drc_opted.rpx                 |   Bin 1630 -> 0 bytes
 .../impl_1/KC705_top_drc_routed.pb                 |   Bin 75 -> 0 bytes
 .../impl_1/KC705_top_drc_routed.rpt                |    86 -
 .../impl_1/KC705_top_drc_routed.rpx                |   Bin 10681 -> 0 bytes
 .../impl_1/KC705_top_io_placed.rpt                 |   942 --
 .../impl_1/KC705_top_methodology_drc_routed.pb     |   Bin 53 -> 0 bytes
 .../impl_1/KC705_top_methodology_drc_routed.rpt    |   824 --
 .../impl_1/KC705_top_methodology_drc_routed.rpx    |   Bin 208201 -> 0 bytes
 .../KC705_testing.runs/impl_1/KC705_top_opt.dcp    |   Bin 2380217 -> 0 bytes
 .../impl_1/KC705_top_physopt.dcp                   |   Bin 3163908 -> 0 bytes
 .../KC705_testing.runs/impl_1/KC705_top_placed.dcp |   Bin 3174269 -> 0 bytes
 .../impl_1/KC705_top_power_routed.rpt              |   184 -
 .../impl_1/KC705_top_power_routed.rpx              |   Bin 5235253 -> 0 bytes
 .../impl_1/KC705_top_power_summary_routed.pb       |   Bin 855 -> 0 bytes
 .../impl_1/KC705_top_route_status.pb               |   Bin 44 -> 0 bytes
 .../impl_1/KC705_top_route_status.rpt              |    12 -
 .../KC705_testing.runs/impl_1/KC705_top_routed.dcp |   Bin 3722078 -> 0 bytes
 .../impl_1/KC705_top_timing_summary_routed.pb      |   Bin 110 -> 0 bytes
 .../impl_1/KC705_top_timing_summary_routed.rpt     | 14125 -------------------
 .../impl_1/KC705_top_timing_summary_routed.rpx     |   Bin 1298933 -> 0 bytes
 .../impl_1/KC705_top_timing_summary_routed_1.pb    |   Bin 110 -> 0 bytes
 .../impl_1/KC705_top_timing_summary_routed_1.rpt   | 14125 -------------------
 .../impl_1/KC705_top_timing_summary_routed_1.rpx   |   Bin 1298945 -> 0 bytes
 .../impl_1/KC705_top_utilization_placed.pb         |   Bin 291 -> 0 bytes
 .../impl_1/KC705_top_utilization_placed.rpt        |   249 -
 .../KC705_testing.runs/impl_1/clockInfo.txt        |    10 -
 .../KC705_testing.runs/impl_1/debug_nets.ltx       |  1405 --
 .../KC705_testing.runs/impl_1/gen_run.xml          |   188 -
 .../KC705_testing.runs/impl_1/htr.txt              |    10 -
 .../KC705_testing.runs/impl_1/init_design.pb       |   Bin 9702 -> 0 bytes
 .../KC705_testing.runs/impl_1/opt_design.pb        |   Bin 19440 -> 0 bytes
 .../KC705_testing.runs/impl_1/phys_opt_design.pb   |   Bin 22279 -> 0 bytes
 .../KC705_testing.runs/impl_1/place_design.pb      |   Bin 25188 -> 0 bytes
 .../KC705_testing.runs/impl_1/project.wdf          |    39 -
 .../KC705_testing.runs/impl_1/route_design.pb      |   Bin 30787 -> 0 bytes
 .../impl_1/route_report_utilization_0.pb           |   Bin 291 -> 0 bytes
 .../impl_1/route_report_utilization_0.rpt          |   249 -
 .../KC705_testing.runs/impl_1/rundef.js            |    45 -
 .../KC705_testing.runs/impl_1/runme.bat            |    11 -
 .../KC705_testing.runs/impl_1/runme.log            |  1298 --
 .../KC705_testing.runs/impl_1/runme.sh             |    44 -
 .../impl_1/tight_setup_hold_pins.txt               |   108 -
 .../KC705_testing.runs/impl_1/vivado.jou           |    24 -
 .../KC705_testing.runs/impl_1/vivado.pb            |   Bin 112 -> 0 bytes
 .../impl_1/vivado_236962.backup.jou                |    24 -
 .../impl_1/vivado_292187.backup.jou                |    24 -
 .../KC705_testing.runs/impl_1/write_bitstream.pb   |   Bin 16561 -> 0 bytes
 .../synth_1/.Xil/KC705_top_propImpl.xdc            |    17 -
 .../KC705_testing.runs/synth_1/.vivado.begin.rst   |     2 +-
 .../KC705_testing.runs/synth_1/.vivado.end.rst     |     0
 .../KC705_testing.runs/synth_1/KC705_top.dcp       |   Bin 21959 -> 0 bytes
 .../KC705_testing.runs/synth_1/KC705_top.tcl       |     1 +
 .../KC705_testing.runs/synth_1/KC705_top.vds       |   425 +-
 .../synth_1/KC705_top_utilization_synth.pb         |   Bin 291 -> 0 bytes
 .../synth_1/KC705_top_utilization_synth.rpt        |   187 -
 .../synth_1/__synthesis_is_complete__              |     0
 .../KC705_testing.runs/synth_1/gen_run.xml         |    21 +-
 .../synth_1/incr_synth_reason.pb                   |     1 -
 .../KC705_testing.runs/synth_1/runme.log           |   421 +-
 .../KC705_testing.runs/synth_1/vivado.jou          |     6 +-
 .../KC705_testing.runs/synth_1/vivado.pb           |   Bin 48914 -> 2295 bytes
 .../utils_1/imports/synth_1/KC705_top.dcp          |   Bin 21977 -> 21959 bytes
 Projects/KC705_testing/KC705_testing.xpr           |    87 +-
 93 files changed, 78 insertions(+), 39452 deletions(-)
CRITICAL WARNING: [Hog:Msg-0] Repository is not clean, will use current SHA (06d0215) and create a dirty bitfile...
INFO: [Hog:Msg-0] Git describe for 0000000 is: v0.0.2-06D0215-dirty
INFO: [Hog:Msg-0] Disabling multithreading to assure deterministic bitfile
INFO: [Hog:WriteGenerics-0] Passing parameters/generics to project's top module...
INFO: [Hog:WriteGenerics-0] Setting parameters/generics...
INFO: [Hog:Msg-0] Opening version file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/versions.txt...
 ------------------------- PRE SYNTHESIS -------------------------
 18/12/2024 at 17:35:50
 Firmware date and time: 18122024, 00173132
 Global SHA: 06d0215, VER: 0.0.0
 Constraints SHA: 2993113, VER: 0.0.2
 Top SHA: 06d0215, VER: 0.0.2
 Hog SHA: 219f277, VER: 8.15.4
 --- Libraries ---
 xil_defaultlib SHA: 06d0215, VER: 0.0.2
 ips SHA: 2993113, VER: 0.0.2
 -----------------------------------------------------------------
INFO: [Hog:CheckYmlRef-0] .gitlab-ci.yml not found in /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705. Skipping this step
INFO: [Hog:Msg-0] All done.
Command: read_checkpoint -auto_incremental -incremental /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top KC705_top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 303139
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2282.008 ; gain = 405.680 ; free physical = 8718 ; free virtual = 14322
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'KC705_top' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:45]
	Parameter GLOBAL_DATE bound to: 32'b00011000000100100010000000100100 
	Parameter GLOBAL_TIME bound to: 32'b00000000000101110011000100110010 
	Parameter GLOBAL_VER bound to: 32'b00000000000000000000000000000000 
	Parameter GLOBAL_SHA bound to: 32'b00000000011011010000001000010101 
	Parameter TOP_VER bound to: 32'b00000000000000000000000000000010 
	Parameter TOP_SHA bound to: 32'b00000000011011010000001000010101 
	Parameter CON_VER bound to: 32'b00000000000000000000000000000010 
	Parameter CON_SHA bound to: 32'b00000010100110010011000100010011 
	Parameter HOG_VER bound to: 32'b00001000000011110000000000000100 
	Parameter HOG_SHA bound to: 32'b00000010000110011111001001110111 
	Parameter IPS_VER bound to: 32'b00000000000000000000000000000010 
	Parameter IPS_SHA bound to: 32'b00000010100110010011000100010011 
	Parameter XIL_DEFAULTLIB_VER bound to: 32'b00000000000000000000000000000010 
	Parameter XIL_DEFAULTLIB_SHA bound to: 32'b00000000011011010000001000010101 
INFO: [Synth 8-113] binding component instance 'IBUFDS_sys_clk' to cell 'IBUFDS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:286]
INFO: [Synth 8-3491] module 'trans_wiz' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-302990-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:6' bound to instance 'trans_wiz_TxRx' of component 'trans_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:300]
INFO: [Synth 8-638] synthesizing module 'trans_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-302990-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:68]
INFO: [Synth 8-3491] module 'vio_DRP' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-302990-fmasmitsxps15/realtime/vio_DRP_stub.vhdl:6' bound to instance 'vio_DRP_settings' of component 'vio_DRP' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:383]
INFO: [Synth 8-638] synthesizing module 'vio_DRP' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-302990-fmasmitsxps15/realtime/vio_DRP_stub.vhdl:19]
INFO: [Synth 8-3491] module 'vio_QPLL' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-302990-fmasmitsxps15/realtime/vio_QPLL_stub.vhdl:6' bound to instance 'vio_qppl_lck_pd' of component 'vio_QPLL' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:394]
INFO: [Synth 8-638] synthesizing module 'vio_QPLL' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-302990-fmasmitsxps15/realtime/vio_QPLL_stub.vhdl:16]
INFO: [Synth 8-3491] module 'vio_TRANS' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-302990-fmasmitsxps15/realtime/vio_TRANS_stub.vhdl:6' bound to instance 'vio_TRANS_settings' of component 'vio_TRANS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:402]
INFO: [Synth 8-638] synthesizing module 'vio_TRANS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-302990-fmasmitsxps15/realtime/vio_TRANS_stub.vhdl:19]
INFO: [Synth 8-3491] module 'vio_RX' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-302990-fmasmitsxps15/realtime/vio_RX_stub.vhdl:6' bound to instance 'vio_rx_settings' of component 'vio_RX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:413]
INFO: [Synth 8-638] synthesizing module 'vio_RX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-302990-fmasmitsxps15/realtime/vio_RX_stub.vhdl:26]
INFO: [Synth 8-3491] module 'vio_TX' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-302990-fmasmitsxps15/realtime/vio_TX_stub.vhdl:6' bound to instance 'vio_tx_settings' of component 'vio_TX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:431]
INFO: [Synth 8-638] synthesizing module 'vio_TX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-302990-fmasmitsxps15/realtime/vio_TX_stub.vhdl:20]
INFO: [Synth 8-3491] module 'vio_misc' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-302990-fmasmitsxps15/realtime/vio_misc_stub.vhdl:6' bound to instance 'vio_misc_settings' of component 'vio_misc' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:443]
INFO: [Synth 8-638] synthesizing module 'vio_misc' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-302990-fmasmitsxps15/realtime/vio_misc_stub.vhdl:17]
INFO: [Synth 8-3491] module 'ila_data_in' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-302990-fmasmitsxps15/realtime/ila_data_in_stub.vhdl:6' bound to instance 'ila_data_inout' of component 'ila_data_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:452]
INFO: [Synth 8-638] synthesizing module 'ila_data_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-302990-fmasmitsxps15/realtime/ila_data_in_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'KC705_top' (0#1) [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2371.977 ; gain = 495.648 ; free physical = 10728 ; free virtual = 16336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2383.852 ; gain = 507.523 ; free physical = 10720 ; free virtual = 16328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2383.852 ; gain = 507.523 ; free physical = 10720 ; free virtual = 16328
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.789 ; gain = 0.000 ; free physical = 10715 ; free virtual = 16324
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz/trans_wiz_in_context.xdc] for cell 'trans_wiz_TxRx'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz/trans_wiz_in_context.xdc] for cell 'trans_wiz_TxRx'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP/vio_DRP_in_context.xdc] for cell 'vio_DRP_settings'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP/vio_DRP_in_context.xdc] for cell 'vio_DRP_settings'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL/vio_QPLL_in_context.xdc] for cell 'vio_qppl_lck_pd'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL/vio_QPLL_in_context.xdc] for cell 'vio_qppl_lck_pd'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS/vio_TRANS_in_context.xdc] for cell 'vio_TRANS_settings'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS/vio_TRANS_in_context.xdc] for cell 'vio_TRANS_settings'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX/vio_RX_in_context.xdc] for cell 'vio_rx_settings'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX/vio_RX_in_context.xdc] for cell 'vio_rx_settings'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc/vio_misc_in_context.xdc] for cell 'vio_misc_settings'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc/vio_misc_in_context.xdc] for cell 'vio_misc_settings'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX/vio_TX_in_context.xdc] for cell 'vio_tx_settings'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX/vio_TX_in_context.xdc] for cell 'vio_tx_settings'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in/ila_data_in_in_context.xdc] for cell 'ila_data_inout'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in/ila_data_in_in_context.xdc] for cell 'ila_data_inout'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KC705_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/KC705_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2392.758 ; gain = 0.000 ; free physical = 10705 ; free virtual = 16313
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2392.758 ; gain = 0.000 ; free physical = 10705 ; free virtual = 16313
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_data_inout' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '16.667' specified during out-of-context synthesis of instance 'trans_wiz_TxRx' at clock pin 'sysclk_in' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_DRP_settings' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_TRANS_settings' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_misc_settings' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_qppl_lck_pd' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_rx_settings' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_tx_settings' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2392.758 ; gain = 516.430 ; free physical = 10703 ; free virtual = 16312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2392.758 ; gain = 516.430 ; free physical = 10703 ; free virtual = 16312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for trans_wiz_TxRx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio_DRP_settings. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio_qppl_lck_pd. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio_TRANS_settings. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio_rx_settings. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio_misc_settings. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio_tx_settings. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila_data_inout. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2392.758 ; gain = 516.430 ; free physical = 10703 ; free virtual = 16312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2392.758 ; gain = 516.430 ; free physical = 10702 ; free virtual = 16312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2392.758 ; gain = 516.430 ; free physical = 10699 ; free virtual = 16314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2392.758 ; gain = 516.430 ; free physical = 10701 ; free virtual = 16315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2392.758 ; gain = 516.430 ; free physical = 10701 ; free virtual = 16315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2392.758 ; gain = 516.430 ; free physical = 10701 ; free virtual = 16315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2392.758 ; gain = 516.430 ; free physical = 10701 ; free virtual = 16315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2392.758 ; gain = 516.430 ; free physical = 10701 ; free virtual = 16315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2392.758 ; gain = 516.430 ; free physical = 10701 ; free virtual = 16315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2392.758 ; gain = 516.430 ; free physical = 10701 ; free virtual = 16315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2392.758 ; gain = 516.430 ; free physical = 10701 ; free virtual = 16315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2392.758 ; gain = 516.430 ; free physical = 10701 ; free virtual = 16315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |trans_wiz     |         1|
|2     |vio_DRP       |         1|
|3     |vio_QPLL      |         1|
|4     |vio_TRANS     |         1|
|5     |vio_RX        |         1|
|6     |vio_TX        |         1|
|7     |vio_misc      |         1|
|8     |ila_data_in   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |ila_data_in_bbox |     1|
|2     |trans_wiz_bbox   |     1|
|3     |vio_DRP_bbox     |     1|
|4     |vio_QPLL_bbox    |     1|
|5     |vio_RX_bbox      |     1|
|6     |vio_TRANS_bbox   |     1|
|7     |vio_TX_bbox      |     1|
|8     |vio_misc_bbox    |     1|
|9     |IBUF             |     4|
|10    |IBUFDS           |     1|
|11    |OBUF             |     2|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2392.758 ; gain = 516.430 ; free physical = 10701 ; free virtual = 16315
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2392.758 ; gain = 507.523 ; free physical = 10701 ; free virtual = 16315
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2392.766 ; gain = 516.430 ; free physical = 10701 ; free virtual = 16315
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2392.766 ; gain = 0.000 ; free physical = 10701 ; free virtual = 16315
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2392.766 ; gain = 0.000 ; free physical = 10998 ; free virtual = 16613
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 87392fd
INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 10 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2392.766 ; gain = 880.031 ; free physical = 10998 ; free virtual = 16613
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2043.298; main = 1691.646; forked = 401.127
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3414.922; main = 2392.758; forked = 1022.164
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2392.766 ; gain = 0.000 ; free physical = 10998 ; free virtual = 16613
INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_synth.rpt -pb KC705_top_utilization_synth.pb
source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-synthesis.tcl
INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to: v0.0.2-06D0215-dirty
INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-06D0215-dirty...
INFO: [Hog:Msg-0] All done.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 17:36:20 2024...
