Loading plugins phase: Elapsed time ==> 0s.562ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Marco\Desktop\Tesi_Capodieci_DelPrete - Copia\Albumin_Measurement_Pot\Albumin_Measurement_Potentiostat.cydsn\Albumin_Measurement_Potentiostat.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Marco\Desktop\Tesi_Capodieci_DelPrete - Copia\Albumin_Measurement_Pot\Albumin_Measurement_Potentiostat.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.140ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.203ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Albumin_Measurement_Potentiostat.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Marco\Desktop\Tesi_Capodieci_DelPrete - Copia\Albumin_Measurement_Pot\Albumin_Measurement_Potentiostat.cydsn\Albumin_Measurement_Potentiostat.cyprj -dcpsoc3 Albumin_Measurement_Potentiostat.v -verilog
======================================================================

======================================================================
Compiling:  Albumin_Measurement_Potentiostat.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Marco\Desktop\Tesi_Capodieci_DelPrete - Copia\Albumin_Measurement_Pot\Albumin_Measurement_Potentiostat.cydsn\Albumin_Measurement_Potentiostat.cyprj -dcpsoc3 Albumin_Measurement_Potentiostat.v -verilog
======================================================================

======================================================================
Compiling:  Albumin_Measurement_Potentiostat.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Marco\Desktop\Tesi_Capodieci_DelPrete - Copia\Albumin_Measurement_Pot\Albumin_Measurement_Potentiostat.cydsn\Albumin_Measurement_Potentiostat.cyprj -dcpsoc3 -verilog Albumin_Measurement_Potentiostat.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Apr 06 12:12:10 2022


======================================================================
Compiling:  Albumin_Measurement_Potentiostat.v
Program  :   vpp
Options  :    -yv2 -q10 Albumin_Measurement_Potentiostat.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Apr 06 12:12:10 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Albumin_Measurement_Potentiostat.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Albumin_Measurement_Potentiostat.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Marco\Desktop\Tesi_Capodieci_DelPrete - Copia\Albumin_Measurement_Pot\Albumin_Measurement_Potentiostat.cydsn\Albumin_Measurement_Potentiostat.cyprj -dcpsoc3 -verilog Albumin_Measurement_Potentiostat.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Apr 06 12:12:11 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Marco\Desktop\Tesi_Capodieci_DelPrete - Copia\Albumin_Measurement_Pot\Albumin_Measurement_Potentiostat.cydsn\codegentemp\Albumin_Measurement_Potentiostat.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Marco\Desktop\Tesi_Capodieci_DelPrete - Copia\Albumin_Measurement_Pot\Albumin_Measurement_Potentiostat.cydsn\codegentemp\Albumin_Measurement_Potentiostat.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Albumin_Measurement_Potentiostat.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Marco\Desktop\Tesi_Capodieci_DelPrete - Copia\Albumin_Measurement_Pot\Albumin_Measurement_Potentiostat.cydsn\Albumin_Measurement_Potentiostat.cyprj -dcpsoc3 -verilog Albumin_Measurement_Potentiostat.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Apr 06 12:12:12 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Marco\Desktop\Tesi_Capodieci_DelPrete - Copia\Albumin_Measurement_Pot\Albumin_Measurement_Potentiostat.cydsn\codegentemp\Albumin_Measurement_Potentiostat.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Marco\Desktop\Tesi_Capodieci_DelPrete - Copia\Albumin_Measurement_Pot\Albumin_Measurement_Potentiostat.cydsn\codegentemp\Albumin_Measurement_Potentiostat.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_DelSig:Net_268\
	\ADC_DelSig:Net_270\
	\IDAC_Calibration:Net_157\
	\DVDAC_SetV:Net_80\
	\DVDAC_SetV:Net_9\
	\PWM_isr:PWMUDB:km_run\
	\PWM_isr:PWMUDB:ctrl_cmpmode2_2\
	\PWM_isr:PWMUDB:ctrl_cmpmode2_1\
	\PWM_isr:PWMUDB:ctrl_cmpmode2_0\
	\PWM_isr:PWMUDB:ctrl_cmpmode1_2\
	\PWM_isr:PWMUDB:ctrl_cmpmode1_1\
	\PWM_isr:PWMUDB:ctrl_cmpmode1_0\
	\PWM_isr:PWMUDB:capt_rising\
	\PWM_isr:PWMUDB:capt_falling\
	\PWM_isr:PWMUDB:trig_rise\
	\PWM_isr:PWMUDB:trig_fall\
	\PWM_isr:PWMUDB:sc_kill\
	\PWM_isr:PWMUDB:min_kill\
	\PWM_isr:PWMUDB:km_tc\
	\PWM_isr:PWMUDB:db_tc\
	\PWM_isr:PWMUDB:dith_sel\
	\PWM_isr:PWMUDB:compare2\
	\PWM_isr:Net_101\
	Net_189
	Net_190
	\PWM_isr:PWMUDB:MODULE_1:b_31\
	\PWM_isr:PWMUDB:MODULE_1:b_30\
	\PWM_isr:PWMUDB:MODULE_1:b_29\
	\PWM_isr:PWMUDB:MODULE_1:b_28\
	\PWM_isr:PWMUDB:MODULE_1:b_27\
	\PWM_isr:PWMUDB:MODULE_1:b_26\
	\PWM_isr:PWMUDB:MODULE_1:b_25\
	\PWM_isr:PWMUDB:MODULE_1:b_24\
	\PWM_isr:PWMUDB:MODULE_1:b_23\
	\PWM_isr:PWMUDB:MODULE_1:b_22\
	\PWM_isr:PWMUDB:MODULE_1:b_21\
	\PWM_isr:PWMUDB:MODULE_1:b_20\
	\PWM_isr:PWMUDB:MODULE_1:b_19\
	\PWM_isr:PWMUDB:MODULE_1:b_18\
	\PWM_isr:PWMUDB:MODULE_1:b_17\
	\PWM_isr:PWMUDB:MODULE_1:b_16\
	\PWM_isr:PWMUDB:MODULE_1:b_15\
	\PWM_isr:PWMUDB:MODULE_1:b_14\
	\PWM_isr:PWMUDB:MODULE_1:b_13\
	\PWM_isr:PWMUDB:MODULE_1:b_12\
	\PWM_isr:PWMUDB:MODULE_1:b_11\
	\PWM_isr:PWMUDB:MODULE_1:b_10\
	\PWM_isr:PWMUDB:MODULE_1:b_9\
	\PWM_isr:PWMUDB:MODULE_1:b_8\
	\PWM_isr:PWMUDB:MODULE_1:b_7\
	\PWM_isr:PWMUDB:MODULE_1:b_6\
	\PWM_isr:PWMUDB:MODULE_1:b_5\
	\PWM_isr:PWMUDB:MODULE_1:b_4\
	\PWM_isr:PWMUDB:MODULE_1:b_3\
	\PWM_isr:PWMUDB:MODULE_1:b_2\
	\PWM_isr:PWMUDB:MODULE_1:b_1\
	\PWM_isr:PWMUDB:MODULE_1:b_0\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_191
	Net_188
	\PWM_isr:Net_113\
	\PWM_isr:Net_107\
	\PWM_isr:Net_114\
	\UART:BUART:reset_sr\
	Net_239
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_235
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\

    Synthesized names
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 165 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \TIA:Net_52\ to \TIA:Net_37\
Aliasing \TIA:Net_38\ to \TIA:Net_37\
Aliasing \TIA:Net_39\ to \TIA:Net_37\
Aliasing \VDAC_VG:Net_83\ to \TIA:Net_37\
Aliasing \VDAC_VG:Net_81\ to \TIA:Net_37\
Aliasing \VDAC_VG:Net_82\ to \TIA:Net_37\
Aliasing zero to \TIA:Net_37\
Aliasing \ADC_DelSig:Net_482\ to \TIA:Net_37\
Aliasing \ADC_DelSig:Net_252\ to \TIA:Net_37\
Aliasing tmpOE__Working_Electrode_net_0 to \ADC_DelSig:soc\
Aliasing one to \ADC_DelSig:soc\
Aliasing \IDAC_Calibration:Net_125\ to \TIA:Net_37\
Aliasing \IDAC_Calibration:Net_194\ to \TIA:Net_37\
Aliasing \IDAC_Calibration:Net_195\ to \TIA:Net_37\
Aliasing tmpOE__Ext_Cap_Pin_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__Counter_Electrode_net_0 to \ADC_DelSig:soc\
Aliasing \DVDAC_SetV:VDAC8:Net_83\ to \TIA:Net_37\
Aliasing \DVDAC_SetV:VDAC8:Net_81\ to \TIA:Net_37\
Aliasing \DVDAC_SetV:VDAC8:Net_82\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:hwCapture\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:trig_out\ to \ADC_DelSig:soc\
Aliasing Net_187 to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:runmode_enable\\S\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:ltch_kill_reg\\R\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:ltch_kill_reg\\S\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:min_kill_reg\\R\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:min_kill_reg\\S\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:final_kill\ to \ADC_DelSig:soc\
Aliasing \PWM_isr:PWMUDB:dith_count_1\\R\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:dith_count_1\\S\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:dith_count_0\\R\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:dith_count_0\\S\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:status_6\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:status_4\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:cmp2\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:cmp1_status_reg\\R\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:cmp1_status_reg\\S\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:cmp2_status_reg\\R\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:cmp2_status_reg\\S\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:final_kill_reg\\R\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:final_kill_reg\\S\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:cs_addr_0\ to \PWM_isr:PWMUDB:runmode_enable\\R\
Aliasing \PWM_isr:PWMUDB:pwm1_i\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:pwm2_i\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_23\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_22\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_21\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_20\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_19\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_18\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_17\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_16\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_15\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_14\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_13\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_12\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_11\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_10\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_9\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_8\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_7\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_6\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_5\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_4\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_3\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_2\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_DelSig:soc\
Aliasing tmpOE__Referenece_Electrode_net_0 to \ADC_DelSig:soc\
Aliasing \UART:BUART:tx_hd_send_break\ to \TIA:Net_37\
Aliasing \UART:BUART:HalfDuplexSend\ to \TIA:Net_37\
Aliasing \UART:BUART:FinalParityType_1\ to \TIA:Net_37\
Aliasing \UART:BUART:FinalParityType_0\ to \TIA:Net_37\
Aliasing \UART:BUART:FinalAddrMode_2\ to \TIA:Net_37\
Aliasing \UART:BUART:FinalAddrMode_1\ to \TIA:Net_37\
Aliasing \UART:BUART:FinalAddrMode_0\ to \TIA:Net_37\
Aliasing \UART:BUART:tx_ctrl_mark\ to \TIA:Net_37\
Aliasing \UART:BUART:tx_status_6\ to \TIA:Net_37\
Aliasing \UART:BUART:tx_status_5\ to \TIA:Net_37\
Aliasing \UART:BUART:tx_status_4\ to \TIA:Net_37\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \TIA:Net_37\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_DelSig:soc\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \TIA:Net_37\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \ADC_DelSig:soc\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to \ADC_DelSig:soc\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to \TIA:Net_37\
Aliasing \UART:BUART:rx_status_1\ to \TIA:Net_37\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to \TIA:Net_37\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to \TIA:Net_37\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to \TIA:Net_37\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to \TIA:Net_37\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to \TIA:Net_37\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to \TIA:Net_37\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to \TIA:Net_37\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to \ADC_DelSig:soc\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to \ADC_DelSig:soc\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to \TIA:Net_37\
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to \ADC_DelSig:soc\
Aliasing tmpOE__Rx_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__Tx_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__Pin_LED_net_0 to \ADC_DelSig:soc\
Aliasing \PWM_isr:PWMUDB:min_kill_reg\\D\ to \ADC_DelSig:soc\
Aliasing \PWM_isr:PWMUDB:prevCapture\\D\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:trig_last\\D\ to \TIA:Net_37\
Aliasing \PWM_isr:PWMUDB:ltch_kill_reg\\D\ to \ADC_DelSig:soc\
Aliasing \PWM_isr:PWMUDB:prevCompare1\\D\ to \PWM_isr:PWMUDB:pwm_temp\
Aliasing \PWM_isr:PWMUDB:tc_i_reg\\D\ to \PWM_isr:PWMUDB:status_2\
Aliasing \UART:BUART:reset_reg\\D\ to \TIA:Net_37\
Aliasing \UART:BUART:rx_break_status\\D\ to \TIA:Net_37\
Removing Lhs of wire \TIA:Net_52\[4] = \TIA:Net_37\[3]
Removing Lhs of wire \TIA:Net_38\[5] = \TIA:Net_37\[3]
Removing Lhs of wire \TIA:Net_39\[6] = \TIA:Net_37\[3]
Removing Lhs of wire \VDAC_VG:Net_83\[10] = \TIA:Net_37\[3]
Removing Lhs of wire \VDAC_VG:Net_81\[11] = \TIA:Net_37\[3]
Removing Lhs of wire \VDAC_VG:Net_82\[12] = \TIA:Net_37\[3]
Removing Rhs of wire zero[13] = \TIA:Net_37\[3]
Removing Rhs of wire Net_200[17] = \PWM_isr:Net_96\[295]
Removing Rhs of wire Net_200[17] = \PWM_isr:PWMUDB:pwm_i_reg\[287]
Removing Rhs of wire \ADC_DelSig:Net_488\[26] = \ADC_DelSig:Net_250\[61]
Removing Lhs of wire \ADC_DelSig:Net_481\[28] = zero[13]
Removing Lhs of wire \ADC_DelSig:Net_482\[29] = zero[13]
Removing Lhs of wire \ADC_DelSig:Net_252\[63] = zero[13]
Removing Rhs of wire tmpOE__Working_Electrode_net_0[69] = \ADC_DelSig:soc\[65]
Removing Lhs of wire one[74] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \IDAC_Calibration:Net_125\[79] = zero[13]
Removing Lhs of wire \IDAC_Calibration:Net_158\[80] = zero[13]
Removing Lhs of wire \IDAC_Calibration:Net_123\[81] = zero[13]
Removing Lhs of wire \IDAC_Calibration:Net_194\[85] = zero[13]
Removing Lhs of wire \IDAC_Calibration:Net_195\[86] = zero[13]
Removing Lhs of wire tmpOE__Ext_Cap_Pin_net_0[88] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire tmpOE__Counter_Electrode_net_0[99] = tmpOE__Working_Electrode_net_0[69]
Removing Rhs of wire \DVDAC_SetV:Net_12\[108] = \DVDAC_SetV:Net_21\[117]
Removing Lhs of wire \DVDAC_SetV:VDAC8:Net_83\[111] = zero[13]
Removing Lhs of wire \DVDAC_SetV:VDAC8:Net_81\[112] = zero[13]
Removing Lhs of wire \DVDAC_SetV:VDAC8:Net_82\[113] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:ctrl_enable\[136] = \PWM_isr:PWMUDB:control_7\[128]
Removing Lhs of wire \PWM_isr:PWMUDB:hwCapture\[146] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:hwEnable\[147] = \PWM_isr:PWMUDB:control_7\[128]
Removing Lhs of wire \PWM_isr:PWMUDB:trig_out\[151] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \PWM_isr:PWMUDB:runmode_enable\\R\[153] = zero[13]
Removing Lhs of wire Net_187[154] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:runmode_enable\\S\[155] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:final_enable\[156] = \PWM_isr:PWMUDB:runmode_enable\[152]
Removing Lhs of wire \PWM_isr:PWMUDB:ltch_kill_reg\\R\[160] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:ltch_kill_reg\\S\[161] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:min_kill_reg\\R\[162] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:min_kill_reg\\S\[163] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:final_kill\[166] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_1\[170] = \PWM_isr:PWMUDB:MODULE_1:g2:a0:s_1\[457]
Removing Lhs of wire \PWM_isr:PWMUDB:add_vi_vv_MODGEN_1_0\[172] = \PWM_isr:PWMUDB:MODULE_1:g2:a0:s_0\[458]
Removing Lhs of wire \PWM_isr:PWMUDB:dith_count_1\\R\[173] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:dith_count_1\\S\[174] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:dith_count_0\\R\[175] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:dith_count_0\\S\[176] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:status_6\[179] = zero[13]
Removing Rhs of wire \PWM_isr:PWMUDB:status_5\[180] = \PWM_isr:PWMUDB:final_kill_reg\[194]
Removing Lhs of wire \PWM_isr:PWMUDB:status_4\[181] = zero[13]
Removing Rhs of wire \PWM_isr:PWMUDB:status_3\[182] = \PWM_isr:PWMUDB:fifo_full\[201]
Removing Rhs of wire \PWM_isr:PWMUDB:status_1\[184] = \PWM_isr:PWMUDB:cmp2_status_reg\[193]
Removing Rhs of wire \PWM_isr:PWMUDB:status_0\[185] = \PWM_isr:PWMUDB:cmp1_status_reg\[192]
Removing Lhs of wire \PWM_isr:PWMUDB:cmp2_status\[190] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:cmp2\[191] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:cmp1_status_reg\\R\[195] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:cmp1_status_reg\\S\[196] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:cmp2_status_reg\\R\[197] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:cmp2_status_reg\\S\[198] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:final_kill_reg\\R\[199] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:final_kill_reg\\S\[200] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:cs_addr_2\[202] = \PWM_isr:PWMUDB:tc_i\[158]
Removing Lhs of wire \PWM_isr:PWMUDB:cs_addr_1\[203] = \PWM_isr:PWMUDB:runmode_enable\[152]
Removing Lhs of wire \PWM_isr:PWMUDB:cs_addr_0\[204] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:pwm1_i\[290] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:pwm2_i\[292] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:pwm_temp\[298] = \PWM_isr:PWMUDB:cmp1\[188]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_23\[339] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_22\[340] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_21\[341] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_20\[342] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_19\[343] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_18\[344] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_17\[345] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_16\[346] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_15\[347] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_14\[348] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_13\[349] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_12\[350] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_11\[351] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_10\[352] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_9\[353] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_8\[354] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_7\[355] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_6\[356] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_5\[357] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_4\[358] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_3\[359] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_2\[360] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_1\[361] = \PWM_isr:PWMUDB:MODIN1_1\[362]
Removing Lhs of wire \PWM_isr:PWMUDB:MODIN1_1\[362] = \PWM_isr:PWMUDB:dith_count_1\[169]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:a_0\[363] = \PWM_isr:PWMUDB:MODIN1_0\[364]
Removing Lhs of wire \PWM_isr:PWMUDB:MODIN1_0\[364] = \PWM_isr:PWMUDB:dith_count_0\[171]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[496] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[497] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire tmpOE__Referenece_Electrode_net_0[510] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \UART:Net_61\[577] = \UART:Net_9\[576]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[581] = zero[13]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[582] = zero[13]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[583] = zero[13]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[584] = zero[13]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[585] = zero[13]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[586] = zero[13]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[587] = zero[13]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[588] = zero[13]
Removing Rhs of wire Net_231[595] = \UART:BUART:rx_interrupt_out\[596]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[600] = \UART:BUART:tx_bitclk_dp\[636]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[646] = \UART:BUART:tx_counter_dp\[637]
Removing Lhs of wire \UART:BUART:tx_status_6\[647] = zero[13]
Removing Lhs of wire \UART:BUART:tx_status_5\[648] = zero[13]
Removing Lhs of wire \UART:BUART:tx_status_4\[649] = zero[13]
Removing Lhs of wire \UART:BUART:tx_status_1\[651] = \UART:BUART:tx_fifo_empty\[614]
Removing Lhs of wire \UART:BUART:tx_status_3\[653] = \UART:BUART:tx_fifo_notfull\[613]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[713] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[721] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[732]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[723] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[733]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[724] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[749]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[725] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[763]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[726] = \UART:BUART:sRX:s23Poll:MODIN2_1\[727]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[727] = \UART:BUART:pollcount_1\[719]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[728] = \UART:BUART:sRX:s23Poll:MODIN2_0\[729]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[729] = \UART:BUART:pollcount_0\[722]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[735] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[736] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[737] = \UART:BUART:pollcount_1\[719]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[738] = \UART:BUART:pollcount_1\[719]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[739] = \UART:BUART:pollcount_0\[722]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[740] = \UART:BUART:pollcount_0\[722]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[741] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[742] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[743] = \UART:BUART:pollcount_1\[719]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[744] = \UART:BUART:pollcount_0\[722]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[745] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[746] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[751] = \UART:BUART:pollcount_1\[719]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[752] = \UART:BUART:pollcount_1\[719]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[753] = \UART:BUART:pollcount_0\[722]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[754] = \UART:BUART:pollcount_0\[722]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[755] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[756] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[757] = \UART:BUART:pollcount_1\[719]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[758] = \UART:BUART:pollcount_0\[722]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[759] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[760] = zero[13]
Removing Lhs of wire \UART:BUART:rx_status_1\[767] = zero[13]
Removing Rhs of wire \UART:BUART:rx_status_2\[768] = \UART:BUART:rx_parity_error_status\[769]
Removing Rhs of wire \UART:BUART:rx_status_3\[770] = \UART:BUART:rx_stop_bit_error\[771]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[781] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[830]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[785] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[852]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[786] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[787] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[788] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[789] = \UART:BUART:sRX:MODIN5_6\[790]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_6\[790] = \UART:BUART:rx_count_6\[708]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[791] = \UART:BUART:sRX:MODIN5_5\[792]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_5\[792] = \UART:BUART:rx_count_5\[709]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[793] = \UART:BUART:sRX:MODIN5_4\[794]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_4\[794] = \UART:BUART:rx_count_4\[710]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[795] = \UART:BUART:sRX:MODIN5_3\[796]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_3\[796] = \UART:BUART:rx_count_3\[711]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[797] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[798] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[799] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[800] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[801] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[802] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[803] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[804] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[805] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[806] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[807] = \UART:BUART:rx_count_6\[708]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[808] = \UART:BUART:rx_count_5\[709]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[809] = \UART:BUART:rx_count_4\[710]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[810] = \UART:BUART:rx_count_3\[711]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[811] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[812] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[813] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[814] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[815] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[816] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[817] = zero[13]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[832] = \UART:BUART:rx_postpoll\[667]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[833] = \UART:BUART:rx_parity_bit\[784]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[834] = \UART:BUART:rx_postpoll\[667]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[835] = \UART:BUART:rx_parity_bit\[784]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[836] = \UART:BUART:rx_postpoll\[667]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[837] = \UART:BUART:rx_parity_bit\[784]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[839] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[840] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[838]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[841] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[838]
Removing Lhs of wire tmpOE__Rx_net_0[863] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire tmpOE__Tx_net_0[868] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire tmpOE__Pin_LED_net_0[875] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \PWM_isr:PWMUDB:min_kill_reg\\D\[880] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \PWM_isr:PWMUDB:prevCapture\\D\[881] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:trig_last\\D\[882] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:ltch_kill_reg\\D\[885] = tmpOE__Working_Electrode_net_0[69]
Removing Lhs of wire \PWM_isr:PWMUDB:prevCompare1\\D\[888] = \PWM_isr:PWMUDB:cmp1\[188]
Removing Lhs of wire \PWM_isr:PWMUDB:cmp1_status_reg\\D\[889] = \PWM_isr:PWMUDB:cmp1_status\[189]
Removing Lhs of wire \PWM_isr:PWMUDB:cmp2_status_reg\\D\[890] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:pwm_i_reg\\D\[892] = \PWM_isr:PWMUDB:pwm_i\[288]
Removing Lhs of wire \PWM_isr:PWMUDB:pwm1_i_reg\\D\[893] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:pwm2_i_reg\\D\[894] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:tc_i_reg\\D\[895] = \PWM_isr:PWMUDB:status_2\[183]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[896] = zero[13]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[911] = \UART:BUART:rx_bitclk_pre\[702]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[920] = \UART:BUART:rx_parity_error_pre\[779]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[921] = zero[13]

------------------------------------------------------
Aliased 0 equations, 206 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Working_Electrode_net_0' (cost = 0):
tmpOE__Working_Electrode_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:compare1\' (cost = 2):
\PWM_isr:PWMUDB:compare1\ <= (\PWM_isr:PWMUDB:cmp1_less\
	OR \PWM_isr:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_isr:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_isr:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_isr:PWMUDB:dith_count_1\ and \PWM_isr:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:cmp1\' (cost = 4):
\PWM_isr:PWMUDB:cmp1\ <= (\PWM_isr:PWMUDB:cmp1_less\
	OR \PWM_isr:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_isr:PWMUDB:dith_count_0\ and \PWM_isr:PWMUDB:dith_count_1\)
	OR (not \PWM_isr:PWMUDB:dith_count_1\ and \PWM_isr:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_233 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_233 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_233 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_233 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_233 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 58 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_isr:PWMUDB:final_capture\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM_isr:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM_isr:PWMUDB:final_capture\[206] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[467] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[477] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[487] = zero[13]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[666] = \UART:BUART:rx_bitclk\[714]
Removing Lhs of wire \UART:BUART:rx_status_0\[765] = zero[13]
Removing Lhs of wire \UART:BUART:rx_status_6\[774] = zero[13]
Removing Lhs of wire \PWM_isr:PWMUDB:runmode_enable\\D\[883] = \PWM_isr:PWMUDB:control_7\[128]
Removing Lhs of wire \PWM_isr:PWMUDB:final_kill_reg\\D\[891] = zero[13]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[903] = \UART:BUART:tx_ctrl_mark_last\[657]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[915] = zero[13]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[916] = zero[13]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[918] = zero[13]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[919] = \UART:BUART:rx_markspace_pre\[778]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[924] = \UART:BUART:rx_parity_bit\[784]

------------------------------------------------------
Aliased 0 equations, 15 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_233 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_233 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Marco\Desktop\Tesi_Capodieci_DelPrete - Copia\Albumin_Measurement_Pot\Albumin_Measurement_Potentiostat.cydsn\Albumin_Measurement_Potentiostat.cyprj" -dcpsoc3 Albumin_Measurement_Potentiostat.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 8s.976ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 06 April 2022 12:12:15
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Marco\Desktop\Tesi_Capodieci_DelPrete - Copia\Albumin_Measurement_Pot\Albumin_Measurement_Potentiostat.cydsn\Albumin_Measurement_Potentiostat.cyprj -d CY8C5888LTI-LP097 Albumin_Measurement_Potentiostat.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_isr:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_isr:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_isr:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_isr:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_isr:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_isr:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_isr:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
Assigning clock DVDAC_SetV_BUS_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_PWM'. Fanout=1, Signal=Net_141
    Digital Clock 1: Automatic-assigning  clock 'ADC_DelSig_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig:Net_93\
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'DVDAC_SetV_IntClock'. Fanout=2, Signal=\DVDAC_SetV:Net_12\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_theACLK'. Fanout=1, Signal=\ADC_DelSig:Net_488\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_isr:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
Info: plm.M0038: The pin named Working_Electrode(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Working_Electrode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Working_Electrode(0)__PA ,
            analog_term => Net_176 ,
            pad => Working_Electrode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Ext_Cap_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ext_Cap_Pin(0)__PA ,
            analog_term => Net_166 ,
            annotation => Net_127 ,
            pad => Ext_Cap_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Counter_Electrode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Counter_Electrode(0)__PA ,
            analog_term => Net_208 ,
            pad => Counter_Electrode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Referenece_Electrode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Referenece_Electrode(0)__PA ,
            analog_term => Net_171 ,
            pad => Referenece_Electrode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            fb => Net_233 ,
            annotation => Net_133 ,
            pad => Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            pin_input => Net_232 ,
            annotation => Net_230 ,
            pad => Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED(0)__PA ,
            annotation => Net_135 ,
            pad => Pin_LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_isr:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_isr:PWMUDB:runmode_enable\ * \PWM_isr:PWMUDB:tc_i\
        );
        Output = \PWM_isr:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_232, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_232 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_233 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\PWM_isr:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_141) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_isr:PWMUDB:control_7\
        );
        Output = \PWM_isr:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_isr:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_141) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_isr:PWMUDB:cmp1_eq\ * !\PWM_isr:PWMUDB:cmp1_less\
        );
        Output = \PWM_isr:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_isr:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_141) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_isr:PWMUDB:prevCompare1\ * \PWM_isr:PWMUDB:cmp1_eq\
            + !\PWM_isr:PWMUDB:prevCompare1\ * \PWM_isr:PWMUDB:cmp1_less\
        );
        Output = \PWM_isr:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_200, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_141) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_isr:PWMUDB:runmode_enable\ * \PWM_isr:PWMUDB:cmp1_eq\
            + \PWM_isr:PWMUDB:runmode_enable\ * \PWM_isr:PWMUDB:cmp1_less\
        );
        Output = Net_200 (fanout=2)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_233
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_233 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_233 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_233
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_233 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_233 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_233
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_233
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_isr:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_141 ,
            cs_addr_2 => \PWM_isr:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_isr:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_isr:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_isr:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_isr:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_141 ,
            cs_addr_2 => \PWM_isr:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_isr:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_isr:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_isr:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_isr:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_isr:PWMUDB:status_3\ ,
            chain_in => \PWM_isr:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_isr:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_isr:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_141 ,
            status_3 => \PWM_isr:PWMUDB:status_3\ ,
            status_2 => \PWM_isr:PWMUDB:status_2\ ,
            status_0 => \PWM_isr:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_231 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_isr:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_141 ,
            control_7 => \PWM_isr:PWMUDB:control_7\ ,
            control_6 => \PWM_isr:PWMUDB:control_6\ ,
            control_5 => \PWM_isr:PWMUDB:control_5\ ,
            control_4 => \PWM_isr:PWMUDB:control_4\ ,
            control_3 => \PWM_isr:PWMUDB:control_3\ ,
            control_2 => \PWM_isr:PWMUDB:control_2\ ,
            control_1 => \PWM_isr:PWMUDB:control_1\ ,
            control_0 => \PWM_isr:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\DVDAC_SetV:DMA\
        PORT MAP (
            dmareq => \DVDAC_SetV:Net_12_local\ ,
            termin => zero ,
            termout => \DVDAC_SetV:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_Crono
        PORT MAP (
            interrupt => Net_200 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_11 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_CV
        PORT MAP (
            interrupt => Net_200 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =isr_RX
        PORT MAP (
            interrupt => Net_231 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   10 :   38 :   48 : 20.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   30 :  162 :  192 : 15.63 %
  Unique P-terms              :   51 :  333 :  384 : 13.28 %
  Total P-terms               :   60 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    3 :    1 :    4 : 75.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.546ms
Tech Mapping phase: Elapsed time ==> 0s.875ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : Counter_Electrode(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Ext_Cap_Pin(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_LED(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Referenece_Electrode(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Working_Electrode(0) (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp:ABuf\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
VIDAC[3]@[FFB(VIDAC,3)] : \DVDAC_SetV:VDAC8:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \IDAC_Calibration:viDAC8\
SC[2]@[FFB(SC,2)] : \TIA:SC\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC_VG:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 23% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 41% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 97% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : Counter_Electrode(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Ext_Cap_Pin(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_LED(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Referenece_Electrode(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Working_Electrode(0) (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp:ABuf\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
VIDAC[3]@[FFB(VIDAC,3)] : \DVDAC_SetV:VDAC8:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \IDAC_Calibration:viDAC8\
SC[2]@[FFB(SC,2)] : \TIA:SC\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC_VG:viDAC8\

Analog Placement phase: Elapsed time ==> 4s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "AmuxEye::AMux_Cur" overuses wire "i2 Sw__2b"
Net "AmuxEye::AMux_Cur" overuses wire "i2 Wire"
Net "AmuxNose::AMux_Cur" overuses wire "i2 Sw__2b"
Net "AmuxNose::AMux_Cur" overuses wire "i2 Wire"
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_180 {
    sc_2_vin
  }
  Net: Net_176 {
    p0_0
  }
  Net: Net_184 {
    vidac_2_iout
  }
  Net: Net_167 {
    opamp_1_vminus
  }
  Net: Net_208 {
    p3_6
  }
  Net: Net_171 {
    p3_4
  }
  Net: Net_166 {
    opamp_1_vplus
    agr5_x_opamp_1_vplus
    agr5
    agr5_x_vidac_3_vout
    vidac_3_vout
    agr5_x_p3_1
    p3_1
  }
  Net: Net_93 {
    sc_2_vout
    agl6_x_sc_2_vout
    agl6
    agl6_x_dsm_0_vplus
    dsm_0_vplus
  }
  Net: Net_126 {
    vidac_0_vout
    agl1_x_vidac_0_vout
    agl1
    agl1_x_sc_2_vref
    sc_2_vref
    agl1_x_dsm_0_vminus
    dsm_0_vminus
  }
  Net: \ADC_DelSig:Net_249\ {
  }
  Net: \ADC_DelSig:Net_257\ {
  }
  Net: \ADC_DelSig:Net_109\ {
  }
  Net: \ADC_DelSig:Net_34\ {
  }
  Net: \DVDAC_SetV:VDAC8:Net_77\ {
  }
  Net: \IDAC_Calibration:Net_124\ {
  }
  Net: \VDAC_VG:Net_77\ {
  }
  Net: AmuxNet::AMux_Cur {
    sc_2_vin
    agl4_x_sc_2_vin
    agl4
    agl4_x_vidac_2_iout
    agl4_x_p0_0
    vidac_2_iout
    p0_0
  }
  Net: AmuxNet::AMux_Electrodes {
    opamp_1_vminus
    opamp_1_vminus_x_p3_4
    opamp_1_vminus_x_p3_6
    p3_4
    p3_6
  }
}
Map of item to net {
  p3_6                                             -> Net_208
  opamp_1_vplus                                    -> Net_166
  agr5_x_opamp_1_vplus                             -> Net_166
  agr5                                             -> Net_166
  agr5_x_vidac_3_vout                              -> Net_166
  vidac_3_vout                                     -> Net_166
  agr5_x_p3_1                                      -> Net_166
  p3_1                                             -> Net_166
  sc_2_vout                                        -> Net_93
  agl6_x_sc_2_vout                                 -> Net_93
  agl6                                             -> Net_93
  agl6_x_dsm_0_vplus                               -> Net_93
  dsm_0_vplus                                      -> Net_93
  vidac_0_vout                                     -> Net_126
  agl1_x_vidac_0_vout                              -> Net_126
  agl1                                             -> Net_126
  agl1_x_sc_2_vref                                 -> Net_126
  sc_2_vref                                        -> Net_126
  agl1_x_dsm_0_vminus                              -> Net_126
  dsm_0_vminus                                     -> Net_126
  sc_2_vin                                         -> Net_180
  p0_0                                             -> Net_176
  vidac_2_iout                                     -> Net_184
  opamp_1_vminus                                   -> Net_167
  p3_4                                             -> Net_171
  agl4_x_sc_2_vin                                  -> AmuxNet::AMux_Cur
  agl4                                             -> AmuxNet::AMux_Cur
  agl4_x_vidac_2_iout                              -> AmuxNet::AMux_Cur
  agl4_x_p0_0                                      -> AmuxNet::AMux_Cur
  opamp_1_vminus_x_p3_4                            -> AmuxNet::AMux_Electrodes
  opamp_1_vminus_x_p3_6                            -> AmuxNet::AMux_Electrodes
}
Mux Info {
  Mux: AMux_Cur {
     Mouth: Net_180
     Guts:  AmuxNet::AMux_Cur
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_176
      Outer: agl4_x_p0_0
      Inner: agl4_x_sc_2_vin
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_sc_2_vin
        sc_2_vin
      }
    }
    Arm: 1 {
      Net:   Net_184
      Outer: agl4_x_vidac_2_iout
      Inner: agl4_x_sc_2_vin
      Path {
        vidac_2_iout
        agl4_x_vidac_2_iout
        agl4
        agl4_x_sc_2_vin
        sc_2_vin
      }
    }
  }
  Mux: AMux_Electrodes {
     Mouth: Net_167
     Guts:  AmuxNet::AMux_Electrodes
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_208
      Outer: opamp_1_vminus_x_p3_6
      Inner: __open__
      Path {
        p3_6
        opamp_1_vminus_x_p3_6
        opamp_1_vminus
      }
    }
    Arm: 1 {
      Net:   Net_171
      Outer: opamp_1_vminus_x_p3_4
      Inner: __open__
      Path {
        p3_4
        opamp_1_vminus_x_p3_4
        opamp_1_vminus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.576ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.58
                   Pterms :            4.50
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.092ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       6.13 :       3.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_232, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_232 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_233
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_233 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_233
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_233 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_233 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_233 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_233 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_233
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_231 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_233
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\PWM_isr:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_141 ,
        cs_addr_2 => \PWM_isr:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_isr:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_isr:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_isr:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_isr:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_141) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_isr:PWMUDB:control_7\
        );
        Output = \PWM_isr:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_isr:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_isr:PWMUDB:runmode_enable\ * \PWM_isr:PWMUDB:tc_i\
        );
        Output = \PWM_isr:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_isr:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_141) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_isr:PWMUDB:cmp1_eq\ * !\PWM_isr:PWMUDB:cmp1_less\
        );
        Output = \PWM_isr:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_isr:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_141) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_isr:PWMUDB:prevCompare1\ * \PWM_isr:PWMUDB:cmp1_eq\
            + !\PWM_isr:PWMUDB:prevCompare1\ * \PWM_isr:PWMUDB:cmp1_less\
        );
        Output = \PWM_isr:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_200, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_141) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_isr:PWMUDB:runmode_enable\ * \PWM_isr:PWMUDB:cmp1_eq\
            + \PWM_isr:PWMUDB:runmode_enable\ * \PWM_isr:PWMUDB:cmp1_less\
        );
        Output = Net_200 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_isr:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_141 ,
        cs_addr_2 => \PWM_isr:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_isr:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_isr:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_isr:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_isr:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_isr:PWMUDB:status_3\ ,
        chain_in => \PWM_isr:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_isr:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_isr:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_141 ,
        status_3 => \PWM_isr:PWMUDB:status_3\ ,
        status_2 => \PWM_isr:PWMUDB:status_2\ ,
        status_0 => \PWM_isr:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_isr:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_141 ,
        control_7 => \PWM_isr:PWMUDB:control_7\ ,
        control_6 => \PWM_isr:PWMUDB:control_6\ ,
        control_5 => \PWM_isr:PWMUDB:control_5\ ,
        control_4 => \PWM_isr:PWMUDB:control_4\ ,
        control_3 => \PWM_isr:PWMUDB:control_3\ ,
        control_2 => \PWM_isr:PWMUDB:control_2\ ,
        control_1 => \PWM_isr:PWMUDB:control_1\ ,
        control_0 => \PWM_isr:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_CV
        PORT MAP (
            interrupt => Net_200 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_Crono
        PORT MAP (
            interrupt => Net_200 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_RX
        PORT MAP (
            interrupt => Net_231 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_11 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\DVDAC_SetV:DMA\
        PORT MAP (
            dmareq => \DVDAC_SetV:Net_12_local\ ,
            termin => zero ,
            termout => \DVDAC_SetV:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Working_Electrode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Working_Electrode(0)__PA ,
        analog_term => Net_176 ,
        pad => Working_Electrode(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED(0)__PA ,
        annotation => Net_135 ,
        pad => Pin_LED(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = Ext_Cap_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ext_Cap_Pin(0)__PA ,
        analog_term => Net_166 ,
        annotation => Net_127 ,
        pad => Ext_Cap_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Referenece_Electrode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Referenece_Electrode(0)__PA ,
        analog_term => Net_171 ,
        pad => Referenece_Electrode(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Counter_Electrode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Counter_Electrode(0)__PA ,
        analog_term => Net_208 ,
        pad => Counter_Electrode(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        fb => Net_233 ,
        annotation => Net_133 ,
        pad => Rx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        pin_input => Net_232 ,
        annotation => Net_230 ,
        pad => Tx(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_141 ,
            dclk_0 => Net_141_local ,
            dclk_glb_1 => \ADC_DelSig:Net_93\ ,
            dclk_1 => \ADC_DelSig:Net_93_local\ ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ ,
            dclk_glb_3 => \DVDAC_SetV:Net_12\ ,
            dclk_3 => \DVDAC_SetV:Net_12_local\ ,
            aclk_glb_0 => \ADC_DelSig:Net_488\ ,
            aclk_0 => \ADC_DelSig:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig:Net_488_adig_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig:DSM\
        PORT MAP (
            aclock => \ADC_DelSig:Net_488\ ,
            vplus => Net_93 ,
            vminus => Net_126 ,
            reset_dec => \ADC_DelSig:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig:Net_249\ ,
            ext_pin_2 => \ADC_DelSig:Net_257\ ,
            ext_vssa => \ADC_DelSig:Net_109\ ,
            qtz_ref => \ADC_DelSig:Net_34\ ,
            dec_clock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig:DEC\
        PORT MAP (
            aclock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig:mod_reset\ ,
            interrupt => Net_11 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,2): 
    sccell: Name =\TIA:SC\
        PORT MAP (
            vref => Net_126 ,
            vin => Net_180 ,
            modout => \TIA:Net_60\ ,
            vout => Net_93 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\VDAC_VG:viDAC8\
        PORT MAP (
            vout => Net_126 ,
            iout => \VDAC_VG:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\IDAC_Calibration:viDAC8\
        PORT MAP (
            vout => \IDAC_Calibration:Net_124\ ,
            iout => Net_184 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\DVDAC_SetV:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \DVDAC_SetV:Net_12_local\ ,
            vout => Net_166 ,
            iout => \DVDAC_SetV:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,1): 
    abufcell: Name =\Opamp:ABuf\
        PORT MAP (
            vplus => Net_166 ,
            vminus => Net_167 ,
            vout => Net_208 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_Cur
        PORT MAP (
            muxin_1 => Net_184 ,
            muxin_0 => Net_176 ,
            vout => Net_180 );
        Properties:
        {
            api_type = 0
            connect_mode = 2
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_Electrodes
        PORT MAP (
            muxin_1 => Net_171 ,
            muxin_0 => Net_208 ,
            vout => Net_167 );
        Properties:
        {
            api_type = 0
            connect_mode = 2
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+----------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |    Working_Electrode(0) | Analog(Net_176)
-----+-----+-------+-----------+------------------+-------------------------+----------------
   2 |   1 |     * |      NONE |         CMOS_OUT |              Pin_LED(0) | 
-----+-----+-------+-----------+------------------+-------------------------+----------------
   3 |   1 |     * |      NONE |      HI_Z_ANALOG |          Ext_Cap_Pin(0) | Analog(Net_166)
     |   4 |     * |      NONE |      HI_Z_ANALOG | Referenece_Electrode(0) | Analog(Net_171)
     |   6 |     * |      NONE |      HI_Z_ANALOG |    Counter_Electrode(0) | Analog(Net_208)
-----+-----+-------+-----------+------------------+-------------------------+----------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |                   Rx(0) | FB(Net_233)
     |   7 |     * |      NONE |         CMOS_OUT |                   Tx(0) | In(Net_232)
---------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.093ms
Digital Placement phase: Elapsed time ==> 3s.800ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Albumin_Measurement_Potentiostat_r.vh2" --pcf-path "Albumin_Measurement_Potentiostat.pco" --des-name "Albumin_Measurement_Potentiostat" --dsf-path "Albumin_Measurement_Potentiostat.dsf" --sdc-path "Albumin_Measurement_Potentiostat.sdc" --lib-path "Albumin_Measurement_Potentiostat_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.781ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.640ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.155ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Albumin_Measurement_Potentiostat_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.396ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.859ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 17s.616ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 17s.632ms
API generation phase: Elapsed time ==> 6s.093ms
Dependency generation phase: Elapsed time ==> 0s.047ms
Cleanup phase: Elapsed time ==> 0s.140ms
