#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Dec 11 16:09:50 2023
# Process ID: 23540
# Current directory: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.runs/synth_1/top_module.vds
# Journal file: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19204
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1036.613 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' bound to instance 'mips1' of component 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:47]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:4' bound to instance 'm_controller' of component 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:118]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:5' bound to instance 'm_pcreg' of component 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:134]
INFO: [Synth 8-638] synthesizing module 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (2#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_lw_vs_imm_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:143]
INFO: [Synth 8-638] synthesizing module 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_jr_src_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:152]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sw_en_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:161]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_mem_2_reg_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:170]
INFO: [Synth 8-638] synthesizing module 'MUX2X1__parameterized2' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1__parameterized2' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:5' bound to instance 'm_rf' of component 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:178]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_alu_srcB_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:192]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:5' bound to instance 'm_alu' of component 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:201]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pcplus4' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:208]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sign_ext_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:215]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:4' bound to instance 'm_sign_ext' of component 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:224]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux1' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:230]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux2' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:239]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux3' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:248]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pc_jump_adder' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'mips' (8#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'imem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:7' bound to instance 'imem1' of component 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:58]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'imem' (9#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
INFO: [Synth 8-3491] module 'dmem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:5' bound to instance 'dmem1' of component 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:65]
INFO: [Synth 8-638] synthesizing module 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dmem' (10#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_module' (11#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1036.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1036.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1036.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1036.613 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 33    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	  33 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 4     
	   9 Input    2 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 34    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1036.613 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1036.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1036.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1036.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1036.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1036.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1036.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1036.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1036.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1036.613 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1036.613 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1036.613 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1036.613 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1049.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1049.133 ; gain = 12.520
INFO: [Common 17-1381] The checkpoint 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 16:10:11 2023...
