D:\test\Uart_test1\Uart_test1\bin\Debug\Uart_test1.exe.config
D:\test\Uart_test1\Uart_test1\bin\Debug\Uart_test1.exe
D:\test\Uart_test1\Uart_test1\bin\Debug\Uart_test1.pdb
D:\test\Uart_test1\Uart_test1\bin\Debug\System.IO.Ports.dll
D:\test\Uart_test1\Uart_test1\bin\Debug\System.IO.Ports.xml
D:\test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.csproj.AssemblyReference.cache
D:\test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.csproj.SuggestedBindingRedirects.cache
D:\test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.Form1.resources
D:\test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.Properties.Resources.resources
D:\test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.csproj.GenerateResource.cache
D:\test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.csproj.CoreCompileInputs.cache
D:\test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.csproj.CopyComplete
D:\test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.exe
D:\test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.pdb
C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\SOC期末報告\其他組參考資料\翔詠祐丞那組\UART_Test\Uart_test1\Uart_test1\bin\Debug\Uart_test1.exe.config
C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\SOC期末報告\其他組參考資料\翔詠祐丞那組\UART_Test\Uart_test1\Uart_test1\bin\Debug\Uart_test1.exe
C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\SOC期末報告\其他組參考資料\翔詠祐丞那組\UART_Test\Uart_test1\Uart_test1\bin\Debug\Uart_test1.pdb
C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\SOC期末報告\其他組參考資料\翔詠祐丞那組\UART_Test\Uart_test1\Uart_test1\bin\Debug\System.IO.Ports.dll
C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\SOC期末報告\其他組參考資料\翔詠祐丞那組\UART_Test\Uart_test1\Uart_test1\bin\Debug\System.IO.Ports.xml
C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\SOC期末報告\其他組參考資料\翔詠祐丞那組\UART_Test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.csproj.AssemblyReference.cache
C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\SOC期末報告\其他組參考資料\翔詠祐丞那組\UART_Test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.csproj.SuggestedBindingRedirects.cache
C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\SOC期末報告\其他組參考資料\翔詠祐丞那組\UART_Test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.Form1.resources
C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\SOC期末報告\其他組參考資料\翔詠祐丞那組\UART_Test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.Properties.Resources.resources
C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\SOC期末報告\其他組參考資料\翔詠祐丞那組\UART_Test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.csproj.GenerateResource.cache
C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\SOC期末報告\其他組參考資料\翔詠祐丞那組\UART_Test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.csproj.CoreCompileInputs.cache
C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\SOC期末報告\其他組參考資料\翔詠祐丞那組\UART_Test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.csproj.CopyComplete
C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\SOC期末報告\其他組參考資料\翔詠祐丞那組\UART_Test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.exe
C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\SOC期末報告\其他組參考資料\翔詠祐丞那組\UART_Test\Uart_test1\Uart_test1\obj\Debug\Uart_test1.pdb
