#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55f5f108c930 .scope module, "SimulacaoGeral" "SimulacaoGeral" 2 5;
 .timescale 0 0;
v0x55f5f10ba620_0 .var "Clock", 0 0;
v0x55f5f10ba6e0_0 .net "DadoEscrito", 7 0, L_0x55f5f10bba50;  1 drivers
v0x55f5f10ba7f0_0 .net "DadoLido", 7 0, v0x55f5f1091360_0;  1 drivers
v0x55f5f10ba890_0 .net "EnderecoDados", 7 0, L_0x55f5f10bb9e0;  1 drivers
v0x55f5f10ba9a0_0 .net "InstrucaoLida", 7 0, v0x55f5f10ac260_0;  1 drivers
v0x55f5f10bab00_0 .var "Reset", 0 0;
v0x55f5f10baba0_0 .var "counter", 15 0;
S_0x55f5f1085710 .scope module, "memoriaDados" "MemoriaDados" 2 17, 3 1 0, S_0x55f5f108c930;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Endereco";
    .port_info 1 /INPUT 8 "DadoEscr";
    .port_info 2 /OUTPUT 8 "DadoLido";
    .port_info 3 /INPUT 1 "MenWrite";
    .port_info 4 /INPUT 1 "MenRead";
    .port_info 5 /INPUT 1 "Clock";
v0x55f5f1051270_0 .net "Clock", 0 0, v0x55f5f10ba620_0;  1 drivers
v0x55f5f1054ab0_0 .net "DadoEscr", 7 0, L_0x55f5f10bba50;  alias, 1 drivers
v0x55f5f1091360_0 .var "DadoLido", 7 0;
v0x55f5f108ff20 .array "Dados", 255 0, 7 0;
v0x55f5f1085f40_0 .net "Endereco", 7 0, L_0x55f5f10bb9e0;  alias, 1 drivers
v0x55f5f1091400_0 .net "MenRead", 0 0, v0x55f5f10b7470_0;  1 drivers
o0x7fe0ca263108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f5f10ab4e0_0 .net "MenWrite", 0 0, o0x7fe0ca263108;  0 drivers
v0x55f5f108ff20_0 .array/port v0x55f5f108ff20, 0;
v0x55f5f108ff20_1 .array/port v0x55f5f108ff20, 1;
E_0x55f5f1046940/0 .event edge, v0x55f5f1091400_0, v0x55f5f1085f40_0, v0x55f5f108ff20_0, v0x55f5f108ff20_1;
v0x55f5f108ff20_2 .array/port v0x55f5f108ff20, 2;
v0x55f5f108ff20_3 .array/port v0x55f5f108ff20, 3;
v0x55f5f108ff20_4 .array/port v0x55f5f108ff20, 4;
v0x55f5f108ff20_5 .array/port v0x55f5f108ff20, 5;
E_0x55f5f1046940/1 .event edge, v0x55f5f108ff20_2, v0x55f5f108ff20_3, v0x55f5f108ff20_4, v0x55f5f108ff20_5;
v0x55f5f108ff20_6 .array/port v0x55f5f108ff20, 6;
v0x55f5f108ff20_7 .array/port v0x55f5f108ff20, 7;
v0x55f5f108ff20_8 .array/port v0x55f5f108ff20, 8;
v0x55f5f108ff20_9 .array/port v0x55f5f108ff20, 9;
E_0x55f5f1046940/2 .event edge, v0x55f5f108ff20_6, v0x55f5f108ff20_7, v0x55f5f108ff20_8, v0x55f5f108ff20_9;
v0x55f5f108ff20_10 .array/port v0x55f5f108ff20, 10;
v0x55f5f108ff20_11 .array/port v0x55f5f108ff20, 11;
v0x55f5f108ff20_12 .array/port v0x55f5f108ff20, 12;
v0x55f5f108ff20_13 .array/port v0x55f5f108ff20, 13;
E_0x55f5f1046940/3 .event edge, v0x55f5f108ff20_10, v0x55f5f108ff20_11, v0x55f5f108ff20_12, v0x55f5f108ff20_13;
v0x55f5f108ff20_14 .array/port v0x55f5f108ff20, 14;
v0x55f5f108ff20_15 .array/port v0x55f5f108ff20, 15;
v0x55f5f108ff20_16 .array/port v0x55f5f108ff20, 16;
v0x55f5f108ff20_17 .array/port v0x55f5f108ff20, 17;
E_0x55f5f1046940/4 .event edge, v0x55f5f108ff20_14, v0x55f5f108ff20_15, v0x55f5f108ff20_16, v0x55f5f108ff20_17;
v0x55f5f108ff20_18 .array/port v0x55f5f108ff20, 18;
v0x55f5f108ff20_19 .array/port v0x55f5f108ff20, 19;
v0x55f5f108ff20_20 .array/port v0x55f5f108ff20, 20;
v0x55f5f108ff20_21 .array/port v0x55f5f108ff20, 21;
E_0x55f5f1046940/5 .event edge, v0x55f5f108ff20_18, v0x55f5f108ff20_19, v0x55f5f108ff20_20, v0x55f5f108ff20_21;
v0x55f5f108ff20_22 .array/port v0x55f5f108ff20, 22;
v0x55f5f108ff20_23 .array/port v0x55f5f108ff20, 23;
v0x55f5f108ff20_24 .array/port v0x55f5f108ff20, 24;
v0x55f5f108ff20_25 .array/port v0x55f5f108ff20, 25;
E_0x55f5f1046940/6 .event edge, v0x55f5f108ff20_22, v0x55f5f108ff20_23, v0x55f5f108ff20_24, v0x55f5f108ff20_25;
v0x55f5f108ff20_26 .array/port v0x55f5f108ff20, 26;
v0x55f5f108ff20_27 .array/port v0x55f5f108ff20, 27;
v0x55f5f108ff20_28 .array/port v0x55f5f108ff20, 28;
v0x55f5f108ff20_29 .array/port v0x55f5f108ff20, 29;
E_0x55f5f1046940/7 .event edge, v0x55f5f108ff20_26, v0x55f5f108ff20_27, v0x55f5f108ff20_28, v0x55f5f108ff20_29;
v0x55f5f108ff20_30 .array/port v0x55f5f108ff20, 30;
v0x55f5f108ff20_31 .array/port v0x55f5f108ff20, 31;
v0x55f5f108ff20_32 .array/port v0x55f5f108ff20, 32;
v0x55f5f108ff20_33 .array/port v0x55f5f108ff20, 33;
E_0x55f5f1046940/8 .event edge, v0x55f5f108ff20_30, v0x55f5f108ff20_31, v0x55f5f108ff20_32, v0x55f5f108ff20_33;
v0x55f5f108ff20_34 .array/port v0x55f5f108ff20, 34;
v0x55f5f108ff20_35 .array/port v0x55f5f108ff20, 35;
v0x55f5f108ff20_36 .array/port v0x55f5f108ff20, 36;
v0x55f5f108ff20_37 .array/port v0x55f5f108ff20, 37;
E_0x55f5f1046940/9 .event edge, v0x55f5f108ff20_34, v0x55f5f108ff20_35, v0x55f5f108ff20_36, v0x55f5f108ff20_37;
v0x55f5f108ff20_38 .array/port v0x55f5f108ff20, 38;
v0x55f5f108ff20_39 .array/port v0x55f5f108ff20, 39;
v0x55f5f108ff20_40 .array/port v0x55f5f108ff20, 40;
v0x55f5f108ff20_41 .array/port v0x55f5f108ff20, 41;
E_0x55f5f1046940/10 .event edge, v0x55f5f108ff20_38, v0x55f5f108ff20_39, v0x55f5f108ff20_40, v0x55f5f108ff20_41;
v0x55f5f108ff20_42 .array/port v0x55f5f108ff20, 42;
v0x55f5f108ff20_43 .array/port v0x55f5f108ff20, 43;
v0x55f5f108ff20_44 .array/port v0x55f5f108ff20, 44;
v0x55f5f108ff20_45 .array/port v0x55f5f108ff20, 45;
E_0x55f5f1046940/11 .event edge, v0x55f5f108ff20_42, v0x55f5f108ff20_43, v0x55f5f108ff20_44, v0x55f5f108ff20_45;
v0x55f5f108ff20_46 .array/port v0x55f5f108ff20, 46;
v0x55f5f108ff20_47 .array/port v0x55f5f108ff20, 47;
v0x55f5f108ff20_48 .array/port v0x55f5f108ff20, 48;
v0x55f5f108ff20_49 .array/port v0x55f5f108ff20, 49;
E_0x55f5f1046940/12 .event edge, v0x55f5f108ff20_46, v0x55f5f108ff20_47, v0x55f5f108ff20_48, v0x55f5f108ff20_49;
v0x55f5f108ff20_50 .array/port v0x55f5f108ff20, 50;
v0x55f5f108ff20_51 .array/port v0x55f5f108ff20, 51;
v0x55f5f108ff20_52 .array/port v0x55f5f108ff20, 52;
v0x55f5f108ff20_53 .array/port v0x55f5f108ff20, 53;
E_0x55f5f1046940/13 .event edge, v0x55f5f108ff20_50, v0x55f5f108ff20_51, v0x55f5f108ff20_52, v0x55f5f108ff20_53;
v0x55f5f108ff20_54 .array/port v0x55f5f108ff20, 54;
v0x55f5f108ff20_55 .array/port v0x55f5f108ff20, 55;
v0x55f5f108ff20_56 .array/port v0x55f5f108ff20, 56;
v0x55f5f108ff20_57 .array/port v0x55f5f108ff20, 57;
E_0x55f5f1046940/14 .event edge, v0x55f5f108ff20_54, v0x55f5f108ff20_55, v0x55f5f108ff20_56, v0x55f5f108ff20_57;
v0x55f5f108ff20_58 .array/port v0x55f5f108ff20, 58;
v0x55f5f108ff20_59 .array/port v0x55f5f108ff20, 59;
v0x55f5f108ff20_60 .array/port v0x55f5f108ff20, 60;
v0x55f5f108ff20_61 .array/port v0x55f5f108ff20, 61;
E_0x55f5f1046940/15 .event edge, v0x55f5f108ff20_58, v0x55f5f108ff20_59, v0x55f5f108ff20_60, v0x55f5f108ff20_61;
v0x55f5f108ff20_62 .array/port v0x55f5f108ff20, 62;
v0x55f5f108ff20_63 .array/port v0x55f5f108ff20, 63;
v0x55f5f108ff20_64 .array/port v0x55f5f108ff20, 64;
v0x55f5f108ff20_65 .array/port v0x55f5f108ff20, 65;
E_0x55f5f1046940/16 .event edge, v0x55f5f108ff20_62, v0x55f5f108ff20_63, v0x55f5f108ff20_64, v0x55f5f108ff20_65;
v0x55f5f108ff20_66 .array/port v0x55f5f108ff20, 66;
v0x55f5f108ff20_67 .array/port v0x55f5f108ff20, 67;
v0x55f5f108ff20_68 .array/port v0x55f5f108ff20, 68;
v0x55f5f108ff20_69 .array/port v0x55f5f108ff20, 69;
E_0x55f5f1046940/17 .event edge, v0x55f5f108ff20_66, v0x55f5f108ff20_67, v0x55f5f108ff20_68, v0x55f5f108ff20_69;
v0x55f5f108ff20_70 .array/port v0x55f5f108ff20, 70;
v0x55f5f108ff20_71 .array/port v0x55f5f108ff20, 71;
v0x55f5f108ff20_72 .array/port v0x55f5f108ff20, 72;
v0x55f5f108ff20_73 .array/port v0x55f5f108ff20, 73;
E_0x55f5f1046940/18 .event edge, v0x55f5f108ff20_70, v0x55f5f108ff20_71, v0x55f5f108ff20_72, v0x55f5f108ff20_73;
v0x55f5f108ff20_74 .array/port v0x55f5f108ff20, 74;
v0x55f5f108ff20_75 .array/port v0x55f5f108ff20, 75;
v0x55f5f108ff20_76 .array/port v0x55f5f108ff20, 76;
v0x55f5f108ff20_77 .array/port v0x55f5f108ff20, 77;
E_0x55f5f1046940/19 .event edge, v0x55f5f108ff20_74, v0x55f5f108ff20_75, v0x55f5f108ff20_76, v0x55f5f108ff20_77;
v0x55f5f108ff20_78 .array/port v0x55f5f108ff20, 78;
v0x55f5f108ff20_79 .array/port v0x55f5f108ff20, 79;
v0x55f5f108ff20_80 .array/port v0x55f5f108ff20, 80;
v0x55f5f108ff20_81 .array/port v0x55f5f108ff20, 81;
E_0x55f5f1046940/20 .event edge, v0x55f5f108ff20_78, v0x55f5f108ff20_79, v0x55f5f108ff20_80, v0x55f5f108ff20_81;
v0x55f5f108ff20_82 .array/port v0x55f5f108ff20, 82;
v0x55f5f108ff20_83 .array/port v0x55f5f108ff20, 83;
v0x55f5f108ff20_84 .array/port v0x55f5f108ff20, 84;
v0x55f5f108ff20_85 .array/port v0x55f5f108ff20, 85;
E_0x55f5f1046940/21 .event edge, v0x55f5f108ff20_82, v0x55f5f108ff20_83, v0x55f5f108ff20_84, v0x55f5f108ff20_85;
v0x55f5f108ff20_86 .array/port v0x55f5f108ff20, 86;
v0x55f5f108ff20_87 .array/port v0x55f5f108ff20, 87;
v0x55f5f108ff20_88 .array/port v0x55f5f108ff20, 88;
v0x55f5f108ff20_89 .array/port v0x55f5f108ff20, 89;
E_0x55f5f1046940/22 .event edge, v0x55f5f108ff20_86, v0x55f5f108ff20_87, v0x55f5f108ff20_88, v0x55f5f108ff20_89;
v0x55f5f108ff20_90 .array/port v0x55f5f108ff20, 90;
v0x55f5f108ff20_91 .array/port v0x55f5f108ff20, 91;
v0x55f5f108ff20_92 .array/port v0x55f5f108ff20, 92;
v0x55f5f108ff20_93 .array/port v0x55f5f108ff20, 93;
E_0x55f5f1046940/23 .event edge, v0x55f5f108ff20_90, v0x55f5f108ff20_91, v0x55f5f108ff20_92, v0x55f5f108ff20_93;
v0x55f5f108ff20_94 .array/port v0x55f5f108ff20, 94;
v0x55f5f108ff20_95 .array/port v0x55f5f108ff20, 95;
v0x55f5f108ff20_96 .array/port v0x55f5f108ff20, 96;
v0x55f5f108ff20_97 .array/port v0x55f5f108ff20, 97;
E_0x55f5f1046940/24 .event edge, v0x55f5f108ff20_94, v0x55f5f108ff20_95, v0x55f5f108ff20_96, v0x55f5f108ff20_97;
v0x55f5f108ff20_98 .array/port v0x55f5f108ff20, 98;
v0x55f5f108ff20_99 .array/port v0x55f5f108ff20, 99;
v0x55f5f108ff20_100 .array/port v0x55f5f108ff20, 100;
v0x55f5f108ff20_101 .array/port v0x55f5f108ff20, 101;
E_0x55f5f1046940/25 .event edge, v0x55f5f108ff20_98, v0x55f5f108ff20_99, v0x55f5f108ff20_100, v0x55f5f108ff20_101;
v0x55f5f108ff20_102 .array/port v0x55f5f108ff20, 102;
v0x55f5f108ff20_103 .array/port v0x55f5f108ff20, 103;
v0x55f5f108ff20_104 .array/port v0x55f5f108ff20, 104;
v0x55f5f108ff20_105 .array/port v0x55f5f108ff20, 105;
E_0x55f5f1046940/26 .event edge, v0x55f5f108ff20_102, v0x55f5f108ff20_103, v0x55f5f108ff20_104, v0x55f5f108ff20_105;
v0x55f5f108ff20_106 .array/port v0x55f5f108ff20, 106;
v0x55f5f108ff20_107 .array/port v0x55f5f108ff20, 107;
v0x55f5f108ff20_108 .array/port v0x55f5f108ff20, 108;
v0x55f5f108ff20_109 .array/port v0x55f5f108ff20, 109;
E_0x55f5f1046940/27 .event edge, v0x55f5f108ff20_106, v0x55f5f108ff20_107, v0x55f5f108ff20_108, v0x55f5f108ff20_109;
v0x55f5f108ff20_110 .array/port v0x55f5f108ff20, 110;
v0x55f5f108ff20_111 .array/port v0x55f5f108ff20, 111;
v0x55f5f108ff20_112 .array/port v0x55f5f108ff20, 112;
v0x55f5f108ff20_113 .array/port v0x55f5f108ff20, 113;
E_0x55f5f1046940/28 .event edge, v0x55f5f108ff20_110, v0x55f5f108ff20_111, v0x55f5f108ff20_112, v0x55f5f108ff20_113;
v0x55f5f108ff20_114 .array/port v0x55f5f108ff20, 114;
v0x55f5f108ff20_115 .array/port v0x55f5f108ff20, 115;
v0x55f5f108ff20_116 .array/port v0x55f5f108ff20, 116;
v0x55f5f108ff20_117 .array/port v0x55f5f108ff20, 117;
E_0x55f5f1046940/29 .event edge, v0x55f5f108ff20_114, v0x55f5f108ff20_115, v0x55f5f108ff20_116, v0x55f5f108ff20_117;
v0x55f5f108ff20_118 .array/port v0x55f5f108ff20, 118;
v0x55f5f108ff20_119 .array/port v0x55f5f108ff20, 119;
v0x55f5f108ff20_120 .array/port v0x55f5f108ff20, 120;
v0x55f5f108ff20_121 .array/port v0x55f5f108ff20, 121;
E_0x55f5f1046940/30 .event edge, v0x55f5f108ff20_118, v0x55f5f108ff20_119, v0x55f5f108ff20_120, v0x55f5f108ff20_121;
v0x55f5f108ff20_122 .array/port v0x55f5f108ff20, 122;
v0x55f5f108ff20_123 .array/port v0x55f5f108ff20, 123;
v0x55f5f108ff20_124 .array/port v0x55f5f108ff20, 124;
v0x55f5f108ff20_125 .array/port v0x55f5f108ff20, 125;
E_0x55f5f1046940/31 .event edge, v0x55f5f108ff20_122, v0x55f5f108ff20_123, v0x55f5f108ff20_124, v0x55f5f108ff20_125;
v0x55f5f108ff20_126 .array/port v0x55f5f108ff20, 126;
v0x55f5f108ff20_127 .array/port v0x55f5f108ff20, 127;
v0x55f5f108ff20_128 .array/port v0x55f5f108ff20, 128;
v0x55f5f108ff20_129 .array/port v0x55f5f108ff20, 129;
E_0x55f5f1046940/32 .event edge, v0x55f5f108ff20_126, v0x55f5f108ff20_127, v0x55f5f108ff20_128, v0x55f5f108ff20_129;
v0x55f5f108ff20_130 .array/port v0x55f5f108ff20, 130;
v0x55f5f108ff20_131 .array/port v0x55f5f108ff20, 131;
v0x55f5f108ff20_132 .array/port v0x55f5f108ff20, 132;
v0x55f5f108ff20_133 .array/port v0x55f5f108ff20, 133;
E_0x55f5f1046940/33 .event edge, v0x55f5f108ff20_130, v0x55f5f108ff20_131, v0x55f5f108ff20_132, v0x55f5f108ff20_133;
v0x55f5f108ff20_134 .array/port v0x55f5f108ff20, 134;
v0x55f5f108ff20_135 .array/port v0x55f5f108ff20, 135;
v0x55f5f108ff20_136 .array/port v0x55f5f108ff20, 136;
v0x55f5f108ff20_137 .array/port v0x55f5f108ff20, 137;
E_0x55f5f1046940/34 .event edge, v0x55f5f108ff20_134, v0x55f5f108ff20_135, v0x55f5f108ff20_136, v0x55f5f108ff20_137;
v0x55f5f108ff20_138 .array/port v0x55f5f108ff20, 138;
v0x55f5f108ff20_139 .array/port v0x55f5f108ff20, 139;
v0x55f5f108ff20_140 .array/port v0x55f5f108ff20, 140;
v0x55f5f108ff20_141 .array/port v0x55f5f108ff20, 141;
E_0x55f5f1046940/35 .event edge, v0x55f5f108ff20_138, v0x55f5f108ff20_139, v0x55f5f108ff20_140, v0x55f5f108ff20_141;
v0x55f5f108ff20_142 .array/port v0x55f5f108ff20, 142;
v0x55f5f108ff20_143 .array/port v0x55f5f108ff20, 143;
v0x55f5f108ff20_144 .array/port v0x55f5f108ff20, 144;
v0x55f5f108ff20_145 .array/port v0x55f5f108ff20, 145;
E_0x55f5f1046940/36 .event edge, v0x55f5f108ff20_142, v0x55f5f108ff20_143, v0x55f5f108ff20_144, v0x55f5f108ff20_145;
v0x55f5f108ff20_146 .array/port v0x55f5f108ff20, 146;
v0x55f5f108ff20_147 .array/port v0x55f5f108ff20, 147;
v0x55f5f108ff20_148 .array/port v0x55f5f108ff20, 148;
v0x55f5f108ff20_149 .array/port v0x55f5f108ff20, 149;
E_0x55f5f1046940/37 .event edge, v0x55f5f108ff20_146, v0x55f5f108ff20_147, v0x55f5f108ff20_148, v0x55f5f108ff20_149;
v0x55f5f108ff20_150 .array/port v0x55f5f108ff20, 150;
v0x55f5f108ff20_151 .array/port v0x55f5f108ff20, 151;
v0x55f5f108ff20_152 .array/port v0x55f5f108ff20, 152;
v0x55f5f108ff20_153 .array/port v0x55f5f108ff20, 153;
E_0x55f5f1046940/38 .event edge, v0x55f5f108ff20_150, v0x55f5f108ff20_151, v0x55f5f108ff20_152, v0x55f5f108ff20_153;
v0x55f5f108ff20_154 .array/port v0x55f5f108ff20, 154;
v0x55f5f108ff20_155 .array/port v0x55f5f108ff20, 155;
v0x55f5f108ff20_156 .array/port v0x55f5f108ff20, 156;
v0x55f5f108ff20_157 .array/port v0x55f5f108ff20, 157;
E_0x55f5f1046940/39 .event edge, v0x55f5f108ff20_154, v0x55f5f108ff20_155, v0x55f5f108ff20_156, v0x55f5f108ff20_157;
v0x55f5f108ff20_158 .array/port v0x55f5f108ff20, 158;
v0x55f5f108ff20_159 .array/port v0x55f5f108ff20, 159;
v0x55f5f108ff20_160 .array/port v0x55f5f108ff20, 160;
v0x55f5f108ff20_161 .array/port v0x55f5f108ff20, 161;
E_0x55f5f1046940/40 .event edge, v0x55f5f108ff20_158, v0x55f5f108ff20_159, v0x55f5f108ff20_160, v0x55f5f108ff20_161;
v0x55f5f108ff20_162 .array/port v0x55f5f108ff20, 162;
v0x55f5f108ff20_163 .array/port v0x55f5f108ff20, 163;
v0x55f5f108ff20_164 .array/port v0x55f5f108ff20, 164;
v0x55f5f108ff20_165 .array/port v0x55f5f108ff20, 165;
E_0x55f5f1046940/41 .event edge, v0x55f5f108ff20_162, v0x55f5f108ff20_163, v0x55f5f108ff20_164, v0x55f5f108ff20_165;
v0x55f5f108ff20_166 .array/port v0x55f5f108ff20, 166;
v0x55f5f108ff20_167 .array/port v0x55f5f108ff20, 167;
v0x55f5f108ff20_168 .array/port v0x55f5f108ff20, 168;
v0x55f5f108ff20_169 .array/port v0x55f5f108ff20, 169;
E_0x55f5f1046940/42 .event edge, v0x55f5f108ff20_166, v0x55f5f108ff20_167, v0x55f5f108ff20_168, v0x55f5f108ff20_169;
v0x55f5f108ff20_170 .array/port v0x55f5f108ff20, 170;
v0x55f5f108ff20_171 .array/port v0x55f5f108ff20, 171;
v0x55f5f108ff20_172 .array/port v0x55f5f108ff20, 172;
v0x55f5f108ff20_173 .array/port v0x55f5f108ff20, 173;
E_0x55f5f1046940/43 .event edge, v0x55f5f108ff20_170, v0x55f5f108ff20_171, v0x55f5f108ff20_172, v0x55f5f108ff20_173;
v0x55f5f108ff20_174 .array/port v0x55f5f108ff20, 174;
v0x55f5f108ff20_175 .array/port v0x55f5f108ff20, 175;
v0x55f5f108ff20_176 .array/port v0x55f5f108ff20, 176;
v0x55f5f108ff20_177 .array/port v0x55f5f108ff20, 177;
E_0x55f5f1046940/44 .event edge, v0x55f5f108ff20_174, v0x55f5f108ff20_175, v0x55f5f108ff20_176, v0x55f5f108ff20_177;
v0x55f5f108ff20_178 .array/port v0x55f5f108ff20, 178;
v0x55f5f108ff20_179 .array/port v0x55f5f108ff20, 179;
v0x55f5f108ff20_180 .array/port v0x55f5f108ff20, 180;
v0x55f5f108ff20_181 .array/port v0x55f5f108ff20, 181;
E_0x55f5f1046940/45 .event edge, v0x55f5f108ff20_178, v0x55f5f108ff20_179, v0x55f5f108ff20_180, v0x55f5f108ff20_181;
v0x55f5f108ff20_182 .array/port v0x55f5f108ff20, 182;
v0x55f5f108ff20_183 .array/port v0x55f5f108ff20, 183;
v0x55f5f108ff20_184 .array/port v0x55f5f108ff20, 184;
v0x55f5f108ff20_185 .array/port v0x55f5f108ff20, 185;
E_0x55f5f1046940/46 .event edge, v0x55f5f108ff20_182, v0x55f5f108ff20_183, v0x55f5f108ff20_184, v0x55f5f108ff20_185;
v0x55f5f108ff20_186 .array/port v0x55f5f108ff20, 186;
v0x55f5f108ff20_187 .array/port v0x55f5f108ff20, 187;
v0x55f5f108ff20_188 .array/port v0x55f5f108ff20, 188;
v0x55f5f108ff20_189 .array/port v0x55f5f108ff20, 189;
E_0x55f5f1046940/47 .event edge, v0x55f5f108ff20_186, v0x55f5f108ff20_187, v0x55f5f108ff20_188, v0x55f5f108ff20_189;
v0x55f5f108ff20_190 .array/port v0x55f5f108ff20, 190;
v0x55f5f108ff20_191 .array/port v0x55f5f108ff20, 191;
v0x55f5f108ff20_192 .array/port v0x55f5f108ff20, 192;
v0x55f5f108ff20_193 .array/port v0x55f5f108ff20, 193;
E_0x55f5f1046940/48 .event edge, v0x55f5f108ff20_190, v0x55f5f108ff20_191, v0x55f5f108ff20_192, v0x55f5f108ff20_193;
v0x55f5f108ff20_194 .array/port v0x55f5f108ff20, 194;
v0x55f5f108ff20_195 .array/port v0x55f5f108ff20, 195;
v0x55f5f108ff20_196 .array/port v0x55f5f108ff20, 196;
v0x55f5f108ff20_197 .array/port v0x55f5f108ff20, 197;
E_0x55f5f1046940/49 .event edge, v0x55f5f108ff20_194, v0x55f5f108ff20_195, v0x55f5f108ff20_196, v0x55f5f108ff20_197;
v0x55f5f108ff20_198 .array/port v0x55f5f108ff20, 198;
v0x55f5f108ff20_199 .array/port v0x55f5f108ff20, 199;
v0x55f5f108ff20_200 .array/port v0x55f5f108ff20, 200;
v0x55f5f108ff20_201 .array/port v0x55f5f108ff20, 201;
E_0x55f5f1046940/50 .event edge, v0x55f5f108ff20_198, v0x55f5f108ff20_199, v0x55f5f108ff20_200, v0x55f5f108ff20_201;
v0x55f5f108ff20_202 .array/port v0x55f5f108ff20, 202;
v0x55f5f108ff20_203 .array/port v0x55f5f108ff20, 203;
v0x55f5f108ff20_204 .array/port v0x55f5f108ff20, 204;
v0x55f5f108ff20_205 .array/port v0x55f5f108ff20, 205;
E_0x55f5f1046940/51 .event edge, v0x55f5f108ff20_202, v0x55f5f108ff20_203, v0x55f5f108ff20_204, v0x55f5f108ff20_205;
v0x55f5f108ff20_206 .array/port v0x55f5f108ff20, 206;
v0x55f5f108ff20_207 .array/port v0x55f5f108ff20, 207;
v0x55f5f108ff20_208 .array/port v0x55f5f108ff20, 208;
v0x55f5f108ff20_209 .array/port v0x55f5f108ff20, 209;
E_0x55f5f1046940/52 .event edge, v0x55f5f108ff20_206, v0x55f5f108ff20_207, v0x55f5f108ff20_208, v0x55f5f108ff20_209;
v0x55f5f108ff20_210 .array/port v0x55f5f108ff20, 210;
v0x55f5f108ff20_211 .array/port v0x55f5f108ff20, 211;
v0x55f5f108ff20_212 .array/port v0x55f5f108ff20, 212;
v0x55f5f108ff20_213 .array/port v0x55f5f108ff20, 213;
E_0x55f5f1046940/53 .event edge, v0x55f5f108ff20_210, v0x55f5f108ff20_211, v0x55f5f108ff20_212, v0x55f5f108ff20_213;
v0x55f5f108ff20_214 .array/port v0x55f5f108ff20, 214;
v0x55f5f108ff20_215 .array/port v0x55f5f108ff20, 215;
v0x55f5f108ff20_216 .array/port v0x55f5f108ff20, 216;
v0x55f5f108ff20_217 .array/port v0x55f5f108ff20, 217;
E_0x55f5f1046940/54 .event edge, v0x55f5f108ff20_214, v0x55f5f108ff20_215, v0x55f5f108ff20_216, v0x55f5f108ff20_217;
v0x55f5f108ff20_218 .array/port v0x55f5f108ff20, 218;
v0x55f5f108ff20_219 .array/port v0x55f5f108ff20, 219;
v0x55f5f108ff20_220 .array/port v0x55f5f108ff20, 220;
v0x55f5f108ff20_221 .array/port v0x55f5f108ff20, 221;
E_0x55f5f1046940/55 .event edge, v0x55f5f108ff20_218, v0x55f5f108ff20_219, v0x55f5f108ff20_220, v0x55f5f108ff20_221;
v0x55f5f108ff20_222 .array/port v0x55f5f108ff20, 222;
v0x55f5f108ff20_223 .array/port v0x55f5f108ff20, 223;
v0x55f5f108ff20_224 .array/port v0x55f5f108ff20, 224;
v0x55f5f108ff20_225 .array/port v0x55f5f108ff20, 225;
E_0x55f5f1046940/56 .event edge, v0x55f5f108ff20_222, v0x55f5f108ff20_223, v0x55f5f108ff20_224, v0x55f5f108ff20_225;
v0x55f5f108ff20_226 .array/port v0x55f5f108ff20, 226;
v0x55f5f108ff20_227 .array/port v0x55f5f108ff20, 227;
v0x55f5f108ff20_228 .array/port v0x55f5f108ff20, 228;
v0x55f5f108ff20_229 .array/port v0x55f5f108ff20, 229;
E_0x55f5f1046940/57 .event edge, v0x55f5f108ff20_226, v0x55f5f108ff20_227, v0x55f5f108ff20_228, v0x55f5f108ff20_229;
v0x55f5f108ff20_230 .array/port v0x55f5f108ff20, 230;
v0x55f5f108ff20_231 .array/port v0x55f5f108ff20, 231;
v0x55f5f108ff20_232 .array/port v0x55f5f108ff20, 232;
v0x55f5f108ff20_233 .array/port v0x55f5f108ff20, 233;
E_0x55f5f1046940/58 .event edge, v0x55f5f108ff20_230, v0x55f5f108ff20_231, v0x55f5f108ff20_232, v0x55f5f108ff20_233;
v0x55f5f108ff20_234 .array/port v0x55f5f108ff20, 234;
v0x55f5f108ff20_235 .array/port v0x55f5f108ff20, 235;
v0x55f5f108ff20_236 .array/port v0x55f5f108ff20, 236;
v0x55f5f108ff20_237 .array/port v0x55f5f108ff20, 237;
E_0x55f5f1046940/59 .event edge, v0x55f5f108ff20_234, v0x55f5f108ff20_235, v0x55f5f108ff20_236, v0x55f5f108ff20_237;
v0x55f5f108ff20_238 .array/port v0x55f5f108ff20, 238;
v0x55f5f108ff20_239 .array/port v0x55f5f108ff20, 239;
v0x55f5f108ff20_240 .array/port v0x55f5f108ff20, 240;
v0x55f5f108ff20_241 .array/port v0x55f5f108ff20, 241;
E_0x55f5f1046940/60 .event edge, v0x55f5f108ff20_238, v0x55f5f108ff20_239, v0x55f5f108ff20_240, v0x55f5f108ff20_241;
v0x55f5f108ff20_242 .array/port v0x55f5f108ff20, 242;
v0x55f5f108ff20_243 .array/port v0x55f5f108ff20, 243;
v0x55f5f108ff20_244 .array/port v0x55f5f108ff20, 244;
v0x55f5f108ff20_245 .array/port v0x55f5f108ff20, 245;
E_0x55f5f1046940/61 .event edge, v0x55f5f108ff20_242, v0x55f5f108ff20_243, v0x55f5f108ff20_244, v0x55f5f108ff20_245;
v0x55f5f108ff20_246 .array/port v0x55f5f108ff20, 246;
v0x55f5f108ff20_247 .array/port v0x55f5f108ff20, 247;
v0x55f5f108ff20_248 .array/port v0x55f5f108ff20, 248;
v0x55f5f108ff20_249 .array/port v0x55f5f108ff20, 249;
E_0x55f5f1046940/62 .event edge, v0x55f5f108ff20_246, v0x55f5f108ff20_247, v0x55f5f108ff20_248, v0x55f5f108ff20_249;
v0x55f5f108ff20_250 .array/port v0x55f5f108ff20, 250;
v0x55f5f108ff20_251 .array/port v0x55f5f108ff20, 251;
v0x55f5f108ff20_252 .array/port v0x55f5f108ff20, 252;
v0x55f5f108ff20_253 .array/port v0x55f5f108ff20, 253;
E_0x55f5f1046940/63 .event edge, v0x55f5f108ff20_250, v0x55f5f108ff20_251, v0x55f5f108ff20_252, v0x55f5f108ff20_253;
v0x55f5f108ff20_254 .array/port v0x55f5f108ff20, 254;
v0x55f5f108ff20_255 .array/port v0x55f5f108ff20, 255;
E_0x55f5f1046940/64 .event edge, v0x55f5f108ff20_254, v0x55f5f108ff20_255;
E_0x55f5f1046940 .event/or E_0x55f5f1046940/0, E_0x55f5f1046940/1, E_0x55f5f1046940/2, E_0x55f5f1046940/3, E_0x55f5f1046940/4, E_0x55f5f1046940/5, E_0x55f5f1046940/6, E_0x55f5f1046940/7, E_0x55f5f1046940/8, E_0x55f5f1046940/9, E_0x55f5f1046940/10, E_0x55f5f1046940/11, E_0x55f5f1046940/12, E_0x55f5f1046940/13, E_0x55f5f1046940/14, E_0x55f5f1046940/15, E_0x55f5f1046940/16, E_0x55f5f1046940/17, E_0x55f5f1046940/18, E_0x55f5f1046940/19, E_0x55f5f1046940/20, E_0x55f5f1046940/21, E_0x55f5f1046940/22, E_0x55f5f1046940/23, E_0x55f5f1046940/24, E_0x55f5f1046940/25, E_0x55f5f1046940/26, E_0x55f5f1046940/27, E_0x55f5f1046940/28, E_0x55f5f1046940/29, E_0x55f5f1046940/30, E_0x55f5f1046940/31, E_0x55f5f1046940/32, E_0x55f5f1046940/33, E_0x55f5f1046940/34, E_0x55f5f1046940/35, E_0x55f5f1046940/36, E_0x55f5f1046940/37, E_0x55f5f1046940/38, E_0x55f5f1046940/39, E_0x55f5f1046940/40, E_0x55f5f1046940/41, E_0x55f5f1046940/42, E_0x55f5f1046940/43, E_0x55f5f1046940/44, E_0x55f5f1046940/45, E_0x55f5f1046940/46, E_0x55f5f1046940/47, E_0x55f5f1046940/48, E_0x55f5f1046940/49, E_0x55f5f1046940/50, E_0x55f5f1046940/51, E_0x55f5f1046940/52, E_0x55f5f1046940/53, E_0x55f5f1046940/54, E_0x55f5f1046940/55, E_0x55f5f1046940/56, E_0x55f5f1046940/57, E_0x55f5f1046940/58, E_0x55f5f1046940/59, E_0x55f5f1046940/60, E_0x55f5f1046940/61, E_0x55f5f1046940/62, E_0x55f5f1046940/63, E_0x55f5f1046940/64;
E_0x55f5f10089f0 .event posedge, v0x55f5f1051270_0;
S_0x55f5f10ab660 .scope module, "memoriaInstrucao" "MemoriaInstrucao" 2 25, 4 1 0, S_0x55f5f108c930;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Endereco";
    .port_info 1 /OUTPUT 8 "Instrucao";
    .port_info 2 /INPUT 1 "Clock";
v0x55f5f10ac0e0_0 .net "Clock", 0 0, v0x55f5f10ba620_0;  alias, 1 drivers
v0x55f5f10ac1a0_0 .net "Endereco", 7 0, v0x55f5f10b5e90_0;  1 drivers
v0x55f5f10ac260_0 .var "Instrucao", 7 0;
v0x55f5f10ac320 .array "Instrucoes", 255 0, 7 0;
v0x55f5f10ac320_0 .array/port v0x55f5f10ac320, 0;
v0x55f5f10ac320_1 .array/port v0x55f5f10ac320, 1;
v0x55f5f10ac320_2 .array/port v0x55f5f10ac320, 2;
E_0x55f5f10467e0/0 .event edge, v0x55f5f10ac1a0_0, v0x55f5f10ac320_0, v0x55f5f10ac320_1, v0x55f5f10ac320_2;
v0x55f5f10ac320_3 .array/port v0x55f5f10ac320, 3;
v0x55f5f10ac320_4 .array/port v0x55f5f10ac320, 4;
v0x55f5f10ac320_5 .array/port v0x55f5f10ac320, 5;
v0x55f5f10ac320_6 .array/port v0x55f5f10ac320, 6;
E_0x55f5f10467e0/1 .event edge, v0x55f5f10ac320_3, v0x55f5f10ac320_4, v0x55f5f10ac320_5, v0x55f5f10ac320_6;
v0x55f5f10ac320_7 .array/port v0x55f5f10ac320, 7;
v0x55f5f10ac320_8 .array/port v0x55f5f10ac320, 8;
v0x55f5f10ac320_9 .array/port v0x55f5f10ac320, 9;
v0x55f5f10ac320_10 .array/port v0x55f5f10ac320, 10;
E_0x55f5f10467e0/2 .event edge, v0x55f5f10ac320_7, v0x55f5f10ac320_8, v0x55f5f10ac320_9, v0x55f5f10ac320_10;
v0x55f5f10ac320_11 .array/port v0x55f5f10ac320, 11;
v0x55f5f10ac320_12 .array/port v0x55f5f10ac320, 12;
v0x55f5f10ac320_13 .array/port v0x55f5f10ac320, 13;
v0x55f5f10ac320_14 .array/port v0x55f5f10ac320, 14;
E_0x55f5f10467e0/3 .event edge, v0x55f5f10ac320_11, v0x55f5f10ac320_12, v0x55f5f10ac320_13, v0x55f5f10ac320_14;
v0x55f5f10ac320_15 .array/port v0x55f5f10ac320, 15;
v0x55f5f10ac320_16 .array/port v0x55f5f10ac320, 16;
v0x55f5f10ac320_17 .array/port v0x55f5f10ac320, 17;
v0x55f5f10ac320_18 .array/port v0x55f5f10ac320, 18;
E_0x55f5f10467e0/4 .event edge, v0x55f5f10ac320_15, v0x55f5f10ac320_16, v0x55f5f10ac320_17, v0x55f5f10ac320_18;
v0x55f5f10ac320_19 .array/port v0x55f5f10ac320, 19;
v0x55f5f10ac320_20 .array/port v0x55f5f10ac320, 20;
v0x55f5f10ac320_21 .array/port v0x55f5f10ac320, 21;
v0x55f5f10ac320_22 .array/port v0x55f5f10ac320, 22;
E_0x55f5f10467e0/5 .event edge, v0x55f5f10ac320_19, v0x55f5f10ac320_20, v0x55f5f10ac320_21, v0x55f5f10ac320_22;
v0x55f5f10ac320_23 .array/port v0x55f5f10ac320, 23;
v0x55f5f10ac320_24 .array/port v0x55f5f10ac320, 24;
v0x55f5f10ac320_25 .array/port v0x55f5f10ac320, 25;
v0x55f5f10ac320_26 .array/port v0x55f5f10ac320, 26;
E_0x55f5f10467e0/6 .event edge, v0x55f5f10ac320_23, v0x55f5f10ac320_24, v0x55f5f10ac320_25, v0x55f5f10ac320_26;
v0x55f5f10ac320_27 .array/port v0x55f5f10ac320, 27;
v0x55f5f10ac320_28 .array/port v0x55f5f10ac320, 28;
v0x55f5f10ac320_29 .array/port v0x55f5f10ac320, 29;
v0x55f5f10ac320_30 .array/port v0x55f5f10ac320, 30;
E_0x55f5f10467e0/7 .event edge, v0x55f5f10ac320_27, v0x55f5f10ac320_28, v0x55f5f10ac320_29, v0x55f5f10ac320_30;
v0x55f5f10ac320_31 .array/port v0x55f5f10ac320, 31;
v0x55f5f10ac320_32 .array/port v0x55f5f10ac320, 32;
v0x55f5f10ac320_33 .array/port v0x55f5f10ac320, 33;
v0x55f5f10ac320_34 .array/port v0x55f5f10ac320, 34;
E_0x55f5f10467e0/8 .event edge, v0x55f5f10ac320_31, v0x55f5f10ac320_32, v0x55f5f10ac320_33, v0x55f5f10ac320_34;
v0x55f5f10ac320_35 .array/port v0x55f5f10ac320, 35;
v0x55f5f10ac320_36 .array/port v0x55f5f10ac320, 36;
v0x55f5f10ac320_37 .array/port v0x55f5f10ac320, 37;
v0x55f5f10ac320_38 .array/port v0x55f5f10ac320, 38;
E_0x55f5f10467e0/9 .event edge, v0x55f5f10ac320_35, v0x55f5f10ac320_36, v0x55f5f10ac320_37, v0x55f5f10ac320_38;
v0x55f5f10ac320_39 .array/port v0x55f5f10ac320, 39;
v0x55f5f10ac320_40 .array/port v0x55f5f10ac320, 40;
v0x55f5f10ac320_41 .array/port v0x55f5f10ac320, 41;
v0x55f5f10ac320_42 .array/port v0x55f5f10ac320, 42;
E_0x55f5f10467e0/10 .event edge, v0x55f5f10ac320_39, v0x55f5f10ac320_40, v0x55f5f10ac320_41, v0x55f5f10ac320_42;
v0x55f5f10ac320_43 .array/port v0x55f5f10ac320, 43;
v0x55f5f10ac320_44 .array/port v0x55f5f10ac320, 44;
v0x55f5f10ac320_45 .array/port v0x55f5f10ac320, 45;
v0x55f5f10ac320_46 .array/port v0x55f5f10ac320, 46;
E_0x55f5f10467e0/11 .event edge, v0x55f5f10ac320_43, v0x55f5f10ac320_44, v0x55f5f10ac320_45, v0x55f5f10ac320_46;
v0x55f5f10ac320_47 .array/port v0x55f5f10ac320, 47;
v0x55f5f10ac320_48 .array/port v0x55f5f10ac320, 48;
v0x55f5f10ac320_49 .array/port v0x55f5f10ac320, 49;
v0x55f5f10ac320_50 .array/port v0x55f5f10ac320, 50;
E_0x55f5f10467e0/12 .event edge, v0x55f5f10ac320_47, v0x55f5f10ac320_48, v0x55f5f10ac320_49, v0x55f5f10ac320_50;
v0x55f5f10ac320_51 .array/port v0x55f5f10ac320, 51;
v0x55f5f10ac320_52 .array/port v0x55f5f10ac320, 52;
v0x55f5f10ac320_53 .array/port v0x55f5f10ac320, 53;
v0x55f5f10ac320_54 .array/port v0x55f5f10ac320, 54;
E_0x55f5f10467e0/13 .event edge, v0x55f5f10ac320_51, v0x55f5f10ac320_52, v0x55f5f10ac320_53, v0x55f5f10ac320_54;
v0x55f5f10ac320_55 .array/port v0x55f5f10ac320, 55;
v0x55f5f10ac320_56 .array/port v0x55f5f10ac320, 56;
v0x55f5f10ac320_57 .array/port v0x55f5f10ac320, 57;
v0x55f5f10ac320_58 .array/port v0x55f5f10ac320, 58;
E_0x55f5f10467e0/14 .event edge, v0x55f5f10ac320_55, v0x55f5f10ac320_56, v0x55f5f10ac320_57, v0x55f5f10ac320_58;
v0x55f5f10ac320_59 .array/port v0x55f5f10ac320, 59;
v0x55f5f10ac320_60 .array/port v0x55f5f10ac320, 60;
v0x55f5f10ac320_61 .array/port v0x55f5f10ac320, 61;
v0x55f5f10ac320_62 .array/port v0x55f5f10ac320, 62;
E_0x55f5f10467e0/15 .event edge, v0x55f5f10ac320_59, v0x55f5f10ac320_60, v0x55f5f10ac320_61, v0x55f5f10ac320_62;
v0x55f5f10ac320_63 .array/port v0x55f5f10ac320, 63;
v0x55f5f10ac320_64 .array/port v0x55f5f10ac320, 64;
v0x55f5f10ac320_65 .array/port v0x55f5f10ac320, 65;
v0x55f5f10ac320_66 .array/port v0x55f5f10ac320, 66;
E_0x55f5f10467e0/16 .event edge, v0x55f5f10ac320_63, v0x55f5f10ac320_64, v0x55f5f10ac320_65, v0x55f5f10ac320_66;
v0x55f5f10ac320_67 .array/port v0x55f5f10ac320, 67;
v0x55f5f10ac320_68 .array/port v0x55f5f10ac320, 68;
v0x55f5f10ac320_69 .array/port v0x55f5f10ac320, 69;
v0x55f5f10ac320_70 .array/port v0x55f5f10ac320, 70;
E_0x55f5f10467e0/17 .event edge, v0x55f5f10ac320_67, v0x55f5f10ac320_68, v0x55f5f10ac320_69, v0x55f5f10ac320_70;
v0x55f5f10ac320_71 .array/port v0x55f5f10ac320, 71;
v0x55f5f10ac320_72 .array/port v0x55f5f10ac320, 72;
v0x55f5f10ac320_73 .array/port v0x55f5f10ac320, 73;
v0x55f5f10ac320_74 .array/port v0x55f5f10ac320, 74;
E_0x55f5f10467e0/18 .event edge, v0x55f5f10ac320_71, v0x55f5f10ac320_72, v0x55f5f10ac320_73, v0x55f5f10ac320_74;
v0x55f5f10ac320_75 .array/port v0x55f5f10ac320, 75;
v0x55f5f10ac320_76 .array/port v0x55f5f10ac320, 76;
v0x55f5f10ac320_77 .array/port v0x55f5f10ac320, 77;
v0x55f5f10ac320_78 .array/port v0x55f5f10ac320, 78;
E_0x55f5f10467e0/19 .event edge, v0x55f5f10ac320_75, v0x55f5f10ac320_76, v0x55f5f10ac320_77, v0x55f5f10ac320_78;
v0x55f5f10ac320_79 .array/port v0x55f5f10ac320, 79;
v0x55f5f10ac320_80 .array/port v0x55f5f10ac320, 80;
v0x55f5f10ac320_81 .array/port v0x55f5f10ac320, 81;
v0x55f5f10ac320_82 .array/port v0x55f5f10ac320, 82;
E_0x55f5f10467e0/20 .event edge, v0x55f5f10ac320_79, v0x55f5f10ac320_80, v0x55f5f10ac320_81, v0x55f5f10ac320_82;
v0x55f5f10ac320_83 .array/port v0x55f5f10ac320, 83;
v0x55f5f10ac320_84 .array/port v0x55f5f10ac320, 84;
v0x55f5f10ac320_85 .array/port v0x55f5f10ac320, 85;
v0x55f5f10ac320_86 .array/port v0x55f5f10ac320, 86;
E_0x55f5f10467e0/21 .event edge, v0x55f5f10ac320_83, v0x55f5f10ac320_84, v0x55f5f10ac320_85, v0x55f5f10ac320_86;
v0x55f5f10ac320_87 .array/port v0x55f5f10ac320, 87;
v0x55f5f10ac320_88 .array/port v0x55f5f10ac320, 88;
v0x55f5f10ac320_89 .array/port v0x55f5f10ac320, 89;
v0x55f5f10ac320_90 .array/port v0x55f5f10ac320, 90;
E_0x55f5f10467e0/22 .event edge, v0x55f5f10ac320_87, v0x55f5f10ac320_88, v0x55f5f10ac320_89, v0x55f5f10ac320_90;
v0x55f5f10ac320_91 .array/port v0x55f5f10ac320, 91;
v0x55f5f10ac320_92 .array/port v0x55f5f10ac320, 92;
v0x55f5f10ac320_93 .array/port v0x55f5f10ac320, 93;
v0x55f5f10ac320_94 .array/port v0x55f5f10ac320, 94;
E_0x55f5f10467e0/23 .event edge, v0x55f5f10ac320_91, v0x55f5f10ac320_92, v0x55f5f10ac320_93, v0x55f5f10ac320_94;
v0x55f5f10ac320_95 .array/port v0x55f5f10ac320, 95;
v0x55f5f10ac320_96 .array/port v0x55f5f10ac320, 96;
v0x55f5f10ac320_97 .array/port v0x55f5f10ac320, 97;
v0x55f5f10ac320_98 .array/port v0x55f5f10ac320, 98;
E_0x55f5f10467e0/24 .event edge, v0x55f5f10ac320_95, v0x55f5f10ac320_96, v0x55f5f10ac320_97, v0x55f5f10ac320_98;
v0x55f5f10ac320_99 .array/port v0x55f5f10ac320, 99;
v0x55f5f10ac320_100 .array/port v0x55f5f10ac320, 100;
v0x55f5f10ac320_101 .array/port v0x55f5f10ac320, 101;
v0x55f5f10ac320_102 .array/port v0x55f5f10ac320, 102;
E_0x55f5f10467e0/25 .event edge, v0x55f5f10ac320_99, v0x55f5f10ac320_100, v0x55f5f10ac320_101, v0x55f5f10ac320_102;
v0x55f5f10ac320_103 .array/port v0x55f5f10ac320, 103;
v0x55f5f10ac320_104 .array/port v0x55f5f10ac320, 104;
v0x55f5f10ac320_105 .array/port v0x55f5f10ac320, 105;
v0x55f5f10ac320_106 .array/port v0x55f5f10ac320, 106;
E_0x55f5f10467e0/26 .event edge, v0x55f5f10ac320_103, v0x55f5f10ac320_104, v0x55f5f10ac320_105, v0x55f5f10ac320_106;
v0x55f5f10ac320_107 .array/port v0x55f5f10ac320, 107;
v0x55f5f10ac320_108 .array/port v0x55f5f10ac320, 108;
v0x55f5f10ac320_109 .array/port v0x55f5f10ac320, 109;
v0x55f5f10ac320_110 .array/port v0x55f5f10ac320, 110;
E_0x55f5f10467e0/27 .event edge, v0x55f5f10ac320_107, v0x55f5f10ac320_108, v0x55f5f10ac320_109, v0x55f5f10ac320_110;
v0x55f5f10ac320_111 .array/port v0x55f5f10ac320, 111;
v0x55f5f10ac320_112 .array/port v0x55f5f10ac320, 112;
v0x55f5f10ac320_113 .array/port v0x55f5f10ac320, 113;
v0x55f5f10ac320_114 .array/port v0x55f5f10ac320, 114;
E_0x55f5f10467e0/28 .event edge, v0x55f5f10ac320_111, v0x55f5f10ac320_112, v0x55f5f10ac320_113, v0x55f5f10ac320_114;
v0x55f5f10ac320_115 .array/port v0x55f5f10ac320, 115;
v0x55f5f10ac320_116 .array/port v0x55f5f10ac320, 116;
v0x55f5f10ac320_117 .array/port v0x55f5f10ac320, 117;
v0x55f5f10ac320_118 .array/port v0x55f5f10ac320, 118;
E_0x55f5f10467e0/29 .event edge, v0x55f5f10ac320_115, v0x55f5f10ac320_116, v0x55f5f10ac320_117, v0x55f5f10ac320_118;
v0x55f5f10ac320_119 .array/port v0x55f5f10ac320, 119;
v0x55f5f10ac320_120 .array/port v0x55f5f10ac320, 120;
v0x55f5f10ac320_121 .array/port v0x55f5f10ac320, 121;
v0x55f5f10ac320_122 .array/port v0x55f5f10ac320, 122;
E_0x55f5f10467e0/30 .event edge, v0x55f5f10ac320_119, v0x55f5f10ac320_120, v0x55f5f10ac320_121, v0x55f5f10ac320_122;
v0x55f5f10ac320_123 .array/port v0x55f5f10ac320, 123;
v0x55f5f10ac320_124 .array/port v0x55f5f10ac320, 124;
v0x55f5f10ac320_125 .array/port v0x55f5f10ac320, 125;
v0x55f5f10ac320_126 .array/port v0x55f5f10ac320, 126;
E_0x55f5f10467e0/31 .event edge, v0x55f5f10ac320_123, v0x55f5f10ac320_124, v0x55f5f10ac320_125, v0x55f5f10ac320_126;
v0x55f5f10ac320_127 .array/port v0x55f5f10ac320, 127;
v0x55f5f10ac320_128 .array/port v0x55f5f10ac320, 128;
v0x55f5f10ac320_129 .array/port v0x55f5f10ac320, 129;
v0x55f5f10ac320_130 .array/port v0x55f5f10ac320, 130;
E_0x55f5f10467e0/32 .event edge, v0x55f5f10ac320_127, v0x55f5f10ac320_128, v0x55f5f10ac320_129, v0x55f5f10ac320_130;
v0x55f5f10ac320_131 .array/port v0x55f5f10ac320, 131;
v0x55f5f10ac320_132 .array/port v0x55f5f10ac320, 132;
v0x55f5f10ac320_133 .array/port v0x55f5f10ac320, 133;
v0x55f5f10ac320_134 .array/port v0x55f5f10ac320, 134;
E_0x55f5f10467e0/33 .event edge, v0x55f5f10ac320_131, v0x55f5f10ac320_132, v0x55f5f10ac320_133, v0x55f5f10ac320_134;
v0x55f5f10ac320_135 .array/port v0x55f5f10ac320, 135;
v0x55f5f10ac320_136 .array/port v0x55f5f10ac320, 136;
v0x55f5f10ac320_137 .array/port v0x55f5f10ac320, 137;
v0x55f5f10ac320_138 .array/port v0x55f5f10ac320, 138;
E_0x55f5f10467e0/34 .event edge, v0x55f5f10ac320_135, v0x55f5f10ac320_136, v0x55f5f10ac320_137, v0x55f5f10ac320_138;
v0x55f5f10ac320_139 .array/port v0x55f5f10ac320, 139;
v0x55f5f10ac320_140 .array/port v0x55f5f10ac320, 140;
v0x55f5f10ac320_141 .array/port v0x55f5f10ac320, 141;
v0x55f5f10ac320_142 .array/port v0x55f5f10ac320, 142;
E_0x55f5f10467e0/35 .event edge, v0x55f5f10ac320_139, v0x55f5f10ac320_140, v0x55f5f10ac320_141, v0x55f5f10ac320_142;
v0x55f5f10ac320_143 .array/port v0x55f5f10ac320, 143;
v0x55f5f10ac320_144 .array/port v0x55f5f10ac320, 144;
v0x55f5f10ac320_145 .array/port v0x55f5f10ac320, 145;
v0x55f5f10ac320_146 .array/port v0x55f5f10ac320, 146;
E_0x55f5f10467e0/36 .event edge, v0x55f5f10ac320_143, v0x55f5f10ac320_144, v0x55f5f10ac320_145, v0x55f5f10ac320_146;
v0x55f5f10ac320_147 .array/port v0x55f5f10ac320, 147;
v0x55f5f10ac320_148 .array/port v0x55f5f10ac320, 148;
v0x55f5f10ac320_149 .array/port v0x55f5f10ac320, 149;
v0x55f5f10ac320_150 .array/port v0x55f5f10ac320, 150;
E_0x55f5f10467e0/37 .event edge, v0x55f5f10ac320_147, v0x55f5f10ac320_148, v0x55f5f10ac320_149, v0x55f5f10ac320_150;
v0x55f5f10ac320_151 .array/port v0x55f5f10ac320, 151;
v0x55f5f10ac320_152 .array/port v0x55f5f10ac320, 152;
v0x55f5f10ac320_153 .array/port v0x55f5f10ac320, 153;
v0x55f5f10ac320_154 .array/port v0x55f5f10ac320, 154;
E_0x55f5f10467e0/38 .event edge, v0x55f5f10ac320_151, v0x55f5f10ac320_152, v0x55f5f10ac320_153, v0x55f5f10ac320_154;
v0x55f5f10ac320_155 .array/port v0x55f5f10ac320, 155;
v0x55f5f10ac320_156 .array/port v0x55f5f10ac320, 156;
v0x55f5f10ac320_157 .array/port v0x55f5f10ac320, 157;
v0x55f5f10ac320_158 .array/port v0x55f5f10ac320, 158;
E_0x55f5f10467e0/39 .event edge, v0x55f5f10ac320_155, v0x55f5f10ac320_156, v0x55f5f10ac320_157, v0x55f5f10ac320_158;
v0x55f5f10ac320_159 .array/port v0x55f5f10ac320, 159;
v0x55f5f10ac320_160 .array/port v0x55f5f10ac320, 160;
v0x55f5f10ac320_161 .array/port v0x55f5f10ac320, 161;
v0x55f5f10ac320_162 .array/port v0x55f5f10ac320, 162;
E_0x55f5f10467e0/40 .event edge, v0x55f5f10ac320_159, v0x55f5f10ac320_160, v0x55f5f10ac320_161, v0x55f5f10ac320_162;
v0x55f5f10ac320_163 .array/port v0x55f5f10ac320, 163;
v0x55f5f10ac320_164 .array/port v0x55f5f10ac320, 164;
v0x55f5f10ac320_165 .array/port v0x55f5f10ac320, 165;
v0x55f5f10ac320_166 .array/port v0x55f5f10ac320, 166;
E_0x55f5f10467e0/41 .event edge, v0x55f5f10ac320_163, v0x55f5f10ac320_164, v0x55f5f10ac320_165, v0x55f5f10ac320_166;
v0x55f5f10ac320_167 .array/port v0x55f5f10ac320, 167;
v0x55f5f10ac320_168 .array/port v0x55f5f10ac320, 168;
v0x55f5f10ac320_169 .array/port v0x55f5f10ac320, 169;
v0x55f5f10ac320_170 .array/port v0x55f5f10ac320, 170;
E_0x55f5f10467e0/42 .event edge, v0x55f5f10ac320_167, v0x55f5f10ac320_168, v0x55f5f10ac320_169, v0x55f5f10ac320_170;
v0x55f5f10ac320_171 .array/port v0x55f5f10ac320, 171;
v0x55f5f10ac320_172 .array/port v0x55f5f10ac320, 172;
v0x55f5f10ac320_173 .array/port v0x55f5f10ac320, 173;
v0x55f5f10ac320_174 .array/port v0x55f5f10ac320, 174;
E_0x55f5f10467e0/43 .event edge, v0x55f5f10ac320_171, v0x55f5f10ac320_172, v0x55f5f10ac320_173, v0x55f5f10ac320_174;
v0x55f5f10ac320_175 .array/port v0x55f5f10ac320, 175;
v0x55f5f10ac320_176 .array/port v0x55f5f10ac320, 176;
v0x55f5f10ac320_177 .array/port v0x55f5f10ac320, 177;
v0x55f5f10ac320_178 .array/port v0x55f5f10ac320, 178;
E_0x55f5f10467e0/44 .event edge, v0x55f5f10ac320_175, v0x55f5f10ac320_176, v0x55f5f10ac320_177, v0x55f5f10ac320_178;
v0x55f5f10ac320_179 .array/port v0x55f5f10ac320, 179;
v0x55f5f10ac320_180 .array/port v0x55f5f10ac320, 180;
v0x55f5f10ac320_181 .array/port v0x55f5f10ac320, 181;
v0x55f5f10ac320_182 .array/port v0x55f5f10ac320, 182;
E_0x55f5f10467e0/45 .event edge, v0x55f5f10ac320_179, v0x55f5f10ac320_180, v0x55f5f10ac320_181, v0x55f5f10ac320_182;
v0x55f5f10ac320_183 .array/port v0x55f5f10ac320, 183;
v0x55f5f10ac320_184 .array/port v0x55f5f10ac320, 184;
v0x55f5f10ac320_185 .array/port v0x55f5f10ac320, 185;
v0x55f5f10ac320_186 .array/port v0x55f5f10ac320, 186;
E_0x55f5f10467e0/46 .event edge, v0x55f5f10ac320_183, v0x55f5f10ac320_184, v0x55f5f10ac320_185, v0x55f5f10ac320_186;
v0x55f5f10ac320_187 .array/port v0x55f5f10ac320, 187;
v0x55f5f10ac320_188 .array/port v0x55f5f10ac320, 188;
v0x55f5f10ac320_189 .array/port v0x55f5f10ac320, 189;
v0x55f5f10ac320_190 .array/port v0x55f5f10ac320, 190;
E_0x55f5f10467e0/47 .event edge, v0x55f5f10ac320_187, v0x55f5f10ac320_188, v0x55f5f10ac320_189, v0x55f5f10ac320_190;
v0x55f5f10ac320_191 .array/port v0x55f5f10ac320, 191;
v0x55f5f10ac320_192 .array/port v0x55f5f10ac320, 192;
v0x55f5f10ac320_193 .array/port v0x55f5f10ac320, 193;
v0x55f5f10ac320_194 .array/port v0x55f5f10ac320, 194;
E_0x55f5f10467e0/48 .event edge, v0x55f5f10ac320_191, v0x55f5f10ac320_192, v0x55f5f10ac320_193, v0x55f5f10ac320_194;
v0x55f5f10ac320_195 .array/port v0x55f5f10ac320, 195;
v0x55f5f10ac320_196 .array/port v0x55f5f10ac320, 196;
v0x55f5f10ac320_197 .array/port v0x55f5f10ac320, 197;
v0x55f5f10ac320_198 .array/port v0x55f5f10ac320, 198;
E_0x55f5f10467e0/49 .event edge, v0x55f5f10ac320_195, v0x55f5f10ac320_196, v0x55f5f10ac320_197, v0x55f5f10ac320_198;
v0x55f5f10ac320_199 .array/port v0x55f5f10ac320, 199;
v0x55f5f10ac320_200 .array/port v0x55f5f10ac320, 200;
v0x55f5f10ac320_201 .array/port v0x55f5f10ac320, 201;
v0x55f5f10ac320_202 .array/port v0x55f5f10ac320, 202;
E_0x55f5f10467e0/50 .event edge, v0x55f5f10ac320_199, v0x55f5f10ac320_200, v0x55f5f10ac320_201, v0x55f5f10ac320_202;
v0x55f5f10ac320_203 .array/port v0x55f5f10ac320, 203;
v0x55f5f10ac320_204 .array/port v0x55f5f10ac320, 204;
v0x55f5f10ac320_205 .array/port v0x55f5f10ac320, 205;
v0x55f5f10ac320_206 .array/port v0x55f5f10ac320, 206;
E_0x55f5f10467e0/51 .event edge, v0x55f5f10ac320_203, v0x55f5f10ac320_204, v0x55f5f10ac320_205, v0x55f5f10ac320_206;
v0x55f5f10ac320_207 .array/port v0x55f5f10ac320, 207;
v0x55f5f10ac320_208 .array/port v0x55f5f10ac320, 208;
v0x55f5f10ac320_209 .array/port v0x55f5f10ac320, 209;
v0x55f5f10ac320_210 .array/port v0x55f5f10ac320, 210;
E_0x55f5f10467e0/52 .event edge, v0x55f5f10ac320_207, v0x55f5f10ac320_208, v0x55f5f10ac320_209, v0x55f5f10ac320_210;
v0x55f5f10ac320_211 .array/port v0x55f5f10ac320, 211;
v0x55f5f10ac320_212 .array/port v0x55f5f10ac320, 212;
v0x55f5f10ac320_213 .array/port v0x55f5f10ac320, 213;
v0x55f5f10ac320_214 .array/port v0x55f5f10ac320, 214;
E_0x55f5f10467e0/53 .event edge, v0x55f5f10ac320_211, v0x55f5f10ac320_212, v0x55f5f10ac320_213, v0x55f5f10ac320_214;
v0x55f5f10ac320_215 .array/port v0x55f5f10ac320, 215;
v0x55f5f10ac320_216 .array/port v0x55f5f10ac320, 216;
v0x55f5f10ac320_217 .array/port v0x55f5f10ac320, 217;
v0x55f5f10ac320_218 .array/port v0x55f5f10ac320, 218;
E_0x55f5f10467e0/54 .event edge, v0x55f5f10ac320_215, v0x55f5f10ac320_216, v0x55f5f10ac320_217, v0x55f5f10ac320_218;
v0x55f5f10ac320_219 .array/port v0x55f5f10ac320, 219;
v0x55f5f10ac320_220 .array/port v0x55f5f10ac320, 220;
v0x55f5f10ac320_221 .array/port v0x55f5f10ac320, 221;
v0x55f5f10ac320_222 .array/port v0x55f5f10ac320, 222;
E_0x55f5f10467e0/55 .event edge, v0x55f5f10ac320_219, v0x55f5f10ac320_220, v0x55f5f10ac320_221, v0x55f5f10ac320_222;
v0x55f5f10ac320_223 .array/port v0x55f5f10ac320, 223;
v0x55f5f10ac320_224 .array/port v0x55f5f10ac320, 224;
v0x55f5f10ac320_225 .array/port v0x55f5f10ac320, 225;
v0x55f5f10ac320_226 .array/port v0x55f5f10ac320, 226;
E_0x55f5f10467e0/56 .event edge, v0x55f5f10ac320_223, v0x55f5f10ac320_224, v0x55f5f10ac320_225, v0x55f5f10ac320_226;
v0x55f5f10ac320_227 .array/port v0x55f5f10ac320, 227;
v0x55f5f10ac320_228 .array/port v0x55f5f10ac320, 228;
v0x55f5f10ac320_229 .array/port v0x55f5f10ac320, 229;
v0x55f5f10ac320_230 .array/port v0x55f5f10ac320, 230;
E_0x55f5f10467e0/57 .event edge, v0x55f5f10ac320_227, v0x55f5f10ac320_228, v0x55f5f10ac320_229, v0x55f5f10ac320_230;
v0x55f5f10ac320_231 .array/port v0x55f5f10ac320, 231;
v0x55f5f10ac320_232 .array/port v0x55f5f10ac320, 232;
v0x55f5f10ac320_233 .array/port v0x55f5f10ac320, 233;
v0x55f5f10ac320_234 .array/port v0x55f5f10ac320, 234;
E_0x55f5f10467e0/58 .event edge, v0x55f5f10ac320_231, v0x55f5f10ac320_232, v0x55f5f10ac320_233, v0x55f5f10ac320_234;
v0x55f5f10ac320_235 .array/port v0x55f5f10ac320, 235;
v0x55f5f10ac320_236 .array/port v0x55f5f10ac320, 236;
v0x55f5f10ac320_237 .array/port v0x55f5f10ac320, 237;
v0x55f5f10ac320_238 .array/port v0x55f5f10ac320, 238;
E_0x55f5f10467e0/59 .event edge, v0x55f5f10ac320_235, v0x55f5f10ac320_236, v0x55f5f10ac320_237, v0x55f5f10ac320_238;
v0x55f5f10ac320_239 .array/port v0x55f5f10ac320, 239;
v0x55f5f10ac320_240 .array/port v0x55f5f10ac320, 240;
v0x55f5f10ac320_241 .array/port v0x55f5f10ac320, 241;
v0x55f5f10ac320_242 .array/port v0x55f5f10ac320, 242;
E_0x55f5f10467e0/60 .event edge, v0x55f5f10ac320_239, v0x55f5f10ac320_240, v0x55f5f10ac320_241, v0x55f5f10ac320_242;
v0x55f5f10ac320_243 .array/port v0x55f5f10ac320, 243;
v0x55f5f10ac320_244 .array/port v0x55f5f10ac320, 244;
v0x55f5f10ac320_245 .array/port v0x55f5f10ac320, 245;
v0x55f5f10ac320_246 .array/port v0x55f5f10ac320, 246;
E_0x55f5f10467e0/61 .event edge, v0x55f5f10ac320_243, v0x55f5f10ac320_244, v0x55f5f10ac320_245, v0x55f5f10ac320_246;
v0x55f5f10ac320_247 .array/port v0x55f5f10ac320, 247;
v0x55f5f10ac320_248 .array/port v0x55f5f10ac320, 248;
v0x55f5f10ac320_249 .array/port v0x55f5f10ac320, 249;
v0x55f5f10ac320_250 .array/port v0x55f5f10ac320, 250;
E_0x55f5f10467e0/62 .event edge, v0x55f5f10ac320_247, v0x55f5f10ac320_248, v0x55f5f10ac320_249, v0x55f5f10ac320_250;
v0x55f5f10ac320_251 .array/port v0x55f5f10ac320, 251;
v0x55f5f10ac320_252 .array/port v0x55f5f10ac320, 252;
v0x55f5f10ac320_253 .array/port v0x55f5f10ac320, 253;
v0x55f5f10ac320_254 .array/port v0x55f5f10ac320, 254;
E_0x55f5f10467e0/63 .event edge, v0x55f5f10ac320_251, v0x55f5f10ac320_252, v0x55f5f10ac320_253, v0x55f5f10ac320_254;
v0x55f5f10ac320_255 .array/port v0x55f5f10ac320, 255;
E_0x55f5f10467e0/64 .event edge, v0x55f5f10ac320_255;
E_0x55f5f10467e0 .event/or E_0x55f5f10467e0/0, E_0x55f5f10467e0/1, E_0x55f5f10467e0/2, E_0x55f5f10467e0/3, E_0x55f5f10467e0/4, E_0x55f5f10467e0/5, E_0x55f5f10467e0/6, E_0x55f5f10467e0/7, E_0x55f5f10467e0/8, E_0x55f5f10467e0/9, E_0x55f5f10467e0/10, E_0x55f5f10467e0/11, E_0x55f5f10467e0/12, E_0x55f5f10467e0/13, E_0x55f5f10467e0/14, E_0x55f5f10467e0/15, E_0x55f5f10467e0/16, E_0x55f5f10467e0/17, E_0x55f5f10467e0/18, E_0x55f5f10467e0/19, E_0x55f5f10467e0/20, E_0x55f5f10467e0/21, E_0x55f5f10467e0/22, E_0x55f5f10467e0/23, E_0x55f5f10467e0/24, E_0x55f5f10467e0/25, E_0x55f5f10467e0/26, E_0x55f5f10467e0/27, E_0x55f5f10467e0/28, E_0x55f5f10467e0/29, E_0x55f5f10467e0/30, E_0x55f5f10467e0/31, E_0x55f5f10467e0/32, E_0x55f5f10467e0/33, E_0x55f5f10467e0/34, E_0x55f5f10467e0/35, E_0x55f5f10467e0/36, E_0x55f5f10467e0/37, E_0x55f5f10467e0/38, E_0x55f5f10467e0/39, E_0x55f5f10467e0/40, E_0x55f5f10467e0/41, E_0x55f5f10467e0/42, E_0x55f5f10467e0/43, E_0x55f5f10467e0/44, E_0x55f5f10467e0/45, E_0x55f5f10467e0/46, E_0x55f5f10467e0/47, E_0x55f5f10467e0/48, E_0x55f5f10467e0/49, E_0x55f5f10467e0/50, E_0x55f5f10467e0/51, E_0x55f5f10467e0/52, E_0x55f5f10467e0/53, E_0x55f5f10467e0/54, E_0x55f5f10467e0/55, E_0x55f5f10467e0/56, E_0x55f5f10467e0/57, E_0x55f5f10467e0/58, E_0x55f5f10467e0/59, E_0x55f5f10467e0/60, E_0x55f5f10467e0/61, E_0x55f5f10467e0/62, E_0x55f5f10467e0/63, E_0x55f5f10467e0/64;
S_0x55f5f10aec70 .scope module, "nrisc" "nRisc" 2 30, 5 13 0, S_0x55f5f108c930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Reset";
    .port_info 1 /INPUT 1 "Clock";
    .port_info 2 /INPUT 8 "InstrucaoLida";
    .port_info 3 /INOUT 8 "EnderecoDados";
    .port_info 4 /INOUT 8 "DadoEscrito";
    .port_info 5 /INPUT 8 "DadoLido";
L_0x55f5f10bb9e0 .functor BUFZ 8, v0x55f5f10b0550_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55f5f10bba50 .functor BUFZ 8, v0x55f5f10b05f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55f5f10b7dc0_0 .net "ALUOp", 1 0, v0x55f5f10b6e90_0;  1 drivers
v0x55f5f10b7ea0_0 .net "ALUSrc1", 0 0, v0x55f5f10b6f70_0;  1 drivers
v0x55f5f10b7fb0_0 .net "ALUSrc2", 1 0, v0x55f5f10b7040_0;  1 drivers
v0x55f5f10b80a0_0 .net "Clock", 0 0, v0x55f5f10ba620_0;  alias, 1 drivers
v0x55f5f10b8140_0 .net "Cond", 0 0, v0x55f5f10b7140_0;  1 drivers
v0x55f5f10b8230_0 .net "Dado1", 7 0, v0x55f5f10b0550_0;  1 drivers
v0x55f5f10b82d0_0 .net "Dado2", 7 0, v0x55f5f10b05f0_0;  1 drivers
v0x55f5f10b83e0_0 .net "DadoEscrito", 7 0, L_0x55f5f10bba50;  alias, 1 drivers
v0x55f5f10b84a0_0 .net "DadoLido", 7 0, v0x55f5f1091360_0;  alias, 1 drivers
v0x55f5f10b85d0_0 .net "EnderecoDados", 7 0, L_0x55f5f10bb9e0;  alias, 1 drivers
v0x55f5f10b8690_0 .net "ImediatoExtendido", 7 0, L_0x55f5f10bbca0;  1 drivers
v0x55f5f10b8780_0 .net "InstrucaoLida", 7 0, v0x55f5f10ac260_0;  alias, 1 drivers
v0x55f5f10b8840_0 .net "Jump", 0 0, v0x55f5f10b7300_0;  1 drivers
v0x55f5f10b8930_0 .net "JumpValue", 1 0, v0x55f5f10b73a0_0;  1 drivers
v0x55f5f10b8a20_0 .net "MemRead", 0 0, v0x55f5f10b7470_0;  alias, 1 drivers
v0x55f5f10b8b10_0 .net "MemToReg", 0 0, v0x55f5f10b7540_0;  1 drivers
v0x55f5f10b8c00_0 .net "MemWrite", 0 0, o0x7fe0ca263108;  alias, 0 drivers
v0x55f5f10b8ca0_0 .net "MenWrite", 0 0, v0x55f5f10b76a0_0;  1 drivers
v0x55f5f10b8d40_0 .net "PCOut", 7 0, v0x55f5f10b6080_0;  1 drivers
v0x55f5f10b8e30_0 .net "PCWrite", 0 0, v0x55f5f10b77e0_0;  1 drivers
v0x55f5f10b8f20_0 .net "RegDst", 0 0, v0x55f5f10b78b0_0;  1 drivers
v0x55f5f10b9010_0 .net "RegOrg1", 0 0, v0x55f5f10b7980_0;  1 drivers
v0x55f5f10b9100_0 .net "RegOrg2", 1 0, v0x55f5f10b7a50_0;  1 drivers
v0x55f5f10b91f0_0 .net "RegWrite", 0 0, v0x55f5f10b7b20_0;  1 drivers
v0x55f5f10b92e0_0 .net "Reset", 0 0, v0x55f5f10bab00_0;  1 drivers
v0x55f5f10b93a0_0 .net "ResultadoALU", 7 0, v0x55f5f10b6870_0;  1 drivers
v0x55f5f10b94b0_0 .net "ResultadoAND", 0 0, L_0x55f5f10bc000;  1 drivers
v0x55f5f10b95a0_0 .net "ResultadoSomador1", 7 0, L_0x55f5f10bbf60;  1 drivers
v0x55f5f10b9660_0 .net "ResultadoSomador2", 7 0, L_0x55f5f10bcdf0;  1 drivers
v0x55f5f10b9720_0 .net "SaidaMuxALUSrc1", 7 0, L_0x55f5f10bc5e0;  1 drivers
v0x55f5f10b9830_0 .net "SaidaMuxALUSrc2", 7 0, L_0x55f5f10bc9e0;  1 drivers
v0x55f5f10b9940_0 .net "SaidaMuxEntradaJump", 7 0, L_0x55f5f10bcf20;  1 drivers
v0x55f5f10b9a50_0 .net "SaidaMuxJump", 7 0, L_0x55f5f10bd0e0;  1 drivers
v0x55f5f10b9b60_0 .net "SaidaMuxJumpValue", 7 0, L_0x55f5f10bc410;  1 drivers
v0x55f5f10b9c70_0 .net "SaidaMuxMemToReg", 7 0, L_0x55f5f10bd290;  1 drivers
v0x55f5f10b9d80_0 .net "SaidaMuxRegDst", 2 0, L_0x55f5f10bb680;  1 drivers
v0x55f5f10b9e90_0 .net "SaidaMuxRegOrg1", 2 0, L_0x55f5f10bac60;  1 drivers
v0x55f5f10b9fa0_0 .net "SaidaMuxRegOrg2", 2 0, L_0x55f5f10bb140;  1 drivers
v0x55f5f10ba0b0_0 .net "ZeroALU", 0 0, v0x55f5f10b6940_0;  1 drivers
L_0x7fe0c9fb73c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f5f10ba1a0_0 .net/2u *"_ivl_34", 2 0, L_0x7fe0c9fb73c0;  1 drivers
v0x55f5f10ba280_0 .net *"_ivl_37", 4 0, L_0x55f5f10bcbb0;  1 drivers
L_0x7fe0c9fb70f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f5f10ba360_0 .net/2u *"_ivl_6", 0 0, L_0x7fe0c9fb70f0;  1 drivers
v0x55f5f10ba440_0 .net *"_ivl_9", 1 0, L_0x55f5f10bb400;  1 drivers
L_0x55f5f10bad40 .part v0x55f5f10ac260_0, 3, 3;
L_0x55f5f10bb280 .part v0x55f5f10ac260_0, 0, 3;
L_0x55f5f10bb400 .part v0x55f5f10ac260_0, 1, 2;
L_0x55f5f10bb4a0 .concat [ 2 1 0 0], L_0x55f5f10bb400, L_0x7fe0c9fb70f0;
L_0x55f5f10bb720 .part v0x55f5f10ac260_0, 3, 3;
L_0x55f5f10bb860 .part v0x55f5f10ac260_0, 6, 2;
L_0x55f5f10bb940 .part v0x55f5f10ac260_0, 0, 3;
L_0x55f5f10bbe70 .part v0x55f5f10ac260_0, 1, 5;
L_0x55f5f10bcbb0 .part v0x55f5f10ac260_0, 1, 5;
L_0x55f5f10bcc50 .concat [ 5 3 0 0], L_0x55f5f10bcbb0, L_0x7fe0c9fb73c0;
S_0x55f5f10aeef0 .scope module, "Somador1" "Somador" 5 110, 6 1 0, S_0x55f5f10aec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada1";
    .port_info 1 /INPUT 8 "Entrada2";
    .port_info 2 /OUTPUT 8 "Resultado";
v0x55f5f10af120_0 .net/s "Entrada1", 7 0, v0x55f5f10b6080_0;  alias, 1 drivers
L_0x7fe0c9fb71c8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55f5f10af220_0 .net/s "Entrada2", 7 0, L_0x7fe0c9fb71c8;  1 drivers
v0x55f5f10af300_0 .net/s "Resultado", 7 0, L_0x55f5f10bbf60;  alias, 1 drivers
L_0x55f5f10bbf60 .arith/sum 8, v0x55f5f10b6080_0, L_0x7fe0c9fb71c8;
S_0x55f5f10af440 .scope module, "Somador2" "Somador" 5 134, 6 1 0, S_0x55f5f10aec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada1";
    .port_info 1 /INPUT 8 "Entrada2";
    .port_info 2 /OUTPUT 8 "Resultado";
v0x55f5f10af670_0 .net/s "Entrada1", 7 0, L_0x55f5f10bbf60;  alias, 1 drivers
v0x55f5f10af750_0 .net/s "Entrada2", 7 0, L_0x55f5f10bc410;  alias, 1 drivers
v0x55f5f10af810_0 .net/s "Resultado", 7 0, L_0x55f5f10bcdf0;  alias, 1 drivers
L_0x55f5f10bcdf0 .arith/sum 8, L_0x55f5f10bbf60, L_0x55f5f10bc410;
S_0x55f5f10af980 .scope module, "andCond" "AND" 5 146, 7 1 0, S_0x55f5f10aec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Entrada1";
    .port_info 1 /INPUT 1 "Entrada2";
    .port_info 2 /OUTPUT 1 "Resultado";
L_0x55f5f10bc000 .functor AND 1, v0x55f5f10b7140_0, v0x55f5f10b6940_0, C4<1>, C4<1>;
v0x55f5f10afbe0_0 .net "Entrada1", 0 0, v0x55f5f10b7140_0;  alias, 1 drivers
v0x55f5f10afca0_0 .net "Entrada2", 0 0, v0x55f5f10b6940_0;  alias, 1 drivers
v0x55f5f10afd60_0 .net "Resultado", 0 0, L_0x55f5f10bc000;  alias, 1 drivers
S_0x55f5f10afeb0 .scope module, "bancoDeRegistradores" "BancoDeRegistradores" 5 92, 8 1 0, S_0x55f5f10aec70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "RegLido1";
    .port_info 1 /INPUT 3 "RegLido2";
    .port_info 2 /INPUT 3 "RegEscr";
    .port_info 3 /INPUT 8 "DadoEscr";
    .port_info 4 /OUTPUT 8 "Dado1";
    .port_info 5 /OUTPUT 8 "Dado2";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /INPUT 1 "Clock";
v0x55f5f10b0210 .array "BR", 0 7, 7 0;
v0x55f5f10b0440_0 .net "Clock", 0 0, v0x55f5f10ba620_0;  alias, 1 drivers
v0x55f5f10b0550_0 .var "Dado1", 7 0;
v0x55f5f10b05f0_0 .var "Dado2", 7 0;
v0x55f5f10b06d0_0 .net "DadoEscr", 7 0, L_0x55f5f10bd290;  alias, 1 drivers
v0x55f5f10b0800_0 .net "RegEscr", 2 0, L_0x55f5f10bb680;  alias, 1 drivers
v0x55f5f10b08e0_0 .net "RegLido1", 2 0, L_0x55f5f10bac60;  alias, 1 drivers
v0x55f5f10b09c0_0 .net "RegLido2", 2 0, L_0x55f5f10bb140;  alias, 1 drivers
v0x55f5f10b0aa0_0 .net "RegWrite", 0 0, v0x55f5f10b7b20_0;  alias, 1 drivers
v0x55f5f10b0210_0 .array/port v0x55f5f10b0210, 0;
v0x55f5f10b0210_1 .array/port v0x55f5f10b0210, 1;
v0x55f5f10b0210_2 .array/port v0x55f5f10b0210, 2;
E_0x55f5f1093120/0 .event edge, v0x55f5f10b08e0_0, v0x55f5f10b0210_0, v0x55f5f10b0210_1, v0x55f5f10b0210_2;
v0x55f5f10b0210_3 .array/port v0x55f5f10b0210, 3;
v0x55f5f10b0210_4 .array/port v0x55f5f10b0210, 4;
v0x55f5f10b0210_5 .array/port v0x55f5f10b0210, 5;
v0x55f5f10b0210_6 .array/port v0x55f5f10b0210, 6;
E_0x55f5f1093120/1 .event edge, v0x55f5f10b0210_3, v0x55f5f10b0210_4, v0x55f5f10b0210_5, v0x55f5f10b0210_6;
v0x55f5f10b0210_7 .array/port v0x55f5f10b0210, 7;
E_0x55f5f1093120/2 .event edge, v0x55f5f10b0210_7, v0x55f5f10b09c0_0;
E_0x55f5f1093120 .event/or E_0x55f5f1093120/0, E_0x55f5f1093120/1, E_0x55f5f1093120/2;
S_0x55f5f10b0c60 .scope module, "extensorDeSinal" "ExtensorDeSinal" 5 106, 9 1 0, S_0x55f5f10aec70;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Entrada";
    .port_info 1 /OUTPUT 8 "Resultado";
v0x55f5f10b0ea0_0 .net/s "Entrada", 4 0, L_0x55f5f10bbe70;  1 drivers
v0x55f5f10b0fa0_0 .net/s "Resultado", 7 0, L_0x55f5f10bbca0;  alias, 1 drivers
v0x55f5f10b1080_0 .net *"_ivl_1", 0 0, L_0x55f5f10bbac0;  1 drivers
v0x55f5f10b1140_0 .net *"_ivl_3", 0 0, L_0x55f5f10bbb60;  1 drivers
v0x55f5f10b1220_0 .net *"_ivl_5", 0 0, L_0x55f5f10bbc00;  1 drivers
L_0x55f5f10bbac0 .part L_0x55f5f10bbe70, 4, 1;
L_0x55f5f10bbb60 .part L_0x55f5f10bbe70, 4, 1;
L_0x55f5f10bbc00 .part L_0x55f5f10bbe70, 4, 1;
L_0x55f5f10bbca0 .concat [ 5 1 1 1], L_0x55f5f10bbe70, L_0x55f5f10bbc00, L_0x55f5f10bbb60, L_0x55f5f10bbac0;
S_0x55f5f10b13b0 .scope module, "muxALUSrc1" "MUX2_8" 5 121, 10 1 0, S_0x55f5f10aec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x55f5f10b1590_0 .net "Controle", 0 0, v0x55f5f10b6f70_0;  alias, 1 drivers
L_0x7fe0c9fb72e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f5f10b1650_0 .net "Entrada0", 7 0, L_0x7fe0c9fb72e8;  1 drivers
v0x55f5f10b1730_0 .net "Entrada1", 7 0, v0x55f5f10b0550_0;  alias, 1 drivers
v0x55f5f10b1800_0 .net "Resultado", 7 0, L_0x55f5f10bc5e0;  alias, 1 drivers
L_0x55f5f10bc5e0 .functor MUXZ 8, L_0x7fe0c9fb72e8, v0x55f5f10b0550_0, v0x55f5f10b6f70_0, C4<>;
S_0x55f5f10b1970 .scope module, "muxALUSrc2" "MUX3_8" 5 127, 11 1 0, S_0x55f5f10aec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 8 "Entrada2";
    .port_info 3 /INPUT 2 "Controle";
    .port_info 4 /OUTPUT 8 "Resultado";
v0x55f5f10b1b50_0 .net "Controle", 1 0, v0x55f5f10b7040_0;  alias, 1 drivers
v0x55f5f10b1c50_0 .net "Entrada0", 7 0, v0x55f5f10b05f0_0;  alias, 1 drivers
v0x55f5f10b1d40_0 .net "Entrada1", 7 0, L_0x55f5f10bcc50;  1 drivers
L_0x7fe0c9fb7408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f5f10b1e10_0 .net "Entrada2", 7 0, L_0x7fe0c9fb7408;  1 drivers
v0x55f5f10b1ef0_0 .net "Resultado", 7 0, L_0x55f5f10bc9e0;  alias, 1 drivers
L_0x7fe0c9fb7330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f5f10b2020_0 .net/2u *"_ivl_0", 1 0, L_0x7fe0c9fb7330;  1 drivers
v0x55f5f10b2100_0 .net *"_ivl_2", 0 0, L_0x55f5f10bc6d0;  1 drivers
L_0x7fe0c9fb7378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55f5f10b21c0_0 .net/2u *"_ivl_4", 1 0, L_0x7fe0c9fb7378;  1 drivers
v0x55f5f10b22a0_0 .net *"_ivl_6", 0 0, L_0x55f5f10bc7c0;  1 drivers
v0x55f5f10b2360_0 .net *"_ivl_8", 7 0, L_0x55f5f10bc8f0;  1 drivers
L_0x55f5f10bc6d0 .cmp/eq 2, v0x55f5f10b7040_0, L_0x7fe0c9fb7330;
L_0x55f5f10bc7c0 .cmp/eq 2, v0x55f5f10b7040_0, L_0x7fe0c9fb7378;
L_0x55f5f10bc8f0 .functor MUXZ 8, L_0x7fe0c9fb7408, L_0x55f5f10bcc50, L_0x55f5f10bc7c0, C4<>;
L_0x55f5f10bc9e0 .functor MUXZ 8, L_0x55f5f10bc8f0, v0x55f5f10b05f0_0, L_0x55f5f10bc6d0, C4<>;
S_0x55f5f10b24e0 .scope module, "muxEntradaJump" "MUX2_8" 5 151, 10 1 0, S_0x55f5f10aec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x55f5f10b2670_0 .net "Controle", 0 0, L_0x55f5f10bc000;  alias, 1 drivers
v0x55f5f10b2760_0 .net "Entrada0", 7 0, L_0x55f5f10bcdf0;  alias, 1 drivers
v0x55f5f10b2830_0 .net "Entrada1", 7 0, L_0x55f5f10bbf60;  alias, 1 drivers
v0x55f5f10b2950_0 .net "Resultado", 7 0, L_0x55f5f10bcf20;  alias, 1 drivers
L_0x55f5f10bcf20 .functor MUXZ 8, L_0x55f5f10bcdf0, L_0x55f5f10bbf60, L_0x55f5f10bc000, C4<>;
S_0x55f5f10b2a90 .scope module, "muxJump" "MUX2_8" 5 157, 10 1 0, S_0x55f5f10aec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x55f5f10b2c70_0 .net "Controle", 0 0, v0x55f5f10b7300_0;  alias, 1 drivers
v0x55f5f10b2d50_0 .net "Entrada0", 7 0, L_0x55f5f10bbf60;  alias, 1 drivers
v0x55f5f10b2e10_0 .net "Entrada1", 7 0, L_0x55f5f10bcf20;  alias, 1 drivers
v0x55f5f10b2f10_0 .net "Resultado", 7 0, L_0x55f5f10bd0e0;  alias, 1 drivers
L_0x55f5f10bd0e0 .functor MUXZ 8, L_0x55f5f10bbf60, L_0x55f5f10bcf20, v0x55f5f10b7300_0, C4<>;
S_0x55f5f10b3080 .scope module, "muxJumpValue" "MUX3_8" 5 115, 11 1 0, S_0x55f5f10aec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 8 "Entrada2";
    .port_info 3 /INPUT 2 "Controle";
    .port_info 4 /OUTPUT 8 "Resultado";
v0x55f5f10b3210_0 .net "Controle", 1 0, v0x55f5f10b73a0_0;  alias, 1 drivers
v0x55f5f10b3310_0 .net "Entrada0", 7 0, L_0x55f5f10bbca0;  alias, 1 drivers
v0x55f5f10b3400_0 .net "Entrada1", 7 0, v0x55f5f10b0550_0;  alias, 1 drivers
L_0x7fe0c9fb72a0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55f5f10b3520_0 .net "Entrada2", 7 0, L_0x7fe0c9fb72a0;  1 drivers
v0x55f5f10b35e0_0 .net "Resultado", 7 0, L_0x55f5f10bc410;  alias, 1 drivers
L_0x7fe0c9fb7210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f5f10b36f0_0 .net/2u *"_ivl_0", 1 0, L_0x7fe0c9fb7210;  1 drivers
v0x55f5f10b37b0_0 .net *"_ivl_2", 0 0, L_0x55f5f10bc0c0;  1 drivers
L_0x7fe0c9fb7258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55f5f10b3870_0 .net/2u *"_ivl_4", 1 0, L_0x7fe0c9fb7258;  1 drivers
v0x55f5f10b3950_0 .net *"_ivl_6", 0 0, L_0x55f5f10bc240;  1 drivers
v0x55f5f10b3aa0_0 .net *"_ivl_8", 7 0, L_0x55f5f10bc370;  1 drivers
L_0x55f5f10bc0c0 .cmp/eq 2, v0x55f5f10b73a0_0, L_0x7fe0c9fb7210;
L_0x55f5f10bc240 .cmp/eq 2, v0x55f5f10b73a0_0, L_0x7fe0c9fb7258;
L_0x55f5f10bc370 .functor MUXZ 8, L_0x7fe0c9fb72a0, v0x55f5f10b0550_0, L_0x55f5f10bc240, C4<>;
L_0x55f5f10bc410 .functor MUXZ 8, L_0x55f5f10bc370, L_0x55f5f10bbca0, L_0x55f5f10bc0c0, C4<>;
S_0x55f5f10b3c20 .scope module, "muxMemToReg" "MUX2_8" 5 163, 10 1 0, S_0x55f5f10aec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x55f5f10b3db0_0 .net "Controle", 0 0, v0x55f5f10b7540_0;  alias, 1 drivers
v0x55f5f10b3e90_0 .net "Entrada0", 7 0, v0x55f5f10b6870_0;  alias, 1 drivers
v0x55f5f10b3f70_0 .net "Entrada1", 7 0, v0x55f5f1091360_0;  alias, 1 drivers
v0x55f5f10b4070_0 .net "Resultado", 7 0, L_0x55f5f10bd290;  alias, 1 drivers
L_0x55f5f10bd290 .functor MUXZ 8, v0x55f5f10b6870_0, v0x55f5f1091360_0, v0x55f5f10b7540_0, C4<>;
S_0x55f5f10b41d0 .scope module, "muxRegDst" "MUX2_3" 5 68, 12 1 0, S_0x55f5f10aec70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 3 "Resultado";
v0x55f5f10b4420_0 .net "Controle", 0 0, v0x55f5f10b78b0_0;  alias, 1 drivers
v0x55f5f10b4500_0 .net "Entrada0", 2 0, L_0x55f5f10bb720;  1 drivers
L_0x7fe0c9fb7180 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55f5f10b45e0_0 .net "Entrada1", 2 0, L_0x7fe0c9fb7180;  1 drivers
v0x55f5f10b46d0_0 .net "Resultado", 2 0, L_0x55f5f10bb680;  alias, 1 drivers
L_0x55f5f10bb680 .functor MUXZ 3, L_0x55f5f10bb720, L_0x7fe0c9fb7180, v0x55f5f10b78b0_0, C4<>;
S_0x55f5f10b4850 .scope module, "muxRegOrg1" "MUX2_3" 5 55, 12 1 0, S_0x55f5f10aec70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 3 "Resultado";
v0x55f5f10b4aa0_0 .net "Controle", 0 0, v0x55f5f10b7980_0;  alias, 1 drivers
v0x55f5f10b4b80_0 .net "Entrada0", 2 0, L_0x55f5f10bad40;  1 drivers
L_0x7fe0c9fb7018 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55f5f10b4c60_0 .net "Entrada1", 2 0, L_0x7fe0c9fb7018;  1 drivers
v0x55f5f10b4d50_0 .net "Resultado", 2 0, L_0x55f5f10bac60;  alias, 1 drivers
L_0x55f5f10bac60 .functor MUXZ 3, L_0x55f5f10bad40, L_0x7fe0c9fb7018, v0x55f5f10b7980_0, C4<>;
S_0x55f5f10b4ed0 .scope module, "muxRegOrg2" "MUX3_3" 5 61, 13 1 0, S_0x55f5f10aec70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 3 "Entrada2";
    .port_info 3 /INPUT 2 "Controle";
    .port_info 4 /OUTPUT 3 "Resultado";
v0x55f5f10b5130_0 .net "Controle", 1 0, v0x55f5f10b7a50_0;  alias, 1 drivers
v0x55f5f10b5230_0 .net "Entrada0", 2 0, L_0x55f5f10bb280;  1 drivers
v0x55f5f10b5310_0 .net "Entrada1", 2 0, L_0x55f5f10bb4a0;  1 drivers
L_0x7fe0c9fb7138 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55f5f10b5400_0 .net "Entrada2", 2 0, L_0x7fe0c9fb7138;  1 drivers
v0x55f5f10b54e0_0 .net "Resultado", 2 0, L_0x55f5f10bb140;  alias, 1 drivers
L_0x7fe0c9fb7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f5f10b55f0_0 .net/2u *"_ivl_0", 1 0, L_0x7fe0c9fb7060;  1 drivers
v0x55f5f10b56b0_0 .net *"_ivl_2", 0 0, L_0x55f5f10bae30;  1 drivers
L_0x7fe0c9fb70a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55f5f10b5770_0 .net/2u *"_ivl_4", 1 0, L_0x7fe0c9fb70a8;  1 drivers
v0x55f5f10b5850_0 .net *"_ivl_6", 0 0, L_0x55f5f10baf20;  1 drivers
v0x55f5f10b59a0_0 .net *"_ivl_8", 2 0, L_0x55f5f10bb050;  1 drivers
L_0x55f5f10bae30 .cmp/eq 2, v0x55f5f10b7a50_0, L_0x7fe0c9fb7060;
L_0x55f5f10baf20 .cmp/eq 2, v0x55f5f10b7a50_0, L_0x7fe0c9fb70a8;
L_0x55f5f10bb050 .functor MUXZ 3, L_0x7fe0c9fb7138, L_0x55f5f10bb4a0, L_0x55f5f10baf20, C4<>;
L_0x55f5f10bb140 .functor MUXZ 3, L_0x55f5f10bb050, L_0x55f5f10bb280, L_0x55f5f10bae30, C4<>;
S_0x55f5f10b5b50 .scope module, "pc1" "PC" 5 169, 14 1 0, S_0x55f5f10aec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "PCIn";
    .port_info 1 /OUTPUT 8 "PCOut";
    .port_info 2 /INPUT 1 "PCWrite";
    .port_info 3 /INPUT 1 "Clock";
v0x55f5f10b5dd0_0 .net "Clock", 0 0, v0x55f5f10ba620_0;  alias, 1 drivers
v0x55f5f10b5e90_0 .var "PC", 7 0;
v0x55f5f10b5f80_0 .net "PCIn", 7 0, L_0x55f5f10bd0e0;  alias, 1 drivers
v0x55f5f10b6080_0 .var "PCOut", 7 0;
v0x55f5f10b6150_0 .net "PCWrite", 0 0, v0x55f5f10b77e0_0;  alias, 1 drivers
E_0x55f5f10b5d50 .event negedge, v0x55f5f1051270_0;
S_0x55f5f10b62a0 .scope module, "ula" "ULA" 5 139, 15 1 0, S_0x55f5f10aec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada1";
    .port_info 1 /INPUT 8 "Entrada2";
    .port_info 2 /OUTPUT 1 "Zero";
    .port_info 3 /OUTPUT 8 "Resultado";
    .port_info 4 /INPUT 2 "ALUOp";
v0x55f5f10b6580_0 .net "ALUOp", 1 0, v0x55f5f10b6e90_0;  alias, 1 drivers
v0x55f5f10b6680_0 .net/s "Entrada1", 7 0, L_0x55f5f10bc5e0;  alias, 1 drivers
v0x55f5f10b6770_0 .net/s "Entrada2", 7 0, L_0x55f5f10bc9e0;  alias, 1 drivers
v0x55f5f10b6870_0 .var "Resultado", 7 0;
v0x55f5f10b6940_0 .var "Zero", 0 0;
E_0x55f5f10b6500 .event edge, v0x55f5f10b1ef0_0, v0x55f5f10b1800_0;
S_0x55f5f10b6aa0 .scope module, "unidadeControle" "UnidadeControle" 5 74, 16 1 0, S_0x55f5f10aec70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Opcode";
    .port_info 1 /INPUT 3 "Funct";
    .port_info 2 /OUTPUT 1 "PCWrite";
    .port_info 3 /OUTPUT 1 "RegOrg1";
    .port_info 4 /OUTPUT 2 "RegOrg2";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc1";
    .port_info 8 /OUTPUT 2 "ALUSrc2";
    .port_info 9 /OUTPUT 2 "ALUOp";
    .port_info 10 /OUTPUT 2 "JumpValue";
    .port_info 11 /OUTPUT 1 "Cond";
    .port_info 12 /OUTPUT 1 "Jump";
    .port_info 13 /OUTPUT 1 "MenWrite";
    .port_info 14 /OUTPUT 1 "MenRead";
    .port_info 15 /OUTPUT 1 "MenToReg";
v0x55f5f10b6e90_0 .var "ALUOp", 1 0;
v0x55f5f10b6f70_0 .var "ALUSrc1", 0 0;
v0x55f5f10b7040_0 .var "ALUSrc2", 1 0;
v0x55f5f10b7140_0 .var "Cond", 0 0;
v0x55f5f10b7210_0 .net "Funct", 2 0, L_0x55f5f10bb940;  1 drivers
v0x55f5f10b7300_0 .var "Jump", 0 0;
v0x55f5f10b73a0_0 .var "JumpValue", 1 0;
v0x55f5f10b7470_0 .var "MenRead", 0 0;
v0x55f5f10b7540_0 .var "MenToReg", 0 0;
v0x55f5f10b76a0_0 .var "MenWrite", 0 0;
v0x55f5f10b7740_0 .net "Opcode", 1 0, L_0x55f5f10bb860;  1 drivers
v0x55f5f10b77e0_0 .var "PCWrite", 0 0;
v0x55f5f10b78b0_0 .var "RegDst", 0 0;
v0x55f5f10b7980_0 .var "RegOrg1", 0 0;
v0x55f5f10b7a50_0 .var "RegOrg2", 1 0;
v0x55f5f10b7b20_0 .var "RegWrite", 0 0;
E_0x55f5f10b6e10 .event edge, v0x55f5f10b7210_0, v0x55f5f10b7740_0;
    .scope S_0x55f5f1085710;
T_0 ;
    %wait E_0x55f5f10089f0;
    %load/vec4 v0x55f5f10ab4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55f5f1054ab0_0;
    %load/vec4 v0x55f5f1085f40_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55f5f108ff20, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f5f1085710;
T_1 ;
    %wait E_0x55f5f1046940;
    %load/vec4 v0x55f5f1091400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55f5f1085f40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55f5f108ff20, 4;
    %store/vec4 v0x55f5f1091360_0, 0, 8;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55f5f10ab660;
T_2 ;
    %wait E_0x55f5f10467e0;
    %load/vec4 v0x55f5f10ac1a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55f5f10ac320, 4;
    %store/vec4 v0x55f5f10ac260_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f5f10b6aa0;
T_3 ;
    %wait E_0x55f5f10b6e10;
    %load/vec4 v0x55f5f10b7740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x55f5f10b7210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b77e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7980_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b7a50_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b78b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7b20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b6f70_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b7040_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b6e90_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b73a0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7140_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b76a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7470_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7540_0, 0, 1;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b77e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7980_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b7a50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b78b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b7b20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b6f70_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b7040_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b6e90_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b73a0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b76a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b7470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b7540_0, 0, 1;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b77e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7980_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f5f10b7a50_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b78b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7b20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b6f70_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b7040_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b6e90_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b73a0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b76a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7470_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7540_0, 0, 1;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b77e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7980_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b7a50_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b78b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7b20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b6f70_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b7040_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b6e90_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f5f10b73a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b7300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b76a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7470_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7540_0, 0, 1;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b77e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7980_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b7a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b78b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b7b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b6f70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f5f10b7040_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f5f10b6e90_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b73a0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b76a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7540_0, 0, 1;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b77e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7980_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b7a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b78b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b7b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b6f70_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b7040_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f5f10b6e90_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b73a0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b76a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7540_0, 0, 1;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b77e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7980_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b7a50_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b78b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b6f70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f5f10b7040_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f5f10b6e90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f5f10b73a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b7140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b7300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b76a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7470_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7540_0, 0, 1;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b77e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7980_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f5f10b7a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b78b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b7b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b6f70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f5f10b7040_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f5f10b6e90_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b73a0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b76a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7540_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x55f5f10b7210_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b77e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b7980_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b7a50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b78b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b7b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b6f70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f5f10b7040_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f5f10b6e90_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b73a0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b76a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7540_0, 0, 1;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b77e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7980_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b7a50_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b78b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7b20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b6f70_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b7040_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b6e90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f5f10b73a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b7300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b76a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7470_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7540_0, 0, 1;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x55f5f10b7210_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b77e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7980_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f5f10b7a50_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b78b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b6f70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f5f10b7040_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f5f10b6e90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f5f10b73a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b7140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b7300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b76a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7470_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7540_0, 0, 1;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b77e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7980_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f5f10b7a50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b78b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b7b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10b6f70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f5f10b7040_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f5f10b6e90_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55f5f10b73a0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f5f10b7140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b76a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f10b7540_0, 0, 1;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55f5f10afeb0;
T_4 ;
    %wait E_0x55f5f10089f0;
    %load/vec4 v0x55f5f10b0aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55f5f10b06d0_0;
    %load/vec4 v0x55f5f10b0800_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55f5f10b0210, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f5f10afeb0;
T_5 ;
    %wait E_0x55f5f1093120;
    %load/vec4 v0x55f5f10b08e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f5f10b0210, 4;
    %store/vec4 v0x55f5f10b0550_0, 0, 8;
    %load/vec4 v0x55f5f10b09c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f5f10b0210, 4;
    %store/vec4 v0x55f5f10b05f0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f5f10b62a0;
T_6 ;
    %wait E_0x55f5f10b6500;
    %load/vec4 v0x55f5f10b6580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x55f5f10b6680_0;
    %load/vec4 v0x55f5f10b6770_0;
    %add;
    %store/vec4 v0x55f5f10b6870_0, 0, 8;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x55f5f10b6680_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x55f5f10b6870_0, 0, 8;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x55f5f10b6680_0;
    %load/vec4 v0x55f5f10b6770_0;
    %sub;
    %store/vec4 v0x55f5f10b6870_0, 0, 8;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x55f5f10b6680_0;
    %load/vec4 v0x55f5f10b6770_0;
    %sub;
    %store/vec4 v0x55f5f10b6870_0, 0, 8;
    %load/vec4 v0x55f5f10b6870_0;
    %parti/s 1, 7, 4;
    %replicate 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f5f10b6870_0, 4, 7;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55f5f10b6870_0;
    %or/r;
    %store/vec4 v0x55f5f10b6940_0, 0, 1;
    %load/vec4 v0x55f5f10b6940_0;
    %inv;
    %store/vec4 v0x55f5f10b6940_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55f5f10b5b50;
T_7 ;
    %wait E_0x55f5f10089f0;
    %load/vec4 v0x55f5f10b6150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55f5f10b5f80_0;
    %store/vec4 v0x55f5f10b5e90_0, 0, 8;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f5f10b5b50;
T_8 ;
    %wait E_0x55f5f10b5d50;
    %load/vec4 v0x55f5f10b5e90_0;
    %store/vec4 v0x55f5f10b6080_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55f5f108c930;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f5f10b5e90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f10ba620_0, 0, 1;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x55f5f10baba0_0, 0, 16;
    %vpi_call 2 45 "$readmemb", "dados.txt", v0x55f5f108ff20 {0 0 0};
    %vpi_call 2 46 "$readmemb", "instrucoes.txt", v0x55f5f10ac320 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55f5f108c930;
T_10 ;
    %vpi_call 2 55 "$monitor", "%0d | pc=%b | i=%b| sp=%b | rr=%b | r0=%b | r1=%b | r2=%b | r3=%b | ra=%b | %0d", v0x55f5f10baba0_0, v0x55f5f10b5e90_0, v0x55f5f10ba9a0_0, &A<v0x55f5f10b0210, 7>, &A<v0x55f5f10b0210, 5>, &A<v0x55f5f10b0210, 0>, &A<v0x55f5f10b0210, 1>, &A<v0x55f5f10b0210, 2>, &A<v0x55f5f10b0210, 3>, &A<v0x55f5f10b0210, 6>, v0x55f5f10ba620_0 {0 0 0};
    %delay 500, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55f5f108c930;
T_11 ;
    %load/vec4 v0x55f5f10b8d40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55f5f10ac320, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 2 75 "$finish" {0 0 0};
T_11.0 ;
    %delay 1, 0;
    %load/vec4 v0x55f5f10ba620_0;
    %inv;
    %store/vec4 v0x55f5f10ba620_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55f5f108c930;
T_12 ;
    %wait E_0x55f5f10089f0;
    %vpi_call 2 82 "$display", " " {0 0 0};
    %load/vec4 v0x55f5f10baba0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x55f5f10baba0_0, 0, 16;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "SimulacaoGeral.v";
    "./src/MemoriaDados.v";
    "./src/MemoriaInstrucao.v";
    "./nRisc.v";
    "./src/Somador.v";
    "./src/AND.v";
    "./src/BancoDeRegistradores.v";
    "./src/ExtensorDeSinal.v";
    "./src/MUX2_8.v";
    "./src/MUX3_8.v";
    "./src/MUX2_3.v";
    "./src/MUX3_3.v";
    "./src/PC.v";
    "./src/ULA.v";
    "./src/UnidadeControle.v";
