GateMate (c) Place and Route
Version 4.2 (1 July 2024)
All Rights Reserved (c) Cologne Chip AG

Command line Options:
       h:  False
       i: net/top_synth.v
       o:    top
     mXA:   True
     mMA:   True
    Cinp:  False
   Coutp:  False
     cdf:   True
     pin:   True
     plc:   True
       s:   True
     cCP:  False
     gCP:  False
      AF:   True
      dC:   True
    uCIO:  False
      pB:       
      sp:  False
     crf:  False
       v:  False
      Gs:      0
      om:      3
      sf:    0.8
      dl:   True
      df:   True
   m_spi:      0
      pr:   True
     cgb:  False
    cgbc:  False
     cgo:      0
      tm:      3
      tp:      0
   s_spi:      0
     ics:  False
     lib:   ccag
     ccf: /mnt/d/repos/LUTRAM_Stress_Test/3.build/../1.hw/constraints/constraints.ccf

X_CONVERT Netlist Converter

Library Mode used: CCAG_GateMate
....
28067 Lines read

found components:
        CC_LUT4        91
        CC_LUT2       170
        CC_LUT3        10
        CC_LUT1         4
        CC_ADDF         5
        CC_BUFG         1
         CC_DFF      1600
         CC_MX4       500
        CC_IBUF        20
        CC_OBUF        10

REMOVE_UNUSED
         0 unused Components removed
REMOVE_BUF_INV
         0 BUF removed
         0 INV removed
REPLACE_LUTS
REPLACE_OTHERS
Number of inserted dummy components 0
91 new components inserted
WRITE_REFCOMP
SAVE_NET

Conversion finished!
ASCII netlist generated: top_x_convert.prn
Time (s):       2.135

Read top.net

MAPPER started

Map Adder
1 Adder chains mapped

During map of 20 CPEs 40 gates deleted!

1 CPEs replaced by double bit CPEs

Number of Combined CPEs:     0

PLACER started

FanOut statistics:
FO:      1 count:   2205   90.9 %      connect count:   2205   25.7 %  cumulated:   2205   25.7 %
FO:      3 count:      1    0.0 %      connect count:      3    0.0 %  cumulated:   2208   25.7 %
FO:      8 count:      3    0.1 %      connect count:     24    0.3 %  cumulated:   2232   26.0 %
FO:     10 count:    188    7.7 %      connect count:   1880   21.9 %  cumulated:   4112   47.9 %
FO:     11 count:      2    0.1 %      connect count:     22    0.3 %  cumulated:   4134   48.1 %
FO:     12 count:      1    0.0 %      connect count:     12    0.1 %  cumulated:   4146   48.3 %
FO:     16 count:     10    0.4 %      connect count:    160    1.9 %  cumulated:   4306   50.1 %
FO:     19 count:      1    0.0 %      connect count:     19    0.2 %  cumulated:   4325   50.4 %
FO:    116 count:      2    0.1 %      connect count:    232    2.7 %  cumulated:   4557   53.1 %
FO:    160 count:     10    0.4 %      connect count:   1600   18.6 %  cumulated:   6157   71.7 %
FO:    416 count:      2    0.1 %      connect count:    832    9.7 %  cumulated:   6989   81.4 %
FO:   1600 count:      1    0.0 %      connect count:   1600   18.6 %  cumulated:   8589  100.0 %
Number of Outputs:  2426
Average FanOut:     3.54

FanIn statistics:
FI:      1 count:     32    1.3 %      connect count:     32    0.4 %  cumulated:     32    0.4 %
FI:      2 count:    202    8.4 %      connect count:    404    4.7 %  cumulated:    436    5.1 %
FI:      3 count:   1603   66.8 %      connect count:   4809   55.9 %  cumulated:   5245   61.0 %
FI:      4 count:     30    1.3 %      connect count:    120    1.4 %  cumulated:   5365   62.4 %
FI:      6 count:    507   21.1 %      connect count:   3042   35.4 %  cumulated:   8407   97.8 %
FI:      8 count:     24    1.0 %      connect count:    192    2.2 %  cumulated:   8599  100.0 %
Number of Inputs:  2398
Average FanIn:     3.58

Pins are placed from /mnt/d/repos/LUTRAM_Stress_Test/3.build/../1.hw/constraints/constraints.ccf file
WARNING: IO signal name in CCF file "addr[8]" not found

Centerpoint:  x: 156.72 y: 56.15

Centerpoint:  x: 156.72 y: 56.15


Time (s):       3.129

Netlength (initial): 180628.76

Quadratisches Placement: TRUE
    1  Netlength: 173919.72   diff(%): 0.00000   0
    2  Netlength: 167509.94   diff(%): 3.82651   1
    3  Netlength: 161528.56   diff(%): 3.70299   1
    4  Netlength: 155950.43   diff(%): 3.57686   1
    5  Netlength: 150749.45   diff(%): 3.45008   1
    6  Netlength: 145902.20   diff(%): 3.32226   1
    7  Netlength: 141385.20   diff(%): 3.19482   1
    8  Netlength: 137177.16   diff(%): 3.06759   1
    9  Netlength: 133257.01   diff(%): 2.94180   1
   10  Netlength: 129606.73   diff(%): 2.81643   1
   11  Netlength: 126207.24   diff(%): 2.69357   1
   12  Netlength: 123041.32   diff(%): 2.57306   1
   13  Netlength: 120093.37   diff(%): 2.45472   1
   14  Netlength: 117348.11   diff(%): 2.33942   1
   15  Netlength: 114792.29   diff(%): 2.22647   1
   16  Netlength: 112412.44   diff(%): 2.11707   1
   17  Netlength: 110201.05   diff(%): 2.00669   1
   18  Netlength: 108147.03   diff(%): 1.89928   1
   19  Netlength: 106235.49   diff(%): 1.79934   1
   20  Netlength: 104455.57   diff(%): 1.70400   1
   21  Netlength: 102798.13   diff(%): 1.61232   1
   22  Netlength: 101254.72   diff(%): 1.52428   1
   23  Netlength: 99818.09   diff(%): 1.43925   1
   24  Netlength: 98480.40   diff(%): 1.35833   1
   25  Netlength: 97234.76   diff(%): 1.28107   1
   26  Netlength: 96074.89   diff(%): 1.20725   1
   27  Netlength: 94994.94   diff(%): 1.13685   1
   28  Netlength: 93991.91   diff(%): 1.06715   1
   29  Netlength: 93060.15   diff(%): 1.00124   1
   30  Netlength: 92192.95   diff(%): 0.94064   1
   31  Netlength: 91385.38   diff(%): 0.88370   1
   32  Netlength: 90633.33   diff(%): 0.82977   1
   33  Netlength: 89933.00   diff(%): 0.77873   1
   34  Netlength: 89280.83   diff(%): 0.73047   1
   35  Netlength: 88673.50   diff(%): 0.68490   1
   36  Netlength: 88107.94   diff(%): 0.64189   1
   37  Netlength: 87581.29   diff(%): 0.60133   1
   38  Netlength: 87090.86   diff(%): 0.56313   1
   39  Netlength: 86634.20   diff(%): 0.52712   1
   40  Netlength: 86208.97   diff(%): 0.49325   1
   41  Netlength: 85813.00   diff(%): 0.46144   2

Time (s):       3.262

CPE Component Statistics:
          OR        30         1%
         AND      1847        76%
       ORAND        20         0%
        MX4a       501        20%
        ADDF         1         0%
       ADDF2         2         0%
      Route1         1         0%
              --------
Sum of COMB:      2402

           D      1600        99%
       C_0_1         1         0%
              --------
Sum of SEQ:       1601

Sum of all:       4003

Time (s):       3.376

1 Adder Chains inserted

Netlength after adder insertion: 170050.00

Time (s):       3.395

CPE input statistics:
Fanin:  1 count:     11   CPE %:  0.5
Fanin:  2 count:    202   CPE %:  8.5
Fanin:  3 count:   1603   CPE %: 67.4
Fanin:  4 count:     30   CPE %:  1.3
Fanin:  5 count:      0   CPE %:  0.0
Fanin:  6 count:    507   CPE %: 21.3
Fanin:  7 count:      0   CPE %:  0.0
Fanin:  8 count:     24   CPE %:  1.0
Average:  3.61
Number of Netlist Components:  2377
Number of Inputs:  8578

ROUTER started
Number of usable Bridges using OUT2: 19538
Number of Bridges to insert: 11


Netlength after Bridge Insert:     176944

Time (s):       4.155

Preroute fixed connections
.
FanOut statistics:
FO:      1 count:   2170   90.0 %      connect count:   2170   25.2 %  cumulated:   2170   25.2 %
FO:      2 count:     23    1.0 %      connect count:     46    0.5 %  cumulated:   2216   25.8 %
FO:      3 count:      2    0.1 %      connect count:      6    0.1 %  cumulated:   2222   25.8 %
FO:      4 count:      1    0.0 %      connect count:      4    0.0 %  cumulated:   2226   25.9 %
FO:      8 count:      2    0.1 %      connect count:     16    0.2 %  cumulated:   2242   26.1 %
FO:      9 count:      1    0.0 %      connect count:      9    0.1 %  cumulated:   2251   26.2 %
FO:     10 count:    178    7.4 %      connect count:   1780   20.7 %  cumulated:   4031   46.9 %
FO:     11 count:      2    0.1 %      connect count:     22    0.3 %  cumulated:   4053   47.1 %
FO:     12 count:      1    0.0 %      connect count:     12    0.1 %  cumulated:   4065   47.3 %
FO:     14 count:      1    0.0 %      connect count:     14    0.2 %  cumulated:   4079   47.4 %
FO:     16 count:     10    0.4 %      connect count:    160    1.9 %  cumulated:   4239   49.3 %
FO:     19 count:      2    0.1 %      connect count:     38    0.4 %  cumulated:   4277   49.7 %
FO:     20 count:      3    0.1 %      connect count:     60    0.7 %  cumulated:   4337   50.4 %
FO:    116 count:      2    0.1 %      connect count:    232    2.7 %  cumulated:   4569   53.1 %
FO:    160 count:     10    0.4 %      connect count:   1600   18.6 %  cumulated:   6169   71.7 %
FO:    416 count:      2    0.1 %      connect count:    832    9.7 %  cumulated:   7001   81.4 %
FO:   1600 count:      1    0.0 %      connect count:   1600   18.6 %  cumulated:   8601  100.0 %
Number of Outputs:  2411
Average FanOut:     3.56

FanIn statistics:
FI:      1 count:     32    1.3 %      connect count:     32    0.4 %  cumulated:     32    0.4 %
FI:      2 count:    202    8.4 %      connect count:    404    4.7 %  cumulated:    436    5.1 %
FI:      3 count:   1603   66.8 %      connect count:   4809   55.9 %  cumulated:   5245   61.0 %
FI:      4 count:     30    1.3 %      connect count:    120    1.4 %  cumulated:   5365   62.4 %
FI:      6 count:    507   21.1 %      connect count:   3042   35.4 %  cumulated:   8407   97.8 %
FI:      8 count:     24    1.0 %      connect count:    192    2.2 %  cumulated:   8599  100.0 %
Number of Inputs:  2398
Average FanIn:     3.58

Time (s):       4.207
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................

Route statistics:   MUX/Con: 1.48   not routed: 2336   Ripups: 0
mode:1
............

Route statistics:   MUX/Con: 1.45   not routed: 2393   Ripups: 0
mode:2
..............................................................................................................................................................................................................................

Route statistics:   MUX/Con: 1.80   not routed: 226   Ripups: 0
mode:3
......

Route statistics:   MUX/Con: 1.82   not routed: 174   Ripups: 0
mode:4


Route statistics:   MUX/Con: 1.82   not routed: 222   Ripups: 0
mode:5
...........

Route statistics:   MUX/Con: 1.82   not routed: 231   Ripups: 0
mode:6
..........

Route statistics:   MUX/Con: 1.85   not routed: 118   Ripups: 0
mode:7
...........

Route statistics:   MUX/Con: 1.85   not routed: 169   Ripups: 0
mode:8
.
x116y58 <-> x114y58     1:    1487    225  2:     117    876
x140y55 <-> x142y55     1:     123      0  2:     258      0..
x125y57 <-> x127y57     1:     189      0  2:     161      0....
x115y57 <-> x117y57     1:     227    927  2:     586      0
x139y53 <-> x141y53     1:      89     13  2:       0     13...
x135y60 <-> x137y60     1:     252   1577  2:     398      0.
x140y54 <-> x142y54     1:      97      0  2:     264      0.
x140y56 <-> x138y58     1:      93   1597  2:     213      0.....
x126y57 <-> x128y55     1:     193    120  2:     201   1166.........
x121y51 <-> x123y51     1:       0      0  2:     155      0..
x135y59 <-> x133y57     1:     254      0  2:     418      0.....

Route statistics:   MUX/Con: 1.85   not routed: 518   Ripups: 507
mode:9
...............
x135y50 <-> x137y50     1:    1275   1285  2:      91      0........
x124y56 <-> x126y54     1:     165   2009  2:     198      0.
x140y57 <-> x142y57     1:     130      0  2:     215      0.....
x130y60 <-> x132y60     1:       0      0  2:     238    288
x112y60 <-> x110y62     1:     121      0  2:    1486   1456.
x137y54 <-> x137y52     1:       0   2148  2:     139      0..
x119y52 <-> x121y52     1:     156     36  2:    1046    159...
x143y56 <-> x141y58     1:     140   1912  2:     604      0..
x120y55 <-> x118y55     1:     178   1027  2:     977      0
x145y58 <-> x143y58     1:     209      0  2:     376      0.

Route statistics:   MUX/Con: 1.87   not routed: 301   Ripups: 805
mode:10
.......................

Route statistics:   MUX/Con: 1.88   not routed: 52   Ripups: 854
mode:11
..
x127y57 <-> x127y55     1:     189      0  2:     161      0..

Route statistics:   MUX/Con: 1.88   not routed: 62   Ripups: 913
mode:12
.....
x126y54 <-> x124y58     1:     165   2060  2:     198      0
x119y52 <-> x123y50     1:      36      0  2:     159    837..

Route statistics:   MUX/Con: 1.88   not routed: 83   Ripups: 995
mode:13
......

Route statistics:   MUX/Con: 1.89   not routed: 9   Ripups: 1004
mode:14
.

Route statistics:   MUX/Con: 1.89   not routed: 0   Ripups: 1004
mode:15

Time (s):      14.180

Time (s):      14.335


SDF Generation

Time (s):      14.570

Static Timing Analysis

Time (s):      14.590





Time (s):      14.593


SDF Generation

Time (s):      18.522

Static Timing Analysis

Longest Path from Input via Input-Buffer 2383 to CPE routed input-Input of Component 2399 Delay: 16370 ps
Longest Path from CPE routed output of Component 2383 to Output via Output-Buffer 2399 Delay: 16370 ps
Longest Path from Input via Input-Buffer 2383 to Output via Output-Buffer 2399 Delay: 16370 ps
Longest Path from Input via Input-Buffer 2382 to CPE routed input-Input of Component 2391 Delay: 15790 ps
Longest Path from CPE routed output of Component 2382 to Output via Output-Buffer 2391 Delay: 15790 ps
Longest Path from Input via Input-Buffer 2382 to Output via Output-Buffer 2391 Delay: 15790 ps
Longest Path from Input via Input-Buffer 2382 to CPE routed input-Input of Component 2399 Delay: 15727 ps
Longest Path from CPE routed output of Component 2382 to Output via Output-Buffer 2399 Delay: 15727 ps
Longest Path from Input via Input-Buffer 2382 to Output via Output-Buffer 2399 Delay: 15727 ps
Longest Path from Input via Input-Buffer 2383 to CPE routed input-Input of Component 2398 Delay: 15684 ps
Longest Path from CPE routed output of Component 2383 to Output via Output-Buffer 2398 Delay: 15684 ps
Longest Path from Input via Input-Buffer 2383 to Output via Output-Buffer 2398 Delay: 15684 ps
Longest Path from Input via Input-Buffer 2382 to CPE routed input-Input of Component 2397 Delay: 15625 ps
Longest Path from CPE routed output of Component 2382 to Output via Output-Buffer 2397 Delay: 15625 ps
Longest Path from Input via Input-Buffer 2382 to Output via Output-Buffer 2397 Delay: 15625 ps
Longest Path from Input via Input-Buffer 2383 to CPE routed input-Input of Component 2399 Delay: 15605 ps
Longest Path from CPE routed output of Component 2383 to Output via Output-Buffer 2399 Delay: 15605 ps
Longest Path from Input via Input-Buffer 2383 to Output via Output-Buffer 2399 Delay: 15605 ps
Longest Path from Input via Input-Buffer 2383 to CPE routed input-Input of Component 2399 Delay: 15600 ps
Longest Path from CPE routed output of Component 2383 to Output via Output-Buffer 2399 Delay: 15600 ps
Longest Path from Input via Input-Buffer 2383 to Output via Output-Buffer 2399 Delay: 15600 ps
Longest Path from Input via Input-Buffer 2382 to CPE routed input-Input of Component 2399 Delay: 15529 ps
Longest Path from CPE routed output of Component 2382 to Output via Output-Buffer 2399 Delay: 15529 ps
Longest Path from Input via Input-Buffer 2382 to Output via Output-Buffer 2399 Delay: 15529 ps
Longest Path from Input via Input-Buffer 2382 to CPE routed input-Input of Component 2394 Delay: 15465 ps
Longest Path from CPE routed output of Component 2382 to Output via Output-Buffer 2394 Delay: 15465 ps
Longest Path from Input via Input-Buffer 2382 to Output via Output-Buffer 2394 Delay: 15465 ps
Longest Path from Input via Input-Buffer 2382 to CPE routed input-Input of Component 2399 Delay: 15459 ps
Longest Path from CPE routed output of Component 2382 to Output via Output-Buffer 2399 Delay: 15459 ps
Longest Path from Input via Input-Buffer 2382 to Output via Output-Buffer 2399 Delay: 15459 ps


Time (s):      18.547

Utilization Report

 CPEs                   2255 /  20480  ( 11.0 %)
 -----------------------------------------------
   CPE Registers        1600 /  40960  (  3.9 %)
     Flip-flops         1600
     Latches               0

 GPIOs                    30 /    144  ( 20.8 %)
 -----------------------------------------------
   Single-ended           30 /    144  ( 20.8 %)
     IBF                  20
     OBF                  10
     TOBF                  0
     IOBF                  0
   LVDS pairs              0 /     72  (  0.0 %)
     IBF                   0
     OBF                   0
     TOBF                  0
     IOBF                  0

 GPIO Registers            0 /    288  (  0.0 %)
 -----------------------------------------------
   FF_IBF                  0
   FF_OBF                  0
   IDDR                    0
   ODDR                    0

 Block RAMs              0.0 /     32  (  0.0 %)
 -----------------------------------------------
   BRAM_20K                0 /     64  (  0.0 %)
   BRAM_40K                0 /     32  (  0.0 %)
   FIFO_40K                0 /     32  (  0.0 %)

 PLLs                      0 /      4  (  0.0 %)
 GLBs                      1 /      4  ( 25.0 %)
 SerDes                    0 /      1  (  0.0 %)




Verilog Netlist Generation

before generate_netlist Time (s):      19.190



                        top_00.vGatecount:   2419



Time (s):      20.785

Generate SDF for fast simulation

CFG-File Generation

Time (s):      31.550

End of Place & Route
