UVVM: ID_CONSTRUCTOR                     0.0 ns  UART_VVC,1,TX                  VVC instantiated for channel TX
UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  UART_VVC,1,TX                  Command queue instantiated and will give a warning when reaching 1000 elements in queue.
UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  UART_VVC,1,TX                  Result queue instantiated and will give a warning when reaching 1000 elements in queue.
UVVM: ID_CONSTRUCTOR                     0.0 ns  UART_VVC,1,RX                  VVC instantiated for channel RX
UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  UART_VVC,1,RX                  Command queue instantiated and will give a warning when reaching 1000 elements in queue.
UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  UART_VVC,1,RX                  Result queue instantiated and will give a warning when reaching 1000 elements in queue.
UVVM: ID_CONSTRUCTOR                     0.0 ns  SBI_VVC,1                      VVC instantiated.
UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  SBI_VVC,1                      Command queue instantiated and will give a warning when reaching 1000 elements in queue.
UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  SBI_VVC,1                      Result queue instantiated and will give a warning when reaching 1000 elements in queue.
UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  UART_VVC,1,TX                    ..Interpreter: Waiting for command
UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  UART_VVC,1,RX                    ..Interpreter: Waiting for command
UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  SBI_VVC,1                        ..Interpreter: Waiting for command
UVVM: ID_CTRL                            0.0 ns  UART VVC,1                     enable() => SB enabled. 'SB UART Enabled'
UVVM: ID_CTRL                            0.0 ns  UART VVC,1                     enable_log_msg() => message id id_data enabled. 
UVVM: ID_CTRL                            0.0 ns  UART VVC,1                     config() => config applied to SB. 
UVVM: ID_CTRL                            0.0 ns  SBI_VVC,1                      enable() => SB enabled. 'SB SBI Enabled'
UVVM: ID_CTRL                            0.0 ns  SBI_VVC,1                      config() => config applied to SB. 
UVVM: ID_CTRL                            0.0 ns  SBI_VVC,1                      enable_log_msg() => message id id_data enabled. 
UVVM:      
UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM:      ***  REPORT OF GLOBAL CTRL ***
UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM:                                IGNORE    STOP_LIMIT
UVVM:                NOTE         :  REGARD         0
UVVM:                TB_NOTE      :  REGARD         0
UVVM:                WARNING      :  REGARD         0
UVVM:                TB_WARNING   :  REGARD         0
UVVM:                MANUAL_CHECK :  REGARD         0
UVVM:                ERROR        :  REGARD         1
UVVM:                TB_ERROR     :  REGARD         1
UVVM:                FAILURE      :  REGARD         1
UVVM:                TB_FAILURE   :  REGARD         1
UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM:      
UVVM:      
UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM:      ***  REPORT OF MSG ID PANEL ***
UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM:                ID                             Status
UVVM:                ------------------------       ------
UVVM:                ID_UTIL_BURIED               : DISABLED
UVVM:                ID_BITVIS_DEBUG              : DISABLED
UVVM:                ID_UTIL_SETUP                : ENABLED
UVVM:                ID_LOG_MSG_CTRL              : ENABLED
UVVM:                ID_ALERT_CTRL                : ENABLED
UVVM:                ID_FINISH_OR_STOP            : ENABLED
UVVM:                ID_CLOCK_GEN                 : ENABLED
UVVM:                ID_GEN_PULSE                 : ENABLED
UVVM:                ID_BLOCKING                  : ENABLED
UVVM:                ID_WATCHDOG                  : ENABLED
UVVM:                ID_POS_ACK                   : ENABLED
UVVM:                ID_LOG_HDR                   : ENABLED
UVVM:                ID_LOG_HDR_LARGE             : ENABLED
UVVM:                ID_LOG_HDR_XL                : ENABLED
UVVM:                ID_SEQUENCER                 : ENABLED
UVVM:                ID_SEQUENCER_SUB             : ENABLED
UVVM:                ID_BFM                       : ENABLED
UVVM:                ID_BFM_WAIT                  : ENABLED
UVVM:                ID_BFM_POLL                  : ENABLED
UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED
UVVM:                ID_TERMINATE_CMD             : ENABLED
UVVM:                ID_SEGMENT_INITIATE          : ENABLED
UVVM:                ID_SEGMENT_COMPLETE          : ENABLED
UVVM:                ID_SEGMENT_HDR               : ENABLED
UVVM:                ID_SEGMENT_DATA              : ENABLED
UVVM:                ID_PACKET_INITIATE           : ENABLED
UVVM:                ID_PACKET_COMPLETE           : ENABLED
UVVM:                ID_PACKET_HDR                : ENABLED
UVVM:                ID_PACKET_DATA               : ENABLED
UVVM:                ID_FRAME_INITIATE            : ENABLED
UVVM:                ID_FRAME_COMPLETE            : ENABLED
UVVM:                ID_FRAME_HDR                 : ENABLED
UVVM:                ID_FRAME_DATA                : ENABLED
UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED
UVVM:                ID_COVERAGE_ADDBIN           : DISABLED
UVVM:                ID_COVERAGE_ICOVER           : DISABLED
UVVM:                ID_COVERAGE_CONFIG           : ENABLED
UVVM:                ID_COVERAGE_SUMMARY          : ENABLED
UVVM:                ID_COVERAGE_HOLES            : ENABLED
UVVM:                ID_UVVM_SEND_CMD             : ENABLED
UVVM:                ID_UVVM_CMD_ACK              : ENABLED
UVVM:                ID_UVVM_CMD_RESULT           : ENABLED
UVVM:                ID_CMD_INTERPRETER           : ENABLED
UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED
UVVM:                ID_IMMEDIATE_CMD             : ENABLED
UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED
UVVM:                ID_CMD_EXECUTOR              : ENABLED
UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED
UVVM:                ID_INSERTED_DELAY            : ENABLED
UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED
UVVM:                ID_CONSTRUCTOR               : ENABLED
UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED
UVVM:                ID_MONITOR                   : ENABLED
UVVM:                ID_MONITOR_ERROR             : ENABLED
UVVM:                ID_DATA                      : ENABLED
UVVM:                ID_CTRL                      : ENABLED
UVVM:                ID_FILE_OPEN_CLOSE           : ENABLED
UVVM:                ID_FILE_PARSER               : ENABLED
UVVM:                ID_SPEC_COV                  : ENABLED
UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM:      
UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.                        disable_log_msg(ALL_MESSAGES). 
UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.                        enable_log_msg(ID_LOG_HDR). 
UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.                        enable_log_msg(ID_SEQUENCER). 
UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.                        enable_log_msg(ID_FILE_OPEN_CLOSE). 
UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.                        enable_log_msg(ID_FILE_PARSER). 
UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.                        enable_log_msg(ID_SPEC_COV). 
UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  UART_VVC,1,TX                    ..Executor: Waiting for command
UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  UART_VVC,1,RX                    ..Executor: Waiting for command
UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  SBI_VVC,1                        ..Executor: Waiting for command
UVVM: ID_CMD_INTERPRETER                 0.0 ns  SBI_VVC,1                        disable_log_msg(SBI_VVC,1, ALL_MESSAGES). Command received  [1]
UVVM: ID_LOG_MSG_CTRL                    0.0 ns  SBI_VVC,1                      disable_log_msg(ALL_MESSAGES). ' [1]'
UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  SBI_VVC,1                        ..Interpreter: Waiting for command
UVVM: ID_LOG_MSG_CTRL                    0.0 ns  SBI_VVC,1                      enable_log_msg(ID_BFM). ' [2]'
UVVM: ID_CMD_INTERPRETER                 0.0 ns  UART_VVC,1,RX                    disable_log_msg(UART_VVC,1,rx, ALL_MESSAGES). Command received  [3]
UVVM: ID_LOG_MSG_CTRL                    0.0 ns  UART_VVC,1,RX                  disable_log_msg(ALL_MESSAGES). ' [3]'
UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  UART_VVC,1,RX                    ..Interpreter: Waiting for command
UVVM: ID_LOG_MSG_CTRL                    0.0 ns  UART_VVC,1,RX                  enable_log_msg(ID_BFM). ' [4]'
UVVM: ID_CMD_INTERPRETER                 0.0 ns  UART_VVC,1,TX                    disable_log_msg(UART_VVC,1,tx, ALL_MESSAGES). Command received  [5]
UVVM: ID_LOG_MSG_CTRL                    0.0 ns  UART_VVC,1,TX                  disable_log_msg(ALL_MESSAGES). ' [5]'
UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  UART_VVC,1,TX                    ..Interpreter: Waiting for command
UVVM: ID_LOG_MSG_CTRL                    0.0 ns  UART_VVC,1,TX                  enable_log_msg(ID_BFM). ' [6]'
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                         0.0 ns  TB seq.                        Starting simulation of TB for UART using VVCs
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM: ID_SEQUENCER                       0.0 ns  TB seq.                        Wait 10 clock period for reset to be turned off
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                       100.0 ns  TB seq.                        Configure UART VVC 1
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM: ID_SEQUENCER                     100.0 ns  TB seq.                        Starting the requirement coverage process
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                  Reading and parsing requirement file, ../demo/advanced_usage/req_list_advanced_demo.csv
UVVM: ID_FILE_OPEN_CLOSE               100.0 ns  TB seq.                        Opening CSV file ../demo/advanced_usage/req_list_advanced_demo.csv
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                  Requirement: FPGA_SPEC_1.a
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                  Description:  Check of default registers
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                    TC:  T_UART_DEFAULTS
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                  Requirement: FPGA_SPEC_1.b
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                  Description:  Check of default registers
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                    TC:  T_UART_DEFAULTS
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                  Requirement: FPGA_SPEC_1.c
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                  Description:  Check of default registers
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                    TC:  T_UART_DEFAULTS
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                  Requirement: FPGA_SPEC_2
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                  Description:  UART TX
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                    TC:  T_UART_TX
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                  Requirement: FPGA_SPEC_3
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                  Description:  UART RX
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                    TC:  T_UART_RX
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                  Requirement: FPGA_SPEC_4
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                  Description:  Simultaneous operation
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                    TC:  T_UART_SIMULTANEOUS
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                  Closing requirement to testcase map file
UVVM: ID_FILE_OPEN_CLOSE               100.0 ns  TB seq.                        Closing CSV file
UVVM: ID_SPEC_COV                      100.0 ns  TB seq.(uvvm)                  Adding test and configuration information to coverage file. 
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                       100.0 ns  TB seq.                        T_UART_SIMULTANEOUS - Check single simultaneous transmit and receive
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM: ID_BFM                           117.5 ns  SBI_VVC,1                      sbi_write(A:x"2", x"B4") completed. 'TX_DATA'  [7]
UVVM: ID_BFM                          1815.0 ns  UART_VVC,1,RX                  uart_expect(x"B4")=> OK, received data = x"B4" after 1 occurrences and 1715 ns. 'Expecting data
UVVM:                                                                           on UART RX'  [9]
UVVM: ID_BFM                          1860.0 ns  UART_VVC,1,TX                  uart_transmit(x"87") completed. 'UART TX'  [8]
UVVM: ID_BFM                          2077.5 ns  SBI_VVC,1                      sbi_check(A:x"0", x"87")=> OK, read data = x"87". 'RX_DATA'  [11]
UVVM: ID_SPEC_COV                     2077.5 ns  TB seq.(uvvm)                  Logging requirement FPGA_SPEC_4 [PASS]. ' Simultaneous operation'. 
UVVM: ID_SPEC_COV                     2077.5 ns  TB seq.(uvvm)                  Freeing stored requirements from memory
UVVM: ID_SPEC_COV                     2077.5 ns  TB seq.(uvvm)                  Marking requirement coverage result.
UVVM: ID_SPEC_COV                     2077.5 ns  TB seq.(uvvm)                  Requirement coverage finalized.
UVVM:      
UVVM:      ====================================================================================================================================================================
UVVM:      *** FINAL SUMMARY OF ALL ALERTS ***
UVVM:      ====================================================================================================================================================================
UVVM:                                REGARDED   EXPECTED  IGNORED      Comment?
UVVM:                NOTE         :      0         0         0         ok
UVVM:                TB_NOTE      :      0         0         0         ok
UVVM:                WARNING      :      0         0         0         ok
UVVM:                TB_WARNING   :      0         0         0         ok
UVVM:                MANUAL_CHECK :      0         0         0         ok
UVVM:                ERROR        :      0         0         0         ok
UVVM:                TB_ERROR     :      0         0         0         ok
UVVM:                FAILURE      :      0         0         0         ok
UVVM:                TB_FAILURE   :      0         0         0         ok
UVVM:      ====================================================================================================================================================================
UVVM:      >> Simulation SUCCESS: No mismatch between counted and expected serious alerts
UVVM:      ====================================================================================================================================================================
UVVM:      
UVVM:      
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                      3077.5 ns  TB seq.                        SIMULATION COMPLETED
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
