// Seed: 2050484543
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    output wand id_2
);
  specify
    (id_4 => id_5) = 0;
  endspecify
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    output wor id_2,
    output uwire id_3,
    input supply1 id_4,
    output wor id_5,
    input supply1 id_6
    , id_44,
    input tri0 id_7,
    output wor id_8,
    input tri0 id_9,
    input wire id_10
    , id_45,
    output wire id_11,
    input wire id_12,
    input wire id_13,
    input supply1 id_14,
    input tri1 id_15,
    input wor id_16,
    output tri0 id_17,
    input uwire id_18,
    output tri id_19,
    output wor id_20,
    input wor id_21,
    input uwire id_22,
    output wire id_23,
    output tri id_24,
    output tri id_25,
    output wand id_26,
    input wire id_27,
    input tri1 id_28,
    input tri0 id_29,
    output wire id_30,
    input tri id_31,
    input tri0 id_32,
    input tri id_33,
    input uwire id_34,
    output tri1 id_35,
    input supply1 id_36,
    output tri0 id_37,
    output tri0 id_38,
    input supply0 id_39,
    input tri1 id_40,
    output wand id_41,
    output uwire id_42
);
  assign id_2  = id_34;
  assign id_17 = 1;
  assign id_20 = 1;
  tri0 id_46 = 1;
  id_47(
      .id_0(1), .id_1(id_23)
  ); module_0(
      id_40, id_14, id_30
  );
endmodule
