// Seed: 3731746791
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  tri0 id_3;
  wor  id_4;
  assign id_4 = 1;
  assign id_3 = 1;
  assign id_1 = id_4;
  assign id_4 = !id_4;
  assign id_4 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    input wire id_5,
    output wor id_6,
    input supply0 id_7,
    input tri1 id_8,
    input wand id_9,
    input tri0 id_10,
    output supply1 id_11,
    input tri1 id_12,
    output logic id_13
    , id_28,
    input wor id_14,
    input supply1 id_15,
    input supply0 id_16,
    output supply0 id_17,
    input supply1 id_18,
    input tri id_19,
    input supply1 id_20,
    output wor id_21,
    input tri id_22,
    output uwire id_23,
    input tri0 id_24,
    output wand id_25,
    output tri0 id_26
);
  wire id_29;
  always @(1'h0 or posedge id_28 < 1'b0) begin
    id_6 = id_12;
  end
  reg id_30;
  initial begin
    id_30 <= 1 * 1;
    id_13 <= 1;
  end
  module_0(
      id_28, id_28
  );
endmodule
