

================================================================
== Vivado HLS Report for 'block_mmul'
================================================================
* Date:           Sun Nov 26 21:11:29 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.852 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1002551|  1002551| 10.026 ms | 10.026 ms |  1002551|  1002551|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+---------+---------+-----------+-----------+------+------+---------+
        |                             |                   |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |           Instance          |       Module      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------+-------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_block_mmul_helper_fu_48  |block_mmul_helper  |     1602|     1602| 16.020 us | 16.020 us |  1602|  1602|   none  |
        +-----------------------------+-------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1002550|  1002550|     40102|          -|          -|    25|    no    |
        | + Loop 1.1  |    40100|    40100|      1604|          -|          -|    25|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     52|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     16|     858|   1334|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|      26|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     16|     884|   1431|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      7|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------+---------+-------+-----+------+-----+
    |           Instance          |       Module      | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-----------------------------+-------------------+---------+-------+-----+------+-----+
    |grp_block_mmul_helper_fu_48  |block_mmul_helper  |        0|     16|  858|  1334|    0|
    +-----------------------------+-------------------+---------+-------+-----+------+-----+
    |Total                        |                   |        0|     16|  858|  1334|    0|
    +-----------------------------+-------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |ii_fu_80_p2         |     +    |      0|  0|  15|           7|           3|
    |jj_fu_74_p2         |     +    |      0|  0|  15|           7|           3|
    |icmp_ln29_fu_62_p2  |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln30_fu_68_p2  |   icmp   |      0|  0|  11|           7|           6|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  52|          28|          18|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  27|          5|    1|          5|
    |ii_0_reg_24  |   9|          2|    7|         14|
    |jj_0_reg_36  |   9|          2|    7|         14|
    +-------------+----+-----------+-----+-----------+
    |Total        |  45|          9|   15|         33|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                 |  4|   0|    4|          0|
    |grp_block_mmul_helper_fu_48_ap_start_reg  |  1|   0|    1|          0|
    |ii_0_reg_24                               |  7|   0|    7|          0|
    |jj_0_reg_36                               |  7|   0|    7|          0|
    |jj_reg_92                                 |  7|   0|    7|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     | 26|   0|   26|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_done         | out |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  block_mmul  | return value |
|A_address0      | out |   14|  ap_memory |       A      |     array    |
|A_ce0           | out |    1|  ap_memory |       A      |     array    |
|A_q0            |  in |   16|  ap_memory |       A      |     array    |
|A_address1      | out |   14|  ap_memory |       A      |     array    |
|A_ce1           | out |    1|  ap_memory |       A      |     array    |
|A_q1            |  in |   16|  ap_memory |       A      |     array    |
|B_address0      | out |   14|  ap_memory |       B      |     array    |
|B_ce0           | out |    1|  ap_memory |       B      |     array    |
|B_q0            |  in |   16|  ap_memory |       B      |     array    |
|B_address1      | out |   14|  ap_memory |       B      |     array    |
|B_ce1           | out |    1|  ap_memory |       B      |     array    |
|B_q1            |  in |   16|  ap_memory |       B      |     array    |
|out_r_address0  | out |   14|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   16|  ap_memory |     out_r    |     array    |
|out_r_q0        |  in |   16|  ap_memory |     out_r    |     array    |
|out_r_address1  | out |   14|  ap_memory |     out_r    |     array    |
|out_r_ce1       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we1       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d1        | out |   16|  ap_memory |     out_r    |     array    |
|out_r_q1        |  in |   16|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

