
*** Running vivado
    with args -log girador.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source girador.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source girador.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 289.172 ; gain = 0.000
Command: synth_design -top girador -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5012 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 391.266 ; gain = 95.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'girador' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:30]
INFO: [Synth 8-3491] module 'vga_ctrl' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/arcvga/02VGAVideoMem/vga_ctrl.vhd:16' bound to instance 'VGA' of component 'vga_ctrl' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:174]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/arcvga/02VGAVideoMem/vga_ctrl.vhd:41]
INFO: [Synth 8-3491] module 'clock_unit_wrapper' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/hdl/clock_unit_wrapper.vhd:15' bound to instance 'clock_unit' of component 'clock_unit_wrapper' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/arcvga/02VGAVideoMem/vga_ctrl.vhd:62]
INFO: [Synth 8-638] synthesizing module 'clock_unit_wrapper' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/hdl/clock_unit_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'clock_unit' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/bd/clock_unit/synth/clock_unit.vhd:14' bound to instance 'clock_unit_i' of component 'clock_unit' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/hdl/clock_unit_wrapper.vhd:34]
INFO: [Synth 8-638] synthesizing module 'clock_unit' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/bd/clock_unit/synth/clock_unit.vhd:27]
INFO: [Synth 8-3491] module 'clock_unit_clk_wiz_0_0' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.runs/synth_1/.Xil/Vivado-5288-PC160-PC/realtime/clock_unit_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'clock_unit_clk_wiz_0_0' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/bd/clock_unit/synth/clock_unit.vhd:53]
INFO: [Synth 8-638] synthesizing module 'clock_unit_clk_wiz_0_0' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.runs/synth_1/.Xil/Vivado-5288-PC160-PC/realtime/clock_unit_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'clock_unit' (1#1) [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/bd/clock_unit/synth/clock_unit.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'clock_unit_wrapper' (2#1) [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/hdl/clock_unit_wrapper.vhd:24]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/arcvga/02VGAVideoMem/vga_sync.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (3#1) [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/arcvga/02VGAVideoMem/vga_sync.vhd:26]
INFO: [Synth 8-638] synthesizing module 'gen_pixels' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/arcvga/02VGAVideoMem/gen_pixels.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'gen_pixels' (4#1) [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/arcvga/02VGAVideoMem/gen_pixels.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (5#1) [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/arcvga/02VGAVideoMem/vga_ctrl.vhd:41]
INFO: [Synth 8-3491] module 'meta_harden' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/meta_harden.vhd:27' bound to instance 'meta_harden_rst_i0' of component 'meta_harden' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:191]
INFO: [Synth 8-638] synthesizing module 'meta_harden' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/meta_harden.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (6#1) [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/meta_harden.vhd:36]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/uart_rx.vhd:38' bound to instance 'UART' of component 'uart_rx' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:199]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/uart_rx.vhd:58]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/meta_harden.vhd:27' bound to instance 'meta_harden_rxd_i0' of component 'meta_harden' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/uart_rx.vhd:108]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_baud_gen' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/uart_baud_gen.vhd:36' bound to instance 'uart_baud_gen_rx_i0' of component 'uart_baud_gen' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/uart_rx.vhd:116]
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/uart_baud_gen.vhd:50]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (7#1) [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/uart_baud_gen.vhd:50]
INFO: [Synth 8-3491] module 'uart_rx_ctl' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/uart_rx_ctl.vhd:53' bound to instance 'uart_rx_ctl_i0' of component 'uart_rx_ctl' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/uart_rx.vhd:127]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/uart_rx_ctl.vhd:70]
INFO: [Synth 8-226] default block is never used [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/uart_rx_ctl.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (8#1) [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/uart_rx_ctl.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (9#1) [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/uart_rx.vhd:58]
INFO: [Synth 8-3491] module 'video_mem_wrapper' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/hdl/video_mem_wrapper.vhd:14' bound to instance 'memoria_video' of component 'video_mem_wrapper' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:211]
INFO: [Synth 8-638] synthesizing module 'video_mem_wrapper' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/hdl/video_mem_wrapper.vhd:28]
INFO: [Synth 8-3491] module 'video_mem' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/bd/video_mem/synth/video_mem.vhd:14' bound to instance 'video_mem_i' of component 'video_mem' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/hdl/video_mem_wrapper.vhd:43]
INFO: [Synth 8-638] synthesizing module 'video_mem' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/bd/video_mem/synth/video_mem.vhd:32]
INFO: [Synth 8-3491] module 'video_mem_blk_mem_gen_0_0' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.runs/synth_1/.Xil/Vivado-5288-PC160-PC/realtime/video_mem_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'video_mem_blk_mem_gen_0_0' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/bd/video_mem/synth/video_mem.vhd:71]
INFO: [Synth 8-638] synthesizing module 'video_mem_blk_mem_gen_0_0' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.runs/synth_1/.Xil/Vivado-5288-PC160-PC/realtime/video_mem_blk_mem_gen_0_0_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'video_mem' (10#1) [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/bd/video_mem/synth/video_mem.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'video_mem_wrapper' (11#1) [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/hdl/video_mem_wrapper.vhd:28]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter N_steps bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'CORDIC_top' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_top.vhd:6' bound to instance 'CORDIC' of component 'CORDIC_top' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:264]
INFO: [Synth 8-638] synthesizing module 'CORDIC_top' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_top.vhd:18]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter N_steps bound to: 10 - type: integer 
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 0 - type: integer 
	Parameter angle_step bound to: 32'b00100000000000000000000000000000 
INFO: [Synth 8-3491] module 'CORDIC_IT' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:5' bound to instance 'iteration_inst' of component 'CORDIC_IT' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'CORDIC_IT' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 0 - type: integer 
	Parameter angle_step bound to: 536870912 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_IT' (12#1) [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 1 - type: integer 
	Parameter angle_step bound to: 32'b00010010111001000000010100011101 
INFO: [Synth 8-3491] module 'CORDIC_IT' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:5' bound to instance 'iteration_inst' of component 'CORDIC_IT' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'CORDIC_IT__parameterized1' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 1 - type: integer 
	Parameter angle_step bound to: 316933405 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_IT__parameterized1' (12#1) [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 2 - type: integer 
	Parameter angle_step bound to: 32'b00001001111110110011100001011011 
INFO: [Synth 8-3491] module 'CORDIC_IT' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:5' bound to instance 'iteration_inst' of component 'CORDIC_IT' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'CORDIC_IT__parameterized3' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 2 - type: integer 
	Parameter angle_step bound to: 167458907 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_IT__parameterized3' (12#1) [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 3 - type: integer 
	Parameter angle_step bound to: 32'b00000101000100010001000111010100 
INFO: [Synth 8-3491] module 'CORDIC_IT' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:5' bound to instance 'iteration_inst' of component 'CORDIC_IT' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'CORDIC_IT__parameterized5' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 3 - type: integer 
	Parameter angle_step bound to: 85004756 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_IT__parameterized5' (12#1) [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 4 - type: integer 
	Parameter angle_step bound to: 32'b00000010100010110000110101000011 
INFO: [Synth 8-3491] module 'CORDIC_IT' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:5' bound to instance 'iteration_inst' of component 'CORDIC_IT' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'CORDIC_IT__parameterized7' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 4 - type: integer 
	Parameter angle_step bound to: 42667331 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_IT__parameterized7' (12#1) [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 5 - type: integer 
	Parameter angle_step bound to: 32'b00000001010001011101011111100001 
INFO: [Synth 8-3491] module 'CORDIC_IT' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:5' bound to instance 'iteration_inst' of component 'CORDIC_IT' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'CORDIC_IT__parameterized9' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 5 - type: integer 
	Parameter angle_step bound to: 21354465 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_IT__parameterized9' (12#1) [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 6 - type: integer 
	Parameter angle_step bound to: 32'b00000000101000101111011000011110 
INFO: [Synth 8-3491] module 'CORDIC_IT' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:5' bound to instance 'iteration_inst' of component 'CORDIC_IT' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'CORDIC_IT__parameterized11' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 6 - type: integer 
	Parameter angle_step bound to: 10679838 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_IT__parameterized11' (12#1) [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 7 - type: integer 
	Parameter angle_step bound to: 32'b00000000010100010111110001010101 
INFO: [Synth 8-3491] module 'CORDIC_IT' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:5' bound to instance 'iteration_inst' of component 'CORDIC_IT' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'CORDIC_IT__parameterized13' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 7 - type: integer 
	Parameter angle_step bound to: 5340245 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_IT__parameterized13' (12#1) [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 8 - type: integer 
	Parameter angle_step bound to: 32'b00000000001010001011111001010011 
INFO: [Synth 8-3491] module 'CORDIC_IT' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:5' bound to instance 'iteration_inst' of component 'CORDIC_IT' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'CORDIC_IT__parameterized15' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
	Parameter N_bits bound to: 9 - type: integer 
	Parameter iteration bound to: 8 - type: integer 
	Parameter angle_step bound to: 2670163 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_IT__parameterized15' (12#1) [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:19]
WARNING: [Synth 8-5858] RAM iteration_data_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element aux1_reg was removed.  [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_top.vhd:128]
WARNING: [Synth 8-6014] Unused sequential element aux2_reg was removed.  [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_top.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_top' (13#1) [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_top.vhd:18]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain_part' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:280]
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'delay' (14#1) [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:11]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain_part' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:280]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain_part' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:280]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain_part' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:280]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain_part' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:280]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain_part' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:280]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain_part' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:280]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain_part' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:280]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain_part' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:280]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd:5' bound to instance 'chain2_link' of component 'delay' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:288]
WARNING: [Synth 8-614] signal 'pixel_value_reg' is read in the process but is not in the sensitivity list [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:321]
WARNING: [Synth 8-5858] RAM fifo_ant_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-4471] merging register 'fifo_ant_reg[0][x][8:0]' into 'to_turn_reg[x][8:0]' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:291]
INFO: [Synth 8-4471] merging register 'fifo_ant_reg[0][y][8:0]' into 'to_turn_reg[y][8:0]' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:291]
WARNING: [Synth 8-6014] Unused sequential element fifo_ant_reg[0][x] was removed.  [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:291]
WARNING: [Synth 8-6014] Unused sequential element fifo_ant_reg[0][y] was removed.  [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'girador' (15#1) [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd:30]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[9]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[8]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[7]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[6]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[5]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[4]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[3]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[2]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[1]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[0]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[9]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[8]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[7]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[6]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[5]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[4]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[3]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[2]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[1]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[0]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port sw[2]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port sw[1]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 444.246 ; gain = 148.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 444.246 ; gain = 148.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 444.246 ; gain = 148.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/bd/video_mem/ip/video_mem_blk_mem_gen_0_0/video_mem_blk_mem_gen_0_0/video_mem_blk_mem_gen_0_0_in_context.xdc] for cell 'memoria_video/video_mem_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/bd/video_mem/ip/video_mem_blk_mem_gen_0_0/video_mem_blk_mem_gen_0_0/video_mem_blk_mem_gen_0_0_in_context.xdc] for cell 'memoria_video/video_mem_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/bd/clock_unit/ip/clock_unit_clk_wiz_0_0/clock_unit_clk_wiz_0_0/clock_unit_clk_wiz_0_0_in_context.xdc] for cell 'VGA/clock_unit/clock_unit_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/bd/clock_unit/ip/clock_unit_clk_wiz_0_0/clock_unit_clk_wiz_0_0/clock_unit_clk_wiz_0_0_in_context.xdc] for cell 'VGA/clock_unit/clock_unit_i/clk_wiz_0'
Parsing XDC File [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/constrs_1/imports/04PinesVGAVideoMem/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/constrs_1/imports/04PinesVGAVideoMem/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/constrs_1/imports/04PinesVGAVideoMem/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/girador_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/girador_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.613 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 781.613 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 781.613 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'memoria_video/video_mem_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 781.613 ; gain = 486.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 781.613 ; gain = 486.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/bd/clock_unit/ip/clock_unit_clk_wiz_0_0/clock_unit_clk_wiz_0_0/clock_unit_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/bd/clock_unit/ip/clock_unit_clk_wiz_0_0/clock_unit_clk_wiz_0_0/clock_unit_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for memoria_video/video_mem_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for memoria_video/video_mem_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/clock_unit/clock_unit_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/clock_unit/clock_unit_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 781.613 ; gain = 486.254
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "h_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "baud_x16_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
INFO: [Synth 8-5544] ROM "over_sample_cnt_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd:37]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 781.613 ; gain = 486.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 18    
	   2 Input      9 Bit       Adders := 17    
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	               10 Bit    Registers := 22    
	                9 Bit    Registers := 71    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 24    
	   2 Input      9 Bit        Muxes := 12    
	  21 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  20 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module girador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 3     
	  21 Input      9 Bit        Muxes := 1     
	  20 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gen_pixels 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module CORDIC_IT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
Module CORDIC_IT__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
Module CORDIC_IT__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
Module CORDIC_IT__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
Module CORDIC_IT__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
Module CORDIC_IT__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
Module CORDIC_IT__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
Module CORDIC_IT__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module CORDIC_IT__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module CORDIC_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
Module delay 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'VGA/pixeles/blue_reg_reg[3:0]' into 'VGA/pixeles/green_reg_reg[3:0]' [C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/arcvga/02VGAVideoMem/gen_pixels.vhd:42]
INFO: [Synth 8-5544] ROM "UART/uart_rx_ctl_i0/bit_cnt_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "VGA/vga_sync_unit/h_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VGA/vga_sync_unit/v_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "UART/uart_baud_gen_rx_i0/baud_x16_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'VGA/pixeles/green_reg_reg[0]' (FDC) to 'VGA/pixeles/green_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA/pixeles/green_reg_reg[1]' (FDC) to 'VGA/pixeles/green_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'VGA/pixeles/green_reg_reg[2]' (FDC) to 'VGA/pixeles/green_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA/pixeles/red_reg_reg[0]' (FDC) to 'VGA/pixeles/red_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA/pixeles/red_reg_reg[1]' (FDC) to 'VGA/pixeles/red_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA/pixeles/red_reg_reg[2]' (FDC) to 'VGA/pixeles/red_reg_reg[3]'
WARNING: [Synth 8-3332] Sequential element (UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]) is unused and will be removed from module girador.
WARNING: [Synth 8-3332] Sequential element (UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]) is unused and will be removed from module girador.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 781.613 ; gain = 486.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'VGA/clock_unit/clock_unit_i/clk_wiz_0/clk_out1' to pin 'VGA/clock_unit/clock_unit_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 785.258 ; gain = 489.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 807.656 ; gain = 512.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 809.414 ; gain = 514.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 809.414 ; gain = 514.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 809.414 ; gain = 514.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 809.414 ; gain = 514.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 809.414 ; gain = 514.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 809.414 ; gain = 514.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 809.414 ; gain = 514.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |clock_unit_clk_wiz_0_0    |         1|
|2     |video_mem_blk_mem_gen_0_0 |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |clock_unit_clk_wiz_0_0_bbox_0    |     1|
|2     |video_mem_blk_mem_gen_0_0_bbox_1 |     1|
|3     |BUFG                             |     1|
|4     |CARRY4                           |    16|
|5     |LUT1                             |     4|
|6     |LUT2                             |     9|
|7     |LUT3                             |    10|
|8     |LUT4                             |    19|
|9     |LUT5                             |    15|
|10    |LUT6                             |    41|
|11    |FDCE                             |    68|
|12    |FDPE                             |     1|
|13    |FDRE                             |    35|
|14    |FDSE                             |     6|
|15    |IBUF                             |     1|
|16    |OBUF                             |    14|
+------+---------------------------------+------+

Report Instance Areas: 
+------+-------------------+-------------------+------+
|      |Instance           |Module             |Cells |
+------+-------------------+-------------------+------+
|1     |top                |                   |   243|
|2     |  VGA              |vga_ctrl           |   110|
|3     |    clock_unit     |clock_unit_wrapper |     2|
|4     |      clock_unit_i |clock_unit         |     2|
|5     |    pixeles        |gen_pixels         |     2|
|6     |    vga_sync_unit  |vga_sync           |    59|
|7     |  memoria_video    |video_mem_wrapper  |     1|
|8     |    video_mem_i    |video_mem          |     1|
+------+-------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 809.414 ; gain = 514.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 809.414 ; gain = 176.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 809.414 ; gain = 514.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 809.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
157 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 809.414 ; gain = 520.242
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 809.414 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.runs/synth_1/girador.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file girador_utilization_synth.rpt -pb girador_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 18:49:57 2019...
