  At end of instruction 1
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     9    9    9    1    0    9    0    8    0    0    0  201  201 0000 
 memory write::    2->M(   9)
  At end of instruction 2
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     9    9    9    2    0    2    0    1    0    9    9    2  210 0000 
 memory write::    3->M(   9)
  At end of instruction 3
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     A    9    9    3    0    3    0    2    0    9    9    3  220 0000 
 memory write::    5->M(   C)
  At end of instruction 4
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     A    9    9    5    A    5    0    4    0    C    C    5  240 0000 
 memory write::    4->M(   9)
  At end of instruction 5
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     9    9    9    6    A    4    0    3    0    9    9    4  230 0000 
 memory write::    4->M(   B)
  At end of instruction 6
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     9    9    9    8    A    4    0    3    0    B    B    4  250 0000 
