#ifndef MISC_MSR_H
#define MISC_MSR_H
#define INIT_IA32_MISC_ENABLE_LOW_ADDR		(0x8000)
#define INIT_IA32_MISC_ENABLE_HIGH_ADDR		(0x8004)
#define INIT_IA32_EFER_LOW_ADDR		(0x8008)
#define INIT_IA32_EFER_HIGH_ADDR	(0x800C)
#define INIT_MSR_FEATURE_CONFIG_LOW_ADDR		(0x8010)
#define INIT_MSR_FEATURE_CONFIG_HIGH_ADDR		(0x8014)
#define INIT_IA32_FEATURE_CONTROL_LOW_ADDR		(0x8018)
#define INIT_IA32_FEATURE_CONTROL_HIGH_ADDR		(0x801C)
#define INIT_IA32_PLATFORM_ID_LOW_ADDR		(0x8020)
#define INIT_IA32_PLATFORM_ID_HIGH_ADDR		(0x8024)
#define INIT_IA32_BIOS_SIGN_ID_LOW_ADDR		(0x8028)
#define INIT_IA32_BIOS_SIGN_ID_HIGH_ADDR	(0x802C)

#define STARTUP_IA32_MISC_ENABLE_LOW_ADDR		(0x6000)
#define STARTUP_IA32_MISC_ENABLE_HIGH_ADDR		(0x6004)
#define STARTUP_IA32_EFER_LOW_ADDR		(0x6008)
#define STARTUP_IA32_EFER_HIGH_ADDR		(0x600C)
#define STARTUP_MSR_FEATURE_CONFIG_LOW_ADDR		(0x6010)
#define STARTUP_MSR_FEATURE_CONFIG_HIGH_ADDR		(0x6014)
#define STARTUP_IA32_FEATURE_CONTROL_LOW_ADDR		(0x6018)
#define STARTUP_IA32_FEATURE_CONTROL_HIGH_ADDR		(0x601C)
#define STARTUP_IA32_PLATFORM_ID_LOW_ADDR		(0x6020)
#define STARTUP_IA32_PLATFORM_ID_HIGH_ADDR		(0x6024)
#define STARTUP_IA32_BIOS_SIGN_ID_LOW_ADDR		(0x6028)
#define STARTUP_IA32_BIOS_SIGN_ID_HIGH_ADDR		(0x602C)

#define IA32_EFER_NXE		(1ul << 11)
#define FEATURE_CONTROL_LOCK_BIT	(1ul << 0)
#define MSR_PKG_HDC_CONFIG_CTL		0x00000652

#define MSR_PEBS_ENABLE				0x000003f1
#define IA32_PERF_GLOBAL_OVF_CTRL	0x390
#define IA32_L3_MASK_1	(0xC91)
#define IA32_L2_MASK_1	(0xD11)
#define IA32_ARCH_CAPABILITIES_MSR	0x0000010A

#define ALIGNED(x) __attribute__((aligned(x)))
#endif
