0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sim_1/new/ALU_tb.v,1721189495,systemVerilog,,,,ALU_tb,,uvm,,,,,,
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sim_1/new/GPR_tb.v,1721164746,verilog,,,,GPR_tb,,,,,,,,
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/ALU.v,1721186936,verilog,,,,ALU,,uvm,,,,,,
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/GPR.v,1721161814,verilog,,C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sim_1/new/GPR_tb.v,,GPR,,,,,,,,
