#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Nov 13 19:33:38 2023
# Process ID: 26620
# Current directory: C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18252 C:\Users\pbartolome\OneDrive - Universidad de Alcala\Todo\16_QAM_Transmissor\FIFO_XADC\P1_fifo_xadc.xpr
# Log file: C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/vivado.log
# Journal file: C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.xpr}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.Write_Data_Count {true} CONFIG.Read_Data_Count {true}] [get_bd_cells fifo_generator_0]
endgroup
startgroup
create_bd_port -dir O -from 7 -to 0 rd_data_count
connect_bd_net [get_bd_pins /fifo_generator_0/rd_data_count] [get_bd_ports rd_data_count]
endgroup
startgroup
create_bd_port -dir O -from 7 -to 0 wr_data_count
connect_bd_net [get_bd_pins /fifo_generator_0/wr_data_count] [get_bd_ports wr_data_count]
endgroup
regenerate_bd_layout
generate_target all [get_files  {{C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd}}]
export_ip_user_files -of_objects [get_files {{C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.ip_user_files} -ipstatic_source_dir {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.cache/compile_simlib/modelsim} {questa=C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.cache/compile_simlib/questa} {riviera=C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.cache/compile_simlib/riviera} {activehdl=C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
source prueba_xadc_tb.tcl
run 100 us
run 100 us
run 100 us
restart
run all
save_wave_config {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
run all
save_wave_config {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
save_wave_config {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
create_project Filter {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/Filter} -part xc7k70tfbg484-2L
create_ip -name fir_compiler -vendor xilinx.com -library ip -version 7.2 -module_name fir_compiler_0 -dir {c:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/Filter/Filter.srcs/sources_1/ip}
set_property -dict [list CONFIG.CoefficientVector {-870, -789, -694, -584, -462, -327, -180, -24, 140, 310, 486, 664, 842, 1019, 1191, 1357, 1515, 1661, 1793, 1910, 2008, 2087, 2143, 2176, 2183, 2163, 2116, 2040, 1936, 1802, 1640, 1449, 1231, 986, 717, 426, 114, -215, -558, -913, -1276, -1642, -2008, -2369, -2722, -3061, -3382, -3680, -3950, -4189, -4391, -4552, -4668, -4736, -4750, -4709, -4609, -4448, -4224, -3934, -3578, -3156, -2667, -2111, -1490, -805, -59, 745, 1606, 2518, 3477, 4478, 5517, 6588, 7684, 8799, 9927, 11060, 12192, 13315, 14423, 15508, 16562, 17579, 18553, 19475, 20341, 21143, 21877, 22538, 23120, 23620, 24033, 24358, 24592, 24733, 24780, 24733, 24592, 24358, 24033, 23620, 23120, 22538, 21877, 21143, 20341, 19475, 18553, 17579, 16562, 15508, 14423, 13315, 12192, 11060, 9927, 8799, 7684, 6588, 5517, 4478, 3477, 2518, 1606, 745, -59, -805, -1490, -2111, -2667, -3156, -3578, -3934, -4224, -4448, -4609, -4709, -4750, -4736, -4668, -4552, -4391, -4189, -3950, -3680, -3382, -3061, -2722, -2369, -2008, -1642, -1276, -913, -558, -215, 114, 426, 717, 986, 1231, 1449, 1640, 1802, 1936, 2040, 2116, 2163, 2183, 2176, 2143, 2087, 2008, 1910, 1793, 1661, 1515, 1357, 1191, 1019, 842, 664, 486, 310, 140, -24, -180, -327, -462, -584, -694, -789, -870} CONFIG.RateSpecification {Input_Sample_Period} CONFIG.Data_Width {3} CONFIG.Coefficient_Sets {1} CONFIG.SamplePeriod {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Fractional_Bits {0} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {24} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {80,17}] [get_ips fir_compiler_0]
generate_target {instantiation_template} [get_files {{c:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/Filter/Filter.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/Filter/Filter.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}]
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/Filter/Filter.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/Filter/Filter.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}]
launch_runs -jobs 6 fir_compiler_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/Filter/Filter.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}] -directory {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/Filter/Filter.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/Filter/Filter.ip_user_files} -ipstatic_source_dir {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/Filter/Filter.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/Filter/Filter.cache/compile_simlib/modelsim} {questa=C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/Filter/Filter.cache/compile_simlib/questa} {riviera=C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/Filter/Filter.cache/compile_simlib/riviera} {activehdl=C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/Filter/Filter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run fir_compiler_0_synth_1
close_project
close_sim
