# 16bitCPU-Verilog
16 bit CPU created in Vivado with Verilog, this was a project in Architecture of Computers subject, FIEK.

## Language
Project is developed in Verilog.


## Confidential
This project is developed from the authors below with full rights, u can take it use it but at least leave credit for us!

## Authors
[Lorent Sinani](https://github.com/lorentsinani)

[Era Kadiri](https://github.com/EraKadiri)

[Meriton Kryeziu](https://github.com/meritonkryeziu0)

[Lorik Mustafa](https://github.com/lorikmustafa)

[Aridon Krasniqi](https://github.com/aridonkrasniqii)
