[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  16711       tick       3353776       1061693       1030851       3353776 
      2  16711       tick       7513520       2455340       2409324       7513520 
      3  16711       tick       7476749       2438857       2419018       7476749 
      4  16711       tick       7482032       2441123       2421586       7482032 
      5  16711       tick       7492960       2442132       2425002       7492960 
      6  16711       tick       7492756       2441955       2426071       7492756 
      7  16711       tick       7481681       2440152       2414686       7481681 
      8  16711       tick       7500034       2446339       2425668       7500034 
      9  16711       tick       7488630       2442844       2425461       7488630 
     10  16711       tick       7465110       2433975       2412701       7465110 
     11  16711       tick       7509656       2447137       2430636       7509656 
     12  16711       tick       7481503       2438732       2419468       7481503 
     13  16711       tick       7495094       2443232       2426131       7495094 
     14  16711       tick       7501184       2446024       2426154       7501184 
     15  16711       tick       7492334       2441153       2423427       7492334 
     16  16711       tick       7493516       2442813       2426565       7493516 
     17  16711       tick       7514335       2447319       2430466       7514335 
     18  16711       tick       7498441       2443241       2426126       7498441 
     19  16711       tick       7494677       2443233       2423656       7494677 
     20  16711       tick       7507138       2445890       2426074       7507138 
     21  16711       tick       7496720       2443621       2427168       7496720 
     22  16711       exit       4999364       1629830       1615621       4999364 
