Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec  1 14:49:32 2024
| Host         : Dupreeh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            8 |
| No           | No                    | Yes                    |             103 |           38 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |              38 |           16 |
| Yes          | Yes                   | No                     |               4 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------------------+-----------------------------------------+------------------+----------------+
|            Clock Signal           |               Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-----------------------------------+------------------------------------------+-----------------------------------------+------------------+----------------+
|  clk_out_BUFG                     | state_dut/cleaned_i_1_n_0                | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              1 |
|  clk_out_BUFG                     | state_dut/state_03_stable_i_1_n_0        | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              1 |
|  clk_out_BUFG                     | state_dut/state_clean_stable_i_1_n_0     | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              1 |
|  clk_out_BUFG                     | state_dut/state_02_stable_i_1_n_0        | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              1 |
|  clk_out_BUFG                     | state_dut/state_01_stable_i_1_n_0        | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |                                          |                                         |                2 |              2 |
|  clk_en_inst/select_reg[0]        |                                          | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              4 |
|  clk_out_BUFG                     | state_dut/state_01_counter[3]_i_1_n_0    | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              4 |
|  clk_out_BUFG                     | state_dut/state_03_counter[3]_i_1_n_0    | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              4 |
|  clk_out_BUFG                     | state_dut/state_clean_counter[3]_i_1_n_0 | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              4 |
|  clk_out_BUFG                     | state_dut/state_02_counter[3]_i_1_n_0    | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              4 |
|  clk_out_BUFG                     | state_dut/time_count_clean[3]_i_1_n_0    |                                         |                2 |              4 |
|  clk_out_BUFG                     | state_dut/time_count_S2[3]_i_1_n_0       |                                         |                2 |              4 |
|  clk_out_BUFG                     | state_dut/time_count_menu[3]_i_2_n_0     | state_dut/time_count_menu[3]_i_1_n_0    |                3 |              4 |
|  clk_out_BUFG                     |                                          | state_dut/FSM_sequential_State_reg[2]_0 |                4 |              5 |
|  clk_out_BUFG                     | state_dut/display[4]_i_1_n_0             | state_dut/FSM_sequential_State_reg[2]_0 |                2 |              5 |
|  clk_out_BUFG                     |                                          | timer_inst/sec_reg[5]_0                 |                2 |              6 |
|  clk_out_BUFG                     | timer_inst/hour_0                        | timer_inst/sec_reg[5]_0                 |                2 |              6 |
|  clk_out_BUFG                     | timer_inst/min[5]_i_1_n_0                | timer_inst/sec_reg[5]_0                 |                3 |              6 |
|  display_inst/seg2_reg[7]_i_2_n_0 |                                          |                                         |                3 |              7 |
|  display_inst/seg1_reg[7]_i_2_n_0 |                                          |                                         |                3 |              7 |
|  clk_IBUF_BUFG                    |                                          | state_dut/FSM_sequential_State_reg[2]_0 |               31 |             88 |
+-----------------------------------+------------------------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     1 |
| 4      |                     8 |
| 5      |                     2 |
| 6      |                     3 |
| 7      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


