[40] %Error: t_assert_synth.v:31: top.t: synthesis full_case, but non-match found
%Error: t/t_assert_synth.v:31: Verilog $stop
Aborting...
