# Unit 7: Timing Analysis

## ğŸ“‹ Unit Overview

**Timing analysis** is the cornerstone of digital circuit verification, ensuring that circuits operate correctly at the desired clock frequency. This unit covers the fundamentals of delay modeling, static timing analysis, and techniques for achieving timing closure.

---

## ğŸ¯ Unit Objectives

After completing this unit, you will be able to:
- Model gate and interconnect delays
- Perform static timing analysis (STA)
- Identify and optimize critical paths
- Understand timing constraints and margins
- Apply timing closure techniques

---

## ğŸ“Š Timing in Digital Circuits

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    WHY TIMING MATTERS                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Digital circuits must meet timing requirements:                   â”‚
â”‚                                                                      â”‚
â”‚                          Clock Period = T                           â”‚
â”‚            â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’            â”‚
â”‚                                                                      â”‚
â”‚   CLK  â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€            â”‚
â”‚            â”‚     â”‚                         â”‚     â”‚                  â”‚
â”‚            â””â”€â”€â”€â”€â”€â”˜                         â””â”€â”€â”€â”€â”€â”˜                  â”‚
â”‚            â†‘                               â†‘                        â”‚
â”‚     Launch edge                      Capture edge                   â”‚
â”‚                                                                      â”‚
â”‚   Data â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€             â”‚
â”‚        Valid   â”‚    Propagation time       â”‚  Valid                 â”‚
â”‚        data    â”‚    through logic          â”‚  data                  â”‚
â”‚                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                        â”‚
â”‚                     â†â”€â”€ Must be < T â”€â”€â†’                            â”‚
â”‚                                                                      â”‚
â”‚   Timing constraints:                                               â”‚
â”‚   â€¢ Setup time: Data must be stable BEFORE clock edge              â”‚
â”‚   â€¢ Hold time: Data must remain stable AFTER clock edge            â”‚
â”‚   â€¢ Clock-to-Q: Output valid after clock edge                      â”‚
â”‚                                                                      â”‚
â”‚   If timing violated:                                               â”‚
â”‚   â”œâ”€ Setup violation â†’ Wrong data captured                         â”‚
â”‚   â”œâ”€ Hold violation â†’ Data corruption                              â”‚
â”‚   â””â”€ Both â†’ Unpredictable behavior                                 â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“š Chapter Index

| Chapter | Title | Description |
|---------|-------|-------------|
| 7.1 | [Delay Models](01-delay-models.md) | RC delay, Elmore delay, gate delay modeling |
| 7.2 | [Static Timing Analysis](02-static-timing-analysis.md) | STA fundamentals, timing paths, constraints |
| 7.3 | [Critical Path Analysis](03-critical-path-analysis.md) | Finding and optimizing critical paths |
| 7.4 | [Wire Delay Models](04-wire-delay-models.md) | Interconnect RC modeling, Elmore delay |
| 7.5 | [Timing Closure](05-timing-closure.md) | Techniques to meet timing requirements |

---

## ğŸ”‘ Key Formulas

| Parameter | Formula |
|-----------|---------|
| Maximum Frequency | $f_{max} = \frac{1}{T_{min}} = \frac{1}{t_{cq} + t_{logic} + t_{setup}}$ |
| Setup Constraint | $t_{cq} + t_{logic} + t_{setup} \leq T$ |
| Hold Constraint | $t_{cq} + t_{logic} \geq t_{hold}$ |
| Gate Delay | $t_p \approx 0.7 \times R_{eq} \times C_{load}$ |
| Wire Delay (Elmore) | $t_d = 0.7 \times R_{total} \times C_{total}$ |
| Timing Slack | $Slack = T - (t_{cq} + t_{logic} + t_{setup})$ |

---

## ğŸ”— Navigation

| Previous | Home | Next |
|----------|------|------|
| â† [Unit 6: CMOS Layout](../06-CMOS-Layout/README.md) | [Course Home](../README.md) | [Delay Models â†’](01-delay-models.md) |
