#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 14 12:22:48 2025
# Process ID: 12828
# Current directory: C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.runs/synth_1
# Command line: vivado.exe -log MCU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MCU.tcl
# Log file: C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.runs/synth_1/MCU.vds
# Journal file: C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MCU.tcl -notrace
Command: synth_design -top MCU -part xa7z010clg400-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2520
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1084.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MCU' [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/MCU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RV32I_Core' [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/RV32I_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/ControlUnit.sv:29]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/ControlUnit.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/ControlUnit.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'LoadExt' [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'LoadExt' (2#1) [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:175]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:192]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (3#1) [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:192]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:223]
INFO: [Synth 8-226] default block is never used [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:230]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (4#1) [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:223]
INFO: [Synth 8-6157] synthesizing module 'mux_5x1' [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:255]
INFO: [Synth 8-6155] done synthesizing module 'mux_5x1' (5#1) [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:255]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:116]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:276]
INFO: [Synth 8-6155] done synthesizing module 'extend' (7#1) [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:276]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'adder' (8#1) [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:167]
INFO: [Synth 8-6157] synthesizing module 'mux_3x1' [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:238]
INFO: [Synth 8-6155] done synthesizing module 'mux_3x1' (9#1) [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:238]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'register' (10#1) [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (11#1) [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_Core' (12#1) [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/RV32I_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/rom.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'rom' (13#1) [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram' (14#1) [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (15#1) [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/MCU.sv:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1084.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1084.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7z010clg400-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1084.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7z010clg400-1Q
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1084.711 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 3     
	  10 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
warning: Removed RAM U_RAM/mem_reg due to inactive write enable
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1084.711 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1084.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1084.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1084.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1084.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1084.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1084.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1084.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1084.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1084.711 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1084.711 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1084.711 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1084.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1084.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1084.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.runs/synth_1/MCU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MCU_utilization_synth.rpt -pb MCU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 14 12:23:14 2025...
