//=========================================================
// src/InitDevice.c: generated by Hardware Configurator
//
// This file will be regenerated when saving a document.
// leave the sections inside the "$[...]" comment tags alone
// or they will be overwritten!
//=========================================================

// USER INCLUDES
#include <SI_EFM8BB1_Register_Enums.h>
#include "InitDevice.h"

// USER PROTOTYPES
// USER FUNCTIONS

// $[Library Includes]
// [Library Includes]$

//==============================================================================
// enter_DefaultMode_from_RESET
//==============================================================================
extern void enter_DefaultMode_from_RESET(void)
{
  // $[Config Calls]
  WDT_0_enter_DefaultMode_from_RESET();
  PORTS_0_enter_DefaultMode_from_RESET();
  PORTS_1_enter_DefaultMode_from_RESET();
  PBCFG_0_enter_DefaultMode_from_RESET();
  RSTSRC_0_enter_DefaultMode_from_RESET();
  CLOCK_0_enter_DefaultMode_from_RESET();
  TIMER01_0_enter_DefaultMode_from_RESET();
  TIMER_SETUP_0_enter_DefaultMode_from_RESET();
  INTERRUPT_0_enter_DefaultMode_from_RESET();
  // [Config Calls]$

}

//================================================================================
// WDT_0_enter_DefaultMode_from_RESET
//================================================================================
extern void WDT_0_enter_DefaultMode_from_RESET(void)
{
  // $[WDTCN - Watchdog Timer Control]
  //Disable Watchdog with key sequence
  WDTCN = 0xDE; //First key
  WDTCN = 0xAD; //Second key
  // [WDTCN - Watchdog Timer Control]$

}

//================================================================================
// PORTS_0_enter_DefaultMode_from_RESET
//================================================================================
extern void PORTS_0_enter_DefaultMode_from_RESET(void)
{
  // $[P0 - Port 0 Pin Latch]
  // [P0 - Port 0 Pin Latch]$

  // $[P0MDOUT - Port 0 Output Mode]
  /*
   // P0.0 output is open-drain
   // P0.1 output is open-drain
   // P0.2 output is open-drain
   // P0.3 output is open-drain
   // P0.4 output is open-drain
   // P0.5 output is open-drain
   // P0.6 output is push-pull
   // P0.7 output is push-pull
   */
  P0MDOUT = P0MDOUT_B0__OPEN_DRAIN
            | P0MDOUT_B1__OPEN_DRAIN
            | P0MDOUT_B2__OPEN_DRAIN
            | P0MDOUT_B3__OPEN_DRAIN
            | P0MDOUT_B4__OPEN_DRAIN
            | P0MDOUT_B5__OPEN_DRAIN
            | P0MDOUT_B6__PUSH_PULL
            | P0MDOUT_B7__PUSH_PULL;
  // [P0MDOUT - Port 0 Output Mode]$

  // $[P0MDIN - Port 0 Input Mode]
  // [P0MDIN - Port 0 Input Mode]$

  // $[P0SKIP - Port 0 Skip]
  /*
   // P0.0 pin is not skipped by the crossbar
   // P0.1 pin is not skipped by the crossbar
   // P0.2 pin is skipped by the crossbar
   // P0.3 pin is not skipped by the crossbar
   // P0.4 pin is not skipped by the crossbar
   // P0.5 pin is not skipped by the crossbar
   // P0.6 pin is not skipped by the crossbar
   // P0.7 pin is not skipped by the crossbar
   */
  P0SKIP = P0SKIP_B0__NOT_SKIPPED | P0SKIP_B1__NOT_SKIPPED | P0SKIP_B2__SKIPPED
           | P0SKIP_B3__NOT_SKIPPED
           | P0SKIP_B4__NOT_SKIPPED | P0SKIP_B5__NOT_SKIPPED
           | P0SKIP_B6__NOT_SKIPPED
           | P0SKIP_B7__NOT_SKIPPED;
  // [P0SKIP - Port 0 Skip]$

  // $[P0MASK - Port 0 Mask]
  /*
   // P0.0 pin logic value is ignored and will not cause a port mismatch
   //     event
   // P0.1 pin logic value is ignored and will not cause a port mismatch
   //     event
   // P0.2 pin logic value is compared to P0MAT.2
   // P0.3 pin logic value is ignored and will not cause a port mismatch
   //     event
   // P0.4 pin logic value is ignored and will not cause a port mismatch
   //     event
   // P0.5 pin logic value is ignored and will not cause a port mismatch
   //     event
   // P0.6 pin logic value is ignored and will not cause a port mismatch
   //     event
   // P0.7 pin logic value is ignored and will not cause a port mismatch
   //     event
   */
  P0MASK = P0MASK_B0__IGNORED | P0MASK_B1__IGNORED | P0MASK_B2__COMPARED
           | P0MASK_B3__IGNORED
           | P0MASK_B4__IGNORED | P0MASK_B5__IGNORED
           | P0MASK_B6__IGNORED
           | P0MASK_B7__IGNORED;
  // [P0MASK - Port 0 Mask]$

  // $[P0MAT - Port 0 Match]
  // [P0MAT - Port 0 Match]$

}

//================================================================================
// PORTS_1_enter_DefaultMode_from_RESET
//================================================================================
extern void PORTS_1_enter_DefaultMode_from_RESET(void)
{
  // $[P1 - Port 1 Pin Latch]
  // [P1 - Port 1 Pin Latch]$

  // $[P1MDOUT - Port 1 Output Mode]
  /*
   // P1.0 output is open-drain
   // P1.1 output is open-drain
   // P1.2 output is open-drain
   // P1.3 output is open-drain
   // P1.4 output is push-pull
   // P1.5 output is open-drain
   // P1.6 output is open-drain
   // P1.7 output is open-drain
   */
  P1MDOUT = P1MDOUT_B0__OPEN_DRAIN
            | P1MDOUT_B1__OPEN_DRAIN
            | P1MDOUT_B2__OPEN_DRAIN
            | P1MDOUT_B3__OPEN_DRAIN
            | P1MDOUT_B4__PUSH_PULL
            | P1MDOUT_B5__OPEN_DRAIN
            | P1MDOUT_B6__OPEN_DRAIN
            | P1MDOUT_B7__OPEN_DRAIN;
  // [P1MDOUT - Port 1 Output Mode]$

  // $[P1MDIN - Port 1 Input Mode]
  // [P1MDIN - Port 1 Input Mode]$

  // $[P1SKIP - Port 1 Skip]
  /*
   // P1.0 pin is not skipped by the crossbar
   // P1.1 pin is not skipped by the crossbar
   // P1.2 pin is not skipped by the crossbar
   // P1.3 pin is not skipped by the crossbar
   // P1.4 pin is skipped by the crossbar
   // P1.5 pin is not skipped by the crossbar
   // P1.6 pin is not skipped by the crossbar
   // P1.7 pin is not skipped by the crossbar
   */
  P1SKIP = P1SKIP_B0__NOT_SKIPPED
           | P1SKIP_B1__NOT_SKIPPED
           | P1SKIP_B2__NOT_SKIPPED
           | P1SKIP_B3__NOT_SKIPPED
           | P1SKIP_B4__SKIPPED
           | P1SKIP_B5__NOT_SKIPPED
           | P1SKIP_B6__NOT_SKIPPED
           | P1SKIP_B7__NOT_SKIPPED;
  // [P1SKIP - Port 1 Skip]$

  // $[P1MASK - Port 1 Mask]
  // [P1MASK - Port 1 Mask]$

  // $[P1MAT - Port 1 Match]
  // [P1MAT - Port 1 Match]$

}

//================================================================================
// PBCFG_0_enter_DefaultMode_from_RESET
//================================================================================
extern void PBCFG_0_enter_DefaultMode_from_RESET(void)
{
  // $[XBR2 - Port I/O Crossbar 2]
  /*
   // Weak Pullups enabled 
   // Crossbar enabled
   */
  XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED;
  // [XBR2 - Port I/O Crossbar 2]$

  // $[PRTDRV - Port Drive Strength]
  // [PRTDRV - Port Drive Strength]$

  // $[XBR0 - Port I/O Crossbar 0]
  // [XBR0 - Port I/O Crossbar 0]$

  // $[XBR1 - Port I/O Crossbar 1]
  /*
   // All PCA I/O unavailable at Port pins
   // ECI unavailable at Port pin
   // T0 routed to Port pin
   // T1 unavailable at Port pin
   // T2 unavailable at Port pin
   */
  XBR1 = XBR1_PCA0ME__DISABLED | XBR1_ECIE__DISABLED | XBR1_T0E__ENABLED
         | XBR1_T1E__DISABLED
         | XBR1_T2E__DISABLED;
  // [XBR1 - Port I/O Crossbar 1]$

}

//================================================================================
// RSTSRC_0_enter_DefaultMode_from_RESET
//================================================================================
extern void RSTSRC_0_enter_DefaultMode_from_RESET(void)
{
  // $[RSTSRC - Reset Source]
  /*
   // A power-on or supply monitor reset occurred
   // A missing clock detector reset occurred
   // A Comparator 0 reset did not occur
   */
  RSTSRC = RSTSRC_PORSF__SET | RSTSRC_MCDRSF__SET | RSTSRC_C0RSEF__NOT_SET;
  // [RSTSRC - Reset Source]$

}

//================================================================================
// CLOCK_0_enter_DefaultMode_from_RESET
//================================================================================
extern void CLOCK_0_enter_DefaultMode_from_RESET(void)
{
  // $[CLKSEL - Clock Select]
  // [CLKSEL - Clock Select]$

}

//================================================================================
// TIMER01_0_enter_DefaultMode_from_RESET
//================================================================================
extern void TIMER01_0_enter_DefaultMode_from_RESET(void)
{
  // $[Timer Initialization]
  //Save Timer Configuration
  uint8_t TCON_save;
  TCON_save = TCON;
  //Stop Timers
  TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;

  // [Timer Initialization]$

  // $[TH0 - Timer 0 High Byte]
  /*
   // Timer 0 High Byte = 0xFE
   */
  TH0 = (0xFE << TH0_TH0__SHIFT);
  // [TH0 - Timer 0 High Byte]$

  // $[TL0 - Timer 0 Low Byte]
  /*
   // Timer 0 Low Byte = 0x04
   */
  TL0 = (0x04 << TL0_TL0__SHIFT);
  // [TL0 - Timer 0 Low Byte]$

  // $[TH1 - Timer 1 High Byte]
  // [TH1 - Timer 1 High Byte]$

  // $[TL1 - Timer 1 Low Byte]
  // [TL1 - Timer 1 Low Byte]$

  // $[Timer Restoration]
  //Restore Timer Configuration
  TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);

  // [Timer Restoration]$

}

//================================================================================
// TIMER_SETUP_0_enter_DefaultMode_from_RESET
//================================================================================
extern void TIMER_SETUP_0_enter_DefaultMode_from_RESET(void)
{
  // $[CKCON0 - Clock Control 0]
  // [CKCON0 - Clock Control 0]$

  // $[TMOD - Timer 0/1 Mode]
  /*
   // Mode 0, 13-bit Counter/Timer
   // Mode 0, 13-bit Counter/Timer
   // Counter Mode. Timer 0 increments on high-to-low transitions of an
   //     external pin
   // Timer 0 enabled only when TR0 = 1 and INT0 is active as defined by bit
   //     IN0PL in register IT01CF
   // Timer Mode. Timer 1 increments on the clock defined by T1M in the
   //     CKCON0 register
   // Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
   */
  TMOD = TMOD_T0M__MODE0
         | TMOD_T1M__MODE0
         | TMOD_CT0__COUNTER
         | TMOD_GATE0__ENABLED
         | TMOD_CT1__TIMER
         | TMOD_GATE1__DISABLED;
  // [TMOD - Timer 0/1 Mode]$

  // $[TCON - Timer 0/1 Control]
  /*
   // INT0 is edge triggered
   // Start Timer 0 running
   */
  TCON |= TCON_IT0__EDGE | TCON_TR0__RUN;
  // [TCON - Timer 0/1 Control]$

}

//================================================================================
// INTERRUPT_0_enter_DefaultMode_from_RESET
//================================================================================
extern void INTERRUPT_0_enter_DefaultMode_from_RESET(void)
{
  // $[EIE1 - Extended Interrupt Enable 1]
  // [EIE1 - Extended Interrupt Enable 1]$

  // $[EIP1 - Extended Interrupt Priority 1]
  // [EIP1 - Extended Interrupt Priority 1]$

  // $[IE - Interrupt Enable]
  /*
   // Disable all interrupt sources
   // Disable external interrupt 0
   // Disable external interrupt 1
   // Disable all SPI0 interrupts
   // Enable interrupt requests generated by the TF0 flag
   // Disable all Timer 1 interrupt
   // Disable Timer 2 interrupt
   // Disable UART0 interrupt
   */
  IE = IE_EA__DISABLED
       | IE_EX0__DISABLED
       | IE_EX1__DISABLED
       | IE_ESPI0__DISABLED
       | IE_ET0__ENABLED
       | IE_ET1__DISABLED
       | IE_ET2__DISABLED
       | IE_ES0__DISABLED;
  // [IE - Interrupt Enable]$

  // $[IP - Interrupt Priority]
  // [IP - Interrupt Priority]$

}

