// Seed: 1381558699
module module_0 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    output tri id_3,
    input wand id_4,
    input wire id_5,
    input wor id_6,
    input wor id_7,
    output uwire id_8,
    input uwire id_9,
    input uwire id_10
    , id_22,
    input supply0 id_11,
    input tri id_12,
    input tri id_13,
    input supply1 id_14,
    input wire id_15,
    output wire module_0,
    input supply0 id_17,
    input supply1 id_18,
    output wand id_19,
    output supply1 id_20
);
  always @(posedge id_4, id_1) #1;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    input uwire id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri id_7,
    input supply0 id_8,
    output tri id_9,
    input tri id_10,
    input wor id_11,
    input uwire id_12,
    input wor id_13,
    input uwire id_14,
    output uwire id_15,
    output tri id_16,
    output supply1 id_17
);
  assign id_9 = id_5;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_17,
      id_4,
      id_2,
      id_13,
      id_6,
      id_10,
      id_16,
      id_10,
      id_5,
      id_5,
      id_14,
      id_12,
      id_10,
      id_11,
      id_9,
      id_10,
      id_8,
      id_4,
      id_9
  );
  assign modCall_1.id_4 = 0;
endmodule
