// Seed: 3553609333
module module_0 (
    output wor  id_0,
    output wire id_1
);
  wire id_3 = 1;
  module_2 modCall_1 ();
  assign module_1.id_4 = 0;
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    input tri id_2,
    input supply1 id_3,
    input logic id_4
);
  always @((id_2) or posedge 1) begin : LABEL_0
    id_0 <= id_4;
  end
  module_0 modCall_1 (
      id_1,
      id_1
  );
  wire id_6;
endmodule
module module_2;
  assign id_1 = id_1;
  assign id_1 = 1;
  wire id_3;
  assign module_0.id_0 = 0;
  wire id_4, id_5;
endmodule
