{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1398089764011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398089764012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 07:16:03 2014 " "Processing started: Mon Apr 21 07:16:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398089764012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1398089764012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ps2 -c ps2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ps2 -c ps2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1398089764012 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1398089764291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file segdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 segdriver " "Found entity 1: segdriver" {  } { { "segdriver.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/segdriver.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398089764326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398089764326 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd.v(213) " "Verilog HDL information at lcd.v(213): always construct contains both blocking and non-blocking assignments" {  } { { "lcd.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 213 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1398089764328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 4 4 " "Found 4 design units, including 4 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398089764328 ""} { "Info" "ISGN_ENTITY_NAME" "2 power_on_reset_delay " "Found entity 2: power_on_reset_delay" {  } { { "lcd.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398089764328 ""} { "Info" "ISGN_ENTITY_NAME" "3 lcd_driver " "Found entity 3: lcd_driver" {  } { { "lcd.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398089764328 ""} { "Info" "ISGN_ENTITY_NAME" "4 message_write " "Found entity 4: message_write" {  } { { "lcd.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398089764328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398089764328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.v 2 2 " "Found 2 design units, including 2 entities, in source file ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398089764330 ""} { "Info" "ISGN_ENTITY_NAME" "2 ps2_power_on_reset_delay " "Found entity 2: ps2_power_on_reset_delay" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398089764330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398089764330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ps2 " "Elaborating entity \"ps2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1398089764353 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "56 0 120 ps2.v(94) " "Verilog HDL warning at ps2.v(94): number of words (56) in memory file does not match the number of elements in the address range \[0:120\]" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 94 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1398089764356 "|ps2"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "56 0 120 ps2.v(95) " "Verilog HDL warning at ps2.v(95): number of words (56) in memory file does not match the number of elements in the address range \[0:120\]" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 95 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1398089764356 "|ps2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2.v(115) " "Verilog HDL assignment warning at ps2.v(115): truncated value with size 32 to match size of target (4)" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1398089764359 "|ps2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ASCIITable.data_a 0 ps2.v(53) " "Net \"ASCIITable.data_a\" at ps2.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1398089764363 "|ps2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ASCIITable.waddr_a 0 ps2.v(53) " "Net \"ASCIITable.waddr_a\" at ps2.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1398089764363 "|ps2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shiftASCIITable.data_a 0 ps2.v(54) " "Net \"shiftASCIITable.data_a\" at ps2.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1398089764363 "|ps2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shiftASCIITable.waddr_a 0 ps2.v(54) " "Net \"shiftASCIITable.waddr_a\" at ps2.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1398089764363 "|ps2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ASCIITable.we_a 0 ps2.v(53) " "Net \"ASCIITable.we_a\" at ps2.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1398089764363 "|ps2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shiftASCIITable.we_a 0 ps2.v(54) " "Net \"shiftASCIITable.we_a\" at ps2.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1398089764363 "|ps2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] ps2.v(33) " "Output port \"LEDR\[1\]\" at ps2.v(33) has no driver" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1398089764363 "|ps2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segdriver segdriver:make0 " "Elaborating entity \"segdriver\" for hierarchy \"segdriver:make0\"" {  } { { "ps2.v" "make0" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398089764377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_power_on_reset_delay ps2_power_on_reset_delay:por_d " "Elaborating entity \"ps2_power_on_reset_delay\" for hierarchy \"ps2_power_on_reset_delay:por_d\"" {  } { { "ps2.v" "por_d" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398089764388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ps2.v(166) " "Verilog HDL assignment warning at ps2.v(166): truncated value with size 32 to match size of target (24)" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1398089764388 "|ps2|ps2_power_on_reset_delay:por_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:lcd16x2 " "Elaborating entity \"lcd\" for hierarchy \"lcd:lcd16x2\"" {  } { { "ps2.v" "lcd16x2" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398089764395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_on_reset_delay lcd:lcd16x2\|power_on_reset_delay:por_d " "Elaborating entity \"power_on_reset_delay\" for hierarchy \"lcd:lcd16x2\|power_on_reset_delay:por_d\"" {  } { { "lcd.v" "por_d" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398089764401 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcd.v(77) " "Verilog HDL assignment warning at lcd.v(77): truncated value with size 32 to match size of target (20)" {  } { { "lcd.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1398089764401 "|ps2|lcd:lcd16x2|power_on_reset_delay:por_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "message_write lcd:lcd16x2\|message_write:msg_w " "Elaborating entity \"message_write\" for hierarchy \"lcd:lcd16x2\|message_write:msg_w\"" {  } { { "lcd.v" "msg_w" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398089764408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 lcd.v(255) " "Verilog HDL assignment warning at lcd.v(255): truncated value with size 9 to match size of target (8)" {  } { { "lcd.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1398089764410 "|ps2|lcd:lcd16x2|message_write:msg_w"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 lcd.v(262) " "Verilog HDL assignment warning at lcd.v(262): truncated value with size 9 to match size of target (8)" {  } { { "lcd.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1398089764410 "|ps2|lcd:lcd16x2|message_write:msg_w"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 lcd.v(269) " "Verilog HDL assignment warning at lcd.v(269): truncated value with size 9 to match size of target (8)" {  } { { "lcd.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1398089764410 "|ps2|lcd:lcd16x2|message_write:msg_w"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 lcd.v(276) " "Verilog HDL assignment warning at lcd.v(276): truncated value with size 9 to match size of target (8)" {  } { { "lcd.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1398089764410 "|ps2|lcd:lcd16x2|message_write:msg_w"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 lcd.v(281) " "Verilog HDL assignment warning at lcd.v(281): truncated value with size 9 to match size of target (8)" {  } { { "lcd.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1398089764410 "|ps2|lcd:lcd16x2|message_write:msg_w"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 lcd.v(286) " "Verilog HDL assignment warning at lcd.v(286): truncated value with size 9 to match size of target (8)" {  } { { "lcd.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1398089764411 "|ps2|lcd:lcd16x2|message_write:msg_w"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 lcd.v(308) " "Verilog HDL assignment warning at lcd.v(308): truncated value with size 32 to match size of target (18)" {  } { { "lcd.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1398089764412 "|ps2|lcd:lcd16x2|message_write:msg_w"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd.v(319) " "Verilog HDL assignment warning at lcd.v(319): truncated value with size 32 to match size of target (6)" {  } { { "lcd.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1398089764413 "|ps2|lcd:lcd16x2|message_write:msg_w"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd:lcd16x2\|message_write:msg_w\|lcd_driver:lcd_d " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd:lcd16x2\|message_write:msg_w\|lcd_driver:lcd_d\"" {  } { { "lcd.v" "lcd_d" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398089764435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd.v(147) " "Verilog HDL assignment warning at lcd.v(147): truncated value with size 32 to match size of target (5)" {  } { { "lcd.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/lcd.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1398089764436 "|ps2|lcd:lcd16x2|message_write:msg_w|lcd_driver:lcd_d"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ASCIITable " "RAM logic \"ASCIITable\" is uninferred due to asynchronous read logic" {  } { { "ps2.v" "ASCIITable" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 53 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1398089765147 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "shiftASCIITable " "RAM logic \"shiftASCIITable\" is uninferred due to asynchronous read logic" {  } { { "ps2.v" "shiftASCIITable" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 54 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1398089765147 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1398089765147 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 126 G:/Dropbox/Private/School/Y2/S14/ECE260/project/db/ps2.ram0_ps2_1ed2e.hdl.mif " "Memory depth (128) in the design file differs from memory depth (126) in the Memory Initialization File \"G:/Dropbox/Private/School/Y2/S14/ECE260/project/db/ps2.ram0_ps2_1ed2e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1398089765148 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "G:/Dropbox/Private/School/Y2/S14/ECE260/project/db/ps2.ram0_ps2_1ed2e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"G:/Dropbox/Private/School/Y2/S14/ECE260/project/db/ps2.ram0_ps2_1ed2e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1398089765149 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 126 G:/Dropbox/Private/School/Y2/S14/ECE260/project/db/ps2.ram1_ps2_1ed2e.hdl.mif " "Memory depth (128) in the design file differs from memory depth (126) in the Memory Initialization File \"G:/Dropbox/Private/School/Y2/S14/ECE260/project/db/ps2.ram1_ps2_1ed2e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1398089765150 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "G:/Dropbox/Private/School/Y2/S14/ECE260/project/db/ps2.ram1_ps2_1ed2e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"G:/Dropbox/Private/School/Y2/S14/ECE260/project/db/ps2.ram1_ps2_1ed2e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1398089765150 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398089765868 "|ps2|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398089765868 "|ps2|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398089765868 "|ps2|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398089765868 "|ps2|LEDR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1398089765868 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1398089767254 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Dropbox/Private/School/Y2/S14/ECE260/project/output_files/ps2.map.smsg " "Generated suppressed messages file G:/Dropbox/Private/School/Y2/S14/ECE260/project/output_files/ps2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1398089767293 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1398089767422 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398089767422 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ps2.v" "" { Text "G:/Dropbox/Private/School/Y2/S14/ECE260/project/ps2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398089767484 "|ps2|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1398089767484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "551 " "Implemented 551 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1398089767485 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1398089767485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "501 " "Implemented 501 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1398089767485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1398089767485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398089767499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 21 07:16:07 2014 " "Processing ended: Mon Apr 21 07:16:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398089767499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398089767499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398089767499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398089767499 ""}
