#!/bin/bash

# list of design files to be compiled

ver_files=("../../source/qam_top.v"
		"../../source/coeff_memory.v"
		"../../source/dsp_slice.v"
		"../../source/fir_filter.v"
		"../../source/reset_synchronization.v"
		"../../source/SPI_Interface.v"
		"../../source/upsampler.v"
		"../../source/dsp_top.v"
		"../../source/sample_storage.v"
		"../../source/baseband_data.v"
		"../../source/baseband_dsp.v"
		"../../source/control_fsm.v"
		"../../source/register_array.v"
		"../../source/symbol_mapping.v"
		"../../source/sync_ff_sync_1b.v"
		"../../source/sync_fifo_ff_sync_4b.v"
		"../../source/sync_fifo_read_counter.v"
		"../../source/sync_fifo_reg_array.v"
		"../../source/sync_fifo_write_counter.v"
		"../../source/sync_fifo.v"
		../.../source/multicycle_data_dst.v"
		../.../source/multicycle_data_src.v"
		../.../source/multicycle_data_top.v"
	   	"../testbench/qam_top_tb.v"
		"../testbench/dsp_top_tb.v"
		"../testbench/sample_storage_tb.v"
		"../testbench/baseband_dsp_tb.v"
		"../testbench/Symbol_Mapping_syn_tb.v"
		"../testbench/sync_fifo_reg_array_tb.v"
		"../testbench/sync_fifo_tb.v"
		"../testbench/sync_fifo_write_counter_tb.v"
		)	
