Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: top_nexys3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_nexys3.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_nexys3"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top_nexys3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\git-clones\pc-one\hardware\UART\uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\memory\rom.v" into library work
Parsing module <rom>.
Analyzing Verilog file "D:\git-clones\pc-one\FPGA_tests\test_uart\digilent_nexys3_spartan6\windows_ise_project\top_nexys3.v" into library work
Parsing module <top_nexys3>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_nexys3>.

Elaborating module <uart_tx>.

Elaborating module <rom>.
Reading initialization file \"D:/git-clones/pc-one/tests/pc_one/test_cases/generated_hex/c-cpp_tests_test_uart_print_c/test_uart_print_c.hex\".
WARNING:HDLCompiler:1670 - "D:\git-clones\pc-one\hardware\memory\rom.v" Line 29: Signal <mem> in initial block is partially initialized.
WARNING:HDLCompiler:413 - "D:\git-clones\pc-one\FPGA_tests\test_uart\digilent_nexys3_spartan6\windows_ise_project\top_nexys3.v" Line 59: Result of 32-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_nexys3>.
    Related source file is "D:\git-clones\pc-one\FPGA_tests\test_uart\digilent_nexys3_spartan6\windows_ise_project\top_nexys3.v".
INFO:Xst:3210 - "D:\git-clones\pc-one\FPGA_tests\test_uart\digilent_nexys3_spartan6\windows_ise_project\top_nexys3.v" line 34: Output port <data> of the instance <rom_instance> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <instr_latched>.
    Found 2-bit register for signal <state>.
    Found 4-bit register for signal <nibble_idx>.
    Found 8-bit register for signal <uart_data>.
    Found 1-bit register for signal <write_en>.
    Found 1-bit register for signal <sent_this_idle>.
    Found 32-bit register for signal <pc_reg>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_100MHz (rising_edge)                       |
    | Reset              | rst_on (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <nibble_idx>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 48                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | clk_100MHz (rising_edge)                       |
    | Reset              | rst_on (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_4_OUT> created at line 59.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_9_OUT> created at line 59.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_14_OUT> created at line 59.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_19_OUT> created at line 59.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_24_OUT> created at line 59.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_29_OUT> created at line 59.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_34_OUT> created at line 59.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_39_OUT> created at line 59.
    Found 7-bit adder for signal <n0168[6:0]> created at line 57.
    Found 32-bit adder for signal <n0086> created at line 59.
    Found 7-bit adder for signal <n0172[6:0]> created at line 57.
    Found 32-bit adder for signal <n0090> created at line 59.
    Found 7-bit adder for signal <n0176[6:0]> created at line 57.
    Found 32-bit adder for signal <n0094> created at line 59.
    Found 7-bit adder for signal <n0180[6:0]> created at line 57.
    Found 32-bit adder for signal <n0098> created at line 59.
    Found 7-bit adder for signal <n0184[6:0]> created at line 57.
    Found 32-bit adder for signal <n0102> created at line 59.
    Found 7-bit adder for signal <n0188[6:0]> created at line 57.
    Found 32-bit adder for signal <n0106> created at line 59.
    Found 7-bit adder for signal <n0192[6:0]> created at line 57.
    Found 32-bit adder for signal <n0110> created at line 59.
    Found 7-bit adder for signal <n0196[6:0]> created at line 57.
    Found 32-bit adder for signal <n0114> created at line 59.
    Found 32-bit adder for signal <pc_reg[31]_GND_1_o_add_41_OUT> created at line 111.
    Found 4-bit comparator greater for signal <instr_latched[31]_PWR_1_o_LessThan_2_o> created at line 56
    Found 4-bit comparator greater for signal <instr_latched[27]_PWR_1_o_LessThan_7_o> created at line 56
    Found 4-bit comparator greater for signal <instr_latched[23]_PWR_1_o_LessThan_12_o> created at line 56
    Found 4-bit comparator greater for signal <instr_latched[19]_PWR_1_o_LessThan_17_o> created at line 56
    Found 4-bit comparator greater for signal <instr_latched[15]_PWR_1_o_LessThan_22_o> created at line 56
    Found 4-bit comparator greater for signal <instr_latched[11]_PWR_1_o_LessThan_27_o> created at line 56
    Found 4-bit comparator greater for signal <instr_latched[7]_PWR_1_o_LessThan_32_o> created at line 56
    Found 4-bit comparator greater for signal <instr_latched[3]_PWR_1_o_LessThan_37_o> created at line 56
    Summary:
	inferred  25 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <top_nexys3> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "D:\git-clones\pc-one\hardware\UART\uart_tx.v".
        CLK_FREQ = 100000000
        BAUD = 115200
    Found 10-bit register for signal <shift_reg>.
    Found 10-bit register for signal <baud_cnt>.
    Found 4-bit register for signal <bit_cnt>.
    Found 1-bit register for signal <uart_busy>.
    Found 4-bit adder for signal <bit_cnt[3]_GND_2_o_add_4_OUT> created at line 50.
    Found 10-bit adder for signal <baud_cnt[9]_GND_2_o_add_7_OUT> created at line 58.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <rom>.
    Related source file is "D:\git-clones\pc-one\hardware\memory\rom.v".
        WORDS = 4096
WARNING:Xst:647 - Input <pc<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<31:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'rom', is tied to its initial value.
    Found 4096x32-bit dual-port Read Only RAM <Mram_mem> for signal <mem>.
    Summary:
	inferred   1 RAM(s).
Unit <rom> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4096x32-bit dual-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 27
 10-bit adder                                          : 1
 32-bit adder                                          : 9
 4-bit adder                                           : 1
 5-bit subtractor                                      : 8
 7-bit adder                                           : 8
# Registers                                            : 9
 1-bit register                                        : 3
 10-bit register                                       : 2
 32-bit register                                       : 2
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 8
 4-bit comparator greater                              : 8
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 16
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <top_nexys3>.
The following registers are absorbed into accumulator <pc_reg>: 1 register on signal <pc_reg>.
INFO:Xst:3226 - The RAM <rom_instance/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <instr_latched>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_100MHz>    | rise     |
    |     enA            | connected to internal node          | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pc_reg>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <instr_latched> |          |
    |     dorstA         | connected to signal <rst_on>        | high     |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <top_nexys3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4096x32-bit dual-port block Read Only RAM             : 1
# Adders/Subtractors                                   : 26
 10-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit subtractor                                      : 8
 7-bit adder                                           : 8
 8-bit adder                                           : 8
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 35
 Flip-Flops                                            : 35
# Comparators                                          : 8
 4-bit comparator greater                              : 8
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 16
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <nibble_idx[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <shift_reg_9> (without init value) has a constant value of 1 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pc_reg_0> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_1> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_14> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_15> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_16> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_17> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_18> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_19> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_20> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_21> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_22> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_23> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_24> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_25> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_26> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_27> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_28> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_29> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_30> of sequential type is unconnected in block <top_nexys3>.
WARNING:Xst:2677 - Node <pc_reg_31> of sequential type is unconnected in block <top_nexys3>.

Optimizing unit <top_nexys3> ...
WARNING:Xst:1710 - FF/Latch <uart_data_7> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_data_7> (without init value) has a constant value of 0 in block <top_nexys3>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <uart_data_4> in Unit <top_nexys3> is equivalent to the following FF/Latch, which will be removed : <uart_data_5> 

Optimizing unit <uart_tx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_nexys3, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 50
 Flip-Flops                                            : 50

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_nexys3.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 136
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 10
#      LUT2                        : 14
#      LUT3                        : 12
#      LUT4                        : 17
#      LUT5                        : 12
#      LUT6                        : 40
#      MUXCY                       : 11
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 12
# FlipFlops/Latches                : 50
#      FDCE                        : 15
#      FDPE                        : 9
#      FDR                         : 8
#      FDRE                        : 18
# RAMS                             : 8
#      RAMB16BWER                  : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 1
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              50  out of  18224     0%  
 Number of Slice LUTs:                  108  out of   9112     1%  
    Number used as Logic:               108  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    110
   Number with an unused Flip Flop:      60  out of    110    54%  
   Number with an unused LUT:             2  out of    110     1%  
   Number of fully used LUT-FF pairs:    48  out of    110    43%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    232     1%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of     32    25%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk_100MHz                         | BUFGP                       | 58    |
N0                                 | NONE(rom_instance/Mram_mem8)| 8     |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.611ns (Maximum Frequency: 178.223MHz)
   Minimum input arrival time before clock: 4.063ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: 5.406ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100MHz'
  Clock period: 5.611ns (frequency: 178.223MHz)
  Total number of paths / destination ports: 990 / 196
-------------------------------------------------------------------------
Delay:               5.611ns (Levels of Logic = 4)
  Source:            rom_instance/Mram_mem7 (RAM)
  Destination:       uart_data_4 (FF)
  Source Clock:      clk_100MHz rising
  Destination Clock: clk_100MHz rising

  Data Path: rom_instance/Mram_mem7 to uart_data_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA1    5   1.850   0.819  rom_instance/Mram_mem7 (Msub_GND_1_o_GND_1_o_sub_9_OUT_cy<1>)
     LUT2:I0->O            1   0.203   0.580  nibble_idx[3]_uart_data[7]_wide_mux_42_OUT<4>23 (nibble_idx[3]_uart_data[7]_wide_mux_42_OUT<4>22)
     LUT6:I5->O            1   0.205   0.827  nibble_idx[3]_uart_data[7]_wide_mux_42_OUT<4>24 (nibble_idx[3]_uart_data[7]_wide_mux_42_OUT<4>23)
     LUT6:I2->O            2   0.203   0.617  nibble_idx[3]_uart_data[7]_wide_mux_42_OUT<4>29 (nibble_idx[3]_uart_data[7]_wide_mux_42_OUT<4>_bdd0)
     LUT2:I1->O            1   0.205   0.000  nibble_idx[3]_uart_data[7]_wide_mux_42_OUT<6>1 (nibble_idx[3]_uart_data[7]_wide_mux_42_OUT<6>)
     FDRE:D                    0.102          uart_data_6
    ----------------------------------------
    Total                      5.611ns (2.768ns logic, 2.843ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100MHz'
  Total number of paths / destination ports: 66 / 66
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       rom_instance/Mram_mem8 (RAM)
  Destination Clock: clk_100MHz rising

  Data Path: rst to rom_instance/Mram_mem8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.614  rst_IBUF (rst_on_OBUF)
     LUT3:I2->O            8   0.205   0.802  _n02101 (_n0210_0)
     RAMB16BWER:ENA            0.220          rom_instance/Mram_mem1
    ----------------------------------------
    Total                      4.063ns (1.647ns logic, 2.416ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100MHz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            uart_instance/shift_reg_0 (FF)
  Destination:       uart_tx (PAD)
  Source Clock:      clk_100MHz rising

  Data Path: uart_instance/shift_reg_0 to uart_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.447   0.579  uart_instance/shift_reg_0 (uart_instance/shift_reg_0)
     OBUF:I->O                 2.571          uart_tx_OBUF (uart_tx)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.406ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       rst_on (PAD)

  Data Path: rst to rst_on
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.613  rst_IBUF (rst_on_OBUF)
     OBUF:I->O                 2.571          rst_on_OBUF (rst_on)
    ----------------------------------------
    Total                      5.406ns (3.793ns logic, 1.613ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    5.611|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.96 secs
 
--> 

Total memory usage is 4512052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    4 (   0 filtered)

