Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Apr  7 14:12:55 2019
| Host         : DESKTOP-DR3C0JT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fsm_global_timing_summary_routed.rpt -rpx fsm_global_timing_summary_routed.rpx -warn_on_violation
| Design       : fsm_global
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: CONT/SAMP/sc_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 443 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.196     -141.455                     16                 1054        0.057        0.000                      0                 1054        3.000        0.000                       0                   451  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clk_fpga                      {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator    {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator      {0.000 5.000}      10.000          100.000         
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator_1  {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_100MHz_clk_generator         -9.196     -141.455                     16                 1036        0.132        0.000                      0                 1036        4.500        0.000                       0                   428  
  clk_50MHz_clk_generator           7.158        0.000                      0                   16        0.227        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100MHz_clk_generator_1       -9.195     -141.442                     16                 1036        0.132        0.000                      0                 1036        4.500        0.000                       0                   428  
  clk_50MHz_clk_generator_1         7.159        0.000                      0                   16        0.227        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50MHz_clk_generator     clk_100MHz_clk_generator          3.818        0.000                      0                    8        0.234        0.000                      0                    8  
clk_100MHz_clk_generator_1  clk_100MHz_clk_generator         -9.196     -141.455                     16                 1036        0.057        0.000                      0                 1036  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator          3.818        0.000                      0                    8        0.234        0.000                      0                    8  
clk_100MHz_clk_generator    clk_50MHz_clk_generator           7.386        0.000                      0                    1        0.202        0.000                      0                    1  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator           7.386        0.000                      0                    1        0.202        0.000                      0                    1  
clk_50MHz_clk_generator_1   clk_50MHz_clk_generator           7.158        0.000                      0                   16        0.152        0.000                      0                   16  
clk_100MHz_clk_generator    clk_100MHz_clk_generator_1       -9.196     -141.455                     16                 1036        0.057        0.000                      0                 1036  
clk_50MHz_clk_generator     clk_100MHz_clk_generator_1        3.818        0.000                      0                    8        0.234        0.000                      0                    8  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator_1        3.819        0.000                      0                    8        0.235        0.000                      0                    8  
clk_100MHz_clk_generator    clk_50MHz_clk_generator_1         7.386        0.000                      0                    1        0.202        0.000                      0                    1  
clk_50MHz_clk_generator     clk_50MHz_clk_generator_1         7.158        0.000                      0                   16        0.152        0.000                      0                   16  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator_1         7.387        0.000                      0                    1        0.203        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :           16  Failing Endpoints,  Worst Slack       -9.196ns,  Total Violation     -141.455ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.196ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.115ns  (logic 9.611ns (50.281%)  route 9.504ns (49.719%))
  Logic Levels:           32  (CARRY4=19 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.849 r  CONT/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.849    CONT/_inferred__4/i__carry__1_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.183 r  CONT/_inferred__4/i__carry__2/O[1]
                         net (fo=1, routed)           0.306    17.490    CONT/output_sample_next12_in[14]
    SLICE_X52Y94         LUT5 (Prop_lut5_I0_O)        0.303    17.793 f  CONT/output_sample[14]_i_5/O
                         net (fo=1, routed)           0.280    18.072    CONT/output_sample[14]_i_5_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I3_O)        0.124    18.196 r  CONT/output_sample[14]_i_1/O
                         net (fo=1, routed)           0.000    18.196    CONT/output_sample_next[14]
    SLICE_X52Y94         FDCE                                         r  CONT/output_sample_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X52Y94         FDCE                                         r  CONT/output_sample_reg[14]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.031     9.000    CONT/output_sample_reg[14]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -18.196    
  -------------------------------------------------------------------
                         slack                                 -9.196    

Slack (VIOLATED) :        -9.094ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.013ns  (logic 9.515ns (50.046%)  route 9.498ns (49.954%))
  Logic Levels:           32  (CARRY4=19 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.849 r  CONT/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.849    CONT/_inferred__4/i__carry__1_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.077 f  CONT/_inferred__4/i__carry__2/CO[2]
                         net (fo=1, routed)           0.428    17.506    CONT/_inferred__4/i__carry__2_n_1
    SLICE_X55Y94         LUT5 (Prop_lut5_I1_O)        0.313    17.819 f  CONT/output_sample[15]_i_3/O
                         net (fo=1, routed)           0.151    17.970    CONT/output_sample[15]_i_3_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    18.094 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    18.094    CONT/output_sample_next[15]
    SLICE_X55Y94         FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X55Y94         FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X55Y94         FDCE (Setup_fdce_C_D)        0.031     9.000    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -18.094    
  -------------------------------------------------------------------
                         slack                                 -9.094    

Slack (VIOLATED) :        -9.086ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.003ns  (logic 9.479ns (49.882%)  route 9.524ns (50.118%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.048 r  CONT/_inferred__4/i__carry__1/O[3]
                         net (fo=1, routed)           0.302    17.350    CONT/output_sample_next12_in[12]
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.306    17.656 r  CONT/output_sample[12]_i_2/O
                         net (fo=1, routed)           0.304    17.960    CONT/output_sample[12]_i_2_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.124    18.084 r  CONT/output_sample[12]_i_1/O
                         net (fo=1, routed)           0.000    18.084    CONT/output_sample_next[12]
    SLICE_X53Y94         FDCE                                         r  CONT/output_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X53Y94         FDCE                                         r  CONT/output_sample_reg[12]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X53Y94         FDCE (Setup_fdce_C_D)        0.029     8.998    CONT/output_sample_reg[12]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                         -18.084    
  -------------------------------------------------------------------
                         slack                                 -9.086    

Slack (VIOLATED) :        -9.081ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.998ns  (logic 9.495ns (49.980%)  route 9.503ns (50.020%))
  Logic Levels:           32  (CARRY4=19 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.849 r  CONT/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.849    CONT/_inferred__4/i__carry__1_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.071 r  CONT/_inferred__4/i__carry__2/O[0]
                         net (fo=1, routed)           0.298    17.369    CONT/output_sample_next12_in[13]
    SLICE_X53Y94         LUT5 (Prop_lut5_I3_O)        0.299    17.668 f  CONT/output_sample[13]_i_2/O
                         net (fo=1, routed)           0.287    17.955    CONT/output_sample[13]_i_2_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.124    18.079 r  CONT/output_sample[13]_i_1/O
                         net (fo=1, routed)           0.000    18.079    CONT/output_sample_next[13]
    SLICE_X55Y94         FDCE                                         r  CONT/output_sample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X55Y94         FDCE                                         r  CONT/output_sample_reg[13]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X55Y94         FDCE (Setup_fdce_C_D)        0.029     8.998    CONT/output_sample_reg[13]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                         -18.079    
  -------------------------------------------------------------------
                         slack                                 -9.081    

Slack (VIOLATED) :        -9.064ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.982ns  (logic 9.497ns (50.031%)  route 9.485ns (49.969%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.069 r  CONT/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.416    17.485    CONT/output_sample_next12_in[10]
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.303    17.788 r  CONT/output_sample[10]_i_4/O
                         net (fo=1, routed)           0.151    17.940    CONT/output_sample[10]_i_4_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    18.064 r  CONT/output_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    18.064    CONT/output_sample_next[10]
    SLICE_X55Y93         FDCE                                         r  CONT/output_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X55Y93         FDCE                                         r  CONT/output_sample_reg[10]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X55Y93         FDCE (Setup_fdce_C_D)        0.031     9.000    CONT/output_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -18.064    
  -------------------------------------------------------------------
                         slack                                 -9.064    

Slack (VIOLATED) :        -9.047ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.965ns  (logic 9.383ns (49.475%)  route 9.582ns (50.525%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.955 r  CONT/_inferred__4/i__carry__0/O[1]
                         net (fo=1, routed)           0.505    17.461    CONT/output_sample_next12_in[6]
    SLICE_X52Y91         LUT5 (Prop_lut5_I3_O)        0.303    17.764 f  CONT/output_sample[6]_i_2/O
                         net (fo=1, routed)           0.159    17.922    CONT/output_sample[6]_i_2_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I0_O)        0.124    18.046 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    18.046    CONT/output_sample_next[6]
    SLICE_X52Y91         FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X52Y91         FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X52Y91         FDCE (Setup_fdce_C_D)        0.031     8.999    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -18.046    
  -------------------------------------------------------------------
                         slack                                 -9.047    

Slack (VIOLATED) :        -9.008ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.926ns  (logic 9.267ns (48.965%)  route 9.659ns (51.035%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.843 r  CONT/_inferred__4/i__carry__0/O[0]
                         net (fo=1, routed)           0.582    17.425    CONT/output_sample_next12_in[5]
    SLICE_X52Y92         LUT5 (Prop_lut5_I3_O)        0.299    17.724 f  CONT/output_sample[5]_i_2/O
                         net (fo=1, routed)           0.159    17.883    CONT/output_sample[5]_i_2_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.007 r  CONT/output_sample[5]_i_1/O
                         net (fo=1, routed)           0.000    18.007    CONT/output_sample_next[5]
    SLICE_X52Y92         FDCE                                         r  CONT/output_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X52Y92         FDCE                                         r  CONT/output_sample_reg[5]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X52Y92         FDCE (Setup_fdce_C_D)        0.031     8.999    CONT/output_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -18.007    
  -------------------------------------------------------------------
                         slack                                 -9.008    

Slack (VIOLATED) :        -8.984ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.903ns  (logic 9.401ns (49.733%)  route 9.502ns (50.267%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.974 r  CONT/_inferred__4/i__carry__1/O[2]
                         net (fo=1, routed)           0.425    17.400    CONT/output_sample_next12_in[11]
    SLICE_X52Y93         LUT5 (Prop_lut5_I3_O)        0.302    17.702 f  CONT/output_sample[11]_i_2/O
                         net (fo=1, routed)           0.159    17.860    CONT/output_sample[11]_i_2_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    17.984 r  CONT/output_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    17.984    CONT/output_sample_next[11]
    SLICE_X52Y93         FDCE                                         r  CONT/output_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X52Y93         FDCE                                         r  CONT/output_sample_reg[11]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X52Y93         FDCE (Setup_fdce_C_D)        0.031     9.000    CONT/output_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -17.984    
  -------------------------------------------------------------------
                         slack                                 -8.984    

Slack (VIOLATED) :        -8.946ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.864ns  (logic 9.365ns (49.644%)  route 9.499ns (50.356%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.934 r  CONT/_inferred__4/i__carry__0/O[3]
                         net (fo=1, routed)           0.427    17.362    CONT/output_sample_next12_in[8]
    SLICE_X55Y92         LUT5 (Prop_lut5_I3_O)        0.306    17.668 f  CONT/output_sample[8]_i_2/O
                         net (fo=1, routed)           0.154    17.822    CONT/output_sample[8]_i_2_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.124    17.946 r  CONT/output_sample[8]_i_1/O
                         net (fo=1, routed)           0.000    17.946    CONT/output_sample_next[8]
    SLICE_X55Y92         FDCE                                         r  CONT/output_sample_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X55Y92         FDCE                                         r  CONT/output_sample_reg[8]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X55Y92         FDCE (Setup_fdce_C_D)        0.032     9.000    CONT/output_sample_reg[8]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -17.946    
  -------------------------------------------------------------------
                         slack                                 -8.946    

Slack (VIOLATED) :        -8.936ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.852ns  (logic 9.381ns (49.761%)  route 9.471ns (50.239%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.957 r  CONT/_inferred__4/i__carry__1/O[0]
                         net (fo=1, routed)           0.399    17.356    CONT/output_sample_next12_in[9]
    SLICE_X55Y92         LUT5 (Prop_lut5_I3_O)        0.299    17.655 f  CONT/output_sample[9]_i_2/O
                         net (fo=1, routed)           0.154    17.809    CONT/output_sample[9]_i_2_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.124    17.933 r  CONT/output_sample[9]_i_1/O
                         net (fo=1, routed)           0.000    17.933    CONT/output_sample_next[9]
    SLICE_X55Y92         FDCE                                         r  CONT/output_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X55Y92         FDCE                                         r  CONT/output_sample_reg[9]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X55Y92         FDCE (Setup_fdce_C_D)        0.029     8.997    CONT/output_sample_reg[9]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                 -8.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.596%)  route 0.234ns (62.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y85         FDCE                                         r  CONT/memo1_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[7]/Q
                         net (fo=8, routed)           0.234    -0.198    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.907    -0.766    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.513    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.330    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 CONT/start_proc_win1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/end_proc_win_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X65Y88         FDCE                                         r  CONT/start_proc_win1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  CONT/start_proc_win1_reg/Q
                         net (fo=17, routed)          0.070    -0.387    CONT/WIN1/start_proc_win1_reg
    SLICE_X65Y88         FDCE                                         r  CONT/WIN1/end_proc_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.838    -0.835    CONT/WIN1/clk_100MHz
    SLICE_X65Y88         FDCE                                         r  CONT/WIN1/end_proc_win_reg/C
                         clock pessimism              0.237    -0.598    
    SLICE_X65Y88         FDCE (Hold_fdce_C_D)         0.075    -0.523    CONT/WIN1/end_proc_win_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.755%)  route 0.253ns (64.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y84         FDCE                                         r  CONT/memo1_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[5]/Q
                         net (fo=8, routed)           0.253    -0.179    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.907    -0.766    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.513    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.330    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.690%)  route 0.254ns (64.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y84         FDCE                                         r  CONT/memo1_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[8]/Q
                         net (fo=8, routed)           0.254    -0.178    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.907    -0.766    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.513    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.330    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.401%)  route 0.281ns (66.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X69Y96         FDRE                                         r  CONT/memo2_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  CONT/memo2_address_reg[6]/Q
                         net (fo=8, routed)           0.281    -0.174    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.882    -0.791    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.333    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.603%)  route 0.255ns (64.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y85         FDCE                                         r  CONT/memo1_address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[13]/Q
                         net (fo=9, routed)           0.255    -0.177    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y15         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.897    -0.776    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.523    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.340    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.862%)  route 0.288ns (67.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X68Y94         FDRE                                         r  CONT/memo2_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  CONT/memo2_address_reg[0]/Q
                         net (fo=8, routed)           0.288    -0.167    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.882    -0.791    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.333    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.683%)  route 0.266ns (65.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y84         FDCE                                         r  CONT/memo1_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[8]/Q
                         net (fo=8, routed)           0.266    -0.167    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y15         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.897    -0.776    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.523    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.340    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 CONT/SAMP/counter32_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.565    -0.599    CONT/SAMP/clk_100MHz
    SLICE_X57Y96         FDCE                                         r  CONT/SAMP/counter32_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  CONT/SAMP/counter32_reg[0]/Q
                         net (fo=6, routed)           0.120    -0.338    CONT/SAMP/counter32[0]
    SLICE_X56Y96         LUT5 (Prop_lut5_I4_O)        0.045    -0.293 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    CONT/SAMP/control_next[2]
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/SAMP/clk_100MHz
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.120    -0.466    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.895%)  route 0.301ns (68.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X67Y94         FDRE                                         r  CONT/memo2_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  CONT/memo2_address_reg[3]/Q
                         net (fo=8, routed)           0.301    -0.154    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.882    -0.791    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.333    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y94     CONT/DATA_OUTr_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y95     CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y95     CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y95     CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y87     CONT/WIN2/result_pre_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y87     CONT/WIN2/result_pre_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y87     CONT/WIN2/result_pre_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y87     CONT/WIN2/result_pre_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y87     CONT/WIN2/result_pre_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y87     CONT/WIN2/result_pre_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.715ns (27.759%)  route 1.861ns (72.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.110    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.296     0.186 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           1.558     1.745    CONT/SAMP/p_0_in
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.505     8.484    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.560     9.044    
                         clock uncertainty           -0.074     8.969    
    SLICE_X32Y100        FDCE (Setup_fdce_C_D)       -0.067     8.902    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.363ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.842ns (32.794%)  route 1.726ns (67.206%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.901     0.488    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.299     0.787 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.825     1.611    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT2 (Prop_lut2_I0_O)        0.124     1.735 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.735    CONT/SAMP/plusOp[6]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.029     9.098    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                  7.363    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.870ns (33.519%)  route 1.726ns (66.481%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.901     0.488    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.299     0.787 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.825     1.611    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT3 (Prop_lut3_I1_O)        0.152     1.763 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.763    CONT/SAMP/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.075     9.144    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.842ns (33.471%)  route 1.674ns (66.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.901     0.488    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.299     0.787 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.773     1.560    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.124     1.684 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.684    CONT/SAMP/plusOp[8]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.031     9.100    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -1.684    
  -------------------------------------------------------------------
                         slack                                  7.417    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.868ns (34.152%)  route 1.674ns (65.848%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.901     0.488    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.299     0.787 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.773     1.560    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.150     1.710 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.710    CONT/SAMP/plusOp[9]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.075     9.144    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.715ns (44.134%)  route 0.905ns (55.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.110    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.296     0.186 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.603     0.789    CONT/SAMP/p_0_in
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.072    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)       -0.081     8.991    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                  8.203    

Slack (MET) :             8.350ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.718ns (44.688%)  route 0.889ns (55.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.889     0.476    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT4 (Prop_lut4_I3_O)        0.299     0.775 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.775    CONT/SAMP/plusOp[3]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.031     9.124    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                  8.350    

Slack (MET) :             8.366ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.746ns (45.636%)  route 0.889ns (54.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.889     0.476    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT5 (Prop_lut5_I1_O)        0.327     0.803 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.803    CONT/SAMP/plusOp[4]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                  8.366    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.886     0.473    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.327     0.800 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.800    CONT/SAMP/plusOp[2]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.456ns (31.549%)  route 0.989ns (68.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.989     0.613    CONT/SAMP/sc_next
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y105         FDCE (Setup_fdce_C_D)       -0.067     9.002    CONT/SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  8.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.388%)  route 0.133ns (41.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=2, routed)           0.133    -0.294    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X0Y108         LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    CONT/SAMP/plusOp[5]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.475    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.724%)  route 0.181ns (56.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.181    -0.245    CONT/SAMP/sc_next
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.070    -0.481    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.252    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT5 (Prop_lut5_I3_O)        0.043    -0.209 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    CONT/SAMP/plusOp[9]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.107    -0.459    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.241    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT3 (Prop_lut3_I2_O)        0.042    -0.199 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    CONT/SAMP/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.107    -0.459    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.043    -0.198 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    CONT/SAMP/plusOp[4]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.713%)  route 0.199ns (51.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y109         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.199    -0.227    CONT/SAMP/mc_reg_0
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.048    -0.179 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    CONT/SAMP/plusOp[2]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.444    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.252    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.045    -0.207 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    CONT/SAMP/plusOp[8]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092    -0.474    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.313%)  route 0.199ns (51.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y109         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.199    -0.227    CONT/SAMP/mc_reg_0
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    CONT/SAMP/plusOp[1]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.091    -0.460    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.241    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    CONT/SAMP/plusOp[6]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.091    -0.475    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I2_O)        0.045    -0.196 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    CONT/SAMP/plusOp[3]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.475    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y106     CONT/SAMP/count_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y106     CONT/SAMP/count_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y106     CONT/SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y106     CONT/SAMP/count_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y106     CONT/SAMP/count_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y106     CONT/SAMP/count_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y106     CONT/SAMP/count_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/lr_reg_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/lr_reg_lopt_replica_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y105     CONT/SAMP/sc_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y105     CONT/SAMP/sc_reg_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :           16  Failing Endpoints,  Worst Slack       -9.195ns,  Total Violation     -141.442ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.195ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.115ns  (logic 9.611ns (50.281%)  route 9.504ns (49.719%))
  Logic Levels:           32  (CARRY4=19 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.849 r  CONT/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.849    CONT/_inferred__4/i__carry__1_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.183 r  CONT/_inferred__4/i__carry__2/O[1]
                         net (fo=1, routed)           0.306    17.490    CONT/output_sample_next12_in[14]
    SLICE_X52Y94         LUT5 (Prop_lut5_I0_O)        0.303    17.793 f  CONT/output_sample[14]_i_5/O
                         net (fo=1, routed)           0.280    18.072    CONT/output_sample[14]_i_5_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I3_O)        0.124    18.196 r  CONT/output_sample[14]_i_1/O
                         net (fo=1, routed)           0.000    18.196    CONT/output_sample_next[14]
    SLICE_X52Y94         FDCE                                         r  CONT/output_sample_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X52Y94         FDCE                                         r  CONT/output_sample_reg[14]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.970    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.031     9.001    CONT/output_sample_reg[14]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                         -18.196    
  -------------------------------------------------------------------
                         slack                                 -9.195    

Slack (VIOLATED) :        -9.093ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.013ns  (logic 9.515ns (50.046%)  route 9.498ns (49.954%))
  Logic Levels:           32  (CARRY4=19 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.849 r  CONT/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.849    CONT/_inferred__4/i__carry__1_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.077 f  CONT/_inferred__4/i__carry__2/CO[2]
                         net (fo=1, routed)           0.428    17.506    CONT/_inferred__4/i__carry__2_n_1
    SLICE_X55Y94         LUT5 (Prop_lut5_I1_O)        0.313    17.819 f  CONT/output_sample[15]_i_3/O
                         net (fo=1, routed)           0.151    17.970    CONT/output_sample[15]_i_3_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    18.094 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    18.094    CONT/output_sample_next[15]
    SLICE_X55Y94         FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X55Y94         FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.970    
    SLICE_X55Y94         FDCE (Setup_fdce_C_D)        0.031     9.001    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                         -18.094    
  -------------------------------------------------------------------
                         slack                                 -9.093    

Slack (VIOLATED) :        -9.086ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.003ns  (logic 9.479ns (49.882%)  route 9.524ns (50.118%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.048 r  CONT/_inferred__4/i__carry__1/O[3]
                         net (fo=1, routed)           0.302    17.350    CONT/output_sample_next12_in[12]
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.306    17.656 r  CONT/output_sample[12]_i_2/O
                         net (fo=1, routed)           0.304    17.960    CONT/output_sample[12]_i_2_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.124    18.084 r  CONT/output_sample[12]_i_1/O
                         net (fo=1, routed)           0.000    18.084    CONT/output_sample_next[12]
    SLICE_X53Y94         FDCE                                         r  CONT/output_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X53Y94         FDCE                                         r  CONT/output_sample_reg[12]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.970    
    SLICE_X53Y94         FDCE (Setup_fdce_C_D)        0.029     8.999    CONT/output_sample_reg[12]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -18.084    
  -------------------------------------------------------------------
                         slack                                 -9.086    

Slack (VIOLATED) :        -9.080ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.998ns  (logic 9.495ns (49.980%)  route 9.503ns (50.020%))
  Logic Levels:           32  (CARRY4=19 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.849 r  CONT/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.849    CONT/_inferred__4/i__carry__1_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.071 r  CONT/_inferred__4/i__carry__2/O[0]
                         net (fo=1, routed)           0.298    17.369    CONT/output_sample_next12_in[13]
    SLICE_X53Y94         LUT5 (Prop_lut5_I3_O)        0.299    17.668 f  CONT/output_sample[13]_i_2/O
                         net (fo=1, routed)           0.287    17.955    CONT/output_sample[13]_i_2_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.124    18.079 r  CONT/output_sample[13]_i_1/O
                         net (fo=1, routed)           0.000    18.079    CONT/output_sample_next[13]
    SLICE_X55Y94         FDCE                                         r  CONT/output_sample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X55Y94         FDCE                                         r  CONT/output_sample_reg[13]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.970    
    SLICE_X55Y94         FDCE (Setup_fdce_C_D)        0.029     8.999    CONT/output_sample_reg[13]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -18.079    
  -------------------------------------------------------------------
                         slack                                 -9.080    

Slack (VIOLATED) :        -9.063ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.982ns  (logic 9.497ns (50.031%)  route 9.485ns (49.969%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.069 r  CONT/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.416    17.485    CONT/output_sample_next12_in[10]
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.303    17.788 r  CONT/output_sample[10]_i_4/O
                         net (fo=1, routed)           0.151    17.940    CONT/output_sample[10]_i_4_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    18.064 r  CONT/output_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    18.064    CONT/output_sample_next[10]
    SLICE_X55Y93         FDCE                                         r  CONT/output_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X55Y93         FDCE                                         r  CONT/output_sample_reg[10]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.970    
    SLICE_X55Y93         FDCE (Setup_fdce_C_D)        0.031     9.001    CONT/output_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                         -18.064    
  -------------------------------------------------------------------
                         slack                                 -9.063    

Slack (VIOLATED) :        -9.047ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.965ns  (logic 9.383ns (49.475%)  route 9.582ns (50.525%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.955 r  CONT/_inferred__4/i__carry__0/O[1]
                         net (fo=1, routed)           0.505    17.461    CONT/output_sample_next12_in[6]
    SLICE_X52Y91         LUT5 (Prop_lut5_I3_O)        0.303    17.764 f  CONT/output_sample[6]_i_2/O
                         net (fo=1, routed)           0.159    17.922    CONT/output_sample[6]_i_2_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I0_O)        0.124    18.046 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    18.046    CONT/output_sample_next[6]
    SLICE_X52Y91         FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X52Y91         FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.969    
    SLICE_X52Y91         FDCE (Setup_fdce_C_D)        0.031     9.000    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -18.046    
  -------------------------------------------------------------------
                         slack                                 -9.047    

Slack (VIOLATED) :        -9.007ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.926ns  (logic 9.267ns (48.965%)  route 9.659ns (51.035%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.843 r  CONT/_inferred__4/i__carry__0/O[0]
                         net (fo=1, routed)           0.582    17.425    CONT/output_sample_next12_in[5]
    SLICE_X52Y92         LUT5 (Prop_lut5_I3_O)        0.299    17.724 f  CONT/output_sample[5]_i_2/O
                         net (fo=1, routed)           0.159    17.883    CONT/output_sample[5]_i_2_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.007 r  CONT/output_sample[5]_i_1/O
                         net (fo=1, routed)           0.000    18.007    CONT/output_sample_next[5]
    SLICE_X52Y92         FDCE                                         r  CONT/output_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X52Y92         FDCE                                         r  CONT/output_sample_reg[5]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.969    
    SLICE_X52Y92         FDCE (Setup_fdce_C_D)        0.031     9.000    CONT/output_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -18.007    
  -------------------------------------------------------------------
                         slack                                 -9.007    

Slack (VIOLATED) :        -8.984ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.903ns  (logic 9.401ns (49.733%)  route 9.502ns (50.267%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.974 r  CONT/_inferred__4/i__carry__1/O[2]
                         net (fo=1, routed)           0.425    17.400    CONT/output_sample_next12_in[11]
    SLICE_X52Y93         LUT5 (Prop_lut5_I3_O)        0.302    17.702 f  CONT/output_sample[11]_i_2/O
                         net (fo=1, routed)           0.159    17.860    CONT/output_sample[11]_i_2_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    17.984 r  CONT/output_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    17.984    CONT/output_sample_next[11]
    SLICE_X52Y93         FDCE                                         r  CONT/output_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X52Y93         FDCE                                         r  CONT/output_sample_reg[11]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.970    
    SLICE_X52Y93         FDCE (Setup_fdce_C_D)        0.031     9.001    CONT/output_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                         -17.984    
  -------------------------------------------------------------------
                         slack                                 -8.984    

Slack (VIOLATED) :        -8.945ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.864ns  (logic 9.365ns (49.644%)  route 9.499ns (50.356%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.934 r  CONT/_inferred__4/i__carry__0/O[3]
                         net (fo=1, routed)           0.427    17.362    CONT/output_sample_next12_in[8]
    SLICE_X55Y92         LUT5 (Prop_lut5_I3_O)        0.306    17.668 f  CONT/output_sample[8]_i_2/O
                         net (fo=1, routed)           0.154    17.822    CONT/output_sample[8]_i_2_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.124    17.946 r  CONT/output_sample[8]_i_1/O
                         net (fo=1, routed)           0.000    17.946    CONT/output_sample_next[8]
    SLICE_X55Y92         FDCE                                         r  CONT/output_sample_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X55Y92         FDCE                                         r  CONT/output_sample_reg[8]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.969    
    SLICE_X55Y92         FDCE (Setup_fdce_C_D)        0.032     9.001    CONT/output_sample_reg[8]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                         -17.946    
  -------------------------------------------------------------------
                         slack                                 -8.945    

Slack (VIOLATED) :        -8.936ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.852ns  (logic 9.381ns (49.761%)  route 9.471ns (50.239%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.957 r  CONT/_inferred__4/i__carry__1/O[0]
                         net (fo=1, routed)           0.399    17.356    CONT/output_sample_next12_in[9]
    SLICE_X55Y92         LUT5 (Prop_lut5_I3_O)        0.299    17.655 f  CONT/output_sample[9]_i_2/O
                         net (fo=1, routed)           0.154    17.809    CONT/output_sample[9]_i_2_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.124    17.933 r  CONT/output_sample[9]_i_1/O
                         net (fo=1, routed)           0.000    17.933    CONT/output_sample_next[9]
    SLICE_X55Y92         FDCE                                         r  CONT/output_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X55Y92         FDCE                                         r  CONT/output_sample_reg[9]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.969    
    SLICE_X55Y92         FDCE (Setup_fdce_C_D)        0.029     8.998    CONT/output_sample_reg[9]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                 -8.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.596%)  route 0.234ns (62.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y85         FDCE                                         r  CONT/memo1_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[7]/Q
                         net (fo=8, routed)           0.234    -0.198    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.907    -0.766    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.513    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.330    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 CONT/start_proc_win1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/end_proc_win_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X65Y88         FDCE                                         r  CONT/start_proc_win1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  CONT/start_proc_win1_reg/Q
                         net (fo=17, routed)          0.070    -0.387    CONT/WIN1/start_proc_win1_reg
    SLICE_X65Y88         FDCE                                         r  CONT/WIN1/end_proc_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.838    -0.835    CONT/WIN1/clk_100MHz
    SLICE_X65Y88         FDCE                                         r  CONT/WIN1/end_proc_win_reg/C
                         clock pessimism              0.237    -0.598    
    SLICE_X65Y88         FDCE (Hold_fdce_C_D)         0.075    -0.523    CONT/WIN1/end_proc_win_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.755%)  route 0.253ns (64.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y84         FDCE                                         r  CONT/memo1_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[5]/Q
                         net (fo=8, routed)           0.253    -0.179    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.907    -0.766    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.513    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.330    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.690%)  route 0.254ns (64.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y84         FDCE                                         r  CONT/memo1_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[8]/Q
                         net (fo=8, routed)           0.254    -0.178    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.907    -0.766    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.513    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.330    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.401%)  route 0.281ns (66.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X69Y96         FDRE                                         r  CONT/memo2_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  CONT/memo2_address_reg[6]/Q
                         net (fo=8, routed)           0.281    -0.174    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.882    -0.791    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.333    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.603%)  route 0.255ns (64.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y85         FDCE                                         r  CONT/memo1_address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[13]/Q
                         net (fo=9, routed)           0.255    -0.177    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y15         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.897    -0.776    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.523    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.340    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.862%)  route 0.288ns (67.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X68Y94         FDRE                                         r  CONT/memo2_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  CONT/memo2_address_reg[0]/Q
                         net (fo=8, routed)           0.288    -0.167    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.882    -0.791    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.333    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.683%)  route 0.266ns (65.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y84         FDCE                                         r  CONT/memo1_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[8]/Q
                         net (fo=8, routed)           0.266    -0.167    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y15         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.897    -0.776    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.523    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.340    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 CONT/SAMP/counter32_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.565    -0.599    CONT/SAMP/clk_100MHz
    SLICE_X57Y96         FDCE                                         r  CONT/SAMP/counter32_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  CONT/SAMP/counter32_reg[0]/Q
                         net (fo=6, routed)           0.120    -0.338    CONT/SAMP/counter32[0]
    SLICE_X56Y96         LUT5 (Prop_lut5_I4_O)        0.045    -0.293 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    CONT/SAMP/control_next[2]
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/SAMP/clk_100MHz
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.120    -0.466    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.895%)  route 0.301ns (68.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X67Y94         FDRE                                         r  CONT/memo2_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  CONT/memo2_address_reg[3]/Q
                         net (fo=8, routed)           0.301    -0.154    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.882    -0.791    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.333    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y94     CONT/DATA_OUTr_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y95     CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y95     CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y95     CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y87     CONT/WIN2/result_pre_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y87     CONT/WIN2/result_pre_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y87     CONT/WIN2/result_pre_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y87     CONT/WIN2/result_pre_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y87     CONT/WIN2/result_pre_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y87     CONT/WIN2/result_pre_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y84     CONT/WIN1/result_pre_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.159ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.715ns (27.759%)  route 1.861ns (72.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.110    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.296     0.186 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           1.558     1.745    CONT/SAMP/p_0_in
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.505     8.484    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.560     9.044    
                         clock uncertainty           -0.074     8.970    
    SLICE_X32Y100        FDCE (Setup_fdce_C_D)       -0.067     8.903    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                  7.159    

Slack (MET) :             7.364ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.842ns (32.794%)  route 1.726ns (67.206%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.901     0.488    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.299     0.787 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.825     1.611    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT2 (Prop_lut2_I0_O)        0.124     1.735 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.735    CONT/SAMP/plusOp[6]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.070    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.029     9.099    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                  7.364    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.870ns (33.519%)  route 1.726ns (66.481%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.901     0.488    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.299     0.787 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.825     1.611    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT3 (Prop_lut3_I1_O)        0.152     1.763 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.763    CONT/SAMP/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.070    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.075     9.145    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.842ns (33.471%)  route 1.674ns (66.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.901     0.488    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.299     0.787 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.773     1.560    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.124     1.684 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.684    CONT/SAMP/plusOp[8]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.070    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.031     9.101    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -1.684    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.868ns (34.152%)  route 1.674ns (65.848%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.901     0.488    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.299     0.787 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.773     1.560    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.150     1.710 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.710    CONT/SAMP/plusOp[9]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.070    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.075     9.145    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.715ns (44.134%)  route 0.905ns (55.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.110    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.296     0.186 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.603     0.789    CONT/SAMP/p_0_in
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)       -0.081     8.992    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.992    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                  8.203    

Slack (MET) :             8.351ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.718ns (44.688%)  route 0.889ns (55.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.889     0.476    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT4 (Prop_lut4_I3_O)        0.299     0.775 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.775    CONT/SAMP/plusOp[3]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.094    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.031     9.125    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                  8.351    

Slack (MET) :             8.367ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.746ns (45.636%)  route 0.889ns (54.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.889     0.476    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT5 (Prop_lut5_I1_O)        0.327     0.803 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.803    CONT/SAMP/plusOp[4]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.094    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075     9.169    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                  8.367    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.886     0.473    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.327     0.800 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.800    CONT/SAMP/plusOp[2]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.094    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075     9.169    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.456ns (31.549%)  route 0.989ns (68.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.989     0.613    CONT/SAMP/sc_next
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.070    
    SLICE_X0Y105         FDCE (Setup_fdce_C_D)       -0.067     9.003    CONT/SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          9.003    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  8.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.388%)  route 0.133ns (41.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=2, routed)           0.133    -0.294    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X0Y108         LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    CONT/SAMP/plusOp[5]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.475    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.724%)  route 0.181ns (56.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.181    -0.245    CONT/SAMP/sc_next
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.070    -0.481    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.252    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT5 (Prop_lut5_I3_O)        0.043    -0.209 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    CONT/SAMP/plusOp[9]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.107    -0.459    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.241    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT3 (Prop_lut3_I2_O)        0.042    -0.199 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    CONT/SAMP/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.107    -0.459    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.043    -0.198 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    CONT/SAMP/plusOp[4]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.713%)  route 0.199ns (51.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y109         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.199    -0.227    CONT/SAMP/mc_reg_0
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.048    -0.179 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    CONT/SAMP/plusOp[2]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.444    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.252    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.045    -0.207 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    CONT/SAMP/plusOp[8]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092    -0.474    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.313%)  route 0.199ns (51.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y109         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.199    -0.227    CONT/SAMP/mc_reg_0
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    CONT/SAMP/plusOp[1]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.091    -0.460    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.241    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    CONT/SAMP/plusOp[6]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.091    -0.475    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I2_O)        0.045    -0.196 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    CONT/SAMP/plusOp[3]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.475    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108     CONT/SAMP/count_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y106     CONT/SAMP/count_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y106     CONT/SAMP/count_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y106     CONT/SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y106     CONT/SAMP/count_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y106     CONT/SAMP/count_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y106     CONT/SAMP/count_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y106     CONT/SAMP/count_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/lr_reg_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/lr_reg_lopt_replica_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y105     CONT/SAMP/sc_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y105     CONT/SAMP/sc_reg_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator_1
  To Clock:  clkfbout_clk_generator_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        3.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.857ns (15.743%)  route 4.587ns (84.257%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=23, routed)          2.249     1.874    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.998 r  CONT/SAMP/control[1]_i_3/O
                         net (fo=1, routed)           0.667     2.665    CONT/SAMP/control[1]_i_3_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     2.789 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.580     3.369    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.153     3.522 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           1.090     4.613    CONT/SAMP/control_next[1]
    SLICE_X62Y93         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.511     8.491    CONT/SAMP/clk_100MHz
    SLICE_X62Y93         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.886    
                         clock uncertainty           -0.194     8.692    
    SLICE_X62Y93         FDCE (Setup_fdce_C_D)       -0.261     8.431    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.828ns (18.188%)  route 3.724ns (81.812%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=23, routed)          2.249     1.874    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.998 r  CONT/SAMP/control[1]_i_3/O
                         net (fo=1, routed)           0.667     2.665    CONT/SAMP/control[1]_i_3_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     2.789 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.808     3.597    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.721 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     3.721    CONT/SAMP/control_next[0]
    SLICE_X57Y94         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/SAMP/clk_100MHz
    SLICE_X57Y94         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X57Y94         FDCE (Setup_fdce_C_D)        0.032     8.718    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -3.721    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.215ns (27.893%)  route 3.141ns (72.107%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.690     1.231    CONT/SAMP/init_next_reg_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I1_O)        0.124     1.355 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.000     1.355    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X57Y94         MUXF7 (Prop_muxf7_I0_O)      0.212     1.567 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.786     2.353    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.299     2.652 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.665     3.318    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.442 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.442    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/FSM/clk_100MHz
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X56Y95         FDCE (Setup_fdce_C_D)        0.077     8.763    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 1.215ns (27.912%)  route 3.138ns (72.088%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.690     1.231    CONT/SAMP/init_next_reg_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I1_O)        0.124     1.355 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.000     1.355    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X57Y94         MUXF7 (Prop_muxf7_I0_O)      0.212     1.567 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.786     2.353    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.299     2.652 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.662     3.315    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.439 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.439    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/FSM/clk_100MHz
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X56Y95         FDCE (Setup_fdce_C_D)        0.081     8.767    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.215ns (30.172%)  route 2.812ns (69.828%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.690     1.231    CONT/SAMP/init_next_reg_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I1_O)        0.124     1.355 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.000     1.355    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X57Y94         MUXF7 (Prop_muxf7_I0_O)      0.212     1.567 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.786     2.353    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.299     2.652 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.336     2.989    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.113 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.113    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X58Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.509     8.489    CONT/FSM/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.884    
                         clock uncertainty           -0.194     8.690    
    SLICE_X58Y95         FDCE (Setup_fdce_C_D)        0.077     8.767    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.704ns (22.848%)  route 2.377ns (77.152%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=23, routed)          2.060     1.685    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     1.809 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.317     2.126    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.250 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     2.250    CONT/SAMP/control_next[2]
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/SAMP/clk_100MHz
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X56Y96         FDCE (Setup_fdce_C_D)        0.077     8.763    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.580ns (20.263%)  route 2.282ns (79.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.282     1.824    CONT/SAMP/init_next_reg_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.124     1.948 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.948    CONT/enable_shift_next
    SLICE_X56Y93         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/clk_100MHz
    SLICE_X56Y93         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X56Y93         FDCE (Setup_fdce_C_D)        0.081     8.767    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -1.948    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.580ns (24.055%)  route 1.831ns (75.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.831     1.373    CONT/SAMP/init_next_reg_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I2_O)        0.124     1.497 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.497    CONT/SAMP/init_next_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.506     8.486    CONT/SAMP/clk_100MHz
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.881    
                         clock uncertainty           -0.194     8.687    
    SLICE_X56Y98         FDRE (Setup_fdre_C_D)        0.077     8.764    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  7.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.231ns (26.716%)  route 0.634ns (73.284%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.513     0.055    CONT/SAMP/init_next_reg_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.100 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.121     0.221    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I0_O)        0.045     0.266 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     0.266    CONT/SAMP/control_next[2]
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/SAMP/clk_100MHz
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.120     0.033    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.186ns (20.663%)  route 0.714ns (79.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.714     0.257    CONT/SAMP/init_next_reg_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I2_O)        0.045     0.302 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.302    CONT/SAMP/init_next_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.836    -0.837    CONT/SAMP/clk_100MHz
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.194    -0.086    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.120     0.034    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.276ns (28.782%)  route 0.683ns (71.218%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.458     0.000    CONT/SAMP/init_next_reg_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.045 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6/O
                         net (fo=1, routed)           0.082     0.127    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.143     0.316    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.045     0.361 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.361    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X58Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.837    -0.836    CONT/FSM/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.194    -0.085    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.120     0.035    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.276ns (26.565%)  route 0.763ns (73.435%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.458     0.000    CONT/SAMP/init_next_reg_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.045 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6/O
                         net (fo=1, routed)           0.082     0.127    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.223     0.396    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.045     0.441 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.441    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/FSM/clk_100MHz
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X56Y95         FDCE (Hold_fdce_C_D)         0.121     0.034    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.276ns (26.539%)  route 0.764ns (73.461%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.458     0.000    CONT/SAMP/init_next_reg_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.045 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6/O
                         net (fo=1, routed)           0.082     0.127    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.224     0.397    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.045     0.442 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.442    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/FSM/clk_100MHz
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X56Y95         FDCE (Hold_fdce_C_D)         0.120     0.033    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.186ns (16.797%)  route 0.921ns (83.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.921     0.464    CONT/SAMP/init_next_reg_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.509 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.509    CONT/enable_shift_next
    SLICE_X56Y93         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/clk_100MHz
    SLICE_X56Y93         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X56Y93         FDCE (Hold_fdce_C_D)         0.121     0.034    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.276ns (23.537%)  route 0.897ns (76.463%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.513     0.055    CONT/SAMP/init_next_reg_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.100 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.101     0.201    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.246 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.283     0.529    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.574 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.574    CONT/SAMP/control_next[0]
    SLICE_X57Y94         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/SAMP/clk_100MHz
    SLICE_X57Y94         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X57Y94         FDCE (Hold_fdce_C_D)         0.092     0.005    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.276ns (18.017%)  route 1.256ns (81.983%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.513     0.055    CONT/SAMP/init_next_reg_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.100 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.101     0.201    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.246 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.199     0.445    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.045     0.490 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.443     0.934    CONT/SAMP/control_next[1]
    SLICE_X62Y93         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.839    -0.834    CONT/SAMP/clk_100MHz
    SLICE_X62Y93         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.194    -0.083    
    SLICE_X62Y93         FDCE (Hold_fdce_C_D)         0.024    -0.059    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.993    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :           16  Failing Endpoints,  Worst Slack       -9.196ns,  Total Violation     -141.455ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.196ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.115ns  (logic 9.611ns (50.281%)  route 9.504ns (49.719%))
  Logic Levels:           32  (CARRY4=19 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.849 r  CONT/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.849    CONT/_inferred__4/i__carry__1_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.183 r  CONT/_inferred__4/i__carry__2/O[1]
                         net (fo=1, routed)           0.306    17.490    CONT/output_sample_next12_in[14]
    SLICE_X52Y94         LUT5 (Prop_lut5_I0_O)        0.303    17.793 f  CONT/output_sample[14]_i_5/O
                         net (fo=1, routed)           0.280    18.072    CONT/output_sample[14]_i_5_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I3_O)        0.124    18.196 r  CONT/output_sample[14]_i_1/O
                         net (fo=1, routed)           0.000    18.196    CONT/output_sample_next[14]
    SLICE_X52Y94         FDCE                                         r  CONT/output_sample_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X52Y94         FDCE                                         r  CONT/output_sample_reg[14]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.031     9.000    CONT/output_sample_reg[14]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -18.196    
  -------------------------------------------------------------------
                         slack                                 -9.196    

Slack (VIOLATED) :        -9.094ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.013ns  (logic 9.515ns (50.046%)  route 9.498ns (49.954%))
  Logic Levels:           32  (CARRY4=19 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.849 r  CONT/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.849    CONT/_inferred__4/i__carry__1_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.077 f  CONT/_inferred__4/i__carry__2/CO[2]
                         net (fo=1, routed)           0.428    17.506    CONT/_inferred__4/i__carry__2_n_1
    SLICE_X55Y94         LUT5 (Prop_lut5_I1_O)        0.313    17.819 f  CONT/output_sample[15]_i_3/O
                         net (fo=1, routed)           0.151    17.970    CONT/output_sample[15]_i_3_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    18.094 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    18.094    CONT/output_sample_next[15]
    SLICE_X55Y94         FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X55Y94         FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X55Y94         FDCE (Setup_fdce_C_D)        0.031     9.000    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -18.094    
  -------------------------------------------------------------------
                         slack                                 -9.094    

Slack (VIOLATED) :        -9.086ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.003ns  (logic 9.479ns (49.882%)  route 9.524ns (50.118%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.048 r  CONT/_inferred__4/i__carry__1/O[3]
                         net (fo=1, routed)           0.302    17.350    CONT/output_sample_next12_in[12]
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.306    17.656 r  CONT/output_sample[12]_i_2/O
                         net (fo=1, routed)           0.304    17.960    CONT/output_sample[12]_i_2_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.124    18.084 r  CONT/output_sample[12]_i_1/O
                         net (fo=1, routed)           0.000    18.084    CONT/output_sample_next[12]
    SLICE_X53Y94         FDCE                                         r  CONT/output_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X53Y94         FDCE                                         r  CONT/output_sample_reg[12]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X53Y94         FDCE (Setup_fdce_C_D)        0.029     8.998    CONT/output_sample_reg[12]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                         -18.084    
  -------------------------------------------------------------------
                         slack                                 -9.086    

Slack (VIOLATED) :        -9.081ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.998ns  (logic 9.495ns (49.980%)  route 9.503ns (50.020%))
  Logic Levels:           32  (CARRY4=19 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.849 r  CONT/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.849    CONT/_inferred__4/i__carry__1_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.071 r  CONT/_inferred__4/i__carry__2/O[0]
                         net (fo=1, routed)           0.298    17.369    CONT/output_sample_next12_in[13]
    SLICE_X53Y94         LUT5 (Prop_lut5_I3_O)        0.299    17.668 f  CONT/output_sample[13]_i_2/O
                         net (fo=1, routed)           0.287    17.955    CONT/output_sample[13]_i_2_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.124    18.079 r  CONT/output_sample[13]_i_1/O
                         net (fo=1, routed)           0.000    18.079    CONT/output_sample_next[13]
    SLICE_X55Y94         FDCE                                         r  CONT/output_sample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X55Y94         FDCE                                         r  CONT/output_sample_reg[13]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X55Y94         FDCE (Setup_fdce_C_D)        0.029     8.998    CONT/output_sample_reg[13]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                         -18.079    
  -------------------------------------------------------------------
                         slack                                 -9.081    

Slack (VIOLATED) :        -9.064ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.982ns  (logic 9.497ns (50.031%)  route 9.485ns (49.969%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.069 r  CONT/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.416    17.485    CONT/output_sample_next12_in[10]
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.303    17.788 r  CONT/output_sample[10]_i_4/O
                         net (fo=1, routed)           0.151    17.940    CONT/output_sample[10]_i_4_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    18.064 r  CONT/output_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    18.064    CONT/output_sample_next[10]
    SLICE_X55Y93         FDCE                                         r  CONT/output_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X55Y93         FDCE                                         r  CONT/output_sample_reg[10]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X55Y93         FDCE (Setup_fdce_C_D)        0.031     9.000    CONT/output_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -18.064    
  -------------------------------------------------------------------
                         slack                                 -9.064    

Slack (VIOLATED) :        -9.047ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.965ns  (logic 9.383ns (49.475%)  route 9.582ns (50.525%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.955 r  CONT/_inferred__4/i__carry__0/O[1]
                         net (fo=1, routed)           0.505    17.461    CONT/output_sample_next12_in[6]
    SLICE_X52Y91         LUT5 (Prop_lut5_I3_O)        0.303    17.764 f  CONT/output_sample[6]_i_2/O
                         net (fo=1, routed)           0.159    17.922    CONT/output_sample[6]_i_2_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I0_O)        0.124    18.046 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    18.046    CONT/output_sample_next[6]
    SLICE_X52Y91         FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X52Y91         FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X52Y91         FDCE (Setup_fdce_C_D)        0.031     8.999    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -18.046    
  -------------------------------------------------------------------
                         slack                                 -9.047    

Slack (VIOLATED) :        -9.008ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.926ns  (logic 9.267ns (48.965%)  route 9.659ns (51.035%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.843 r  CONT/_inferred__4/i__carry__0/O[0]
                         net (fo=1, routed)           0.582    17.425    CONT/output_sample_next12_in[5]
    SLICE_X52Y92         LUT5 (Prop_lut5_I3_O)        0.299    17.724 f  CONT/output_sample[5]_i_2/O
                         net (fo=1, routed)           0.159    17.883    CONT/output_sample[5]_i_2_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.007 r  CONT/output_sample[5]_i_1/O
                         net (fo=1, routed)           0.000    18.007    CONT/output_sample_next[5]
    SLICE_X52Y92         FDCE                                         r  CONT/output_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X52Y92         FDCE                                         r  CONT/output_sample_reg[5]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X52Y92         FDCE (Setup_fdce_C_D)        0.031     8.999    CONT/output_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -18.007    
  -------------------------------------------------------------------
                         slack                                 -9.008    

Slack (VIOLATED) :        -8.984ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.903ns  (logic 9.401ns (49.733%)  route 9.502ns (50.267%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.974 r  CONT/_inferred__4/i__carry__1/O[2]
                         net (fo=1, routed)           0.425    17.400    CONT/output_sample_next12_in[11]
    SLICE_X52Y93         LUT5 (Prop_lut5_I3_O)        0.302    17.702 f  CONT/output_sample[11]_i_2/O
                         net (fo=1, routed)           0.159    17.860    CONT/output_sample[11]_i_2_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    17.984 r  CONT/output_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    17.984    CONT/output_sample_next[11]
    SLICE_X52Y93         FDCE                                         r  CONT/output_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X52Y93         FDCE                                         r  CONT/output_sample_reg[11]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X52Y93         FDCE (Setup_fdce_C_D)        0.031     9.000    CONT/output_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -17.984    
  -------------------------------------------------------------------
                         slack                                 -8.984    

Slack (VIOLATED) :        -8.946ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.864ns  (logic 9.365ns (49.644%)  route 9.499ns (50.356%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.934 r  CONT/_inferred__4/i__carry__0/O[3]
                         net (fo=1, routed)           0.427    17.362    CONT/output_sample_next12_in[8]
    SLICE_X55Y92         LUT5 (Prop_lut5_I3_O)        0.306    17.668 f  CONT/output_sample[8]_i_2/O
                         net (fo=1, routed)           0.154    17.822    CONT/output_sample[8]_i_2_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.124    17.946 r  CONT/output_sample[8]_i_1/O
                         net (fo=1, routed)           0.000    17.946    CONT/output_sample_next[8]
    SLICE_X55Y92         FDCE                                         r  CONT/output_sample_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X55Y92         FDCE                                         r  CONT/output_sample_reg[8]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X55Y92         FDCE (Setup_fdce_C_D)        0.032     9.000    CONT/output_sample_reg[8]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -17.946    
  -------------------------------------------------------------------
                         slack                                 -8.946    

Slack (VIOLATED) :        -8.936ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.852ns  (logic 9.381ns (49.761%)  route 9.471ns (50.239%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.957 r  CONT/_inferred__4/i__carry__1/O[0]
                         net (fo=1, routed)           0.399    17.356    CONT/output_sample_next12_in[9]
    SLICE_X55Y92         LUT5 (Prop_lut5_I3_O)        0.299    17.655 f  CONT/output_sample[9]_i_2/O
                         net (fo=1, routed)           0.154    17.809    CONT/output_sample[9]_i_2_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.124    17.933 r  CONT/output_sample[9]_i_1/O
                         net (fo=1, routed)           0.000    17.933    CONT/output_sample_next[9]
    SLICE_X55Y92         FDCE                                         r  CONT/output_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X55Y92         FDCE                                         r  CONT/output_sample_reg[9]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X55Y92         FDCE (Setup_fdce_C_D)        0.029     8.997    CONT/output_sample_reg[9]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                 -8.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.596%)  route 0.234ns (62.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y85         FDCE                                         r  CONT/memo1_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[7]/Q
                         net (fo=8, routed)           0.234    -0.198    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.907    -0.766    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.513    
                         clock uncertainty            0.074    -0.438    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.255    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 CONT/start_proc_win1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/end_proc_win_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X65Y88         FDCE                                         r  CONT/start_proc_win1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  CONT/start_proc_win1_reg/Q
                         net (fo=17, routed)          0.070    -0.387    CONT/WIN1/start_proc_win1_reg
    SLICE_X65Y88         FDCE                                         r  CONT/WIN1/end_proc_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.838    -0.835    CONT/WIN1/clk_100MHz
    SLICE_X65Y88         FDCE                                         r  CONT/WIN1/end_proc_win_reg/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X65Y88         FDCE (Hold_fdce_C_D)         0.075    -0.449    CONT/WIN1/end_proc_win_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.755%)  route 0.253ns (64.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y84         FDCE                                         r  CONT/memo1_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[5]/Q
                         net (fo=8, routed)           0.253    -0.179    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.907    -0.766    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.513    
                         clock uncertainty            0.074    -0.438    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.255    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.690%)  route 0.254ns (64.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y84         FDCE                                         r  CONT/memo1_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[8]/Q
                         net (fo=8, routed)           0.254    -0.178    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.907    -0.766    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.513    
                         clock uncertainty            0.074    -0.438    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.255    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.401%)  route 0.281ns (66.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X69Y96         FDRE                                         r  CONT/memo2_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  CONT/memo2_address_reg[6]/Q
                         net (fo=8, routed)           0.281    -0.174    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.882    -0.791    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
                         clock uncertainty            0.074    -0.441    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.258    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.603%)  route 0.255ns (64.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y85         FDCE                                         r  CONT/memo1_address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[13]/Q
                         net (fo=9, routed)           0.255    -0.177    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y15         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.897    -0.776    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.523    
                         clock uncertainty            0.074    -0.448    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.265    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.862%)  route 0.288ns (67.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X68Y94         FDRE                                         r  CONT/memo2_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  CONT/memo2_address_reg[0]/Q
                         net (fo=8, routed)           0.288    -0.167    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.882    -0.791    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
                         clock uncertainty            0.074    -0.441    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.258    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.683%)  route 0.266ns (65.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y84         FDCE                                         r  CONT/memo1_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[8]/Q
                         net (fo=8, routed)           0.266    -0.167    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y15         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.897    -0.776    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.523    
                         clock uncertainty            0.074    -0.448    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.265    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 CONT/SAMP/counter32_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.565    -0.599    CONT/SAMP/clk_100MHz
    SLICE_X57Y96         FDCE                                         r  CONT/SAMP/counter32_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  CONT/SAMP/counter32_reg[0]/Q
                         net (fo=6, routed)           0.120    -0.338    CONT/SAMP/counter32[0]
    SLICE_X56Y96         LUT5 (Prop_lut5_I4_O)        0.045    -0.293 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    CONT/SAMP/control_next[2]
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/SAMP/clk_100MHz
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.120    -0.392    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.895%)  route 0.301ns (68.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X67Y94         FDRE                                         r  CONT/memo2_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  CONT/memo2_address_reg[3]/Q
                         net (fo=8, routed)           0.301    -0.154    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.882    -0.791    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
                         clock uncertainty            0.074    -0.441    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.258    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        3.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.857ns (15.743%)  route 4.587ns (84.257%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=23, routed)          2.249     1.874    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.998 r  CONT/SAMP/control[1]_i_3/O
                         net (fo=1, routed)           0.667     2.665    CONT/SAMP/control[1]_i_3_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     2.789 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.580     3.369    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.153     3.522 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           1.090     4.613    CONT/SAMP/control_next[1]
    SLICE_X62Y93         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.511     8.491    CONT/SAMP/clk_100MHz
    SLICE_X62Y93         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.886    
                         clock uncertainty           -0.194     8.692    
    SLICE_X62Y93         FDCE (Setup_fdce_C_D)       -0.261     8.431    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.828ns (18.188%)  route 3.724ns (81.812%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=23, routed)          2.249     1.874    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.998 r  CONT/SAMP/control[1]_i_3/O
                         net (fo=1, routed)           0.667     2.665    CONT/SAMP/control[1]_i_3_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     2.789 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.808     3.597    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.721 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     3.721    CONT/SAMP/control_next[0]
    SLICE_X57Y94         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/SAMP/clk_100MHz
    SLICE_X57Y94         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X57Y94         FDCE (Setup_fdce_C_D)        0.032     8.718    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -3.721    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.215ns (27.893%)  route 3.141ns (72.107%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.690     1.231    CONT/SAMP/init_next_reg_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I1_O)        0.124     1.355 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.000     1.355    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X57Y94         MUXF7 (Prop_muxf7_I0_O)      0.212     1.567 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.786     2.353    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.299     2.652 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.665     3.318    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.442 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.442    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/FSM/clk_100MHz
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X56Y95         FDCE (Setup_fdce_C_D)        0.077     8.763    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 1.215ns (27.912%)  route 3.138ns (72.088%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.690     1.231    CONT/SAMP/init_next_reg_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I1_O)        0.124     1.355 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.000     1.355    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X57Y94         MUXF7 (Prop_muxf7_I0_O)      0.212     1.567 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.786     2.353    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.299     2.652 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.662     3.315    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.439 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.439    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/FSM/clk_100MHz
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X56Y95         FDCE (Setup_fdce_C_D)        0.081     8.767    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.215ns (30.172%)  route 2.812ns (69.828%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.690     1.231    CONT/SAMP/init_next_reg_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I1_O)        0.124     1.355 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.000     1.355    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X57Y94         MUXF7 (Prop_muxf7_I0_O)      0.212     1.567 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.786     2.353    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.299     2.652 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.336     2.989    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.113 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.113    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X58Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.509     8.489    CONT/FSM/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.884    
                         clock uncertainty           -0.194     8.690    
    SLICE_X58Y95         FDCE (Setup_fdce_C_D)        0.077     8.767    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.704ns (22.848%)  route 2.377ns (77.152%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=23, routed)          2.060     1.685    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     1.809 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.317     2.126    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.250 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     2.250    CONT/SAMP/control_next[2]
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/SAMP/clk_100MHz
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X56Y96         FDCE (Setup_fdce_C_D)        0.077     8.763    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.580ns (20.263%)  route 2.282ns (79.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.282     1.824    CONT/SAMP/init_next_reg_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.124     1.948 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.948    CONT/enable_shift_next
    SLICE_X56Y93         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/clk_100MHz
    SLICE_X56Y93         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X56Y93         FDCE (Setup_fdce_C_D)        0.081     8.767    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -1.948    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.580ns (24.055%)  route 1.831ns (75.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.831     1.373    CONT/SAMP/init_next_reg_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I2_O)        0.124     1.497 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.497    CONT/SAMP/init_next_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.506     8.486    CONT/SAMP/clk_100MHz
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.881    
                         clock uncertainty           -0.194     8.687    
    SLICE_X56Y98         FDRE (Setup_fdre_C_D)        0.077     8.764    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  7.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.231ns (26.716%)  route 0.634ns (73.284%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.513     0.055    CONT/SAMP/init_next_reg_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.100 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.121     0.221    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I0_O)        0.045     0.266 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     0.266    CONT/SAMP/control_next[2]
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/SAMP/clk_100MHz
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.120     0.033    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.186ns (20.663%)  route 0.714ns (79.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.714     0.257    CONT/SAMP/init_next_reg_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I2_O)        0.045     0.302 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.302    CONT/SAMP/init_next_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.836    -0.837    CONT/SAMP/clk_100MHz
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.194    -0.086    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.120     0.034    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.276ns (28.782%)  route 0.683ns (71.218%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.458     0.000    CONT/SAMP/init_next_reg_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.045 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6/O
                         net (fo=1, routed)           0.082     0.127    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.143     0.316    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.045     0.361 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.361    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X58Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.837    -0.836    CONT/FSM/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.194    -0.085    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.120     0.035    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.276ns (26.565%)  route 0.763ns (73.435%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.458     0.000    CONT/SAMP/init_next_reg_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.045 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6/O
                         net (fo=1, routed)           0.082     0.127    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.223     0.396    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.045     0.441 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.441    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/FSM/clk_100MHz
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X56Y95         FDCE (Hold_fdce_C_D)         0.121     0.034    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.276ns (26.539%)  route 0.764ns (73.461%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.458     0.000    CONT/SAMP/init_next_reg_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.045 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6/O
                         net (fo=1, routed)           0.082     0.127    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.224     0.397    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.045     0.442 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.442    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/FSM/clk_100MHz
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X56Y95         FDCE (Hold_fdce_C_D)         0.120     0.033    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.186ns (16.797%)  route 0.921ns (83.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.921     0.464    CONT/SAMP/init_next_reg_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.509 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.509    CONT/enable_shift_next
    SLICE_X56Y93         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/clk_100MHz
    SLICE_X56Y93         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X56Y93         FDCE (Hold_fdce_C_D)         0.121     0.034    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.276ns (23.537%)  route 0.897ns (76.463%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.513     0.055    CONT/SAMP/init_next_reg_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.100 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.101     0.201    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.246 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.283     0.529    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.574 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.574    CONT/SAMP/control_next[0]
    SLICE_X57Y94         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/SAMP/clk_100MHz
    SLICE_X57Y94         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X57Y94         FDCE (Hold_fdce_C_D)         0.092     0.005    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.276ns (18.017%)  route 1.256ns (81.983%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.513     0.055    CONT/SAMP/init_next_reg_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.100 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.101     0.201    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.246 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.199     0.445    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.045     0.490 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.443     0.934    CONT/SAMP/control_next[1]
    SLICE_X62Y93         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.839    -0.834    CONT/SAMP/clk_100MHz
    SLICE_X62Y93         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.194    -0.083    
    SLICE_X62Y93         FDCE (Hold_fdce_C_D)         0.024    -0.059    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.993    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.518ns (24.150%)  route 1.627ns (75.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.627    -0.913    CONT/SAMP/clk_100MHz
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.627     1.232    CONT/SAMP/init_next
    SLICE_X55Y98         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.505     8.485    CONT/SAMP/CLK
    SLICE_X55Y98         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X55Y98         FDPE (Setup_fdpe_C_D)       -0.067     8.619    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  7.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.947%)  route 0.619ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.566    -0.598    CONT/SAMP/clk_100MHz
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.619     0.185    CONT/SAMP/init_next
    SLICE_X55Y98         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    CONT/SAMP/CLK
    SLICE_X55Y98         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X55Y98         FDPE (Hold_fdpe_C_D)         0.070    -0.017    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.518ns (24.150%)  route 1.627ns (75.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.627    -0.913    CONT/SAMP/clk_100MHz
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.627     1.232    CONT/SAMP/init_next
    SLICE_X55Y98         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.505     8.485    CONT/SAMP/CLK
    SLICE_X55Y98         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X55Y98         FDPE (Setup_fdpe_C_D)       -0.067     8.619    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  7.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.947%)  route 0.619ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.566    -0.598    CONT/SAMP/clk_100MHz
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.619     0.185    CONT/SAMP/init_next
    SLICE_X55Y98         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    CONT/SAMP/CLK
    SLICE_X55Y98         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X55Y98         FDPE (Hold_fdpe_C_D)         0.070    -0.017    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.715ns (27.759%)  route 1.861ns (72.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.110    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.296     0.186 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           1.558     1.745    CONT/SAMP/p_0_in
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.505     8.484    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.560     9.044    
                         clock uncertainty           -0.074     8.969    
    SLICE_X32Y100        FDCE (Setup_fdce_C_D)       -0.067     8.902    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.363ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.842ns (32.794%)  route 1.726ns (67.206%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.901     0.488    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.299     0.787 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.825     1.611    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT2 (Prop_lut2_I0_O)        0.124     1.735 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.735    CONT/SAMP/plusOp[6]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.029     9.098    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                  7.363    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.870ns (33.519%)  route 1.726ns (66.481%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.901     0.488    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.299     0.787 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.825     1.611    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT3 (Prop_lut3_I1_O)        0.152     1.763 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.763    CONT/SAMP/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.075     9.144    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.842ns (33.471%)  route 1.674ns (66.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.901     0.488    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.299     0.787 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.773     1.560    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.124     1.684 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.684    CONT/SAMP/plusOp[8]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.031     9.100    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -1.684    
  -------------------------------------------------------------------
                         slack                                  7.417    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.868ns (34.152%)  route 1.674ns (65.848%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.901     0.488    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.299     0.787 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.773     1.560    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.150     1.710 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.710    CONT/SAMP/plusOp[9]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.075     9.144    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.715ns (44.134%)  route 0.905ns (55.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.110    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.296     0.186 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.603     0.789    CONT/SAMP/p_0_in
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.072    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)       -0.081     8.991    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                  8.203    

Slack (MET) :             8.350ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.718ns (44.688%)  route 0.889ns (55.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.889     0.476    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT4 (Prop_lut4_I3_O)        0.299     0.775 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.775    CONT/SAMP/plusOp[3]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.031     9.124    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                  8.350    

Slack (MET) :             8.366ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.746ns (45.636%)  route 0.889ns (54.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.889     0.476    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT5 (Prop_lut5_I1_O)        0.327     0.803 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.803    CONT/SAMP/plusOp[4]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                  8.366    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.886     0.473    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.327     0.800 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.800    CONT/SAMP/plusOp[2]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.456ns (31.549%)  route 0.989ns (68.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.989     0.613    CONT/SAMP/sc_next
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y105         FDCE (Setup_fdce_C_D)       -0.067     9.002    CONT/SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  8.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.388%)  route 0.133ns (41.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=2, routed)           0.133    -0.294    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X0Y108         LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    CONT/SAMP/plusOp[5]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.401    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.724%)  route 0.181ns (56.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.181    -0.245    CONT/SAMP/sc_next
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.070    -0.407    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.252    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT5 (Prop_lut5_I3_O)        0.043    -0.209 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    CONT/SAMP/plusOp[9]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.107    -0.385    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.241    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT3 (Prop_lut3_I2_O)        0.042    -0.199 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    CONT/SAMP/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.107    -0.385    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.043    -0.198 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    CONT/SAMP/plusOp[4]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.713%)  route 0.199ns (51.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y109         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.199    -0.227    CONT/SAMP/mc_reg_0
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.048    -0.179 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    CONT/SAMP/plusOp[2]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.370    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.252    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.045    -0.207 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    CONT/SAMP/plusOp[8]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092    -0.400    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.313%)  route 0.199ns (51.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y109         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.199    -0.227    CONT/SAMP/mc_reg_0
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    CONT/SAMP/plusOp[1]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.091    -0.386    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.241    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    CONT/SAMP/plusOp[6]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.091    -0.401    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I2_O)        0.045    -0.196 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    CONT/SAMP/plusOp[3]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.401    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :           16  Failing Endpoints,  Worst Slack       -9.196ns,  Total Violation     -141.455ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.196ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.115ns  (logic 9.611ns (50.281%)  route 9.504ns (49.719%))
  Logic Levels:           32  (CARRY4=19 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.849 r  CONT/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.849    CONT/_inferred__4/i__carry__1_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.183 r  CONT/_inferred__4/i__carry__2/O[1]
                         net (fo=1, routed)           0.306    17.490    CONT/output_sample_next12_in[14]
    SLICE_X52Y94         LUT5 (Prop_lut5_I0_O)        0.303    17.793 f  CONT/output_sample[14]_i_5/O
                         net (fo=1, routed)           0.280    18.072    CONT/output_sample[14]_i_5_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I3_O)        0.124    18.196 r  CONT/output_sample[14]_i_1/O
                         net (fo=1, routed)           0.000    18.196    CONT/output_sample_next[14]
    SLICE_X52Y94         FDCE                                         r  CONT/output_sample_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X52Y94         FDCE                                         r  CONT/output_sample_reg[14]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.031     9.000    CONT/output_sample_reg[14]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -18.196    
  -------------------------------------------------------------------
                         slack                                 -9.196    

Slack (VIOLATED) :        -9.094ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.013ns  (logic 9.515ns (50.046%)  route 9.498ns (49.954%))
  Logic Levels:           32  (CARRY4=19 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.849 r  CONT/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.849    CONT/_inferred__4/i__carry__1_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.077 f  CONT/_inferred__4/i__carry__2/CO[2]
                         net (fo=1, routed)           0.428    17.506    CONT/_inferred__4/i__carry__2_n_1
    SLICE_X55Y94         LUT5 (Prop_lut5_I1_O)        0.313    17.819 f  CONT/output_sample[15]_i_3/O
                         net (fo=1, routed)           0.151    17.970    CONT/output_sample[15]_i_3_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    18.094 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    18.094    CONT/output_sample_next[15]
    SLICE_X55Y94         FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X55Y94         FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X55Y94         FDCE (Setup_fdce_C_D)        0.031     9.000    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -18.094    
  -------------------------------------------------------------------
                         slack                                 -9.094    

Slack (VIOLATED) :        -9.086ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.003ns  (logic 9.479ns (49.882%)  route 9.524ns (50.118%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.048 r  CONT/_inferred__4/i__carry__1/O[3]
                         net (fo=1, routed)           0.302    17.350    CONT/output_sample_next12_in[12]
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.306    17.656 r  CONT/output_sample[12]_i_2/O
                         net (fo=1, routed)           0.304    17.960    CONT/output_sample[12]_i_2_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.124    18.084 r  CONT/output_sample[12]_i_1/O
                         net (fo=1, routed)           0.000    18.084    CONT/output_sample_next[12]
    SLICE_X53Y94         FDCE                                         r  CONT/output_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X53Y94         FDCE                                         r  CONT/output_sample_reg[12]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X53Y94         FDCE (Setup_fdce_C_D)        0.029     8.998    CONT/output_sample_reg[12]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                         -18.084    
  -------------------------------------------------------------------
                         slack                                 -9.086    

Slack (VIOLATED) :        -9.081ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.998ns  (logic 9.495ns (49.980%)  route 9.503ns (50.020%))
  Logic Levels:           32  (CARRY4=19 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.849 r  CONT/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.849    CONT/_inferred__4/i__carry__1_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.071 r  CONT/_inferred__4/i__carry__2/O[0]
                         net (fo=1, routed)           0.298    17.369    CONT/output_sample_next12_in[13]
    SLICE_X53Y94         LUT5 (Prop_lut5_I3_O)        0.299    17.668 f  CONT/output_sample[13]_i_2/O
                         net (fo=1, routed)           0.287    17.955    CONT/output_sample[13]_i_2_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.124    18.079 r  CONT/output_sample[13]_i_1/O
                         net (fo=1, routed)           0.000    18.079    CONT/output_sample_next[13]
    SLICE_X55Y94         FDCE                                         r  CONT/output_sample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X55Y94         FDCE                                         r  CONT/output_sample_reg[13]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X55Y94         FDCE (Setup_fdce_C_D)        0.029     8.998    CONT/output_sample_reg[13]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                         -18.079    
  -------------------------------------------------------------------
                         slack                                 -9.081    

Slack (VIOLATED) :        -9.064ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.982ns  (logic 9.497ns (50.031%)  route 9.485ns (49.969%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.069 r  CONT/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.416    17.485    CONT/output_sample_next12_in[10]
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.303    17.788 r  CONT/output_sample[10]_i_4/O
                         net (fo=1, routed)           0.151    17.940    CONT/output_sample[10]_i_4_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    18.064 r  CONT/output_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    18.064    CONT/output_sample_next[10]
    SLICE_X55Y93         FDCE                                         r  CONT/output_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X55Y93         FDCE                                         r  CONT/output_sample_reg[10]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X55Y93         FDCE (Setup_fdce_C_D)        0.031     9.000    CONT/output_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -18.064    
  -------------------------------------------------------------------
                         slack                                 -9.064    

Slack (VIOLATED) :        -9.047ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.965ns  (logic 9.383ns (49.475%)  route 9.582ns (50.525%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.955 r  CONT/_inferred__4/i__carry__0/O[1]
                         net (fo=1, routed)           0.505    17.461    CONT/output_sample_next12_in[6]
    SLICE_X52Y91         LUT5 (Prop_lut5_I3_O)        0.303    17.764 f  CONT/output_sample[6]_i_2/O
                         net (fo=1, routed)           0.159    17.922    CONT/output_sample[6]_i_2_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I0_O)        0.124    18.046 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    18.046    CONT/output_sample_next[6]
    SLICE_X52Y91         FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X52Y91         FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X52Y91         FDCE (Setup_fdce_C_D)        0.031     8.999    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -18.046    
  -------------------------------------------------------------------
                         slack                                 -9.047    

Slack (VIOLATED) :        -9.008ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.926ns  (logic 9.267ns (48.965%)  route 9.659ns (51.035%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.843 r  CONT/_inferred__4/i__carry__0/O[0]
                         net (fo=1, routed)           0.582    17.425    CONT/output_sample_next12_in[5]
    SLICE_X52Y92         LUT5 (Prop_lut5_I3_O)        0.299    17.724 f  CONT/output_sample[5]_i_2/O
                         net (fo=1, routed)           0.159    17.883    CONT/output_sample[5]_i_2_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.007 r  CONT/output_sample[5]_i_1/O
                         net (fo=1, routed)           0.000    18.007    CONT/output_sample_next[5]
    SLICE_X52Y92         FDCE                                         r  CONT/output_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X52Y92         FDCE                                         r  CONT/output_sample_reg[5]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X52Y92         FDCE (Setup_fdce_C_D)        0.031     8.999    CONT/output_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -18.007    
  -------------------------------------------------------------------
                         slack                                 -9.008    

Slack (VIOLATED) :        -8.984ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.903ns  (logic 9.401ns (49.733%)  route 9.502ns (50.267%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.974 r  CONT/_inferred__4/i__carry__1/O[2]
                         net (fo=1, routed)           0.425    17.400    CONT/output_sample_next12_in[11]
    SLICE_X52Y93         LUT5 (Prop_lut5_I3_O)        0.302    17.702 f  CONT/output_sample[11]_i_2/O
                         net (fo=1, routed)           0.159    17.860    CONT/output_sample[11]_i_2_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    17.984 r  CONT/output_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    17.984    CONT/output_sample_next[11]
    SLICE_X52Y93         FDCE                                         r  CONT/output_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X52Y93         FDCE                                         r  CONT/output_sample_reg[11]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X52Y93         FDCE (Setup_fdce_C_D)        0.031     9.000    CONT/output_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -17.984    
  -------------------------------------------------------------------
                         slack                                 -8.984    

Slack (VIOLATED) :        -8.946ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.864ns  (logic 9.365ns (49.644%)  route 9.499ns (50.356%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.934 r  CONT/_inferred__4/i__carry__0/O[3]
                         net (fo=1, routed)           0.427    17.362    CONT/output_sample_next12_in[8]
    SLICE_X55Y92         LUT5 (Prop_lut5_I3_O)        0.306    17.668 f  CONT/output_sample[8]_i_2/O
                         net (fo=1, routed)           0.154    17.822    CONT/output_sample[8]_i_2_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.124    17.946 r  CONT/output_sample[8]_i_1/O
                         net (fo=1, routed)           0.000    17.946    CONT/output_sample_next[8]
    SLICE_X55Y92         FDCE                                         r  CONT/output_sample_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X55Y92         FDCE                                         r  CONT/output_sample_reg[8]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X55Y92         FDCE (Setup_fdce_C_D)        0.032     9.000    CONT/output_sample_reg[8]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -17.946    
  -------------------------------------------------------------------
                         slack                                 -8.946    

Slack (VIOLATED) :        -8.936ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.852ns  (logic 9.381ns (49.761%)  route 9.471ns (50.239%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.621    -0.919    CONT/clk_100MHz
    SLICE_X57Y85         FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.591     0.128    CONT/read_buffer0[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I0_O)        0.124     0.252 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.252    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.802 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.802    CONT/output_sample_next3_carry_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.916 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.916    CONT/output_sample_next3_carry__0_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.250 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.745     1.995    CONT/output_sample_next3_carry__1_n_6
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.303     2.298 r  CONT/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.298    CONT/i__carry__1_i_3__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.848 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.848    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.161 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=34, routed)          0.866     4.027    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.306     4.333 r  CONT/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.333    CONT/i__carry__0_i_5__1_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.734 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=92, routed)          0.790     5.524    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.648 r  CONT/i__carry__0_i_10/O
                         net (fo=21, routed)          0.637     6.284    CONT/i__carry__0_i_10_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.408 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.727     7.135    CONT/i__carry__0_i_3__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  CONT/output_sample_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.642    CONT/output_sample_next1_inferred__0/i__carry__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.756    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  CONT/output_sample_next1_inferred__0/i__carry__2/O[2]
                         net (fo=3, routed)           0.607     8.601    CONT/output_sample_next1_inferred__0/i__carry__2_n_5
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.302     8.903 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.495     9.399    CONT/i___92_carry__1_i_10_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.523 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.750    10.273    CONT/i___92_carry__1_i_3_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.793 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.793    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.910    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.609    11.842    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_6
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.306    12.148 r  CONT/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.148    CONT/i___153_carry__1_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.698 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.698    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.032 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.469    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.303    13.772 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.331    14.103    CONT/i___198_carry__2_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.507 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.595    15.102    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.226 r  CONT/i__carry_i_6__2/O
                         net (fo=30, routed)          0.739    15.965    CONT/i__carry_i_6__2_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.089 r  CONT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.089    CONT/i__carry_i_5__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.621 r  CONT/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.621    CONT/_inferred__4/i__carry_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  CONT/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.735    CONT/_inferred__4/i__carry__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.957 r  CONT/_inferred__4/i__carry__1/O[0]
                         net (fo=1, routed)           0.399    17.356    CONT/output_sample_next12_in[9]
    SLICE_X55Y92         LUT5 (Prop_lut5_I3_O)        0.299    17.655 f  CONT/output_sample[9]_i_2/O
                         net (fo=1, routed)           0.154    17.809    CONT/output_sample[9]_i_2_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.124    17.933 r  CONT/output_sample[9]_i_1/O
                         net (fo=1, routed)           0.000    17.933    CONT/output_sample_next[9]
    SLICE_X55Y92         FDCE                                         r  CONT/output_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X55Y92         FDCE                                         r  CONT/output_sample_reg[9]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X55Y92         FDCE (Setup_fdce_C_D)        0.029     8.997    CONT/output_sample_reg[9]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                 -8.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.596%)  route 0.234ns (62.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y85         FDCE                                         r  CONT/memo1_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[7]/Q
                         net (fo=8, routed)           0.234    -0.198    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.907    -0.766    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.513    
                         clock uncertainty            0.074    -0.438    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.255    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 CONT/start_proc_win1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/end_proc_win_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X65Y88         FDCE                                         r  CONT/start_proc_win1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  CONT/start_proc_win1_reg/Q
                         net (fo=17, routed)          0.070    -0.387    CONT/WIN1/start_proc_win1_reg
    SLICE_X65Y88         FDCE                                         r  CONT/WIN1/end_proc_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.838    -0.835    CONT/WIN1/clk_100MHz
    SLICE_X65Y88         FDCE                                         r  CONT/WIN1/end_proc_win_reg/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X65Y88         FDCE (Hold_fdce_C_D)         0.075    -0.449    CONT/WIN1/end_proc_win_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.755%)  route 0.253ns (64.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y84         FDCE                                         r  CONT/memo1_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[5]/Q
                         net (fo=8, routed)           0.253    -0.179    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.907    -0.766    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.513    
                         clock uncertainty            0.074    -0.438    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.255    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.690%)  route 0.254ns (64.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y84         FDCE                                         r  CONT/memo1_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[8]/Q
                         net (fo=8, routed)           0.254    -0.178    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.907    -0.766    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.513    
                         clock uncertainty            0.074    -0.438    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.255    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.401%)  route 0.281ns (66.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X69Y96         FDRE                                         r  CONT/memo2_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  CONT/memo2_address_reg[6]/Q
                         net (fo=8, routed)           0.281    -0.174    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.882    -0.791    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
                         clock uncertainty            0.074    -0.441    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.258    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.603%)  route 0.255ns (64.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y85         FDCE                                         r  CONT/memo1_address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[13]/Q
                         net (fo=9, routed)           0.255    -0.177    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y15         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.897    -0.776    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.523    
                         clock uncertainty            0.074    -0.448    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.265    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.862%)  route 0.288ns (67.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X68Y94         FDRE                                         r  CONT/memo2_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  CONT/memo2_address_reg[0]/Q
                         net (fo=8, routed)           0.288    -0.167    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.882    -0.791    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
                         clock uncertainty            0.074    -0.441    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.258    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.683%)  route 0.266ns (65.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X73Y84         FDCE                                         r  CONT/memo1_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/memo1_address_reg[8]/Q
                         net (fo=8, routed)           0.266    -0.167    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y15         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.897    -0.776    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.523    
                         clock uncertainty            0.074    -0.448    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.265    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 CONT/SAMP/counter32_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.565    -0.599    CONT/SAMP/clk_100MHz
    SLICE_X57Y96         FDCE                                         r  CONT/SAMP/counter32_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  CONT/SAMP/counter32_reg[0]/Q
                         net (fo=6, routed)           0.120    -0.338    CONT/SAMP/counter32[0]
    SLICE_X56Y96         LUT5 (Prop_lut5_I4_O)        0.045    -0.293 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    CONT/SAMP/control_next[2]
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/SAMP/clk_100MHz
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.120    -0.392    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.895%)  route 0.301ns (68.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X67Y94         FDRE                                         r  CONT/memo2_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  CONT/memo2_address_reg[3]/Q
                         net (fo=8, routed)           0.301    -0.154    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.882    -0.791    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
                         clock uncertainty            0.074    -0.441    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.258    CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        3.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.857ns (15.743%)  route 4.587ns (84.257%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=23, routed)          2.249     1.874    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.998 r  CONT/SAMP/control[1]_i_3/O
                         net (fo=1, routed)           0.667     2.665    CONT/SAMP/control[1]_i_3_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     2.789 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.580     3.369    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.153     3.522 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           1.090     4.613    CONT/SAMP/control_next[1]
    SLICE_X62Y93         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.511     8.491    CONT/SAMP/clk_100MHz
    SLICE_X62Y93         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.886    
                         clock uncertainty           -0.194     8.692    
    SLICE_X62Y93         FDCE (Setup_fdce_C_D)       -0.261     8.431    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.828ns (18.188%)  route 3.724ns (81.812%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=23, routed)          2.249     1.874    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.998 r  CONT/SAMP/control[1]_i_3/O
                         net (fo=1, routed)           0.667     2.665    CONT/SAMP/control[1]_i_3_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     2.789 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.808     3.597    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.721 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     3.721    CONT/SAMP/control_next[0]
    SLICE_X57Y94         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/SAMP/clk_100MHz
    SLICE_X57Y94         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X57Y94         FDCE (Setup_fdce_C_D)        0.032     8.718    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -3.721    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.215ns (27.893%)  route 3.141ns (72.107%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.690     1.231    CONT/SAMP/init_next_reg_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I1_O)        0.124     1.355 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.000     1.355    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X57Y94         MUXF7 (Prop_muxf7_I0_O)      0.212     1.567 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.786     2.353    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.299     2.652 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.665     3.318    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.442 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.442    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/FSM/clk_100MHz
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X56Y95         FDCE (Setup_fdce_C_D)        0.077     8.763    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 1.215ns (27.912%)  route 3.138ns (72.088%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.690     1.231    CONT/SAMP/init_next_reg_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I1_O)        0.124     1.355 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.000     1.355    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X57Y94         MUXF7 (Prop_muxf7_I0_O)      0.212     1.567 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.786     2.353    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.299     2.652 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.662     3.315    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.439 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.439    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/FSM/clk_100MHz
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X56Y95         FDCE (Setup_fdce_C_D)        0.081     8.767    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.215ns (30.172%)  route 2.812ns (69.828%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.690     1.231    CONT/SAMP/init_next_reg_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I1_O)        0.124     1.355 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.000     1.355    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X57Y94         MUXF7 (Prop_muxf7_I0_O)      0.212     1.567 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.786     2.353    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.299     2.652 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.336     2.989    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.113 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.113    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X58Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.509     8.489    CONT/FSM/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.884    
                         clock uncertainty           -0.194     8.690    
    SLICE_X58Y95         FDCE (Setup_fdce_C_D)        0.077     8.767    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.704ns (22.848%)  route 2.377ns (77.152%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=23, routed)          2.060     1.685    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     1.809 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.317     2.126    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.250 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     2.250    CONT/SAMP/control_next[2]
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/SAMP/clk_100MHz
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X56Y96         FDCE (Setup_fdce_C_D)        0.077     8.763    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.580ns (20.263%)  route 2.282ns (79.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.282     1.824    CONT/SAMP/init_next_reg_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.124     1.948 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.948    CONT/enable_shift_next
    SLICE_X56Y93         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/clk_100MHz
    SLICE_X56Y93         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X56Y93         FDCE (Setup_fdce_C_D)        0.081     8.767    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -1.948    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.580ns (24.055%)  route 1.831ns (75.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.831     1.373    CONT/SAMP/init_next_reg_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I2_O)        0.124     1.497 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.497    CONT/SAMP/init_next_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.506     8.486    CONT/SAMP/clk_100MHz
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.881    
                         clock uncertainty           -0.194     8.687    
    SLICE_X56Y98         FDRE (Setup_fdre_C_D)        0.077     8.764    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  7.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.231ns (26.716%)  route 0.634ns (73.284%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.513     0.055    CONT/SAMP/init_next_reg_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.100 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.121     0.221    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I0_O)        0.045     0.266 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     0.266    CONT/SAMP/control_next[2]
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/SAMP/clk_100MHz
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.120     0.033    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.186ns (20.663%)  route 0.714ns (79.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.714     0.257    CONT/SAMP/init_next_reg_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I2_O)        0.045     0.302 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.302    CONT/SAMP/init_next_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.836    -0.837    CONT/SAMP/clk_100MHz
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.194    -0.086    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.120     0.034    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.276ns (28.782%)  route 0.683ns (71.218%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.458     0.000    CONT/SAMP/init_next_reg_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.045 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6/O
                         net (fo=1, routed)           0.082     0.127    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.143     0.316    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.045     0.361 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.361    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X58Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.837    -0.836    CONT/FSM/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.194    -0.085    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.120     0.035    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.276ns (26.565%)  route 0.763ns (73.435%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.458     0.000    CONT/SAMP/init_next_reg_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.045 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6/O
                         net (fo=1, routed)           0.082     0.127    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.223     0.396    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.045     0.441 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.441    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/FSM/clk_100MHz
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X56Y95         FDCE (Hold_fdce_C_D)         0.121     0.034    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.276ns (26.539%)  route 0.764ns (73.461%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.458     0.000    CONT/SAMP/init_next_reg_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.045 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6/O
                         net (fo=1, routed)           0.082     0.127    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.224     0.397    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.045     0.442 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.442    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/FSM/clk_100MHz
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X56Y95         FDCE (Hold_fdce_C_D)         0.120     0.033    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.186ns (16.797%)  route 0.921ns (83.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.921     0.464    CONT/SAMP/init_next_reg_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.509 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.509    CONT/enable_shift_next
    SLICE_X56Y93         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/clk_100MHz
    SLICE_X56Y93         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X56Y93         FDCE (Hold_fdce_C_D)         0.121     0.034    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.276ns (23.537%)  route 0.897ns (76.463%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.513     0.055    CONT/SAMP/init_next_reg_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.100 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.101     0.201    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.246 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.283     0.529    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.574 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.574    CONT/SAMP/control_next[0]
    SLICE_X57Y94         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/SAMP/clk_100MHz
    SLICE_X57Y94         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X57Y94         FDCE (Hold_fdce_C_D)         0.092     0.005    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.276ns (18.017%)  route 1.256ns (81.983%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.513     0.055    CONT/SAMP/init_next_reg_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.100 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.101     0.201    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.246 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.199     0.445    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.045     0.490 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.443     0.934    CONT/SAMP/control_next[1]
    SLICE_X62Y93         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.839    -0.834    CONT/SAMP/clk_100MHz
    SLICE_X62Y93         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.194    -0.083    
    SLICE_X62Y93         FDCE (Hold_fdce_C_D)         0.024    -0.059    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.993    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        3.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.857ns (15.743%)  route 4.587ns (84.257%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=23, routed)          2.249     1.874    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.998 r  CONT/SAMP/control[1]_i_3/O
                         net (fo=1, routed)           0.667     2.665    CONT/SAMP/control[1]_i_3_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     2.789 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.580     3.369    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.153     3.522 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           1.090     4.613    CONT/SAMP/control_next[1]
    SLICE_X62Y93         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.511     8.491    CONT/SAMP/clk_100MHz
    SLICE_X62Y93         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.886    
                         clock uncertainty           -0.194     8.692    
    SLICE_X62Y93         FDCE (Setup_fdce_C_D)       -0.261     8.431    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.828ns (18.188%)  route 3.724ns (81.812%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=23, routed)          2.249     1.874    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.998 r  CONT/SAMP/control[1]_i_3/O
                         net (fo=1, routed)           0.667     2.665    CONT/SAMP/control[1]_i_3_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     2.789 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.808     3.597    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.721 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     3.721    CONT/SAMP/control_next[0]
    SLICE_X57Y94         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/SAMP/clk_100MHz
    SLICE_X57Y94         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X57Y94         FDCE (Setup_fdce_C_D)        0.032     8.718    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -3.721    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.215ns (27.893%)  route 3.141ns (72.107%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.690     1.231    CONT/SAMP/init_next_reg_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I1_O)        0.124     1.355 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.000     1.355    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X57Y94         MUXF7 (Prop_muxf7_I0_O)      0.212     1.567 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.786     2.353    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.299     2.652 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.665     3.318    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.442 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.442    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/FSM/clk_100MHz
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X56Y95         FDCE (Setup_fdce_C_D)        0.077     8.763    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 1.215ns (27.912%)  route 3.138ns (72.088%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.690     1.231    CONT/SAMP/init_next_reg_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I1_O)        0.124     1.355 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.000     1.355    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X57Y94         MUXF7 (Prop_muxf7_I0_O)      0.212     1.567 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.786     2.353    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.299     2.652 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.662     3.315    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.439 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.439    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/FSM/clk_100MHz
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X56Y95         FDCE (Setup_fdce_C_D)        0.081     8.767    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.215ns (30.172%)  route 2.812ns (69.828%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.690     1.231    CONT/SAMP/init_next_reg_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I1_O)        0.124     1.355 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.000     1.355    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X57Y94         MUXF7 (Prop_muxf7_I0_O)      0.212     1.567 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.786     2.353    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_4_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.299     2.652 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.336     2.989    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.113 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.113    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X58Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.509     8.489    CONT/FSM/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.884    
                         clock uncertainty           -0.194     8.690    
    SLICE_X58Y95         FDCE (Setup_fdce_C_D)        0.077     8.767    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.704ns (22.848%)  route 2.377ns (77.152%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/sc_reg/Q
                         net (fo=23, routed)          2.060     1.685    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     1.809 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.317     2.126    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.250 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     2.250    CONT/SAMP/control_next[2]
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/SAMP/clk_100MHz
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X56Y96         FDCE (Setup_fdce_C_D)        0.077     8.763    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.580ns (20.263%)  route 2.282ns (79.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.282     1.824    CONT/SAMP/init_next_reg_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.124     1.948 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.948    CONT/enable_shift_next
    SLICE_X56Y93         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.505     8.485    CONT/clk_100MHz
    SLICE_X56Y93         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X56Y93         FDCE (Setup_fdce_C_D)        0.081     8.767    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -1.948    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.580ns (24.055%)  route 1.831ns (75.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    -0.914    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.831     1.373    CONT/SAMP/init_next_reg_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I2_O)        0.124     1.497 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.497    CONT/SAMP/init_next_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.506     8.486    CONT/SAMP/clk_100MHz
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.881    
                         clock uncertainty           -0.194     8.687    
    SLICE_X56Y98         FDRE (Setup_fdre_C_D)        0.077     8.764    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  7.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.231ns (26.716%)  route 0.634ns (73.284%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.513     0.055    CONT/SAMP/init_next_reg_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.100 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.121     0.221    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I0_O)        0.045     0.266 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     0.266    CONT/SAMP/control_next[2]
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/SAMP/clk_100MHz
    SLICE_X56Y96         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.088    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.120     0.032    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.186ns (20.663%)  route 0.714ns (79.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.714     0.257    CONT/SAMP/init_next_reg_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I2_O)        0.045     0.302 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.302    CONT/SAMP/init_next_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.836    -0.837    CONT/SAMP/clk_100MHz
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.194    -0.087    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.120     0.033    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.276ns (28.782%)  route 0.683ns (71.218%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.458     0.000    CONT/SAMP/init_next_reg_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.045 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6/O
                         net (fo=1, routed)           0.082     0.127    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.143     0.316    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.045     0.361 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.361    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X58Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.837    -0.836    CONT/FSM/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.194    -0.086    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.120     0.034    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.276ns (26.565%)  route 0.763ns (73.435%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.458     0.000    CONT/SAMP/init_next_reg_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.045 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6/O
                         net (fo=1, routed)           0.082     0.127    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.223     0.396    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.045     0.441 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.441    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/FSM/clk_100MHz
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.088    
    SLICE_X56Y95         FDCE (Hold_fdce_C_D)         0.121     0.033    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.276ns (26.539%)  route 0.764ns (73.461%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.458     0.000    CONT/SAMP/init_next_reg_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.045 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6/O
                         net (fo=1, routed)           0.082     0.127    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_6_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.172 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.224     0.397    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.045     0.442 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.442    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/FSM/clk_100MHz
    SLICE_X56Y95         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.088    
    SLICE_X56Y95         FDCE (Hold_fdce_C_D)         0.120     0.032    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.186ns (16.797%)  route 0.921ns (83.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.921     0.464    CONT/SAMP/init_next_reg_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.509 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.509    CONT/enable_shift_next
    SLICE_X56Y93         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/clk_100MHz
    SLICE_X56Y93         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.088    
    SLICE_X56Y93         FDCE (Hold_fdce_C_D)         0.121     0.033    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.276ns (23.537%)  route 0.897ns (76.463%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.513     0.055    CONT/SAMP/init_next_reg_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.100 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.101     0.201    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.246 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.283     0.529    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.574 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.574    CONT/SAMP/control_next[0]
    SLICE_X57Y94         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.838    CONT/SAMP/clk_100MHz
    SLICE_X57Y94         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.088    
    SLICE_X57Y94         FDCE (Hold_fdce_C_D)         0.092     0.004    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.276ns (18.017%)  route 1.256ns (81.983%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566    -0.598    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.513     0.055    CONT/SAMP/init_next_reg_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.100 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.101     0.201    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.246 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.199     0.445    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.045     0.490 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.443     0.934    CONT/SAMP/control_next[1]
    SLICE_X62Y93         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.839    -0.834    CONT/SAMP/clk_100MHz
    SLICE_X62Y93         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.194    -0.084    
    SLICE_X62Y93         FDCE (Hold_fdce_C_D)         0.024    -0.060    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.994    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.518ns (24.150%)  route 1.627ns (75.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.627    -0.913    CONT/SAMP/clk_100MHz
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.627     1.232    CONT/SAMP/init_next
    SLICE_X55Y98         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.505     8.485    CONT/SAMP/CLK
    SLICE_X55Y98         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X55Y98         FDPE (Setup_fdpe_C_D)       -0.067     8.619    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  7.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.947%)  route 0.619ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.566    -0.598    CONT/SAMP/clk_100MHz
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.619     0.185    CONT/SAMP/init_next
    SLICE_X55Y98         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    CONT/SAMP/CLK
    SLICE_X55Y98         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X55Y98         FDPE (Hold_fdpe_C_D)         0.070    -0.017    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.715ns (27.759%)  route 1.861ns (72.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.110    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.296     0.186 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           1.558     1.745    CONT/SAMP/p_0_in
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.505     8.484    CONT/SAMP/CLK
    SLICE_X32Y100        FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.560     9.044    
                         clock uncertainty           -0.074     8.969    
    SLICE_X32Y100        FDCE (Setup_fdce_C_D)       -0.067     8.902    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.363ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.842ns (32.794%)  route 1.726ns (67.206%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.901     0.488    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.299     0.787 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.825     1.611    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT2 (Prop_lut2_I0_O)        0.124     1.735 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.735    CONT/SAMP/plusOp[6]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.029     9.098    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                  7.363    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.870ns (33.519%)  route 1.726ns (66.481%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.901     0.488    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.299     0.787 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.825     1.611    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT3 (Prop_lut3_I1_O)        0.152     1.763 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.763    CONT/SAMP/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.075     9.144    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.842ns (33.471%)  route 1.674ns (66.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.901     0.488    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.299     0.787 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.773     1.560    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.124     1.684 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.684    CONT/SAMP/plusOp[8]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.031     9.100    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -1.684    
  -------------------------------------------------------------------
                         slack                                  7.417    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.868ns (34.152%)  route 1.674ns (65.848%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.901     0.488    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.299     0.787 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.773     1.560    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.150     1.710 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.710    CONT/SAMP/plusOp[9]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.075     9.144    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.715ns (44.134%)  route 0.905ns (55.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.110    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.296     0.186 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.603     0.789    CONT/SAMP/p_0_in
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.072    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)       -0.081     8.991    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                  8.203    

Slack (MET) :             8.350ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.718ns (44.688%)  route 0.889ns (55.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.889     0.476    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT4 (Prop_lut4_I3_O)        0.299     0.775 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.775    CONT/SAMP/plusOp[3]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.031     9.124    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                  8.350    

Slack (MET) :             8.366ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.746ns (45.636%)  route 0.889ns (54.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.889     0.476    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT5 (Prop_lut5_I1_O)        0.327     0.803 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.803    CONT/SAMP/plusOp[4]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                  8.366    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.886     0.473    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.327     0.800 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.800    CONT/SAMP/plusOp[2]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.456ns (31.549%)  route 0.989ns (68.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.989     0.613    CONT/SAMP/sc_next
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/CLK
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y105         FDCE (Setup_fdce_C_D)       -0.067     9.002    CONT/SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  8.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.388%)  route 0.133ns (41.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=2, routed)           0.133    -0.294    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X0Y108         LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    CONT/SAMP/plusOp[5]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.401    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.724%)  route 0.181ns (56.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.181    -0.245    CONT/SAMP/sc_next
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.070    -0.407    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.252    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT5 (Prop_lut5_I3_O)        0.043    -0.209 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    CONT/SAMP/plusOp[9]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.107    -0.385    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.241    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT3 (Prop_lut3_I2_O)        0.042    -0.199 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    CONT/SAMP/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.107    -0.385    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.043    -0.198 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    CONT/SAMP/plusOp[4]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.713%)  route 0.199ns (51.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y109         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.199    -0.227    CONT/SAMP/mc_reg_0
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.048    -0.179 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    CONT/SAMP/plusOp[2]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.370    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.252    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.045    -0.207 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    CONT/SAMP/plusOp[8]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092    -0.400    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.313%)  route 0.199ns (51.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y109         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.199    -0.227    CONT/SAMP/mc_reg_0
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    CONT/SAMP/plusOp[1]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.091    -0.386    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.241    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    CONT/SAMP/plusOp[6]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/CLK
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.091    -0.401    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I2_O)        0.045    -0.196 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    CONT/SAMP/plusOp[3]
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.401    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.518ns (24.150%)  route 1.627ns (75.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         1.627    -0.913    CONT/SAMP/clk_100MHz
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.627     1.232    CONT/SAMP/init_next
    SLICE_X55Y98         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.505     8.485    CONT/SAMP/CLK
    SLICE_X55Y98         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X55Y98         FDPE (Setup_fdpe_C_D)       -0.067     8.619    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  7.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.947%)  route 0.619ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=426, routed)         0.566    -0.598    CONT/SAMP/clk_100MHz
    SLICE_X56Y98         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.619     0.185    CONT/SAMP/init_next
    SLICE_X55Y98         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    CONT/SAMP/CLK
    SLICE_X55Y98         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.088    
    SLICE_X55Y98         FDPE (Hold_fdpe_C_D)         0.070    -0.018    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.203    





