#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a7db20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a4c320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1a536b0 .functor NOT 1, L_0x1aaa070, C4<0>, C4<0>, C4<0>;
L_0x1aa9e50 .functor XOR 2, L_0x1aa9d10, L_0x1aa9db0, C4<00>, C4<00>;
L_0x1aa9f60 .functor XOR 2, L_0x1aa9e50, L_0x1aa9ec0, C4<00>, C4<00>;
v0x1aa65a0_0 .net *"_ivl_10", 1 0, L_0x1aa9ec0;  1 drivers
v0x1aa66a0_0 .net *"_ivl_12", 1 0, L_0x1aa9f60;  1 drivers
v0x1aa6780_0 .net *"_ivl_2", 1 0, L_0x1aa9c70;  1 drivers
v0x1aa6840_0 .net *"_ivl_4", 1 0, L_0x1aa9d10;  1 drivers
v0x1aa6920_0 .net *"_ivl_6", 1 0, L_0x1aa9db0;  1 drivers
v0x1aa6a50_0 .net *"_ivl_8", 1 0, L_0x1aa9e50;  1 drivers
v0x1aa6b30_0 .net "a", 0 0, v0x1aa4380_0;  1 drivers
v0x1aa6bd0_0 .net "b", 0 0, v0x1aa4420_0;  1 drivers
v0x1aa6c70_0 .net "c", 0 0, v0x1aa44c0_0;  1 drivers
v0x1aa6d10_0 .var "clk", 0 0;
v0x1aa6db0_0 .net "d", 0 0, v0x1aa4600_0;  1 drivers
v0x1aa6e50_0 .net "out_pos_dut", 0 0, L_0x1aa9aa0;  1 drivers
v0x1aa6ef0_0 .net "out_pos_ref", 0 0, L_0x1aa8530;  1 drivers
v0x1aa6f90_0 .net "out_sop_dut", 0 0, L_0x1aa8db0;  1 drivers
v0x1aa7030_0 .net "out_sop_ref", 0 0, L_0x1a7f030;  1 drivers
v0x1aa70d0_0 .var/2u "stats1", 223 0;
v0x1aa7170_0 .var/2u "strobe", 0 0;
v0x1aa7320_0 .net "tb_match", 0 0, L_0x1aaa070;  1 drivers
v0x1aa73f0_0 .net "tb_mismatch", 0 0, L_0x1a536b0;  1 drivers
v0x1aa7490_0 .net "wavedrom_enable", 0 0, v0x1aa48d0_0;  1 drivers
v0x1aa7560_0 .net "wavedrom_title", 511 0, v0x1aa4970_0;  1 drivers
L_0x1aa9c70 .concat [ 1 1 0 0], L_0x1aa8530, L_0x1a7f030;
L_0x1aa9d10 .concat [ 1 1 0 0], L_0x1aa8530, L_0x1a7f030;
L_0x1aa9db0 .concat [ 1 1 0 0], L_0x1aa9aa0, L_0x1aa8db0;
L_0x1aa9ec0 .concat [ 1 1 0 0], L_0x1aa8530, L_0x1a7f030;
L_0x1aaa070 .cmp/eeq 2, L_0x1aa9c70, L_0x1aa9f60;
S_0x1a503e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a4c320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a53a90 .functor AND 1, v0x1aa44c0_0, v0x1aa4600_0, C4<1>, C4<1>;
L_0x1a53e70 .functor NOT 1, v0x1aa4380_0, C4<0>, C4<0>, C4<0>;
L_0x1a54250 .functor NOT 1, v0x1aa4420_0, C4<0>, C4<0>, C4<0>;
L_0x1a544d0 .functor AND 1, L_0x1a53e70, L_0x1a54250, C4<1>, C4<1>;
L_0x1a6b410 .functor AND 1, L_0x1a544d0, v0x1aa44c0_0, C4<1>, C4<1>;
L_0x1a7f030 .functor OR 1, L_0x1a53a90, L_0x1a6b410, C4<0>, C4<0>;
L_0x1aa79b0 .functor NOT 1, v0x1aa4420_0, C4<0>, C4<0>, C4<0>;
L_0x1aa7a20 .functor OR 1, L_0x1aa79b0, v0x1aa4600_0, C4<0>, C4<0>;
L_0x1aa7b30 .functor AND 1, v0x1aa44c0_0, L_0x1aa7a20, C4<1>, C4<1>;
L_0x1aa7bf0 .functor NOT 1, v0x1aa4380_0, C4<0>, C4<0>, C4<0>;
L_0x1aa7cc0 .functor OR 1, L_0x1aa7bf0, v0x1aa4420_0, C4<0>, C4<0>;
L_0x1aa7d30 .functor AND 1, L_0x1aa7b30, L_0x1aa7cc0, C4<1>, C4<1>;
L_0x1aa7eb0 .functor NOT 1, v0x1aa4420_0, C4<0>, C4<0>, C4<0>;
L_0x1aa7f20 .functor OR 1, L_0x1aa7eb0, v0x1aa4600_0, C4<0>, C4<0>;
L_0x1aa7e40 .functor AND 1, v0x1aa44c0_0, L_0x1aa7f20, C4<1>, C4<1>;
L_0x1aa80b0 .functor NOT 1, v0x1aa4380_0, C4<0>, C4<0>, C4<0>;
L_0x1aa81b0 .functor OR 1, L_0x1aa80b0, v0x1aa4600_0, C4<0>, C4<0>;
L_0x1aa8270 .functor AND 1, L_0x1aa7e40, L_0x1aa81b0, C4<1>, C4<1>;
L_0x1aa8420 .functor XNOR 1, L_0x1aa7d30, L_0x1aa8270, C4<0>, C4<0>;
v0x1a52fe0_0 .net *"_ivl_0", 0 0, L_0x1a53a90;  1 drivers
v0x1a533e0_0 .net *"_ivl_12", 0 0, L_0x1aa79b0;  1 drivers
v0x1a537c0_0 .net *"_ivl_14", 0 0, L_0x1aa7a20;  1 drivers
v0x1a53ba0_0 .net *"_ivl_16", 0 0, L_0x1aa7b30;  1 drivers
v0x1a53f80_0 .net *"_ivl_18", 0 0, L_0x1aa7bf0;  1 drivers
v0x1a54360_0 .net *"_ivl_2", 0 0, L_0x1a53e70;  1 drivers
v0x1a545e0_0 .net *"_ivl_20", 0 0, L_0x1aa7cc0;  1 drivers
v0x1aa28f0_0 .net *"_ivl_24", 0 0, L_0x1aa7eb0;  1 drivers
v0x1aa29d0_0 .net *"_ivl_26", 0 0, L_0x1aa7f20;  1 drivers
v0x1aa2ab0_0 .net *"_ivl_28", 0 0, L_0x1aa7e40;  1 drivers
v0x1aa2b90_0 .net *"_ivl_30", 0 0, L_0x1aa80b0;  1 drivers
v0x1aa2c70_0 .net *"_ivl_32", 0 0, L_0x1aa81b0;  1 drivers
v0x1aa2d50_0 .net *"_ivl_36", 0 0, L_0x1aa8420;  1 drivers
L_0x7f9902648018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1aa2e10_0 .net *"_ivl_38", 0 0, L_0x7f9902648018;  1 drivers
v0x1aa2ef0_0 .net *"_ivl_4", 0 0, L_0x1a54250;  1 drivers
v0x1aa2fd0_0 .net *"_ivl_6", 0 0, L_0x1a544d0;  1 drivers
v0x1aa30b0_0 .net *"_ivl_8", 0 0, L_0x1a6b410;  1 drivers
v0x1aa3190_0 .net "a", 0 0, v0x1aa4380_0;  alias, 1 drivers
v0x1aa3250_0 .net "b", 0 0, v0x1aa4420_0;  alias, 1 drivers
v0x1aa3310_0 .net "c", 0 0, v0x1aa44c0_0;  alias, 1 drivers
v0x1aa33d0_0 .net "d", 0 0, v0x1aa4600_0;  alias, 1 drivers
v0x1aa3490_0 .net "out_pos", 0 0, L_0x1aa8530;  alias, 1 drivers
v0x1aa3550_0 .net "out_sop", 0 0, L_0x1a7f030;  alias, 1 drivers
v0x1aa3610_0 .net "pos0", 0 0, L_0x1aa7d30;  1 drivers
v0x1aa36d0_0 .net "pos1", 0 0, L_0x1aa8270;  1 drivers
L_0x1aa8530 .functor MUXZ 1, L_0x7f9902648018, L_0x1aa7d30, L_0x1aa8420, C4<>;
S_0x1aa3850 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a4c320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1aa4380_0 .var "a", 0 0;
v0x1aa4420_0 .var "b", 0 0;
v0x1aa44c0_0 .var "c", 0 0;
v0x1aa4560_0 .net "clk", 0 0, v0x1aa6d10_0;  1 drivers
v0x1aa4600_0 .var "d", 0 0;
v0x1aa46f0_0 .var/2u "fail", 0 0;
v0x1aa4790_0 .var/2u "fail1", 0 0;
v0x1aa4830_0 .net "tb_match", 0 0, L_0x1aaa070;  alias, 1 drivers
v0x1aa48d0_0 .var "wavedrom_enable", 0 0;
v0x1aa4970_0 .var "wavedrom_title", 511 0;
E_0x1a5ef10/0 .event negedge, v0x1aa4560_0;
E_0x1a5ef10/1 .event posedge, v0x1aa4560_0;
E_0x1a5ef10 .event/or E_0x1a5ef10/0, E_0x1a5ef10/1;
S_0x1aa3b80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1aa3850;
 .timescale -12 -12;
v0x1aa3dc0_0 .var/2s "i", 31 0;
E_0x1a5edb0 .event posedge, v0x1aa4560_0;
S_0x1aa3ec0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1aa3850;
 .timescale -12 -12;
v0x1aa40c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1aa41a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1aa3850;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1aa4b50 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a4c320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1aa86e0 .functor AND 1, v0x1aa44c0_0, v0x1aa4600_0, C4<1>, C4<1>;
L_0x1aa8be0 .functor AND 1, L_0x1aa8990, L_0x1aa8a30, C4<1>, C4<1>;
L_0x1aa8cf0 .functor AND 1, L_0x1aa8be0, v0x1aa44c0_0, C4<1>, C4<1>;
L_0x1aa8db0 .functor OR 1, L_0x1aa86e0, L_0x1aa8cf0, C4<0>, C4<0>;
L_0x1aa8fb0 .functor AND 1, L_0x1aa8f10, v0x1aa4600_0, C4<1>, C4<1>;
L_0x1aa9250 .functor AND 1, L_0x1aa9070, v0x1aa4420_0, C4<1>, C4<1>;
L_0x1aa9350 .functor OR 1, L_0x1aa8fb0, L_0x1aa9250, C4<0>, C4<0>;
L_0x1aa9460 .functor AND 1, v0x1aa44c0_0, L_0x1aa9350, C4<1>, C4<1>;
L_0x1aa9610 .functor AND 1, L_0x1aa9570, v0x1aa4600_0, C4<1>, C4<1>;
L_0x1aa96d0 .functor AND 1, v0x1aa4420_0, v0x1aa4600_0, C4<1>, C4<1>;
L_0x1aa97a0 .functor OR 1, L_0x1aa9610, L_0x1aa96d0, C4<0>, C4<0>;
L_0x1aa9860 .functor AND 1, v0x1aa44c0_0, L_0x1aa97a0, C4<1>, C4<1>;
L_0x1aa9990 .functor XNOR 1, L_0x1aa9460, L_0x1aa9860, C4<0>, C4<0>;
v0x1aa4d10_0 .net *"_ivl_0", 0 0, L_0x1aa86e0;  1 drivers
v0x1aa4df0_0 .net *"_ivl_13", 0 0, L_0x1aa8f10;  1 drivers
v0x1aa4eb0_0 .net *"_ivl_14", 0 0, L_0x1aa8fb0;  1 drivers
v0x1aa4fa0_0 .net *"_ivl_17", 0 0, L_0x1aa9070;  1 drivers
v0x1aa5060_0 .net *"_ivl_18", 0 0, L_0x1aa9250;  1 drivers
v0x1aa5190_0 .net *"_ivl_20", 0 0, L_0x1aa9350;  1 drivers
v0x1aa5270_0 .net *"_ivl_25", 0 0, L_0x1aa9570;  1 drivers
v0x1aa5330_0 .net *"_ivl_26", 0 0, L_0x1aa9610;  1 drivers
v0x1aa5410_0 .net *"_ivl_28", 0 0, L_0x1aa96d0;  1 drivers
v0x1aa5580_0 .net *"_ivl_3", 0 0, L_0x1aa8990;  1 drivers
v0x1aa5640_0 .net *"_ivl_30", 0 0, L_0x1aa97a0;  1 drivers
v0x1aa5720_0 .net *"_ivl_34", 0 0, L_0x1aa9990;  1 drivers
L_0x7f9902648060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1aa57e0_0 .net *"_ivl_36", 0 0, L_0x7f9902648060;  1 drivers
v0x1aa58c0_0 .net *"_ivl_5", 0 0, L_0x1aa8a30;  1 drivers
v0x1aa5980_0 .net *"_ivl_6", 0 0, L_0x1aa8be0;  1 drivers
v0x1aa5a60_0 .net *"_ivl_8", 0 0, L_0x1aa8cf0;  1 drivers
v0x1aa5b40_0 .net "a", 0 0, v0x1aa4380_0;  alias, 1 drivers
v0x1aa5cf0_0 .net "b", 0 0, v0x1aa4420_0;  alias, 1 drivers
v0x1aa5de0_0 .net "c", 0 0, v0x1aa44c0_0;  alias, 1 drivers
v0x1aa5ed0_0 .net "d", 0 0, v0x1aa4600_0;  alias, 1 drivers
v0x1aa5fc0_0 .net "out_pos", 0 0, L_0x1aa9aa0;  alias, 1 drivers
v0x1aa6080_0 .net "out_sop", 0 0, L_0x1aa8db0;  alias, 1 drivers
v0x1aa6140_0 .net "pos0", 0 0, L_0x1aa9460;  1 drivers
v0x1aa6200_0 .net "pos1", 0 0, L_0x1aa9860;  1 drivers
L_0x1aa8990 .reduce/nor v0x1aa4380_0;
L_0x1aa8a30 .reduce/nor v0x1aa4420_0;
L_0x1aa8f10 .reduce/nor v0x1aa4420_0;
L_0x1aa9070 .reduce/nor v0x1aa4380_0;
L_0x1aa9570 .reduce/nor v0x1aa4380_0;
L_0x1aa9aa0 .functor MUXZ 1, L_0x7f9902648060, L_0x1aa9460, L_0x1aa9990, C4<>;
S_0x1aa6380 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a4c320;
 .timescale -12 -12;
E_0x1a489f0 .event anyedge, v0x1aa7170_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1aa7170_0;
    %nor/r;
    %assign/vec4 v0x1aa7170_0, 0;
    %wait E_0x1a489f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1aa3850;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1aa46f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1aa4790_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1aa3850;
T_4 ;
    %wait E_0x1a5ef10;
    %load/vec4 v0x1aa4830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1aa46f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1aa3850;
T_5 ;
    %wait E_0x1a5edb0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1aa4600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa4420_0, 0;
    %assign/vec4 v0x1aa4380_0, 0;
    %wait E_0x1a5edb0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1aa4600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa4420_0, 0;
    %assign/vec4 v0x1aa4380_0, 0;
    %wait E_0x1a5edb0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1aa4600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa4420_0, 0;
    %assign/vec4 v0x1aa4380_0, 0;
    %wait E_0x1a5edb0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1aa4600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa4420_0, 0;
    %assign/vec4 v0x1aa4380_0, 0;
    %wait E_0x1a5edb0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1aa4600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa4420_0, 0;
    %assign/vec4 v0x1aa4380_0, 0;
    %wait E_0x1a5edb0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1aa4600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa4420_0, 0;
    %assign/vec4 v0x1aa4380_0, 0;
    %wait E_0x1a5edb0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1aa4600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa4420_0, 0;
    %assign/vec4 v0x1aa4380_0, 0;
    %wait E_0x1a5edb0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1aa4600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa4420_0, 0;
    %assign/vec4 v0x1aa4380_0, 0;
    %wait E_0x1a5edb0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1aa4600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa4420_0, 0;
    %assign/vec4 v0x1aa4380_0, 0;
    %wait E_0x1a5edb0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1aa4600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa4420_0, 0;
    %assign/vec4 v0x1aa4380_0, 0;
    %wait E_0x1a5edb0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1aa4600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa4420_0, 0;
    %assign/vec4 v0x1aa4380_0, 0;
    %wait E_0x1a5edb0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1aa4600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa4420_0, 0;
    %assign/vec4 v0x1aa4380_0, 0;
    %wait E_0x1a5edb0;
    %load/vec4 v0x1aa46f0_0;
    %store/vec4 v0x1aa4790_0, 0, 1;
    %fork t_1, S_0x1aa3b80;
    %jmp t_0;
    .scope S_0x1aa3b80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1aa3dc0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1aa3dc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a5edb0;
    %load/vec4 v0x1aa3dc0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1aa4600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa4420_0, 0;
    %assign/vec4 v0x1aa4380_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1aa3dc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1aa3dc0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1aa3850;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a5ef10;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1aa4600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aa4420_0, 0;
    %assign/vec4 v0x1aa4380_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1aa46f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1aa4790_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a4c320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1aa6d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1aa7170_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a4c320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1aa6d10_0;
    %inv;
    %store/vec4 v0x1aa6d10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a4c320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1aa4560_0, v0x1aa73f0_0, v0x1aa6b30_0, v0x1aa6bd0_0, v0x1aa6c70_0, v0x1aa6db0_0, v0x1aa7030_0, v0x1aa6f90_0, v0x1aa6ef0_0, v0x1aa6e50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a4c320;
T_9 ;
    %load/vec4 v0x1aa70d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1aa70d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1aa70d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1aa70d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1aa70d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1aa70d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1aa70d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1aa70d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1aa70d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1aa70d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a4c320;
T_10 ;
    %wait E_0x1a5ef10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1aa70d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa70d0_0, 4, 32;
    %load/vec4 v0x1aa7320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1aa70d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa70d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1aa70d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa70d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1aa7030_0;
    %load/vec4 v0x1aa7030_0;
    %load/vec4 v0x1aa6f90_0;
    %xor;
    %load/vec4 v0x1aa7030_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1aa70d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa70d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1aa70d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa70d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1aa6ef0_0;
    %load/vec4 v0x1aa6ef0_0;
    %load/vec4 v0x1aa6e50_0;
    %xor;
    %load/vec4 v0x1aa6ef0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1aa70d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa70d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1aa70d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa70d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/machine/ece241_2013_q2/iter1/response3/top_module.sv";
