0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/D_flip_flop/Design.v,1750963016,verilog,,F:/Sillycon/Code/RTL/FSM/pattern detector 110 in 32 bit stream/pattern_detec_design.v,,d_ff,,,,,,,,
F:/Sillycon/Code/RTL/FSM/patterb_n_detect1/patterb_n_detect1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Sillycon/Code/RTL/FSM/pattern detector 110 in 32 bit stream/pattern_detec_design.v,1750998113,verilog,,F:/Sillycon/Code/RTL/FSM/pattern detector 110 in 32 bit stream/pattern_detector_tb.v,,pattern_detec_design,,,,,,,,
F:/Sillycon/Code/RTL/FSM/pattern detector 110 in 32 bit stream/pattern_detector_tb.v,1750998482,verilog,,,,pattern_detector_tb,,,,,,,,
