// Seed: 3734997755
module module_0 (
    output wor id_0,
    input wor id_1,
    input tri1 id_2,
    output tri id_3,
    input wire id_4
    , id_11,
    output wor id_5,
    input wor id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wand id_9
);
  wire id_12, id_13;
  wire id_14;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    output logic id_2,
    output wire id_3,
    input wand id_4
);
  wire id_6;
  always id_2 <= 1'b0;
  module_0(
      id_3, id_4, id_4, id_1, id_4, id_3, id_4, id_4, id_4, id_4
  );
endmodule
