<profile>

<section name = "Vitis HLS Report for 'load_ap_uint_256_ap_int_8_ap_int_8_32u_s'" level="0">
<item name = "Date">Mon Jun  3 15:12:31 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Sparse_HLS.prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_23_1">?, ?, 3, -, -, ?, no</column>
<column name="- VITIS_LOOP_27_2">?, ?, 3, -, -, ?, no</column>
<column name="- VITIS_LOOP_32_3">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_34_4">?, ?, ?, -, -, ?, no</column>
<column name="  ++ VITIS_LOOP_39_5">?, ?, 2, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 485, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 6, 0, 188, -</column>
<column name="Memory">16, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 681, -</column>
<column name="Register">-, -, 1451, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">2, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_1_1_U9">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U10">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mux_325_8_1_1_U11">mux_325_8_1_1, 0, 0, 0, 148, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="am_ram_V_U">load_ap_uint_256_ap_int_8_ap_int_8_32u_s_am_ram_V_RAM_AUTO_1R1W, 8, 0, 0, 0, 64, 256, 1, 16384</column>
<column name="fm_ram_V_U">load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fm_ram_V_RAM_AUTO_1R1W, 8, 0, 0, 0, 512, 256, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln23_1_fu_540_p2">+, 0, 0, 34, 27, 1</column>
<column name="add_ln23_fu_474_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln27_1_fu_604_p2">+, 0, 0, 34, 27, 1</column>
<column name="add_ln27_fu_562_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln34_fu_665_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln39_fu_994_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln45_fu_1056_p2">+, 0, 0, 16, 9, 9</column>
<column name="block_4_fu_637_p2">+, 0, 0, 34, 27, 1</column>
<column name="count_2_fu_1071_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state87">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1023_fu_1042_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln23_fu_535_p2">icmp, 0, 0, 17, 27, 27</column>
<column name="icmp_ln27_fu_599_p2">icmp, 0, 0, 17, 27, 27</column>
<column name="icmp_ln32_fu_632_p2">icmp, 0, 0, 17, 27, 27</column>
<column name="icmp_ln34_fu_660_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln39_fu_989_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state88">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="am_ROWS_c_blk_n">9, 2, 1, 2</column>
<column name="am_ram_V_address0">14, 3, 6, 18</column>
<column name="ap_NS_fsm">463, 89, 1, 89</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_count_1_phi_fu_438_p4">9, 2, 32, 64</column>
<column name="block_fu_248">9, 2, 27, 54</column>
<column name="col_reg_411">9, 2, 32, 64</column>
<column name="count_1_reg_434">9, 2, 32, 64</column>
<column name="count_reg_422">9, 2, 32, 64</column>
<column name="count_stream5_blk_n">9, 2, 1, 2</column>
<column name="fm_COLS_c13_blk_n">9, 2, 1, 2</column>
<column name="fm_ROWS_c11_blk_n">9, 2, 1, 2</column>
<column name="fm_ram_V_address0">14, 3, 9, 27</column>
<column name="fm_stream3_blk_n">9, 2, 1, 2</column>
<column name="i_fu_232">9, 2, 27, 54</column>
<column name="idx_stream4_blk_n">9, 2, 1, 2</column>
<column name="j_fu_244">9, 2, 27, 54</column>
<column name="m_axi_sparse_data_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_sparse_data_ARLEN">14, 3, 32, 96</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="row_reg_400">9, 2, 32, 64</column>
<column name="sparse_data_blk_n_AR">9, 2, 1, 2</column>
<column name="sparse_data_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln34_reg_1215">32, 0, 32, 0</column>
<column name="add_ln39_reg_1388">32, 0, 32, 0</column>
<column name="am_loop_num_reg_1133">27, 0, 27, 0</column>
<column name="ap_CS_fsm">88, 0, 88, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="block_4_reg_1202">27, 0, 27, 0</column>
<column name="block_fu_248">27, 0, 27, 0</column>
<column name="col_reg_411">32, 0, 32, 0</column>
<column name="count_1_reg_434">32, 0, 32, 0</column>
<column name="count_reg_422">32, 0, 32, 0</column>
<column name="fm_loop_num_reg_1101">27, 0, 27, 0</column>
<column name="i_fu_232">27, 0, 27, 0</column>
<column name="icmp_ln1023_reg_1393">1, 0, 1, 0</column>
<column name="j_fu_244">27, 0, 27, 0</column>
<column name="l_val_V_100_reg_1255">8, 0, 8, 0</column>
<column name="l_val_V_101_reg_1260">8, 0, 8, 0</column>
<column name="l_val_V_102_reg_1265">8, 0, 8, 0</column>
<column name="l_val_V_103_reg_1270">8, 0, 8, 0</column>
<column name="l_val_V_104_reg_1275">8, 0, 8, 0</column>
<column name="l_val_V_105_reg_1280">8, 0, 8, 0</column>
<column name="l_val_V_106_reg_1285">8, 0, 8, 0</column>
<column name="l_val_V_107_reg_1290">8, 0, 8, 0</column>
<column name="l_val_V_108_reg_1295">8, 0, 8, 0</column>
<column name="l_val_V_109_reg_1300">8, 0, 8, 0</column>
<column name="l_val_V_110_reg_1305">8, 0, 8, 0</column>
<column name="l_val_V_111_reg_1310">8, 0, 8, 0</column>
<column name="l_val_V_112_reg_1315">8, 0, 8, 0</column>
<column name="l_val_V_113_reg_1320">8, 0, 8, 0</column>
<column name="l_val_V_114_reg_1325">8, 0, 8, 0</column>
<column name="l_val_V_115_reg_1330">8, 0, 8, 0</column>
<column name="l_val_V_116_reg_1335">8, 0, 8, 0</column>
<column name="l_val_V_117_reg_1340">8, 0, 8, 0</column>
<column name="l_val_V_118_reg_1345">8, 0, 8, 0</column>
<column name="l_val_V_119_reg_1350">8, 0, 8, 0</column>
<column name="l_val_V_120_reg_1355">8, 0, 8, 0</column>
<column name="l_val_V_121_reg_1360">8, 0, 8, 0</column>
<column name="l_val_V_122_reg_1365">8, 0, 8, 0</column>
<column name="l_val_V_123_reg_1370">8, 0, 8, 0</column>
<column name="l_val_V_124_reg_1375">8, 0, 8, 0</column>
<column name="l_val_V_125_reg_1380">8, 0, 8, 0</column>
<column name="l_val_V_95_reg_1230">8, 0, 8, 0</column>
<column name="l_val_V_96_reg_1235">8, 0, 8, 0</column>
<column name="l_val_V_97_reg_1240">8, 0, 8, 0</column>
<column name="l_val_V_98_reg_1245">8, 0, 8, 0</column>
<column name="l_val_V_99_reg_1250">8, 0, 8, 0</column>
<column name="l_val_V_reg_1225">8, 0, 8, 0</column>
<column name="mul_reg_1207">4, 0, 9, 5</column>
<column name="row_reg_400">32, 0, 32, 0</column>
<column name="sparse_data_addr_1_read_reg_1194">256, 0, 256, 0</column>
<column name="sparse_data_addr_read_reg_1163">256, 0, 256, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln3_reg_1107">59, 0, 59, 0</column>
<column name="trunc_ln44_1_reg_1397">8, 0, 8, 0</column>
<column name="trunc_ln4_reg_1158">59, 0, 59, 0</column>
<column name="trunc_ln5_reg_1189">27, 0, 27, 0</column>
<column name="zext_ln22_reg_1138">27, 0, 32, 5</column>
<column name="zext_ln23_1_reg_1143">27, 0, 64, 37</column>
<column name="zext_ln27_1_reg_1174">27, 0, 64, 37</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="am_ROWS">in, 32, ap_none, am_ROWS, scalar</column>
<column name="am_COLS">in, 32, ap_none, am_COLS, scalar</column>
<column name="fm_ROWS">in, 32, ap_none, fm_ROWS, scalar</column>
<column name="fm_COLS">in, 32, ap_none, fm_COLS, scalar</column>
<column name="m_axi_sparse_data_AWVALID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWREADY">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWADDR">out, 64, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWLEN">out, 32, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWSIZE">out, 3, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWBURST">out, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWLOCK">out, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWCACHE">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWPROT">out, 3, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWQOS">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWREGION">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWUSER">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WVALID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WREADY">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WDATA">out, 256, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WSTRB">out, 32, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WLAST">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WUSER">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARVALID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARREADY">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARADDR">out, 64, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARLEN">out, 32, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARSIZE">out, 3, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARBURST">out, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARLOCK">out, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARCACHE">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARPROT">out, 3, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARQOS">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARREGION">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARUSER">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RVALID">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RREADY">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RDATA">in, 256, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RLAST">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RID">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RFIFONUM">in, 9, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RUSER">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RRESP">in, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_BVALID">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_BREADY">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_BRESP">in, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_BID">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_BUSER">in, 1, m_axi, sparse_data, pointer</column>
<column name="inputs">in, 64, ap_none, inputs, scalar</column>
<column name="idx_stream4_din">out, 8, ap_fifo, idx_stream4, pointer</column>
<column name="idx_stream4_num_data_valid">in, 8, ap_fifo, idx_stream4, pointer</column>
<column name="idx_stream4_fifo_cap">in, 8, ap_fifo, idx_stream4, pointer</column>
<column name="idx_stream4_full_n">in, 1, ap_fifo, idx_stream4, pointer</column>
<column name="idx_stream4_write">out, 1, ap_fifo, idx_stream4, pointer</column>
<column name="count_stream5_din">out, 8, ap_fifo, count_stream5, pointer</column>
<column name="count_stream5_num_data_valid">in, 7, ap_fifo, count_stream5, pointer</column>
<column name="count_stream5_fifo_cap">in, 7, ap_fifo, count_stream5, pointer</column>
<column name="count_stream5_full_n">in, 1, ap_fifo, count_stream5, pointer</column>
<column name="count_stream5_write">out, 1, ap_fifo, count_stream5, pointer</column>
<column name="fm_stream3_din">out, 256, ap_fifo, fm_stream3, pointer</column>
<column name="fm_stream3_num_data_valid">in, 8, ap_fifo, fm_stream3, pointer</column>
<column name="fm_stream3_fifo_cap">in, 8, ap_fifo, fm_stream3, pointer</column>
<column name="fm_stream3_full_n">in, 1, ap_fifo, fm_stream3, pointer</column>
<column name="fm_stream3_write">out, 1, ap_fifo, fm_stream3, pointer</column>
<column name="input_data_addr1">in, 32, ap_none, input_data_addr1, scalar</column>
<column name="input_data_addr2">in, 32, ap_none, input_data_addr2, scalar</column>
<column name="am_ROWS_c_din">out, 32, ap_fifo, am_ROWS_c, pointer</column>
<column name="am_ROWS_c_num_data_valid">in, 2, ap_fifo, am_ROWS_c, pointer</column>
<column name="am_ROWS_c_fifo_cap">in, 2, ap_fifo, am_ROWS_c, pointer</column>
<column name="am_ROWS_c_full_n">in, 1, ap_fifo, am_ROWS_c, pointer</column>
<column name="am_ROWS_c_write">out, 1, ap_fifo, am_ROWS_c, pointer</column>
<column name="fm_ROWS_c11_din">out, 32, ap_fifo, fm_ROWS_c11, pointer</column>
<column name="fm_ROWS_c11_num_data_valid">in, 3, ap_fifo, fm_ROWS_c11, pointer</column>
<column name="fm_ROWS_c11_fifo_cap">in, 3, ap_fifo, fm_ROWS_c11, pointer</column>
<column name="fm_ROWS_c11_full_n">in, 1, ap_fifo, fm_ROWS_c11, pointer</column>
<column name="fm_ROWS_c11_write">out, 1, ap_fifo, fm_ROWS_c11, pointer</column>
<column name="fm_COLS_c13_din">out, 32, ap_fifo, fm_COLS_c13, pointer</column>
<column name="fm_COLS_c13_num_data_valid">in, 2, ap_fifo, fm_COLS_c13, pointer</column>
<column name="fm_COLS_c13_fifo_cap">in, 2, ap_fifo, fm_COLS_c13, pointer</column>
<column name="fm_COLS_c13_full_n">in, 1, ap_fifo, fm_COLS_c13, pointer</column>
<column name="fm_COLS_c13_write">out, 1, ap_fifo, fm_COLS_c13, pointer</column>
</table>
</item>
</section>
</profile>
