ASSIGNMENT 4 NON-BLOCKING

ROW_ACCESS_DELAY: 10
COLUMN_ACCESS_DELAY: 2
Clock Cycles with Last Row Writeback(if any): 3497

Cycle Wise Analysis

Cycle Count          Instruction                                             Register/Memory/Request                           
Cycle 1:             sw $t2,2368($zero)                                      DRAM: Request Issued                              
Cycle 2:             add $t0,$t2,$t2                                         $t0 = 0                                           
Cycle 3:             add $t3,$t0,$t1                                         $t3 = 0                                           
Cycle 4:             slt $t1,$t2,$t3                                         $t1 = 0                                           
Cycle 5:             add $t3,$t4,$t0                                         $t3 = 0                                           
Cycle 6:             sub $t3,$t2,$t0                                         $t3 = 0                                           
Cycle 7:             lw $t1,3940($zero)                                      DRAM: Request Issued                              
Cycle 8:             sw $t1,1176($zero)                                      DRAM: Request Issued                              
Cycle 9:             sw $t3,2460($zero)                                      DRAM: Request Issued                              
Cycle 10:            add $t0,$t0,$t0                                         $t0 = 0                                           
Cycle 11:            lw $t4,1564($zero)                                      DRAM: Request Issued                              
Cycle 12:            sub $t3,$t0,$t1                                         $t3 = 0                                           
Cycle 13:            addi $t3,$t3,3996                                       $t3 = 3996                                        
Cycle 14:            add $t2,$t1,$t1                                         $t2 = 0                                           
Cycle 15:            mul $t0,$t3,$t3                                         $t0 = 15968016                                    
Cycle 16:            lw $t3,2316($zero)                                      DRAM: Request Issued                              
Cycle 17:            lw $t0,3316($zero)                                      DRAM: Request Issued                              
Cycle 18:            lw $t1,2620($zero)                                      DRAM: Request Issued                              
Cycle 10-19:         DRAM: Activate row 2      (Ins: sw $t3,2460($zero))                                                       
Cycle 19:            sub $t1,$t0,$t3                                         $t1 = 0                                           
Cycle 20:            lw $t0,2628($zero)                                      DRAM: Request Issued                              
Cycle 20-21:         DRAM: Column Access (412) (Ins: sw $t3,2460($zero))     Address 2460-2463 = 0                             
Cycle 21:            sw $t3,2088($zero)                                      DRAM: Request Issued                              
Cycle 22:            lw $t2,332($zero)                                       DRAM: Request Issued                              
Cycle 22-23:         DRAM: Column Access (320) (Ins: sw $t2,2368($zero))     Address 2368-2371 = 0                             
Cycle 23:            add $t4,$t2,$t1                                         $t4 = 0                                           
Cycle 24:            mul $t0,$t2,$t4                                         $t0 = 0                                           
Cycle 25:            sw $t2,1516($zero)                                      DRAM: Request Issued                              
Cycle 26:            addi $t4,$t3,2936                                       $t4 = 2936                                        
Cycle 27:            sub $t1,$t1,$t1                                         $t1 = 0                                           
Cycle 28:            mul $t0,$t4,$t4                                         $t0 = 8620096                                     
Cycle 29:            add $t3,$t4,$t0                                         $t3 = 8623032                                     
Cycle 30:            add $t1,$t4,$t3                                         $t1 = 8625968                                     
Cycle 31:            slt $t0,$t1,$t4                                         $t0 = 0                                           
Cycle 32:            lw $t0,292($zero)                                       DRAM: Request Issued                              
Cycle 24-33:         DRAM: Writeback row 2                                                                                     
Cycle 33:            add $t1,$t3,$t0                                         $t1 = 8623032                                     
Cycle 34:            sub $t1,$t3,$t2                                         $t1 = 8623032                                     
Cycle 35:            sub $t0,$t2,$t1                                         $t0 = -8623032                                    
Cycle 36:            lw $t4,3980($zero)                                      DRAM: Request Issued                              
Cycle 37:            addi $t1,$t3,2228                                       $t1 = 8625260                                     
Cycle 38:            mul $t1,$t1,$t2                                         $t1 = 0                                           
Cycle 39:            mul $t1,$t2,$t0                                         $t1 = 0                                           
Cycle 40:            add $t2,$t0,$t1                                         $t2 = -8623032                                    
Cycle 41:            sub $t3,$t0,$t0                                         $t3 = 0                                           
Cycle 42:            addi $t1,$t0,72                                         $t1 = -8622960                                    
Cycle 34-43:         DRAM: Activate row 3      (Ins: lw $t1,3940($zero))                                                       
Cycle 43:            slt $t3,$t1,$t3                                         $t3 = 1                                           
Cycle 44:            mul $t1,$t4,$t1                                         $t1 = 0                                           
Cycle 44-45:         DRAM: Column Access (868) (Ins: lw $t1,3940($zero))     $t1 = 0                                           
Cycle 45:            slt $t4,$t3,$t1                                         $t4 = 0                                           
Cycle 46:            addi $t1,$t4,3296                                       $t1 = 3296                                        
Cycle 46-47:         DRAM: Column Access (244) (Ins: lw $t0,3316($zero))     $t0 = 0                                           
Cycle 47:            lw $t3,476($zero)                                       DRAM: Request Issued                              
Cycle 48:            addi $t1,$t0,1936                                       $t1 = -8621096                                    
Cycle 49:            slt $t3,$t1,$t1                                         $t3 = 0                                           
Cycle 50:            add $t4,$t2,$t2                                         $t4 = -17246064                                   
Cycle 51:            slt $t1,$t0,$t0                                         $t1 = 0                                           
Cycle 52:            add $t2,$t2,$t4                                         $t2 = -25869096                                   
Cycle 53:            sw $t3,3632($zero)                                      DRAM: Request Issued                              
Cycle 54:            mul $t0,$t1,$t4                                         $t0 = 0                                           
Cycle 55:            add $t0,$t3,$t4                                         $t0 = -17246064                                   
Cycle 56:            slt $t2,$t0,$t1                                         $t2 = 1                                           
Cycle 48-57:         DRAM: Writeback row 3                                                                                     
Cycle 57:            addi $t4,$t3,1028                                       $t4 = 1028                                        
Cycle 58:            add $t2,$t1,$t4                                         $t2 = 1028                                        
Cycle 59:            sub $t1,$t0,$t2                                         $t1 = -17247092                                   
Cycle 60:            slt $t3,$t2,$t3                                         $t3 = 0                                           
Cycle 61:            mul $t1,$t0,$t0                                         $t1 = 238244096                                   
Cycle 62:            sub $t4,$t4,$t0                                         $t4 = 17247092                                    
Cycle 63:            slt $t2,$t1,$t3                                         $t2 = 0                                           
Cycle 64:            slt $t3,$t2,$t1                                         $t3 = 1                                           
Cycle 65:            addi $t3,$t0,2784                                       $t3 = -17243280                                   
Cycle 66:            sub $t3,$t0,$t2                                         $t3 = -17246064                                   
Cycle 58-67:         DRAM: Activate row 1      (Ins: sw $t1,1176($zero))                                                       
Cycle 67:            sw $t1,2984($zero)                                      DRAM: Request Issued                              
Cycle 68:            add $t2,$t0,$t2                                         $t2 = -17246064                                   
Cycle 68-69:         DRAM: Column Access (152) (Ins: sw $t1,1176($zero))     Address 1176-1179 = 0                             
Cycle 69:            addi $t0,$t1,2200                                       $t0 = 238246296                                   
Cycle 70:            sub $t1,$t4,$t3                                         $t1 = 34493156                                    
Cycle 70-71:         DRAM: Column Access (540) (Ins: lw $t4,1564($zero))     $t4 = 0                                           
Cycle 71:            mul $t0,$t1,$t0                                         $t0 = 784235360                                   
Cycle 72:            sw $t2,3844($zero)                                      DRAM: Request Issued                              
Cycle 73:            slt $t2,$t1,$t2                                         $t2 = 0                                           
Cycle 74:            sub $t0,$t0,$t1                                         $t0 = 749742204                                   
Cycle 75:            slt $t4,$t2,$t0                                         $t4 = 1                                           
Cycle 76:            mul $t0,$t1,$t2                                         $t0 = 0                                           
Cycle 77:            sub $t0,$t2,$t4                                         $t0 = -1                                          
Cycle 78:            add $t2,$t3,$t2                                         $t2 = -17246064                                   
Cycle 79:            sw $t2,920($zero)                                       DRAM: Request Issued                              
Cycle 80:            sub $t1,$t3,$t2                                         $t1 = 0                                           
Cycle 72-81:         DRAM: Writeback row 1                                                                                     
Cycle 81:            slt $t3,$t0,$t0                                         $t3 = 0                                           
Cycle 82:            lw $t2,3448($zero)                                      DRAM: Request Issued                              
Cycle 83:            add $t3,$t4,$t0                                         $t3 = 0                                           
Cycle 84:            lw $t2,540($zero)                                       DRAM: Request Issued                              
Cycle 85:            sw $t3,2936($zero)                                      DRAM: Request Issued                              
Cycle 86:            sw $t1,3276($zero)                                      DRAM: Request Issued                              
Cycle 87:            sub $t2,$t4,$t3                                         $t2 = 1                                           
Cycle 88:            add $t2,$t2,$t3                                         $t2 = 1                                           
Cycle 89:            mul $t4,$t0,$t2                                         $t4 = -1                                          
Cycle 90:            add $t2,$t1,$t3                                         $t2 = 0                                           
Cycle 82-91:         DRAM: Activate row 2      (Ins: lw $t1,2620($zero))                                                       
Cycle 91:            add $t1,$t3,$t0                                         $t1 = -1                                          
Cycle 92:            sw $t3,3640($zero)                                      DRAM: Request Issued                              
Cycle 92-93:         DRAM: Column Access (572) (Ins: lw $t1,2620($zero))     $t1 = 0                                           
Cycle 93:            sub $t4,$t1,$t0                                         $t4 = 0                                           
Cycle 94:            lw $t3,2276($zero)                                      DRAM: Request Issued                              
Cycle 94-95:         DRAM: Column Access (268) (Ins: lw $t3,2316($zero))     $t3 = 0                                           
Cycle 95:            sw $t1,572($zero)                                       DRAM: Request Issued                              
Cycle 96:            slt $t1,$t1,$t0                                         $t1 = 0                                           
Cycle 96-97:         DRAM: Column Access (580) (Ins: lw $t0,2628($zero))     $t0 = 0                                           
Cycle 97:            addi $t3,$t3,3924                                       $t3 = 3924                                        
Cycle 98:            sub $t2,$t2,$t2                                         $t2 = 0                                           
Cycle 98-99:         DRAM: Column Access (40) (Ins: sw $t3,2088($zero))      Address 2088-2091 = 0                             
Cycle 99:            sub $t4,$t2,$t1                                         $t4 = 0                                           
Cycle 100:           lw $t3,588($zero)                                       DRAM: Request Issued                              
Cycle 101:           sub $t1,$t2,$t1                                         $t1 = 0                                           
Cycle 102:           sw $t4,692($zero)                                       DRAM: Request Issued                              
Cycle 103:           mul $t1,$t1,$t3                                         $t1 = 0                                           
Cycle 104:           add $t1,$t3,$t3                                         $t1 = 0                                           
Cycle 105:           lw $t3,3636($zero)                                      DRAM: Request Issued                              
Cycle 106:           sub $t0,$t1,$t1                                         $t0 = 0                                           
Cycle 107:           sw $t0,928($zero)                                       DRAM: Request Issued                              
Cycle 108:           sw $t1,692($zero)                                       DRAM: Request Issued                              
Cycle 100-109:       DRAM: Writeback row 2                                                                                     
Cycle 109:           slt $t3,$t3,$t3                                         $t3 = 0                                           
Cycle 110:           slt $t0,$t3,$t1                                         $t0 = 0                                           
Cycle 111:           addi $t1,$t3,2100                                       $t1 = 2100                                        
Cycle 112:           sub $t0,$t4,$t1                                         $t0 = -2100                                       
Cycle 113:           sw $t3,3784($zero)                                      DRAM: Request Issued                              
Cycle 114:           slt $t4,$t2,$t4                                         $t4 = 0                                           
Cycle 115:           sub $t3,$t3,$t3                                         $t3 = 0                                           
Cycle 116:           lw $t0,3944($zero)                                      DRAM: Request Issued                              
Cycle 117:           addi $t0,$t0,876                                        $t0 = 876                                         
Cycle 118:           slt $t0,$t2,$t4                                         $t0 = 0                                           
Cycle 110-119:       DRAM: Activate row 0      (Ins: lw $t2,332($zero))                                                        
Cycle 119:           add $t4,$t3,$t1                                         $t4 = 2100                                        
Cycle 120:           sub $t0,$t3,$t0                                         $t0 = 0                                           
Cycle 120-121:       DRAM: Column Access (332) (Ins: lw $t2,332($zero))      $t2 = 0                                           
Cycle 121:           slt $t1,$t4,$t1                                         $t1 = 0                                           
Cycle 122:           add $t1,$t2,$t1                                         $t1 = 0                                           
Cycle 122-123:       DRAM: Column Access (292) (Ins: lw $t0,292($zero))      $t0 = 0                                           
Cycle 123:           add $t2,$t4,$t4                                         $t2 = 4200                                        
Cycle 124:           slt $t1,$t4,$t2                                         $t1 = 1                                           
Cycle 125:           mul $t4,$t2,$t3                                         $t4 = 0                                           
Cycle 126:           add $t3,$t2,$t4                                         $t3 = 4200                                        
Cycle 127:           mul $t0,$t4,$t3                                         $t0 = 0                                           
Cycle 128:           sub $t1,$t1,$t0                                         $t1 = 1                                           
Cycle 129:           addi $t4,$t3,1672                                       $t4 = 5872                                        
Cycle 130:           slt $t4,$t1,$t3                                         $t4 = 1                                           
Cycle 131:           sw $t4,2896($zero)                                      DRAM: Request Issued                              
Cycle 132:           sw $t1,2816($zero)                                      DRAM: Request Issued                              
Cycle 124-133:       DRAM: Writeback row 0                                                                                     
Cycle 133:           sw $t0,2672($zero)                                      DRAM: Request Issued                              
Cycle 134:           addi $t4,$t2,3620                                       $t4 = 7820                                        
Cycle 135:           lw $t0,3976($zero)                                      DRAM: Request Issued                              
Cycle 136:           slt $t0,$t2,$t3                                         $t0 = 0                                           
Cycle 137:           add $t3,$t3,$t0                                         $t3 = 4200                                        
Cycle 138:           lw $t4,2572($zero)                                      DRAM: Request Issued                              
Cycle 139:           add $t4,$t3,$t1                                         $t4 = 4201                                        
Cycle 140:           add $t0,$t2,$t4                                         $t0 = 8401                                        
Cycle 141:           slt $t1,$t2,$t4                                         $t1 = 1                                           
Cycle 142:           sub $t1,$t2,$t0                                         $t1 = -4201                                       
Cycle 134-143:       DRAM: Activate row 1      (Ins: sw $t2,1516($zero))                                                       
Cycle 143:           add $t0,$t4,$t0                                         $t0 = 12602                                       
Cycle 144:           slt $t4,$t0,$t4                                         $t4 = 0                                           
Cycle 144-145:       DRAM: Column Access (492) (Ins: sw $t2,1516($zero))     Address 1516-1519 = 0                             
Cycle 145:           sw $t0,1000($zero)                                      DRAM: Request Issued                              
Cycle 146:           sub $t2,$t3,$t0                                         $t2 = -8402                                       
Cycle 147:           sw $t0,96($zero)                                        DRAM: Request Issued                              
Cycle 148:           slt $t2,$t0,$t0                                         $t2 = 0                                           
Cycle 149:           addi $t3,$t0,1080                                       $t3 = 13682                                       
Cycle 150:           addi $t2,$t3,2684                                       $t2 = 16366                                       
Cycle 151:           add $t0,$t4,$t1                                         $t0 = -4201                                       
Cycle 152:           mul $t1,$t1,$t1                                         $t1 = 17648401                                    
Cycle 153:           slt $t1,$t0,$t2                                         $t1 = 1                                           
Cycle 154:           sub $t0,$t2,$t3                                         $t0 = 2684                                        
Cycle 146-155:       DRAM: Writeback row 1                                                                                     
Cycle 155:           addi $t2,$t4,596                                        $t2 = 596                                         
Cycle 156:           addi $t2,$t3,3264                                       $t2 = 16946                                       
Cycle 157:           sw $t2,3992($zero)                                      DRAM: Request Issued                              
Cycle 158:           slt $t2,$t1,$t4                                         $t2 = 0                                           
Cycle 159:           slt $t0,$t0,$t0                                         $t0 = 0                                           
Cycle 160:           lw $t1,1240($zero)                                      DRAM: Request Issued                              
Cycle 161:           addi $t4,$t4,1720                                       $t4 = 1720                                        
Cycle 162:           lw $t0,2424($zero)                                      DRAM: Request Issued                              
Cycle 163:           mul $t0,$t1,$t0                                         $t0 = 0                                           
Cycle 164:           mul $t2,$t0,$t0                                         $t2 = 0                                           
Cycle 156-165:       DRAM: Activate row 3      (Ins: lw $t4,3980($zero))                                                       
Cycle 165:           sub $t4,$t0,$t2                                         $t4 = 0                                           
Cycle 166:           lw $t3,2240($zero)                                      DRAM: Request Issued                              
Cycle 166-167:       DRAM: Column Access (908) (Ins: lw $t4,3980($zero))     $t4 = 0                                           
Cycle 167:           lw $t4,500($zero)                                       DRAM: Request Issued                              
Cycle 168:           sw $t4,3820($zero)                                      DRAM: Request Issued                              
Cycle 169:           sw $t0,1304($zero)                                      DRAM: Request Issued                              
Cycle 170:           lw $t3,496($zero)                                       DRAM: Request Issued                              
Cycle 171:           sub $t1,$t3,$t0                                         $t1 = 0                                           
Cycle 172:           sub $t4,$t4,$t0                                         $t4 = 0                                           
Cycle 173:           addi $t4,$t1,416                                        $t4 = 416                                         
Cycle 174:           lw $t2,1696($zero)                                      DRAM: Request Issued                              
Cycle 175:           mul $t0,$t4,$t0                                         $t0 = 0                                           
Cycle 176:           mul $t2,$t3,$t3                                         $t2 = 0                                           
Cycle 168-177:       DRAM: Writeback row 3                                                                                     
Cycle 177:           sw $t1,576($zero)                                       DRAM: Request Issued                              
Cycle 178:           add $t2,$t0,$t4                                         $t2 = 416                                         
Cycle 179:           sub $t3,$t3,$t0                                         $t3 = 0                                           
Cycle 180:           lw $t4,180($zero)                                       DRAM: Request Issued                              
Cycle 181:           lw $t1,824($zero)                                       DRAM: Request Issued                              
Cycle 182:           add $t4,$t4,$t0                                         $t4 = 0                                           
Cycle 183:           lw $t0,3924($zero)                                      DRAM: Request Issued                              
Cycle 184:           slt $t0,$t4,$t3                                         $t0 = 0                                           
Cycle 185:           addi $t2,$t2,1036                                       $t2 = 1452                                        
Cycle 186:           lw $t3,2280($zero)                                      DRAM: Request Issued                              
Cycle 178-187:       DRAM: Activate row 0      (Ins: lw $t3,476($zero))                                                        
Cycle 187:           sw $t0,2096($zero)                                      DRAM: Request Issued                              
Cycle 188:           slt $t3,$t3,$t2                                         $t3 = 1                                           
Cycle 188-189:       DRAM: Column Access (476) (Ins: lw $t3,476($zero))      $t3 = 0                                           
Cycle 189:           sw $t4,3440($zero)                                      DRAM: Request Issued                              
Cycle 190:           add $t1,$t2,$t2                                         $t1 = 2904                                        
Cycle 191:           add $t1,$t4,$t4                                         $t1 = 0                                           
Cycle 192:           slt $t0,$t4,$t3                                         $t0 = 1                                           
Cycle 193:           sub $t2,$t0,$t2                                         $t2 = -1451                                       
Cycle 194:           sub $t4,$t0,$t1                                         $t4 = 1                                           
Cycle 195:           slt $t4,$t1,$t1                                         $t4 = 0                                           
Cycle 196:           lw $t3,580($zero)                                       DRAM: Request Issued                              
Cycle 197:           addi $t2,$t2,1516                                       $t2 = 65                                          
Cycle 198:           lw $t0,656($zero)                                       DRAM: Request Issued                              
Cycle 190-199:       DRAM: Writeback row 0                                                                                     
Cycle 199:           sw $t1,3980($zero)                                      DRAM: Request Issued                              
Cycle 200:           add $t0,$t4,$t1                                         $t0 = 0                                           
Cycle 201:           addi $t3,$t1,84                                         $t3 = 84                                          
Cycle 202:           mul $t1,$t4,$t2                                         $t1 = 0                                           
Cycle 203:           lw $t3,1368($zero)                                      DRAM: Request Issued                              
Cycle 204:           mul $t0,$t2,$t0                                         $t0 = 0                                           
Cycle 205:           addi $t1,$t4,1524                                       $t1 = 1524                                        
Cycle 206:           addi $t3,$t1,1952                                       $t3 = 3476                                        
Cycle 207:           sub $t0,$t1,$t3                                         $t0 = -1952                                       
Cycle 208:           addi $t0,$t0,1552                                       $t0 = -400                                        
Cycle 200-209:       DRAM: Activate row 3      (Ins: sw $t3,3632($zero))                                                       
Cycle 209:           sub $t2,$t3,$t3                                         $t2 = 0                                           
Cycle 210:           sw $t2,3408($zero)                                      DRAM: Request Issued                              
Cycle 210-211:       DRAM: Column Access (560) (Ins: sw $t3,3632($zero))     Address 3632-3635 = 0                             
Cycle 211:           addi $t1,$t0,2188                                       $t1 = 1788                                        
Cycle 212:           slt $t2,$t1,$t2                                         $t2 = 0                                           
Cycle 213:           mul $t4,$t3,$t4                                         $t4 = 0                                           
Cycle 214:           sw $t1,3752($zero)                                      DRAM: Request Issued                              
Cycle 215:           addi $t1,$t3,3824                                       $t1 = 7300                                        
Cycle 216:           slt $t1,$t1,$t3                                         $t1 = 0                                           
Cycle 217:           sub $t3,$t1,$t4                                         $t3 = 0                                           
Cycle 218:           addi $t0,$t1,740                                        $t0 = 740                                         
Cycle 219:           sw $t0,2988($zero)                                      DRAM: Request Issued                              
Cycle 220:           lw $t1,1356($zero)                                      DRAM: Request Issued                              
Cycle 212-221:       DRAM: Writeback row 3                                                                                     
Cycle 221:           mul $t4,$t2,$t4                                         $t4 = 0                                           
Cycle 222:           addi $t1,$t1,2760                                       $t1 = 2760                                        
Cycle 223:           lw $t2,0($zero)                                         DRAM: Request Issued                              
Cycle 224:           add $t3,$t0,$t2                                         $t3 = 740                                         
Cycle 225:           lw $t1,344($zero)                                       DRAM: Request Issued                              
Cycle 226:           sub $t3,$t1,$t2                                         $t3 = 0                                           
Cycle 227:           lw $t2,1240($zero)                                      DRAM: Request Issued                              
Cycle 228:           slt $t3,$t4,$t1                                         $t3 = 0                                           
Cycle 229:           add $t3,$t4,$t2                                         $t3 = 0                                           
Cycle 230:           addi $t3,$t2,2052                                       $t3 = 2052                                        
Cycle 222-231:       DRAM: Activate row 2      (Ins: sw $t1,2984($zero))                                                       
Cycle 231:           add $t2,$t0,$t3                                         $t2 = 2792                                        
Cycle 232:           sw $t3,1032($zero)                                      DRAM: Request Issued                              
Cycle 232-233:       DRAM: Column Access (936) (Ins: sw $t1,2984($zero))     Address 2984-2987 = 238244096                     
Cycle 233:           sub $t3,$t3,$t3                                         $t3 = 0                                           
Cycle 234:           slt $t0,$t4,$t2                                         $t0 = 1                                           
Cycle 235:           lw $t2,3964($zero)                                      DRAM: Request Issued                              
Cycle 236:           mul $t0,$t0,$t3                                         $t0 = 0                                           
Cycle 237:           sub $t1,$t0,$t3                                         $t1 = 0                                           
Cycle 238:           add $t0,$t0,$t1                                         $t0 = 0                                           
Cycle 239:           slt $t4,$t1,$t3                                         $t4 = 0                                           
Cycle 240:           add $t4,$t1,$t1                                         $t4 = 0                                           
Cycle 241:           lw $t4,676($zero)                                       DRAM: Request Issued                              
Cycle 242:           sub $t2,$t2,$t3                                         $t2 = 0                                           
Cycle 234-243:       DRAM: Writeback row 2                                                                                     
Cycle 243:           slt $t2,$t0,$t4                                         $t2 = 0                                           
Cycle 244:           sub $t3,$t2,$t4                                         $t3 = 0                                           
Cycle 245:           slt $t1,$t4,$t4                                         $t1 = 0                                           
Cycle 246:           slt $t0,$t0,$t4                                         $t0 = 0                                           
Cycle 247:           add $t4,$t0,$t3                                         $t4 = 0                                           
Cycle 248:           slt $t2,$t2,$t0                                         $t2 = 0                                           
Cycle 249:           add $t3,$t1,$t4                                         $t3 = 0                                           
Cycle 250:           addi $t1,$t1,3344                                       $t1 = 3344                                        
Cycle 251:           mul $t1,$t1,$t3                                         $t1 = 0                                           
Cycle 252:           sub $t3,$t3,$t2                                         $t3 = 0                                           
Cycle 244-253:       DRAM: Activate row 3      (Ins: sw $t2,3844($zero))                                                       
Cycle 253:           slt $t3,$t0,$t1                                         $t3 = 0                                           
Cycle 254:           add $t0,$t2,$t1                                         $t0 = 0                                           
Cycle 254-255:       DRAM: Column Access (772) (Ins: sw $t2,3844($zero))     Address 3844-3847 = -17246064                     
Cycle 255:           slt $t0,$t2,$t4                                         $t0 = 0                                           
Cycle 256:           add $t4,$t2,$t1                                         $t4 = 0                                           
Cycle 256-257:       DRAM: Column Access (204) (Ins: sw $t1,3276($zero))     Address 3276-3279 = 0                             
Cycle 257:           sw $t3,3812($zero)                                      DRAM: Request Issued                              
Cycle 258:           addi $t0,$t4,2912                                       $t0 = 2912                                        
Cycle 259:           lw $t3,1944($zero)                                      DRAM: Request Issued                              
Cycle 260:           lw $t3,1216($zero)                                      DRAM: Request Issued                              
Cycle 261:           sw $t0,3084($zero)                                      DRAM: Request Issued                              
Cycle 262:           slt $t4,$t1,$t4                                         $t4 = 0                                           
Cycle 263:           mul $t1,$t1,$t1                                         $t1 = 0                                           
Cycle 264:           lw $t4,96($zero)                                        DRAM: Request Issued                              
Cycle 265:           mul $t3,$t3,$t4                                         $t3 = 0                                           
Cycle 266:           mul $t3,$t3,$t2                                         $t3 = 0                                           
Cycle 258-267:       DRAM: Writeback row 3                                                                                     
Cycle 267:           sub $t3,$t0,$t1                                         $t3 = 2912                                        
Cycle 268:           add $t4,$t3,$t1                                         $t4 = 2912                                        
Cycle 269:           sw $t0,96($zero)                                        DRAM: Request Issued                              
Cycle 270:           sub $t4,$t3,$t2                                         $t4 = 2912                                        
Cycle 271:           slt $t2,$t4,$t3                                         $t2 = 0                                           
Cycle 272:           sub $t0,$t1,$t0                                         $t0 = -2912                                       
Cycle 273:           slt $t4,$t4,$t1                                         $t4 = 0                                           
Cycle 274:           sub $t0,$t0,$t0                                         $t0 = 0                                           
Cycle 275:           slt $t3,$t3,$t0                                         $t3 = 0                                           
Cycle 276:           addi $t4,$t1,3136                                       $t4 = 3136                                        
Cycle 268-277:       DRAM: Activate row 0      (Ins: sw $t2,920($zero))                                                        
Cycle 277:           addi $t2,$t3,2008                                       $t2 = 2008                                        
Cycle 278:           mul $t4,$t1,$t0                                         $t4 = 0                                           
Cycle 278-279:       DRAM: Column Access (920) (Ins: sw $t2,920($zero))      Address 920-923 = -17246064                       
Cycle 279:           addi $t0,$t2,3624                                       $t0 = 5632                                        
Cycle 280:           add $t0,$t4,$t2                                         $t0 = 2008                                        
Cycle 281:           lw $t4,2752($zero)                                      DRAM: Request Issued                              
Cycle 282:           add $t4,$t2,$t0                                         $t4 = 4016                                        
Cycle 283:           sw $t2,984($zero)                                       DRAM: Request Issued                              
Cycle 284:           slt $t4,$t3,$t3                                         $t4 = 0                                           
Cycle 285:           slt $t1,$t1,$t3                                         $t1 = 0                                           
Cycle 286:           mul $t3,$t2,$t4                                         $t3 = 0                                           
Cycle 287:           addi $t0,$t4,236                                        $t0 = 236                                         
Cycle 288:           slt $t4,$t1,$t0                                         $t4 = 1                                           
Cycle 280-289:       DRAM: Writeback row 0                                                                                     
Cycle 289:           mul $t3,$t4,$t4                                         $t3 = 1                                           
Cycle 290:           addi $t4,$t3,3980                                       $t4 = 3981                                        
Cycle 291:           lw $t4,3660($zero)                                      DRAM: Request Issued                              
Cycle 292:           sub $t0,$t3,$t4                                         $t0 = 1                                           
Cycle 293:           sub $t3,$t4,$t0                                         $t3 = -1                                          
Cycle 294:           addi $t4,$t2,1052                                       $t4 = 3060                                        
Cycle 295:           mul $t2,$t1,$t1                                         $t2 = 0                                           
Cycle 296:           lw $t0,952($zero)                                       DRAM: Request Issued                              
Cycle 297:           slt $t3,$t1,$t3                                         $t3 = 0                                           
Cycle 298:           slt $t0,$t4,$t3                                         $t0 = 0                                           
Cycle 290-299:       DRAM: Activate row 3      (Ins: lw $t2,3448($zero))                                                       
Cycle 299:           lw $t2,1156($zero)                                      DRAM: Request Issued                              
Cycle 300:           lw $t4,288($zero)                                       DRAM: Request Issued                              
Cycle 300-301:       DRAM: Column Access (376) (Ins: lw $t2,3448($zero))     $t2 = 0                                           
Cycle 301:           mul $t1,$t3,$t0                                         $t1 = 0                                           
Cycle 302:           slt $t0,$t3,$t4                                         $t0 = 0                                           
Cycle 303:           lw $t2,2960($zero)                                      DRAM: Request Issued                              
Cycle 304:           sub $t1,$t4,$t4                                         $t1 = 0                                           
Cycle 305:           sw $t2,3344($zero)                                      DRAM: Request Issued                              
Cycle 306:           sw $t1,936($zero)                                       DRAM: Request Issued                              
Cycle 307:           sub $t2,$t0,$t1                                         $t2 = 0                                           
Cycle 308:           addi $t0,$t0,2208                                       $t0 = 2208                                        
Cycle 309:           sw $t0,3716($zero)                                      DRAM: Request Issued                              
Cycle 310:           mul $t2,$t4,$t4                                         $t2 = 0                                           
Cycle 302-311:       DRAM: Writeback row 3                                                                                     
Cycle 311:           sub $t4,$t0,$t2                                         $t4 = 2208                                        
Cycle 312:           add $t4,$t1,$t1                                         $t4 = 0                                           
Cycle 313:           add $t4,$t3,$t3                                         $t4 = 0                                           
Cycle 314:           addi $t3,$t4,1872                                       $t3 = 1872                                        
Cycle 315:           sub $t0,$t3,$t2                                         $t0 = 1872                                        
Cycle 316:           sub $t4,$t4,$t2                                         $t4 = 0                                           
Cycle 317:           sub $t4,$t4,$t3                                         $t4 = -1872                                       
Cycle 318:           sub $t3,$t3,$t3                                         $t3 = 0                                           
Cycle 319:           add $t2,$t0,$t3                                         $t2 = 1872                                        
Cycle 320:           mul $t1,$t4,$t3                                         $t1 = 0                                           
Cycle 312-321:       DRAM: Activate row 0      (Ins: lw $t2,540($zero))                                                        
Cycle 321:           mul $t0,$t0,$t2                                         $t0 = 3504384                                     
Cycle 322:           sub $t1,$t3,$t0                                         $t1 = -3504384                                    
Cycle 322-323:       DRAM: Column Access (540) (Ins: lw $t2,540($zero))      $t2 = 0                                           
Cycle 323:           addi $t2,$t0,1784                                       $t2 = 3506168                                     
Cycle 324:           sw $t2,2820($zero)                                      DRAM: Request Issued                              
Cycle 324-325:       DRAM: Column Access (572) (Ins: sw $t1,572($zero))      Address 572-575 = -1                              
Cycle 325:           add $t4,$t1,$t0                                         $t4 = 0                                           
Cycle 326:           lw $t0,304($zero)                                       DRAM: Request Issued                              
Cycle 327:           addi $t3,$t0,1060                                       $t3 = 3505444                                     
Cycle 328:           add $t4,$t0,$t1                                         $t4 = -3504384                                    
Cycle 329:           sub $t4,$t2,$t1                                         $t4 = 7010552                                     
Cycle 330:           addi $t2,$t4,1352                                       $t2 = 7011904                                     
Cycle 331:           sub $t2,$t3,$t3                                         $t2 = 0                                           
Cycle 332:           add $t4,$t3,$t0                                         $t4 = 3505444                                     
Cycle 333:           sw $t4,340($zero)                                       DRAM: Request Issued                              
Cycle 334:           add $t1,$t0,$t2                                         $t1 = 0                                           
Cycle 326-335:       DRAM: Writeback row 0                                                                                     
Cycle 335:           slt $t1,$t0,$t1                                         $t1 = 0                                           
Cycle 336:           add $t4,$t2,$t1                                         $t4 = 0                                           
Cycle 337:           sub $t1,$t1,$t3                                         $t1 = -3505444                                    
Cycle 338:           sw $t0,3268($zero)                                      DRAM: Request Issued                              
Cycle 339:           lw $t2,360($zero)                                       DRAM: Request Issued                              
Cycle 340:           add $t4,$t0,$t0                                         $t4 = 0                                           
Cycle 341:           addi $t3,$t0,728                                        $t3 = 728                                         
Cycle 342:           sw $t4,780($zero)                                       DRAM: Request Issued                              
Cycle 343:           sw $t0,3160($zero)                                      DRAM: Request Issued                              
Cycle 344:           add $t2,$t0,$t2                                         $t2 = 0                                           
Cycle 336-345:       DRAM: Activate row 3      (Ins: sw $t3,3640($zero))                                                       
Cycle 345:           lw $t1,2176($zero)                                      DRAM: Request Issued                              
Cycle 346:           lw $t1,1016($zero)                                      DRAM: Request Issued                              
Cycle 346-347:       DRAM: Column Access (568) (Ins: sw $t3,3640($zero))     Address 3640-3643 = 0                             
Cycle 347:           slt $t1,$t2,$t0                                         $t1 = 0                                           
Cycle 348:           add $t1,$t0,$t0                                         $t1 = 0                                           
Cycle 349:           add $t0,$t3,$t4                                         $t0 = 728                                         
Cycle 350:           mul $t4,$t0,$t0                                         $t4 = 529984                                      
Cycle 351:           slt $t3,$t2,$t2                                         $t3 = 0                                           
Cycle 352:           slt $t0,$t3,$t0                                         $t0 = 1                                           
Cycle 353:           add $t4,$t4,$t3                                         $t4 = 529984                                      
Cycle 354:           lw $t3,264($zero)                                       DRAM: Request Issued                              
Cycle 355:           lw $t0,1044($zero)                                      DRAM: Request Issued                              
Cycle 356:           lw $t0,1804($zero)                                      DRAM: Request Issued                              
Cycle 348-357:       DRAM: Writeback row 3                                                                                     
Cycle 357:           mul $t3,$t0,$t3                                         $t3 = 0                                           
Cycle 358:           add $t1,$t4,$t0                                         $t1 = 529984                                      
Cycle 359:           sub $t4,$t0,$t1                                         $t4 = -529984                                     
Cycle 360:           sw $t2,960($zero)                                       DRAM: Request Issued                              
Cycle 361:           sw $t1,1252($zero)                                      DRAM: Request Issued                              
Cycle 362:           sub $t4,$t0,$t0                                         $t4 = 0                                           
Cycle 363:           sub $t3,$t1,$t3                                         $t3 = 529984                                      
Cycle 364:           addi $t3,$t2,2388                                       $t3 = 2388                                        
Cycle 365:           sub $t4,$t1,$t0                                         $t4 = 529984                                      
Cycle 366:           sub $t3,$t2,$t0                                         $t3 = 0                                           
Cycle 358-367:       DRAM: Activate row 2      (Ins: lw $t3,2276($zero))                                                       
Cycle 367:           addi $t3,$t2,3208                                       $t3 = 3208                                        
Cycle 368:           add $t0,$t3,$t0                                         $t0 = 3208                                        
Cycle 368-369:       DRAM: Column Access (228) (Ins: lw $t3,2276($zero))     $t3 = 0                                           
Cycle 369:           add $t2,$t2,$t1                                         $t2 = 529984                                      
Cycle 370:           mul $t4,$t1,$t3                                         $t4 = 1700188672                                  
Cycle 370-371:       DRAM: Column Access (888) (Ins: sw $t3,2936($zero))     Address 2936-2939 = 0                             
Cycle 371:           sub $t3,$t3,$t3                                         $t3 = 0                                           
Cycle 372:           addi $t0,$t4,3408                                       $t0 = 1700192080                                  
Cycle 373:           add $t2,$t2,$t0                                         $t2 = 1700722064                                  
Cycle 374:           lw $t0,48($zero)                                        DRAM: Request Issued                              
Cycle 375:           sw $t3,3036($zero)                                      DRAM: Request Issued                              
Cycle 376:           add $t0,$t1,$t0                                         $t0 = 529984                                      
Cycle 377:           lw $t0,3452($zero)                                      DRAM: Request Issued                              
Cycle 378:           add $t4,$t3,$t2                                         $t4 = 1700722064                                  
Cycle 379:           add $t2,$t1,$t4                                         $t2 = 1701252048                                  
Cycle 380:           addi $t0,$t3,2744                                       $t0 = 2744                                        
Cycle 372-381:       DRAM: Writeback row 2                                                                                     
Cycle 381:           addi $t4,$t1,736                                        $t4 = 530720                                      
Cycle 382:           sub $t3,$t4,$t2                                         $t3 = -1700721328                                 
Cycle 383:           sw $t1,28($zero)                                        DRAM: Request Issued                              
Cycle 384:           slt $t0,$t3,$t2                                         $t0 = 1                                           
Cycle 385:           sub $t4,$t1,$t4                                         $t4 = -736                                        
Cycle 386:           sub $t3,$t3,$t1                                         $t3 = -1701251312                                 
Cycle 387:           lw $t0,552($zero)                                       DRAM: Request Issued                              
Cycle 388:           lw $t1,2236($zero)                                      DRAM: Request Issued                              
Cycle 389:           mul $t0,$t1,$t1                                         $t0 = 0                                           
Cycle 390:           addi $t2,$t4,1660                                       $t2 = 924                                         
Cycle 382-391:       DRAM: Activate row 0      (Ins: lw $t3,588($zero))                                                        
Cycle 391:           mul $t3,$t4,$t0                                         $t3 = 0                                           
Cycle 392:           lw $t2,3560($zero)                                      DRAM: Request Issued                              
Cycle 392-393:       DRAM: Column Access (588) (Ins: lw $t3,588($zero))      $t3 = 0                                           
Cycle 393:           sub $t2,$t1,$t2                                         $t2 = 0                                           
Cycle 394:           addi $t4,$t2,3932                                       $t4 = 3932                                        
Cycle 394-395:       DRAM: Column Access (692) (Ins: sw $t4,692($zero))      Address 692-695 = 0                               
Cycle 395:           sub $t0,$t4,$t0                                         $t0 = 3932                                        
Cycle 396:           sub $t4,$t3,$t1                                         $t4 = 0                                           
Cycle 396-397:       DRAM: Column Access (928) (Ins: sw $t0,928($zero))      Address 928-931 = 0                               
Cycle 397:           addi $t0,$t0,876                                        $t0 = 4808                                        
Cycle 398:           sw $t4,1216($zero)                                      DRAM: Request Issued                              
Cycle 398-399:       DRAM: Column Access (692) (Ins: sw $t1,692($zero))      Address 692-695 = 0                               
Cycle 399:           add $t1,$t3,$t3                                         $t1 = 0                                           
Cycle 400:           sw $t1,92($zero)                                        DRAM: Request Issued                              
Cycle 401:           lw $t2,3412($zero)                                      DRAM: Request Issued                              
Cycle 402:           sw $t0,3508($zero)                                      DRAM: Request Issued                              
Cycle 403:           lw $t4,3788($zero)                                      DRAM: Request Issued                              
Cycle 404:           add $t1,$t0,$t1                                         $t1 = 4808                                        
Cycle 405:           lw $t4,608($zero)                                       DRAM: Request Issued                              
Cycle 406:           addi $t0,$t2,3000                                       $t0 = 3000                                        
Cycle 407:           add $t4,$t2,$t3                                         $t4 = 0                                           
Cycle 408:           slt $t3,$t1,$t4                                         $t3 = 0                                           
Cycle 400-409:       DRAM: Writeback row 0                                                                                     
Cycle 409:           add $t3,$t1,$t3                                         $t3 = 4808                                        
Cycle 410:           addi $t4,$t4,2436                                       $t4 = 2436                                        
Cycle 411:           sw $t0,2220($zero)                                      DRAM: Request Issued                              
Cycle 412:           sub $t3,$t0,$t2                                         $t3 = 3000                                        
Cycle 413:           slt $t3,$t0,$t1                                         $t3 = 1                                           
Cycle 414:           mul $t1,$t1,$t1                                         $t1 = 23116864                                    
Cycle 415:           mul $t3,$t2,$t3                                         $t3 = 0                                           
Cycle 416:           sub $t2,$t1,$t2                                         $t2 = 23116864                                    
Cycle 417:           slt $t2,$t1,$t1                                         $t2 = 0                                           
Cycle 418:           mul $t0,$t3,$t4                                         $t0 = 0                                           
Cycle 410-419:       DRAM: Activate row 3      (Ins: lw $t3,3636($zero))                                                       
Cycle 419:           sub $t2,$t2,$t2                                         $t2 = 0                                           
Cycle 420:           slt $t0,$t0,$t2                                         $t0 = 0                                           
Cycle 420-421:       DRAM: Column Access (564) (Ins: lw $t3,3636($zero))     $t3 = 0                                           
Cycle 421:           slt $t4,$t2,$t1                                         $t4 = 1                                           
Cycle 422:           mul $t4,$t4,$t3                                         $t4 = 0                                           
Cycle 422-423:       DRAM: Column Access (712) (Ins: sw $t3,3784($zero))     Address 3784-3787 = 0                             
Cycle 423:           add $t4,$t4,$t0                                         $t4 = 0                                           
Cycle 424:           sub $t4,$t0,$t2                                         $t4 = 0                                           
Cycle 424-425:       DRAM: Column Access (872) (Ins: lw $t0,3944($zero))     $t0 = 0                                           
Cycle 425:           addi $t3,$t1,3412                                       $t3 = 23120276                                    
Cycle 426:           sw $t2,3304($zero)                                      DRAM: Request Issued                              
Cycle 427:           sub $t1,$t1,$t1                                         $t1 = 0                                           
Cycle 428:           add $t0,$t1,$t4                                         $t0 = 0                                           
Cycle 429:           sub $t0,$t1,$t0                                         $t0 = 0                                           
Cycle 430:           sw $t2,3888($zero)                                      DRAM: Request Issued                              
Cycle 431:           mul $t4,$t0,$t1                                         $t4 = 0                                           
Cycle 432:           mul $t0,$t1,$t0                                         $t0 = 0                                           
Cycle 433:           lw $t4,2064($zero)                                      DRAM: Request Issued                              
Cycle 434:           mul $t1,$t2,$t0                                         $t1 = 0                                           
Cycle 426-435:       DRAM: Writeback row 3                                                                                     
Cycle 435:           slt $t2,$t0,$t0                                         $t2 = 0                                           
Cycle 436:           lw $t1,3276($zero)                                      DRAM: Request Issued                              
Cycle 437:           add $t2,$t1,$t1                                         $t2 = 0                                           
Cycle 438:           slt $t1,$t2,$t2                                         $t1 = 0                                           
Cycle 439:           mul $t2,$t0,$t3                                         $t2 = 0                                           
Cycle 440:           addi $t0,$t0,1528                                       $t0 = 1528                                        
Cycle 441:           mul $t3,$t4,$t2                                         $t3 = 0                                           
Cycle 442:           addi $t4,$t0,3904                                       $t4 = 5432                                        
Cycle 443:           slt $t4,$t4,$t3                                         $t4 = 0                                           
Cycle 444:           mul $t4,$t2,$t3                                         $t4 = 0                                           
Cycle 436-445:       DRAM: Activate row 2      (Ins: sw $t4,2896($zero))                                                       
Cycle 445:           addi $t1,$t3,1032                                       $t1 = 1032                                        
Cycle 446:           addi $t3,$t3,336                                        $t3 = 336                                         
Cycle 446-447:       DRAM: Column Access (848) (Ins: sw $t4,2896($zero))     Address 2896-2899 = 1                             
Cycle 447:           addi $t0,$t1,2168                                       $t0 = 3200                                        
Cycle 448:           mul $t0,$t4,$t1                                         $t0 = 0                                           
Cycle 448-449:       DRAM: Column Access (768) (Ins: sw $t1,2816($zero))     Address 2816-2819 = 1                             
Cycle 449:           add $t1,$t4,$t3                                         $t1 = 336                                         
Cycle 450:           sw $t3,1868($zero)                                      DRAM: Request Issued                              
Cycle 450-451:       DRAM: Column Access (624) (Ins: sw $t0,2672($zero))     Address 2672-2675 = 0                             
Cycle 451:           add $t3,$t0,$t1                                         $t3 = 336                                         
Cycle 452:           slt $t3,$t1,$t3                                         $t3 = 0                                           
Cycle 453:           lw $t3,2168($zero)                                      DRAM: Request Issued                              
Cycle 454:           sw $t3,2972($zero)                                      DRAM: Request Issued                              
Cycle 455:           sw $t2,2868($zero)                                      DRAM: Request Issued                              
Cycle 456:           sw $t1,2004($zero)                                      DRAM: Request Issued                              
Cycle 457:           slt $t4,$t1,$t3                                         $t4 = 0                                           
Cycle 458:           addi $t2,$t2,2428                                       $t2 = 2428                                        
Cycle 459:           add $t0,$t0,$t0                                         $t0 = 0                                           
Cycle 460:           slt $t1,$t4,$t0                                         $t1 = 0                                           
Cycle 452-461:       DRAM: Writeback row 2                                                                                     
Cycle 461:           sub $t1,$t2,$t3                                         $t1 = 2428                                        
Cycle 462:           addi $t0,$t1,1876                                       $t0 = 4304                                        
Cycle 463:           mul $t2,$t1,$t3                                         $t2 = 0                                           
Cycle 464:           addi $t1,$t3,2596                                       $t1 = 2596                                        
Cycle 465:           lw $t0,2280($zero)                                      DRAM: Request Issued                              
Cycle 466:           sw $t2,3640($zero)                                      DRAM: Request Issued                              
Cycle 467:           lw $t4,2452($zero)                                      DRAM: Request Issued                              
Cycle 468:           slt $t2,$t2,$t0                                         $t2 = 0                                           
Cycle 469:           lw $t3,1844($zero)                                      DRAM: Request Issued                              
Cycle 470:           slt $t3,$t0,$t1                                         $t3 = 1                                           
Cycle 462-471:       DRAM: Activate row 3      (Ins: lw $t0,3976($zero))                                                       
Cycle 471:           addi $t2,$t2,1628                                       $t2 = 1628                                        
Cycle 472:           lw $t3,336($zero)                                       DRAM: Request Issued                              
Cycle 472-473:       DRAM: Column Access (904) (Ins: lw $t0,3976($zero))     $t0 = 0                                           
Cycle 473:           addi $t1,$t0,2136                                       $t1 = 2136                                        
Cycle 474:           sub $t4,$t1,$t0                                         $t4 = 2136                                        
Cycle 475:           add $t2,$t1,$t2                                         $t2 = 3764                                        
Cycle 476:           sub $t2,$t0,$t0                                         $t2 = 0                                           
Cycle 477:           add $t2,$t3,$t0                                         $t2 = 0                                           
Cycle 478:           addi $t4,$t3,2624                                       $t4 = 2624                                        
Cycle 479:           sub $t4,$t0,$t1                                         $t4 = -2136                                       
Cycle 480:           add $t4,$t1,$t2                                         $t4 = 2136                                        
Cycle 481:           sw $t1,3224($zero)                                      DRAM: Request Issued                              
Cycle 482:           mul $t1,$t2,$t2                                         $t1 = 0                                           
Cycle 474-483:       DRAM: Writeback row 3                                                                                     
Cycle 483:           add $t4,$t4,$t1                                         $t4 = 2136                                        
Cycle 484:           mul $t0,$t0,$t3                                         $t0 = 0                                           
Cycle 485:           sub $t0,$t1,$t1                                         $t0 = 0                                           
Cycle 486:           add $t1,$t0,$t2                                         $t1 = 0                                           
Cycle 487:           addi $t4,$t4,2152                                       $t4 = 4288                                        
Cycle 488:           sub $t0,$t1,$t4                                         $t0 = -4288                                       
Cycle 489:           sub $t4,$t3,$t3                                         $t4 = 0                                           
Cycle 490:           sub $t2,$t1,$t4                                         $t2 = 0                                           
Cycle 491:           sub $t1,$t3,$t4                                         $t1 = 0                                           
Cycle 492:           addi $t0,$t4,864                                        $t0 = 864                                         
Cycle 484-493:       DRAM: Activate row 2      (Ins: lw $t4,2572($zero))                                                       
Cycle 493:           mul $t3,$t0,$t4                                         $t3 = 0                                           
Cycle 494:           sw $t0,1040($zero)                                      DRAM: Request Issued                              
Cycle 494-495:       DRAM: Column Access (524) (Ins: lw $t4,2572($zero))     $t4 = 0                                           
Cycle 495:           lw $t2,852($zero)                                       DRAM: Request Issued                              
Cycle 496:           lw $t2,1296($zero)                                      DRAM: Request Issued                              
Cycle 497:           slt $t4,$t1,$t4                                         $t4 = 0                                           
Cycle 498:           lw $t0,3448($zero)                                      DRAM: Request Issued                              
Cycle 499:           sw $t1,1284($zero)                                      DRAM: Request Issued                              
Cycle 500:           sw $t0,912($zero)                                       DRAM: Request Issued                              
Cycle 501:           slt $t2,$t1,$t4                                         $t2 = 0                                           
Cycle 502:           sub $t1,$t0,$t3                                         $t1 = 0                                           
Cycle 503:           sub $t0,$t2,$t0                                         $t0 = 0                                           
Cycle 504:           sub $t1,$t4,$t1                                         $t1 = 0                                           
Cycle 496-505:       DRAM: Writeback row 2                                                                                     
Cycle 505:           slt $t4,$t3,$t4                                         $t4 = 0                                           
Cycle 506:           lw $t0,3944($zero)                                      DRAM: Request Issued                              
Cycle 507:           sw $t0,616($zero)                                       DRAM: Request Issued                              
Cycle 508:           lw $t3,1964($zero)                                      DRAM: Request Issued                              
Cycle 509:           sub $t1,$t3,$t1                                         $t1 = 0                                           
Cycle 510:           slt $t2,$t2,$t2                                         $t2 = 0                                           
Cycle 511:           slt $t0,$t3,$t1                                         $t0 = 0                                           
Cycle 512:           slt $t4,$t0,$t4                                         $t4 = 0                                           
Cycle 513:           sw $t0,460($zero)                                       DRAM: Request Issued                              
Cycle 514:           addi $t4,$t2,3312                                       $t4 = 3312                                        
Cycle 506-515:       DRAM: Activate row 0     (Ins: sw $t0,96($zero))                                                          
Cycle 515:           lw $t4,500($zero)                                       DRAM: Request Issued                              
Cycle 516:           add $t2,$t1,$t1                                         $t2 = 0                                           
Cycle 516-517:       DRAM: Column Access (96) (Ins: sw $t0,96($zero))        Address 96-99 = 12602                             
Cycle 517:           sub $t0,$t2,$t3                                         $t0 = 0                                           
Cycle 518:           slt $t4,$t0,$t3                                         $t4 = 0                                           
Cycle 518-519:       DRAM: Column Access (1000) (Ins: sw $t0,1000($zero))    Address 1000-1003 = 12602                         
Cycle 519:           addi $t0,$t0,1416                                       $t0 = 1416                                        
Cycle 520:           add $t4,$t2,$t1                                         $t4 = 0                                           
Cycle 521:           sw $t1,1852($zero)                                      DRAM: Request Issued                              
Cycle 522:           mul $t0,$t4,$t0                                         $t0 = 0                                           
Cycle 523:           lw $t1,1868($zero)                                      DRAM: Request Issued                              
Cycle 524:           lw $t0,1524($zero)                                      DRAM: Request Issued                              
Cycle 525:           mul $t3,$t2,$t4                                         $t3 = 0                                           
Cycle 526:           sw $t2,772($zero)                                       DRAM: Request Issued                              
Cycle 527:           add $t0,$t1,$t1                                         $t0 = 672                                         
Cycle 528:           addi $t0,$t4,848                                        $t0 = 848                                         
Cycle 520-529:       DRAM: Writeback row 0                                                                                     
Cycle 529:           add $t3,$t4,$t1                                         $t3 = 336                                         
Cycle 530:           sub $t2,$t1,$t4                                         $t2 = 336                                         
Cycle 531:           sw $t4,1468($zero)                                      DRAM: Request Issued                              
Cycle 532:           addi $t0,$t1,1304                                       $t0 = 1640                                        
Cycle 533:           addi $t0,$t0,2472                                       $t0 = 4112                                        
Cycle 534:           lw $t4,3272($zero)                                      DRAM: Request Issued                              
Cycle 535:           addi $t3,$t3,3068                                       $t3 = 3404                                        
Cycle 536:           slt $t4,$t4,$t1                                         $t4 = 1                                           
Cycle 537:           sub $t2,$t2,$t3                                         $t2 = -3068                                       
Cycle 538:           add $t4,$t0,$t1                                         $t4 = 4448                                        
Cycle 530-539:       DRAM: Activate row 3      (Ins: sw $t2,3992($zero))                                                       
Cycle 539:           lw $t4,3996($zero)                                      DRAM: Request Issued                              
Cycle 540:           mul $t3,$t2,$t1                                         $t3 = -1030848                                    
Cycle 540-541:       DRAM: Column Access (920) (Ins: sw $t2,3992($zero))     Address 3992-3995 = 16946                         
Cycle 541:           add $t3,$t2,$t3                                         $t3 = -1033916                                    
Cycle 542:           sub $t2,$t4,$t4                                         $t2 = 0                                           
Cycle 543:           slt $t0,$t2,$t4                                         $t0 = 0                                           
Cycle 544:           mul $t3,$t2,$t4                                         $t3 = 0                                           
Cycle 545:           add $t2,$t0,$t4                                         $t2 = 0                                           
Cycle 546:           mul $t4,$t4,$t1                                         $t4 = 0                                           
Cycle 547:           addi $t1,$t1,2936                                       $t1 = 3272                                        
Cycle 548:           lw $t0,2648($zero)                                      DRAM: Request Issued                              
Cycle 549:           sw $t1,16($zero)                                        DRAM: Request Issued                              
Cycle 550:           sw $t3,148($zero)                                       DRAM: Request Issued                              
Cycle 542-551:       DRAM: Writeback row 3                                                                                     
Cycle 551:           slt $t0,$t1,$t2                                         $t0 = 0                                           
Cycle 552:           mul $t0,$t2,$t1                                         $t0 = 0                                           
Cycle 553:           mul $t2,$t0,$t4                                         $t2 = 0                                           
Cycle 554:           lw $t4,604($zero)                                       DRAM: Request Issued                              
Cycle 555:           sw $t4,3652($zero)                                      DRAM: Request Issued                              
Cycle 556:           addi $t1,$t1,776                                        $t1 = 4048                                        
Cycle 557:           sw $t0,1180($zero)                                      DRAM: Request Issued                              
Cycle 558:           mul $t2,$t2,$t0                                         $t2 = 0                                           
Cycle 559:           addi $t2,$t1,3428                                       $t2 = 7476                                        
Cycle 560:           slt $t3,$t3,$t2                                         $t3 = 1                                           
Cycle 552-561:       DRAM: Activate row 2      (Ins: lw $t0,2424($zero))                                                       
Cycle 561:           add $t2,$t1,$t2                                         $t2 = 11524                                       
Cycle 562:           mul $t2,$t2,$t0                                         $t2 = 0                                           
Cycle 562-563:       DRAM: Column Access (376) (Ins: lw $t0,2424($zero))     $t0 = 0                                           
Cycle 563:           add $t2,$t1,$t3                                         $t2 = 4049                                        
Cycle 564:           sw $t2,3376($zero)                                      DRAM: Request Issued                              
Cycle 565:           slt $t1,$t3,$t1                                         $t1 = 1                                           
Cycle 566:           mul $t3,$t4,$t3                                         $t3 = 0                                           
Cycle 567:           addi $t4,$t0,2700                                       $t4 = 2700                                        
Cycle 568:           slt $t4,$t2,$t1                                         $t4 = 0                                           
Cycle 569:           sw $t2,1920($zero)                                      DRAM: Request Issued                              
Cycle 570:           lw $t3,1044($zero)                                      DRAM: Request Issued                              
Cycle 571:           sub $t2,$t0,$t4                                         $t2 = 0                                           
Cycle 572:           lw $t2,3220($zero)                                      DRAM: Request Issued                              
Cycle 564-573:       DRAM: Writeback row 2                                                                                     
Cycle 573:           mul $t1,$t3,$t3                                         $t1 = 0                                           
Cycle 574:           addi $t2,$t2,460                                        $t2 = 460                                         
Cycle 575:           addi $t4,$t2,1400                                       $t4 = 1860                                        
Cycle 576:           add $t0,$t0,$t3                                         $t0 = 0                                           
Cycle 577:           sw $t1,964($zero)                                       DRAM: Request Issued                              
Cycle 578:           sw $t2,2492($zero)                                      DRAM: Request Issued                              
Cycle 579:           slt $t3,$t4,$t0                                         $t3 = 0                                           
Cycle 580:           slt $t3,$t1,$t4                                         $t3 = 1                                           
Cycle 581:           mul $t4,$t4,$t1                                         $t4 = 0                                           
Cycle 582:           mul $t4,$t1,$t2                                         $t4 = 0                                           
Cycle 574-583:       DRAM: Activate row 1      (Ins: lw $t1,1240($zero))                                                       
Cycle 583:           add $t4,$t1,$t1                                         $t4 = 0                                           
Cycle 584:           add $t1,$t1,$t2                                         $t1 = 460                                         
Cycle 584-585:       DRAM: Column Access (216) (Ins: lw $t1,1240($zero))     $t1 = 0                                           
Cycle 585:           sub $t4,$t2,$t2                                         $t4 = 0                                           
Cycle 586:           slt $t2,$t0,$t0                                         $t2 = 0                                           
Cycle 586-587:       DRAM: Column Access (280) (Ins: sw $t0,1304($zero))     Address 1304-1307 = 0                             
Cycle 587:           mul $t4,$t3,$t4                                         $t4 = 0                                           
Cycle 588:           slt $t4,$t0,$t2                                         $t4 = 0                                           
Cycle 589:           add $t2,$t0,$t1                                         $t2 = 460                                         
Cycle 590:           mul $t2,$t2,$t2                                         $t2 = 211600                                      
Cycle 591:           lw $t4,2268($zero)                                      DRAM: Request Issued                              
Cycle 592:           sw $t4,1316($zero)                                      DRAM: Request Issued                              
Cycle 593:           add $t3,$t0,$t0                                         $t3 = 0                                           
Cycle 594:           slt $t0,$t3,$t1                                         $t0 = 1                                           
Cycle 595:           sw $t2,1244($zero)                                      DRAM: Request Issued                              
Cycle 596:           add $t1,$t4,$t1                                         $t1 = 460                                         
Cycle 588-597:       DRAM: Writeback row 1                                                                                     
Cycle 597:           add $t4,$t4,$t3                                         $t4 = 0                                           
Cycle 598:           addi $t0,$t1,220                                        $t0 = 680                                         
Cycle 599:           mul $t4,$t3,$t3                                         $t4 = 0                                           
Cycle 600:           slt $t1,$t3,$t0                                         $t1 = 1                                           
Cycle 601:           sub $t3,$t1,$t1                                         $t3 = 0                                           
Cycle 602:           lw $t2,200($zero)                                       DRAM: Request Issued                              
Cycle 603:           lw $t4,2544($zero)                                      DRAM: Request Issued                              
Cycle 604:           sw $t4,1424($zero)                                      DRAM: Request Issued                              
Cycle 605:           slt $t2,$t1,$t0                                         $t2 = 1                                           
Cycle 606:           addi $t1,$t3,1604                                       $t1 = 1604                                        
Cycle 598-607:       DRAM: Activate row 2      (Ins: lw $t3,2240($zero))                                                       
Cycle 607:           mul $t1,$t3,$t2                                         $t1 = 0                                           
Cycle 608:           sw $t4,3944($zero)                                      DRAM: Request Issued                              
Cycle 608-609:       DRAM: Column Access (192) (Ins: lw $t3,2240($zero))     $t3 = 0                                           
Cycle 609:           mul $t4,$t3,$t4                                         $t4 = 0                                           
Cycle 610:           lw $t1,2376($zero)                                      DRAM: Request Issued                              
Cycle 611:           sub $t2,$t3,$t0                                         $t2 = -680                                        
Cycle 612:           lw $t4,3328($zero)                                      DRAM: Request Issued                              
Cycle 613:           addi $t3,$t0,2492                                       $t3 = 3172                                        
Cycle 614:           slt $t2,$t1,$t0                                         $t2 = 1                                           
Cycle 615:           slt $t0,$t2,$t0                                         $t0 = 1                                           
Cycle 616:           lw $t0,1372($zero)                                      DRAM: Request Issued                              
Cycle 617:           slt $t1,$t0,$t1                                         $t1 = 0                                           
Cycle 618:           add $t3,$t3,$t4                                         $t3 = 3172                                        
Cycle 610-619:       DRAM: Writeback row 2                                                                                     
Cycle 619:           mul $t0,$t0,$t1                                         $t0 = 0                                           
Cycle 620:           lw $t3,68($zero)                                        DRAM: Request Issued                              
Cycle 621:           slt $t4,$t0,$t2                                         $t4 = 1                                           
Cycle 622:           sw $t4,84($zero)                                        DRAM: Request Issued                              
Cycle 623:           lw $t3,2796($zero)                                      DRAM: Request Issued                              
Cycle 624:           addi $t3,$t2,3516                                       $t3 = 3517                                        
Cycle 625:           add $t3,$t1,$t2                                         $t3 = 1                                           
Cycle 626:           sub $t2,$t3,$t0                                         $t2 = 1                                           
Cycle 627:           addi $t4,$t1,1144                                       $t4 = 1144                                        
Cycle 628:           mul $t0,$t0,$t2                                         $t0 = 0                                           
Cycle 620-629:       DRAM: Activate row 0      (Ins: lw $t3,496($zero))                                                        
Cycle 629:           add $t3,$t3,$t3                                         $t3 = 2                                           
Cycle 630:           sub $t0,$t4,$t1                                         $t0 = 1144                                        
Cycle 630-631:       DRAM: Column Access (496) (Ins: lw $t3,496($zero))      $t3 = 0                                           
Cycle 631:           sub $t1,$t3,$t2                                         $t1 = 1                                           
Cycle 632:           slt $t4,$t0,$t3                                         $t4 = 0                                           
Cycle 632-633:       DRAM: Column Access (500) (Ins: lw $t4,500($zero))      $t4 = 0                                           
Cycle 633:           addi $t0,$t1,3196                                       $t0 = 3197                                        
Cycle 634:           sw $t1,3632($zero)                                      DRAM: Request Issued                              
Cycle 635:           sw $t0,2428($zero)                                      DRAM: Request Issued                              
Cycle 636:           add $t2,$t2,$t0                                         $t2 = 3198                                        
Cycle 637:           mul $t1,$t2,$t0                                         $t1 = 10224006                                    
Cycle 638:           mul $t1,$t2,$t4                                         $t1 = 0                                           
Cycle 639:           mul $t2,$t3,$t2                                         $t2 = 6396                                        
Cycle 640:           lw $t1,560($zero)                                       DRAM: Request Issued                              
Cycle 641:           add $t4,$t3,$t2                                         $t4 = 6398                                        
Cycle 642:           addi $t4,$t4,2344                                       $t4 = 8742                                        
Cycle 634-643:       DRAM: Writeback row 0                                                                                     
Cycle 643:           add $t2,$t1,$t3                                         $t2 = 2                                           
Cycle 644:           slt $t3,$t1,$t1                                         $t3 = 0                                           
Cycle 645:           sw $t3,744($zero)                                       DRAM: Request Issued                              
Cycle 646:           slt $t4,$t0,$t4                                         $t4 = 1                                           
Cycle 647:           sub $t3,$t4,$t1                                         $t3 = 1                                           
Cycle 648:           mul $t4,$t4,$t2                                         $t4 = 2                                           
Cycle 649:           lw $t2,720($zero)                                       DRAM: Request Issued                              
Cycle 650:           sw $t3,1652($zero)                                      DRAM: Request Issued                              
Cycle 651:           addi $t2,$t3,844                                        $t2 = 845                                         
Cycle 652:           slt $t4,$t3,$t1                                         $t4 = 0                                           
Cycle 644-653:       DRAM: Activate row 3      (Ins: sw $t4,3820($zero))                                                       
Cycle 653:           lw $t1,1684($zero)                                      DRAM: Request Issued                              
Cycle 654:           addi $t4,$t1,2676                                       $t4 = 2676                                        
Cycle 654-655:       DRAM: Column Access (748) (Ins: sw $t4,3820($zero))     Address 3820-3823 = 0                             
Cycle 655:           slt $t2,$t3,$t4                                         $t2 = 1                                           
Cycle 656:           sw $t1,1236($zero)                                      DRAM: Request Issued                              
Cycle 657:           slt $t3,$t4,$t0                                         $t3 = 1                                           
Cycle 658:           mul $t3,$t4,$t4                                         $t3 = 7160976                                     
Cycle 659:           addi $t1,$t4,1924                                       $t1 = 4600                                        
Cycle 660:           sub $t1,$t1,$t1                                         $t1 = 0                                           
Cycle 661:           addi $t1,$t4,2080                                       $t1 = 4756                                        
Cycle 662:           add $t4,$t2,$t2                                         $t4 = 2                                           
Cycle 663:           add $t1,$t2,$t0                                         $t1 = 3198                                        
Cycle 664:           sub $t0,$t3,$t0                                         $t0 = 7157779                                     
Cycle 656-665:       DRAM: Writeback row 3                                                                                     
Cycle 665:           slt $t3,$t2,$t4                                         $t3 = 1                                           
Cycle 666:           sub $t2,$t2,$t2                                         $t2 = 0                                           
Cycle 667:           sw $t0,2792($zero)                                      DRAM: Request Issued                              
Cycle 668:           addi $t4,$t0,3068                                       $t4 = 7160847                                     
Cycle 669:           add $t3,$t3,$t3                                         $t3 = 2                                           
Cycle 670:           mul $t3,$t3,$t2                                         $t3 = 0                                           
Cycle 671:           addi $t2,$t1,444                                        $t2 = 3642                                        
Cycle 672:           add $t3,$t1,$t3                                         $t3 = 3198                                        
Cycle 673:           slt $t4,$t2,$t2                                         $t4 = 0                                           
Cycle 674:           slt $t3,$t0,$t4                                         $t3 = 0                                           
Cycle 666-675:       DRAM: Activate row 1      (Ins: lw $t2,1696($zero))                                                       
Cycle 675:           sub $t3,$t3,$t3                                         $t3 = 0                                           
Cycle 676:           slt $t2,$t3,$t2                                         $t2 = 1                                           
Cycle 676-677:       DRAM: Column Access (672) (Ins: lw $t2,1696($zero))     $t2 = 0                                           
Cycle 677:           slt $t1,$t3,$t2                                         $t1 = 1                                           
Cycle 678:           add $t3,$t1,$t1                                         $t3 = 2                                           
Cycle 679:           addi $t3,$t3,212                                        $t3 = 214                                         
Cycle 680:           mul $t0,$t3,$t0                                         $t0 = 1531764706                                  
Cycle 681:           lw $t1,1664($zero)                                      DRAM: Request Issued                              
Cycle 682:           lw $t2,1568($zero)                                      DRAM: Request Issued                              
Cycle 683:           slt $t0,$t4,$t3                                         $t0 = 1                                           
Cycle 684:           addi $t2,$t2,68                                         $t2 = 69                                          
Cycle 685:           add $t4,$t0,$t3                                         $t4 = 215                                         
Cycle 686:           sw $t1,1288($zero)                                      DRAM: Request Issued                              
Cycle 678-687:       DRAM: Writeback row 1                                                                                     
Cycle 687:           lw $t3,96($zero)                                        DRAM: Request Issued                              
Cycle 688:           sw $t0,1596($zero)                                      DRAM: Request Issued                              
Cycle 689:           addi $t2,$t4,1992                                       $t2 = 2207                                        
Cycle 690:           lw $t2,1420($zero)                                      DRAM: Request Issued                              
Cycle 691:           lw $t2,520($zero)                                       DRAM: Request Issued                              
Cycle 692:           addi $t3,$t2,2752                                       $t3 = 2752                                        
Cycle 693:           add $t1,$t3,$t4                                         $t1 = 2967                                        
Cycle 694:           mul $t3,$t1,$t2                                         $t3 = 0                                           
Cycle 695:           mul $t4,$t3,$t2                                         $t4 = 0                                           
Cycle 696:           sw $t2,264($zero)                                       DRAM: Request Issued                              
Cycle 688-697:       DRAM: Activate row 0      (Ins: lw $t4,180($zero))                                                        
Cycle 697:           addi $t4,$t4,312                                        $t4 = 312                                         
Cycle 698:           slt $t3,$t4,$t3                                         $t3 = 0                                           
Cycle 698-699:       DRAM: Column Access (180) (Ins: lw $t4,180($zero))      $t4 = 0                                           
Cycle 699:           slt $t0,$t2,$t3                                         $t0 = 0                                           
Cycle 700:           addi $t0,$t3,2500                                       $t0 = 2500                                        
Cycle 700-701:       DRAM: Column Access (576) (Ins: sw $t1,576($zero))      Address 576-579 = 0                               
Cycle 701:           slt $t1,$t2,$t3                                         $t1 = 0                                           
Cycle 702:           slt $t2,$t4,$t0                                         $t2 = 1                                           
Cycle 702-703:       DRAM: Column Access (824) (Ins: lw $t1,824($zero))      $t1 = 0                                           
Cycle 703:           add $t2,$t2,$t1                                         $t2 = 1                                           
Cycle 704:           addi $t2,$t4,3152                                       $t2 = 3464                                        
Cycle 705:           addi $t1,$t2,2784                                       $t1 = 6248                                        
Cycle 706:           add $t2,$t4,$t4                                         $t2 = 624                                         
Cycle 707:           slt $t0,$t3,$t4                                         $t0 = 1                                           
Cycle 708:           mul $t2,$t3,$t0                                         $t2 = 0                                           
Cycle 709:           slt $t2,$t1,$t0                                         $t2 = 0                                           
Cycle 710:           lw $t2,3592($zero)                                      DRAM: Request Issued                              
Cycle 711:           addi $t2,$t2,124                                        $t2 = 124                                         
Cycle 712:           addi $t1,$t1,1200                                       $t1 = 7448                                        
Cycle 704-713:       DRAM: Writeback row 0                                                                                     
Cycle 713:           add $t0,$t2,$t4                                         $t0 = 436                                         
Cycle 714:           addi $t2,$t0,992                                        $t2 = 1428                                        
Cycle 715:           slt $t4,$t4,$t1                                         $t4 = 1                                           
Cycle 716:           mul $t0,$t0,$t2                                         $t0 = 622608                                      
Cycle 717:           addi $t3,$t3,372                                        $t3 = 372                                         
Cycle 718:           slt $t0,$t3,$t0                                         $t0 = 1                                           
Cycle 719:           lw $t2,0($zero)                                         DRAM: Request Issued                              
Cycle 720:           sub $t2,$t2,$t3                                         $t2 = -372                                        
Cycle 721:           sw $t3,3796($zero)                                      DRAM: Request Issued                              
Cycle 722:           sub $t4,$t4,$t1                                         $t4 = -7447                                       
Cycle 714-723:       DRAM: Activate row 3      (Ins: lw $t0,3924($zero))                                                       
Cycle 723:           lw $t3,2068($zero)                                      DRAM: Request Issued                              
Cycle 724:           slt $t2,$t2,$t3                                         $t2 = 1                                           
Cycle 724-725:       DRAM: Column Access (852) (Ins: lw $t0,3924($zero))     $t0 = 0                                           
Cycle 725:           add $t2,$t0,$t4                                         $t2 = -7446                                       
Cycle 726:           add $t1,$t0,$t0                                         $t1 = 2                                           
Cycle 727:           sw $t3,2152($zero)                                      DRAM: Request Issued                              
Cycle 728:           lw $t0,1628($zero)                                      DRAM: Request Issued                              
Cycle 729:           add $t2,$t1,$t1                                         $t2 = 4                                           
Cycle 730:           slt $t4,$t3,$t0                                         $t4 = 0                                           
Cycle 731:           lw $t1,3400($zero)                                      DRAM: Request Issued                              
Cycle 732:           add $t2,$t1,$t4                                         $t2 = 0                                           
Cycle 733:           sw $t3,3156($zero)                                      DRAM: Request Issued                              
Cycle 734:           sw $t1,928($zero)                                       DRAM: Request Issued                              
Cycle 726-735:       DRAM: Writeback row 3                                                                                     
Cycle 735:           mul $t3,$t4,$t4                                         $t3 = 0                                           
Cycle 736:           slt $t3,$t3,$t2                                         $t3 = 0                                           
Cycle 737:           add $t4,$t2,$t3                                         $t4 = 0                                           
Cycle 738:           sub $t0,$t3,$t2                                         $t0 = 0                                           
Cycle 739:           sub $t3,$t1,$t0                                         $t3 = 0                                           
Cycle 740:           addi $t2,$t2,2344                                       $t2 = 2344                                        
Cycle 741:           mul $t2,$t4,$t3                                         $t2 = 0                                           
Cycle 742:           mul $t0,$t1,$t4                                         $t0 = 0                                           
Cycle 743:           sw $t1,3596($zero)                                      DRAM: Request Issued                              
Cycle 744:           mul $t2,$t4,$t4                                         $t2 = 0                                           
Cycle 736-745:       DRAM: Activate row 2      (Ins: lw $t3,2280($zero))                                                       
Cycle 745:           addi $t4,$t1,3968                                       $t4 = 3968                                        
Cycle 746:           lw $t4,660($zero)                                       DRAM: Request Issued                              
Cycle 746-747:       DRAM: Column Access (232) (Ins: lw $t3,2280($zero))     $t3 = 0                                           
Cycle 747:           sw $t0,616($zero)                                       DRAM: Request Issued                              
Cycle 748:           addi $t2,$t3,408                                        $t2 = 408                                         
Cycle 748-749:       DRAM: Column Access (48) (Ins: sw $t0,2096($zero))      Address 2096-2099 = 0                             
Cycle 749:           addi $t0,$t4,3244                                       $t0 = 7212                                        
Cycle 750:           slt $t4,$t2,$t0                                         $t4 = 1                                           
Cycle 751:           sw $t4,3628($zero)                                      DRAM: Request Issued                              
Cycle 752:           mul $t1,$t1,$t3                                         $t1 = 0                                           
Cycle 753:           slt $t3,$t4,$t0                                         $t3 = 1                                           
Cycle 754:           mul $t0,$t3,$t4                                         $t0 = 1                                           
Cycle 755:           mul $t2,$t2,$t1                                         $t2 = 0                                           
Cycle 756:           addi $t3,$t4,3224                                       $t3 = 3225                                        
Cycle 757:           add $t0,$t0,$t4                                         $t0 = 2                                           
Cycle 758:           lw $t4,3924($zero)                                      DRAM: Request Issued                              
Cycle 750-759:       DRAM: Writeback row 2                                                                                     
Cycle 759:           slt $t4,$t3,$t3                                         $t4 = 0                                           
Cycle 760:           add $t1,$t0,$t1                                         $t1 = 2                                           
Cycle 761:           add $t4,$t4,$t4                                         $t4 = 0                                           
Cycle 762:           addi $t0,$t4,2280                                       $t0 = 2280                                        
Cycle 763:           sub $t4,$t0,$t1                                         $t4 = 2278                                        
Cycle 764:           sw $t3,3004($zero)                                      DRAM: Request Issued                              
Cycle 765:           slt $t2,$t1,$t1                                         $t2 = 0                                           
Cycle 766:           addi $t1,$t0,300                                        $t1 = 2580                                        
Cycle 767:           lw $t4,2128($zero)                                      DRAM: Request Issued                              
Cycle 768:           slt $t1,$t4,$t0                                         $t1 = 1                                           
Cycle 760-769:       DRAM: Activate row 3      (Ins: sw $t4,3440($zero))                                                       
Cycle 769:           addi $t4,$t3,3980                                       $t4 = 7205                                        
Cycle 770:           sub $t3,$t4,$t1                                         $t3 = 7204                                        
Cycle 770-771:       DRAM: Column Access (368) (Ins: sw $t4,3440($zero))     Address 3440-3443 = 0                             
Cycle 771:           lw $t1,1308($zero)                                      DRAM: Request Issued                              
Cycle 772:           addi $t4,$t0,608                                        $t4 = 2888                                        
Cycle 772-773:       DRAM: Column Access (908) (Ins: sw $t1,3980($zero))     Address 3980-3983 = 0                             
Cycle 773:           sw $t3,640($zero)                                       DRAM: Request Issued                              
Cycle 774:           mul $t3,$t3,$t0                                         $t3 = 16425120                                    
Cycle 775:           add $t2,$t1,$t1                                         $t2 = 0                                           
Cycle 776:           add $t1,$t4,$t3                                         $t1 = 16428008                                    
Cycle 777:           addi $t4,$t1,2364                                       $t4 = 16430372                                    
Cycle 778:           add $t4,$t3,$t1                                         $t4 = 32853128                                    
Cycle 779:           mul $t0,$t1,$t4                                         $t0 = 1564226368                                  
Cycle 780:           mul $t1,$t1,$t4                                         $t1 = 1564226368                                  
Cycle 781:           slt $t1,$t0,$t3                                         $t1 = 0                                           
Cycle 782:           add $t0,$t1,$t3                                         $t0 = 16425120                                    
Cycle 774-783:       DRAM: Writeback row 3                                                                                     
Cycle 783:           lw $t0,3148($zero)                                      DRAM: Request Issued                              
Cycle 784:           sw $t0,4000($zero)                                      DRAM: Request Issued                              
Cycle 785:           lw $t2,2404($zero)                                      DRAM: Request Issued                              
Cycle 786:           lw $t3,900($zero)                                       DRAM: Request Issued                              
Cycle 787:           mul $t0,$t1,$t0                                         $t0 = 0                                           
Cycle 788:           addi $t0,$t3,2804                                       $t0 = 16427924                                    
Cycle 789:           slt $t3,$t1,$t2                                         $t3 = 0                                           
Cycle 790:           sub $t3,$t2,$t0                                         $t3 = -16427924                                   
Cycle 791:           addi $t3,$t1,2608                                       $t3 = 2608                                        
Cycle 792:           sw $t1,2612($zero)                                      DRAM: Request Issued                              
Cycle 784-793:       DRAM: Activate row 0      (Ins: lw $t0,656($zero))                                                        
Cycle 793:           addi $t1,$t0,504                                        $t1 = 16428428                                    
Cycle 794:           sw $t3,2392($zero)                                      DRAM: Request Issued                              
Cycle 794-795:       DRAM: Column Access (656) (Ins: lw $t0,656($zero))      $t0 = 0                                           
Cycle 795:           add $t2,$t4,$t1                                         $t2 = 49281556                                    
Cycle 796:           mul $t0,$t2,$t1                                         $t0 = -20691216                                   
Cycle 796-797:       DRAM: Column Access (580) (Ins: lw $t3,580($zero))      $t3 = 0                                           
Cycle 797:           addi $t4,$t4,3420                                       $t4 = 32856548                                    
Cycle 798:           sub $t1,$t4,$t1                                         $t1 = 16428120                                    
Cycle 799:           sub $t1,$t1,$t2                                         $t1 = -32853436                                   
Cycle 800:           addi $t2,$t3,124                                        $t2 = 2732                                        
Cycle 801:           sub $t1,$t1,$t2                                         $t1 = -32856168                                   
Cycle 802:           lw $t4,2984($zero)                                      DRAM: Request Issued                              
Cycle 803:           slt $t3,$t2,$t2                                         $t3 = 0                                           
Cycle 804:           slt $t4,$t0,$t3                                         $t4 = 1                                           
Cycle 805:           lw $t3,692($zero)                                       DRAM: Request Issued                              
Cycle 806:           mul $t2,$t2,$t1                                         $t2 = 431262240                                   
Cycle 798-807:       DRAM: Writeback row 0                                                                                     
Cycle 807:           mul $t1,$t4,$t1                                         $t1 = -32856168                                   
Cycle 808:           slt $t2,$t4,$t3                                         $t2 = 0                                           
Cycle 809:           addi $t1,$t2,1540                                       $t1 = 1540                                        
Cycle 810:           sw $t2,1444($zero)                                      DRAM: Request Issued                              
Cycle 811:           mul $t1,$t0,$t1                                         $t1 = -1799701568                                 
Cycle 812:           add $t4,$t4,$t0                                         $t4 = -20691215                                   
Cycle 813:           add $t3,$t1,$t2                                         $t3 = -1799701568                                 
Cycle 814:           mul $t1,$t0,$t1                                         $t1 = -1117355008                                 
Cycle 815:           sub $t1,$t3,$t2                                         $t1 = -1799701568                                 
Cycle 816:           sub $t1,$t4,$t2                                         $t1 = -20691215                                   
Cycle 808-817:       DRAM: Activate row 1      (Ins: lw $t3,1368($zero))                                                       
Cycle 817:           sub $t2,$t4,$t0                                         $t2 = 1                                           
Cycle 818:           slt $t1,$t3,$t4                                         $t1 = 1                                           
Cycle 818-819:       DRAM: Column Access (344) (Ins: lw $t3,1368($zero))     $t3 = 0                                           
Cycle 819:           mul $t2,$t4,$t0                                         $t2 = -236165136                                  
Cycle 820:           add $t3,$t2,$t4                                         $t3 = -256856351                                  
Cycle 821:           sub $t4,$t1,$t0                                         $t4 = 20691217                                    
Cycle 822:           lw $t3,1428($zero)                                      DRAM: Request Issued                              
Cycle 823:           add $t3,$t4,$t3                                         $t3 = 20691217                                    
Cycle 824:           sub $t3,$t4,$t2                                         $t3 = 256856353                                   
Cycle 825:           mul $t2,$t4,$t3                                         $t2 = 696269873                                   
Cycle 826:           lw $t0,1020($zero)                                      DRAM: Request Issued                              
Cycle 827:           addi $t2,$t2,3056                                       $t2 = 696272929                                   
Cycle 828:           slt $t0,$t0,$t0                                         $t0 = 0                                           
Cycle 820-829:       DRAM: Writeback row 1                                                                                     
Cycle 829:           add $t0,$t3,$t1                                         $t0 = 256856354                                   
Cycle 830:           lw $t2,3704($zero)                                      DRAM: Request Issued                              
Cycle 831:           add $t4,$t4,$t4                                         $t4 = 41382434                                    
Cycle 832:           mul $t2,$t4,$t1                                         $t2 = 41382434                                    
Cycle 833:           sw $t4,688($zero)                                       DRAM: Request Issued                              
Cycle 834:           slt $t1,$t0,$t3                                         $t1 = 0                                           
Cycle 835:           sw $t3,2344($zero)                                      DRAM: Request Issued                              
Cycle 836:           sub $t4,$t1,$t0                                         $t4 = -256856354                                  
Cycle 837:           slt $t2,$t4,$t1                                         $t2 = 1                                           
Cycle 838:           slt $t3,$t0,$t3                                         $t3 = 0                                           
Cycle 830-839:       DRAM: Activate row 3      (Ins: sw $t2,3408($zero))                                                       
Cycle 839:           sub $t1,$t3,$t2                                         $t1 = -1                                          
Cycle 840:           sub $t1,$t0,$t4                                         $t1 = 513712708                                   
Cycle 840-841:       DRAM: Column Access (336) (Ins: sw $t2,3408($zero))     Address 3408-3411 = 0                             
Cycle 841:           sub $t2,$t0,$t0                                         $t2 = 0                                           
Cycle 842:           mul $t2,$t2,$t2                                         $t2 = 0                                           
Cycle 842-843:       DRAM: Column Access (680) (Ins: sw $t1,3752($zero))     Address 3752-3755 = 1788                          
Cycle 843:           addi $t2,$t1,3916                                       $t2 = 513716624                                   
Cycle 844:           sub $t0,$t2,$t2                                         $t0 = 0                                           
Cycle 845:           sub $t3,$t2,$t0                                         $t3 = 513716624                                   
Cycle 846:           sw $t3,904($zero)                                       DRAM: Request Issued                              
Cycle 847:           lw $t0,1584($zero)                                      DRAM: Request Issued                              
Cycle 848:           sw $t2,480($zero)                                       DRAM: Request Issued                              
Cycle 849:           slt $t3,$t1,$t2                                         $t3 = 1                                           
Cycle 850:           add $t1,$t4,$t2                                         $t1 = 256860270                                   
Cycle 851:           add $t3,$t1,$t2                                         $t3 = 770576894                                   
Cycle 852:           mul $t2,$t1,$t2                                         $t2 = -432649248                                  
Cycle 844-853:       DRAM: Writeback row 3                                                                                     
Cycle 853:           lw $t4,192($zero)                                       DRAM: Request Issued                              
Cycle 854:           slt $t1,$t1,$t2                                         $t1 = 0                                           
Cycle 855:           add $t0,$t4,$t0                                         $t0 = 0                                           
Cycle 856:           sub $t4,$t1,$t4                                         $t4 = 0                                           
Cycle 857:           lw $t2,768($zero)                                       DRAM: Request Issued                              
Cycle 858:           lw $t1,600($zero)                                       DRAM: Request Issued                              
Cycle 859:           addi $t1,$t0,3884                                       $t1 = 3884                                        
Cycle 860:           mul $t0,$t0,$t1                                         $t0 = 0                                           
Cycle 861:           mul $t1,$t4,$t4                                         $t1 = 0                                           
Cycle 862:           add $t2,$t4,$t2                                         $t2 = 0                                           
Cycle 854-863:       DRAM: Activate row 1      (Ins: lw $t1,1356($zero))                                                       
Cycle 863:           add $t2,$t4,$t4                                         $t2 = 0                                           
Cycle 864:           mul $t2,$t2,$t4                                         $t2 = 0                                           
Cycle 864-865:       DRAM: Column Access (332) (Ins: lw $t1,1356($zero))     $t1 = 0                                           
Cycle 865:           slt $t1,$t2,$t2                                         $t1 = 0                                           
Cycle 866:           lw $t4,3116($zero)                                      DRAM: Request Issued                              
Cycle 867:           sw $t3,632($zero)                                       DRAM: Request Issued                              
Cycle 868:           addi $t2,$t0,2168                                       $t2 = 2168                                        
Cycle 869:           mul $t0,$t0,$t0                                         $t0 = 0                                           
Cycle 870:           addi $t0,$t2,3644                                       $t0 = 5812                                        
Cycle 871:           mul $t2,$t3,$t3                                         $t2 = -1047807996                                 
Cycle 872:           sub $t3,$t3,$t4                                         $t3 = 770576894                                   
Cycle 873:           slt $t1,$t2,$t2                                         $t1 = 0                                           
Cycle 874:           slt $t2,$t0,$t3                                         $t2 = 1                                           
Cycle 866-875:       DRAM: Writeback row 1                                                                                     
Cycle 875:           add $t2,$t0,$t3                                         $t2 = 770582706                                   
Cycle 876:           sub $t1,$t2,$t0                                         $t1 = 770576894                                   
Cycle 877:           addi $t0,$t0,1160                                       $t0 = 6972                                        
Cycle 878:           addi $t2,$t2,56                                         $t2 = 770582762                                   
Cycle 879:           add $t1,$t3,$t0                                         $t1 = 770583866                                   
Cycle 880:           sw $t2,876($zero)                                       DRAM: Request Issued                              
Cycle 881:           mul $t3,$t3,$t0                                         $t3 = -541982328                                  
Cycle 882:           sw $t4,988($zero)                                       DRAM: Request Issued                              
Cycle 883:           add $t1,$t3,$t2                                         $t1 = 228600434                                   
Cycle 884:           sub $t2,$t3,$t2                                         $t2 = -1312565090                                 
Cycle 876-885:       DRAM: Activate row 0    (Ins: lw $t2,0($zero))                                                            
Cycle 885:           slt $t3,$t4,$t2                                         $t3 = 0                                           
Cycle 886:           sw $t1,2740($zero)                                      DRAM: Request Issued                              
Cycle 886-887:       DRAM: Column Access (0) (Ins: lw $t2,0($zero))          $t2 = 0                                           
Cycle 887:           lw $t2,1392($zero)                                      DRAM: Request Issued                              
Cycle 888:           mul $t4,$t1,$t4                                         $t4 = 0                                           
Cycle 888-889:       DRAM: Column Access (344) (Ins: lw $t1,344($zero))      $t1 = 0                                           
Cycle 889:           mul $t2,$t3,$t3                                         $t2 = 0                                           
Cycle 890:           sw $t2,3176($zero)                                      DRAM: Request Issued                              
Cycle 891:           slt $t4,$t4,$t0                                         $t4 = 1                                           
Cycle 892:           add $t4,$t1,$t2                                         $t4 = 228600434                                   
Cycle 893:           addi $t0,$t4,3852                                       $t0 = 228604286                                   
Cycle 894:           sub $t1,$t3,$t3                                         $t1 = 0                                           
Cycle 895:           addi $t4,$t3,2464                                       $t4 = 2464                                        
Cycle 896:           mul $t2,$t3,$t1                                         $t2 = 0                                           
Cycle 897:           sub $t3,$t2,$t4                                         $t3 = -2464                                       
Cycle 898:           mul $t3,$t2,$t1                                         $t3 = 0                                           
Cycle 890-899:       DRAM: Writeback row 0                                                                                     
Cycle 899:           slt $t0,$t3,$t4                                         $t0 = 1                                           
Cycle 900:           lw $t4,3432($zero)                                      DRAM: Request Issued                              
Cycle 901:           mul $t4,$t2,$t3                                         $t4 = 0                                           
Cycle 902:           sub $t4,$t2,$t4                                         $t4 = 0                                           
Cycle 903:           sw $t0,1020($zero)                                      DRAM: Request Issued                              
Cycle 904:           mul $t3,$t2,$t1                                         $t3 = 0                                           
Cycle 905:           addi $t0,$t4,348                                        $t0 = 348                                         
Cycle 906:           lw $t4,264($zero)                                       DRAM: Request Issued                              
Cycle 907:           sw $t0,224($zero)                                       DRAM: Request Issued                              
Cycle 908:           slt $t4,$t1,$t1                                         $t4 = 0                                           
Cycle 900-909:       DRAM: Activate row 1      (Ins: lw $t2,1240($zero))                                                       
Cycle 909:           mul $t1,$t4,$t0                                         $t1 = 0                                           
Cycle 910:           sub $t2,$t3,$t0                                         $t2 = -348                                        
Cycle 910-911:       DRAM: Column Access (216) (Ins: lw $t2,1240($zero))     $t2 = 0                                           
Cycle 911:           add $t1,$t4,$t2                                         $t1 = -348                                        
Cycle 912:           mul $t1,$t4,$t3                                         $t1 = 0                                           
Cycle 912-913:       DRAM: Column Access (8) (Ins: sw $t3,1032($zero))       Address 1032-1035 = 2052                          
Cycle 913:           sw $t1,932($zero)                                       DRAM: Request Issued                              
Cycle 914:           sw $t0,3412($zero)                                      DRAM: Request Issued                              
Cycle 915:           mul $t1,$t0,$t0                                         $t1 = 121104                                      
Cycle 916:           lw $t2,3416($zero)                                      DRAM: Request Issued                              
Cycle 917:           mul $t1,$t2,$t0                                         $t1 = 0                                           
Cycle 918:           addi $t1,$t1,3872                                       $t1 = 3872                                        
Cycle 919:           sub $t2,$t1,$t4                                         $t2 = 3872                                        
Cycle 920:           add $t3,$t0,$t4                                         $t3 = 348                                         
Cycle 921:           sub $t3,$t2,$t3                                         $t3 = 3524                                        
Cycle 922:           sub $t0,$t2,$t3                                         $t0 = 348                                         
Cycle 914-923:       DRAM: Writeback row 1                                                                                     
Cycle 923:           addi $t2,$t3,3024                                       $t2 = 6548                                        
Cycle 924:           addi $t4,$t1,1968                                       $t4 = 5840                                        
Cycle 925:           lw $t3,3904($zero)                                      DRAM: Request Issued                              
Cycle 926:           addi $t0,$t0,1864                                       $t0 = 2212                                        
Cycle 927:           addi $t4,$t3,480                                        $t4 = 480                                         
Cycle 928:           add $t1,$t3,$t2                                         $t1 = 6548                                        
Cycle 929:           add $t4,$t0,$t1                                         $t4 = 8760                                        
Cycle 930:           mul $t0,$t2,$t4                                         $t0 = 57360480                                    
Cycle 931:           add $t3,$t3,$t3                                         $t3 = 0                                           
Cycle 932:           add $t2,$t2,$t4                                         $t2 = 15308                                       
Cycle 924-933:       DRAM: Activate row 2      (Ins: sw $t0,2988($zero))                                                       
Cycle 933:           sub $t2,$t2,$t4                                         $t2 = 6548                                        
Cycle 934:           slt $t1,$t2,$t1                                         $t1 = 0                                           
Cycle 934-935:       DRAM: Column Access (940) (Ins: sw $t0,2988($zero))     Address 2988-2991 = 740                           
Cycle 935:           sw $t1,2992($zero)                                      DRAM: Request Issued                              
Cycle 936:           mul $t4,$t0,$t1                                         $t4 = 0                                           
Cycle 937:           add $t2,$t4,$t3                                         $t2 = 0                                           
Cycle 938:           lw $t0,2356($zero)                                      DRAM: Request Issued                              
Cycle 939:           addi $t3,$t4,104                                        $t3 = 104                                         
Cycle 940:           mul $t0,$t2,$t0                                         $t0 = 0                                           
Cycle 941:           sw $t0,1064($zero)                                      DRAM: Request Issued                              
Cycle 942:           sw $t1,1920($zero)                                      DRAM: Request Issued                              
Cycle 943:           sub $t3,$t3,$t0                                         $t3 = 104                                         
Cycle 944:           addi $t1,$t4,2832                                       $t1 = 2832                                        
Cycle 936-945:       DRAM: Writeback row 2                                                                                     
Cycle 945:           sub $t4,$t2,$t0                                         $t4 = 0                                           
Cycle 946:           add $t2,$t3,$t4                                         $t2 = 104                                         
Cycle 947:           mul $t4,$t0,$t4                                         $t4 = 0                                           
Cycle 948:           add $t3,$t1,$t3                                         $t3 = 2936                                        
Cycle 949:           add $t0,$t3,$t4                                         $t0 = 2936                                        
Cycle 950:           addi $t0,$t2,2660                                       $t0 = 2764                                        
Cycle 951:           mul $t3,$t2,$t4                                         $t3 = 0                                           
Cycle 952:           lw $t0,800($zero)                                       DRAM: Request Issued                              
Cycle 953:           sw $t1,3592($zero)                                      DRAM: Request Issued                              
Cycle 954:           add $t2,$t2,$t0                                         $t2 = 104                                         
Cycle 946-955:       DRAM: Activate row 3      (Ins: lw $t2,3964($zero))                                                       
Cycle 955:           sub $t0,$t1,$t4                                         $t0 = 2832                                        
Cycle 956:           mul $t4,$t3,$t2                                         $t4 = 0                                           
Cycle 956-957:       DRAM: Column Access (892) (Ins: lw $t2,3964($zero))     $t2 = 0                                           
Cycle 957:           lw $t0,1684($zero)                                      DRAM: Request Issued                              
Cycle 958:           slt $t4,$t3,$t2                                         $t4 = 1                                           
Cycle 959:           add $t4,$t1,$t3                                         $t4 = 2832                                        
Cycle 960:           sub $t1,$t0,$t0                                         $t1 = 0                                           
Cycle 961:           sub $t0,$t3,$t3                                         $t0 = 0                                           
Cycle 962:           lw $t3,3288($zero)                                      DRAM: Request Issued                              
Cycle 963:           slt $t1,$t1,$t1                                         $t1 = 0                                           
Cycle 964:           sw $t2,1912($zero)                                      DRAM: Request Issued                              
Cycle 965:           addi $t3,$t3,472                                        $t3 = 472                                         
Cycle 966:           mul $t4,$t0,$t3                                         $t4 = 0                                           
Cycle 958-967:       DRAM: Writeback row 3                                                                                     
Cycle 967:           lw $t4,1704($zero)                                      DRAM: Request Issued                              
Cycle 968:           add $t2,$t2,$t1                                         $t2 = 104                                         
Cycle 969:           mul $t1,$t1,$t2                                         $t1 = 0                                           
Cycle 970:           mul $t3,$t4,$t1                                         $t3 = 0                                           
Cycle 971:           sw $t3,1152($zero)                                      DRAM: Request Issued                              
Cycle 972:           addi $t3,$t3,2784                                       $t3 = 2784                                        
Cycle 973:           sw $t0,2568($zero)                                      DRAM: Request Issued                              
Cycle 974:           slt $t1,$t3,$t3                                         $t1 = 0                                           
Cycle 975:           sub $t1,$t1,$t2                                         $t1 = -104                                        
Cycle 976:           sw $t3,1372($zero)                                      DRAM: Request Issued                              
Cycle 968-977:       DRAM: Activate row 0      (Ins: lw $t4,676($zero))                                                        
Cycle 977:           sw $t2,2332($zero)                                      DRAM: Request Issued                              
Cycle 978:           lw $t4,2688($zero)                                      DRAM: Request Issued                              
Cycle 978-979:       DRAM: Column Access (676) (Ins: lw $t4,676($zero))      $t4 = 0                                           
Cycle 979:           mul $t3,$t1,$t4                                         $t3 = 0                                           
Cycle 980:           addi $t2,$t0,2688                                       $t2 = 2688                                        
Cycle 980-981:       DRAM: Column Access (96) (Ins: lw $t4,96($zero))        $t4 = 12602                                       
Cycle 981:           slt $t2,$t4,$t4                                         $t2 = 0                                           
Cycle 982:           sub $t2,$t0,$t1                                         $t2 = 104                                         
Cycle 983:           mul $t3,$t4,$t3                                         $t3 = 0                                           
Cycle 984:           lw $t0,2884($zero)                                      DRAM: Request Issued                              
Cycle 985:           lw $t0,720($zero)                                       DRAM: Request Issued                              
Cycle 986:           slt $t4,$t2,$t0                                         $t4 = 0                                           
Cycle 987:           mul $t2,$t1,$t4                                         $t2 = 0                                           
Cycle 988:           sw $t3,428($zero)                                       DRAM: Request Issued                              
Cycle 989:           mul $t1,$t4,$t1                                         $t1 = 0                                           
Cycle 990:           sw $t1,1252($zero)                                      DRAM: Request Issued                              
Cycle 982-991:       DRAM: Writeback row 0                                                                                     
Cycle 991:           sw $t4,1088($zero)                                      DRAM: Request Issued                              
Cycle 992:           addi $t4,$t1,3036                                       $t4 = 3036                                        
Cycle 993:           sw $t0,1980($zero)                                      DRAM: Request Issued                              
Cycle 994:           addi $t0,$t3,3088                                       $t0 = 3088                                        
Cycle 995:           slt $t3,$t1,$t3                                         $t3 = 0                                           
Cycle 996:           addi $t1,$t3,588                                        $t1 = 588                                         
Cycle 997:           mul $t3,$t4,$t2                                         $t3 = 0                                           
Cycle 998:           mul $t0,$t0,$t2                                         $t0 = 0                                           
Cycle 999:           lw $t1,3060($zero)                                      DRAM: Request Issued                              
Cycle 1000:          add $t4,$t3,$t4                                         $t4 = 3036                                        
Cycle 992-1001:      DRAM: Activate row 3      (Ins: sw $t3,3812($zero))                                                       
Cycle 1002-1003:     DRAM: Column Access (740) (Ins: sw $t3,3812($zero))     Address 3812-3815 = 0                             
Cycle 1004-1005:     DRAM: Column Access (12) (Ins: sw $t0,3084($zero))      Address 3084-3087 = 2912                          
Cycle 1006-1015:     DRAM: Writeback row 3                                                                                     
Cycle 1016-1025:     DRAM: Activate row 1      (Ins: lw $t3,1944($zero))                                                       
Cycle 1026-1027:     DRAM: Column Access (920) (Ins: lw $t3,1944($zero))     $t3 = 0                                           
Cycle 1028-1029:     DRAM: Column Access (192) (Ins: lw $t3,1216($zero))     $t3 = 0                                           
Cycle 1030-1039:     DRAM: Writeback row 1                                                                                     
Cycle 1040-1049:     DRAM: Activate row 0     (Ins: sw $t0,96($zero))                                                          
Cycle 1050-1051:     DRAM: Column Access (96) (Ins: sw $t0,96($zero))        Address 96-99 = 2912                              
Cycle 1052-1061:     DRAM: Writeback row 0                                                                                     
Cycle 1062-1071:     DRAM: Activate row 2      (Ins: lw $t4,2752($zero))                                                       
Cycle 1072-1073:     DRAM: Column Access (704) (Ins: lw $t4,2752($zero))     $t4 = 0                                           
Cycle 1074-1083:     DRAM: Writeback row 2                                                                                     
Cycle 1084-1093:     DRAM: Activate row 3      (Ins: lw $t4,3660($zero))                                                       
Cycle 1094-1095:     DRAM: Column Access (588) (Ins: lw $t4,3660($zero))     $t4 = 0                                           
Cycle 1096-1105:     DRAM: Writeback row 3                                                                                     
Cycle 1106-1115:     DRAM: Activate row 0      (Ins: sw $t2,984($zero))                                                        
Cycle 1116-1117:     DRAM: Column Access (984) (Ins: sw $t2,984($zero))      Address 984-987 = 2008                            
Cycle 1118-1119:     DRAM: Column Access (952) (Ins: lw $t0,952($zero))      $t0 = 0                                           
Cycle 1120-1121:     DRAM: Column Access (288) (Ins: lw $t4,288($zero))      $t4 = 0                                           
Cycle 1122-1123:     DRAM: Column Access (936) (Ins: sw $t1,936($zero))      Address 936-939 = 0                               
Cycle 1124-1133:     DRAM: Writeback row 0                                                                                     
Cycle 1134-1143:     DRAM: Activate row 1      (Ins: lw $t2,1156($zero))                                                       
Cycle 1144-1145:     DRAM: Column Access (132) (Ins: lw $t2,1156($zero))     $t2 = 0                                           
Cycle 1146-1155:     DRAM: Writeback row 1                                                                                     
Cycle 1156-1165:     DRAM: Activate row 2      (Ins: lw $t2,2960($zero))                                                       
Cycle 1166-1167:     DRAM: Column Access (912) (Ins: lw $t2,2960($zero))     $t2 = 0                                           
Cycle 1168-1177:     DRAM: Writeback row 2                                                                                     
Cycle 1178-1187:     DRAM: Activate row 3      (Ins: sw $t2,3344($zero))                                                       
Cycle 1188-1189:     DRAM: Column Access (272) (Ins: sw $t2,3344($zero))     Address 3344-3347 = 0                             
Cycle 1190-1191:     DRAM: Column Access (644) (Ins: sw $t0,3716($zero))     Address 3716-3719 = 2208                          
Cycle 1192-1201:     DRAM: Writeback row 3                                                                                     
Cycle 1202-1211:     DRAM: Activate row 0      (Ins: lw $t0,304($zero))                                                        
Cycle 1212-1213:     DRAM: Column Access (304) (Ins: lw $t0,304($zero))      $t0 = 0                                           
Cycle 1214-1223:     DRAM: Writeback row 0                                                                                     
Cycle 1224-1233:     DRAM: Activate row 2      (Ins: sw $t2,2820($zero))                                                       
Cycle 1234-1235:     DRAM: Column Access (772) (Ins: sw $t2,2820($zero))     Address 2820-2823 = 3506168                       
Cycle 1236-1245:     DRAM: Writeback row 2                                                                                     
Cycle 1246-1255:     DRAM: Activate row 0      (Ins: sw $t4,340($zero))                                                        
Cycle 1256-1257:     DRAM: Column Access (340) (Ins: sw $t4,340($zero))      Address 340-343 = 3505444                         
Cycle 1258-1259:     DRAM: Column Access (360) (Ins: lw $t2,360($zero))      $t2 = 0                                           
Cycle 1260-1261:     DRAM: Column Access (780) (Ins: sw $t4,780($zero))      Address 780-783 = 0                               
Cycle 1262-1271:     DRAM: Writeback row 0                                                                                     
Cycle 1272-1281:     DRAM: Activate row 2      (Ins: lw $t1,2176($zero))                                                       
Cycle 1282-1283:     DRAM: Column Access (128) (Ins: lw $t1,2176($zero))     $t1 = 0                                           
Cycle 1284-1293:     DRAM: Writeback row 2                                                                                     
Cycle 1294-1303:     DRAM: Activate row 0       (Ins: lw $t1,1016($zero))                                                      
Cycle 1304-1305:     DRAM: Column Access (1016) (Ins: lw $t1,1016($zero))    $t1 = 0                                           
Cycle 1306-1315:     DRAM: Writeback row 0                                                                                     
Cycle 1316-1325:     DRAM: Activate row 3     (Ins: sw $t0,3160($zero))                                                        
Cycle 1326-1327:     DRAM: Column Access (88) (Ins: sw $t0,3160($zero))      Address 3160-3163 = 0                             
Cycle 1328-1329:     DRAM: Column Access (196) (Ins: sw $t0,3268($zero))     Address 3268-3271 = 0                             
Cycle 1330-1339:     DRAM: Writeback row 3                                                                                     
Cycle 1340-1349:     DRAM: Activate row 0      (Ins: lw $t3,264($zero))                                                        
Cycle 1350-1351:     DRAM: Column Access (264) (Ins: lw $t3,264($zero))      $t3 = 0                                           
Cycle 1352-1361:     DRAM: Writeback row 0                                                                                     
Cycle 1362-1371:     DRAM: Activate row 1     (Ins: lw $t0,1044($zero))                                                        
Cycle 1372-1373:     DRAM: Column Access (20) (Ins: lw $t0,1044($zero))      $t0 = 0                                           
Cycle 1374-1375:     DRAM: Column Access (780) (Ins: lw $t0,1804($zero))     $t0 = 0                                           
Cycle 1376-1377:     DRAM: Column Access (228) (Ins: sw $t1,1252($zero))     Address 1252-1255 = 529984                        
Cycle 1378-1387:     DRAM: Writeback row 1                                                                                     
Cycle 1388-1397:     DRAM: Activate row 0      (Ins: sw $t2,960($zero))                                                        
Cycle 1398-1399:     DRAM: Column Access (960) (Ins: sw $t2,960($zero))      Address 960-963 = 0                               
Cycle 1400-1401:     DRAM: Column Access (48) (Ins: lw $t0,48($zero))        $t0 = 0                                           
Cycle 1402-1411:     DRAM: Writeback row 0                                                                                     
Cycle 1412-1421:     DRAM: Activate row 3      (Ins: lw $t0,3452($zero))                                                       
Cycle 1422-1423:     DRAM: Column Access (380) (Ins: lw $t0,3452($zero))     $t0 = 0                                           
Cycle 1424-1433:     DRAM: Writeback row 3                                                                                     
Cycle 1434-1443:     DRAM: Activate row 2      (Ins: sw $t3,3036($zero))                                                       
Cycle 1444-1445:     DRAM: Column Access (988) (Ins: sw $t3,3036($zero))     Address 3036-3039 = 0                             
Cycle 1446-1455:     DRAM: Writeback row 2                                                                                     
Cycle 1456-1465:     DRAM: Activate row 0      (Ins: lw $t0,552($zero))                                                        
Cycle 1466-1467:     DRAM: Column Access (552) (Ins: lw $t0,552($zero))      $t0 = 0                                           
Cycle 1468-1469:     DRAM: Column Access (28) (Ins: sw $t1,28($zero))        Address 28-31 = 529984                            
Cycle 1470-1479:     DRAM: Writeback row 0                                                                                     
Cycle 1480-1489:     DRAM: Activate row 2      (Ins: lw $t1,2236($zero))                                                       
Cycle 1490-1491:     DRAM: Column Access (188) (Ins: lw $t1,2236($zero))     $t1 = 0                                           
Cycle 1492-1501:     DRAM: Writeback row 2                                                                                     
Cycle 1502-1511:     DRAM: Activate row 3      (Ins: lw $t2,3560($zero))                                                       
Cycle 1512-1513:     DRAM: Column Access (488) (Ins: lw $t2,3560($zero))     $t2 = 0                                           
Cycle 1514-1515:     DRAM: Column Access (340) (Ins: lw $t2,3412($zero))     $t2 = 0                                           
Cycle 1516-1517:     DRAM: Column Access (436) (Ins: sw $t0,3508($zero))     Address 3508-3511 = 4808                          
Cycle 1518-1527:     DRAM: Writeback row 3                                                                                     
Cycle 1528-1537:     DRAM: Activate row 0     (Ins: sw $t1,92($zero))                                                          
Cycle 1538-1539:     DRAM: Column Access (92) (Ins: sw $t1,92($zero))        Address 92-95 = 0                                 
Cycle 1540-1549:     DRAM: Writeback row 0                                                                                     
Cycle 1550-1559:     DRAM: Activate row 1      (Ins: sw $t4,1216($zero))                                                       
Cycle 1560-1561:     DRAM: Column Access (192) (Ins: sw $t4,1216($zero))     Address 1216-1219 = 0                             
Cycle 1562-1571:     DRAM: Writeback row 1                                                                                     
Cycle 1572-1581:     DRAM: Activate row 3      (Ins: lw $t4,3788($zero))                                                       
Cycle 1582-1583:     DRAM: Column Access (716) (Ins: lw $t4,3788($zero))     $t4 = 0                                           
Cycle 1584-1593:     DRAM: Writeback row 3                                                                                     
Cycle 1594-1603:     DRAM: Activate row 0      (Ins: lw $t4,608($zero))                                                        
Cycle 1604-1605:     DRAM: Column Access (608) (Ins: lw $t4,608($zero))      $t4 = 0                                           
Cycle 1606-1615:     DRAM: Writeback row 0                                                                                     
Cycle 1616-1625:     DRAM: Activate row 2      (Ins: sw $t0,2220($zero))                                                       
Cycle 1626-1627:     DRAM: Column Access (172) (Ins: sw $t0,2220($zero))     Address 2220-2223 = 3000                          
Cycle 1628-1629:     DRAM: Column Access (16) (Ins: lw $t4,2064($zero))      $t4 = 0                                           
Cycle 1630-1639:     DRAM: Writeback row 2                                                                                     
Cycle 1640-1649:     DRAM: Activate row 3      (Ins: sw $t2,3888($zero))                                                       
Cycle 1650-1651:     DRAM: Column Access (816) (Ins: sw $t2,3888($zero))     Address 3888-3891 = 0                             
Cycle 1652-1653:     DRAM: Column Access (232) (Ins: sw $t2,3304($zero))     Address 3304-3307 = 0                             
Cycle 1654-1655:     DRAM: Column Access (204) (Ins: lw $t1,3276($zero))     $t1 = 0                                           
Cycle 1656-1665:     DRAM: Writeback row 3                                                                                     
Cycle 1666-1675:     DRAM: Activate row 1      (Ins: sw $t3,1868($zero))                                                       
Cycle 1676-1677:     DRAM: Column Access (844) (Ins: sw $t3,1868($zero))     Address 1868-1871 = 336                           
Cycle 1678-1679:     DRAM: Column Access (980) (Ins: sw $t1,2004($zero))     Address 2004-2007 = 336                           
Cycle 1680-1689:     DRAM: Writeback row 1                                                                                     
Cycle 1690-1699:     DRAM: Activate row 2      (Ins: lw $t3,2168($zero))                                                       
Cycle 1700-1701:     DRAM: Column Access (120) (Ins: lw $t3,2168($zero))     $t3 = 0                                           
Cycle 1702-1703:     DRAM: Column Access (924) (Ins: sw $t3,2972($zero))     Address 2972-2975 = 0                             
Cycle 1704-1705:     DRAM: Column Access (820) (Ins: sw $t2,2868($zero))     Address 2868-2871 = 0                             
Cycle 1706-1707:     DRAM: Column Access (232) (Ins: lw $t0,2280($zero))     $t0 = 0                                           
Cycle 1708-1709:     DRAM: Column Access (404) (Ins: lw $t4,2452($zero))     $t4 = 0                                           
Cycle 1710-1719:     DRAM: Writeback row 2                                                                                     
Cycle 1720-1729:     DRAM: Activate row 3      (Ins: sw $t2,3640($zero))                                                       
Cycle 1730-1731:     DRAM: Column Access (568) (Ins: sw $t2,3640($zero))     Address 3640-3643 = 0                             
Cycle 1732-1741:     DRAM: Writeback row 3                                                                                     
Cycle 1742-1751:     DRAM: Activate row 1      (Ins: lw $t3,1844($zero))                                                       
Cycle 1752-1753:     DRAM: Column Access (820) (Ins: lw $t3,1844($zero))     $t3 = 0                                           
Cycle 1754-1763:     DRAM: Writeback row 1                                                                                     
Cycle 1764-1773:     DRAM: Activate row 0      (Ins: lw $t3,336($zero))                                                        
Cycle 1774-1775:     DRAM: Column Access (336) (Ins: lw $t3,336($zero))      $t3 = 0                                           
Cycle 1776-1785:     DRAM: Writeback row 0                                                                                     
Cycle 1786-1795:     DRAM: Activate row 3      (Ins: sw $t1,3224($zero))                                                       
Cycle 1796-1797:     DRAM: Column Access (152) (Ins: sw $t1,3224($zero))     Address 3224-3227 = 2136                          
Cycle 1798-1807:     DRAM: Writeback row 3                                                                                     
Cycle 1808-1817:     DRAM: Activate row 0      (Ins: lw $t2,852($zero))                                                        
Cycle 1818-1819:     DRAM: Column Access (852) (Ins: lw $t2,852($zero))      $t2 = 0                                           
Cycle 1820-1829:     DRAM: Writeback row 0                                                                                     
Cycle 1830-1839:     DRAM: Activate row 1     (Ins: sw $t0,1040($zero))                                                        
Cycle 1840-1841:     DRAM: Column Access (16) (Ins: sw $t0,1040($zero))      Address 1040-1043 = 864                           
Cycle 1842-1843:     DRAM: Column Access (272) (Ins: lw $t2,1296($zero))     $t2 = 0                                           
Cycle 1844-1845:     DRAM: Column Access (260) (Ins: sw $t1,1284($zero))     Address 1284-1287 = 0                             
Cycle 1846-1855:     DRAM: Writeback row 1                                                                                     
Cycle 1856-1865:     DRAM: Activate row 3      (Ins: lw $t0,3448($zero))                                                       
Cycle 1866-1867:     DRAM: Column Access (376) (Ins: lw $t0,3448($zero))     $t0 = 0                                           
Cycle 1868-1877:     DRAM: Writeback row 3                                                                                     
Cycle 1878-1887:     DRAM: Activate row 0      (Ins: sw $t0,912($zero))                                                        
Cycle 1888-1889:     DRAM: Column Access (912) (Ins: sw $t0,912($zero))      Address 912-915 = 0                               
Cycle 1890-1899:     DRAM: Writeback row 0                                                                                     
Cycle 1900-1909:     DRAM: Activate row 1      (Ins: lw $t3,1964($zero))                                                       
Cycle 1910-1911:     DRAM: Column Access (940) (Ins: lw $t3,1964($zero))     $t3 = 0                                           
Cycle 1912-1921:     DRAM: Writeback row 1                                                                                     
Cycle 1922-1931:     DRAM: Activate row 3      (Ins: lw $t0,3944($zero))                                                       
Cycle 1932-1933:     DRAM: Column Access (872) (Ins: lw $t0,3944($zero))     $t0 = 0                                           
Cycle 1934-1943:     DRAM: Writeback row 3                                                                                     
Cycle 1944-1953:     DRAM: Activate row 0      (Ins: sw $t0,616($zero))                                                        
Cycle 1954-1955:     DRAM: Column Access (616) (Ins: sw $t0,616($zero))      Address 616-619 = 0                               
Cycle 1956-1957:     DRAM: Column Access (460) (Ins: sw $t0,460($zero))      Address 460-463 = 0                               
Cycle 1958-1959:     DRAM: Column Access (500) (Ins: lw $t4,500($zero))      $t4 = 0                                           
Cycle 1960-1961:     DRAM: Column Access (772) (Ins: sw $t2,772($zero))      Address 772-775 = 0                               
Cycle 1962-1971:     DRAM: Writeback row 0                                                                                     
Cycle 1972-1981:     DRAM: Activate row 1      (Ins: lw $t0,1524($zero))                                                       
Cycle 1982-1983:     DRAM: Column Access (500) (Ins: lw $t0,1524($zero))     $t0 = 0                                           
Cycle 1984-1985:     DRAM: Column Access (828) (Ins: sw $t1,1852($zero))     Address 1852-1855 = 0                             
Cycle 1986-1987:     DRAM: Column Access (844) (Ins: lw $t1,1868($zero))     $t1 = 336                                         
Cycle 1988-1989:     DRAM: Column Access (444) (Ins: sw $t4,1468($zero))     Address 1468-1471 = 0                             
Cycle 1990-1999:     DRAM: Writeback row 1                                                                                     
Cycle 2000-2009:     DRAM: Activate row 3      (Ins: lw $t4,3272($zero))                                                       
Cycle 2010-2011:     DRAM: Column Access (200) (Ins: lw $t4,3272($zero))     $t4 = 0                                           
Cycle 2012-2013:     DRAM: Column Access (924) (Ins: lw $t4,3996($zero))     $t4 = 0                                           
Cycle 2014-2023:     DRAM: Writeback row 3                                                                                     
Cycle 2024-2033:     DRAM: Activate row 2      (Ins: lw $t0,2648($zero))                                                       
Cycle 2034-2035:     DRAM: Column Access (600) (Ins: lw $t0,2648($zero))     $t0 = 0                                           
Cycle 2036-2045:     DRAM: Writeback row 2                                                                                     
Cycle 2046-2055:     DRAM: Activate row 0     (Ins: sw $t1,16($zero))                                                          
Cycle 2056-2057:     DRAM: Column Access (16) (Ins: sw $t1,16($zero))        Address 16-19 = 3272                              
Cycle 2058-2059:     DRAM: Column Access (148) (Ins: sw $t3,148($zero))      Address 148-151 = 0                               
Cycle 2060-2061:     DRAM: Column Access (604) (Ins: lw $t4,604($zero))      $t4 = 0                                           
Cycle 2062-2071:     DRAM: Writeback row 0                                                                                     
Cycle 2072-2081:     DRAM: Activate row 3      (Ins: sw $t4,3652($zero))                                                       
Cycle 2082-2083:     DRAM: Column Access (580) (Ins: sw $t4,3652($zero))     Address 3652-3655 = 0                             
Cycle 2084-2085:     DRAM: Column Access (304) (Ins: sw $t2,3376($zero))     Address 3376-3379 = 4049                          
Cycle 2086-2095:     DRAM: Writeback row 3                                                                                     
Cycle 2096-2105:     DRAM: Activate row 1      (Ins: sw $t2,1920($zero))                                                       
Cycle 2106-2107:     DRAM: Column Access (896) (Ins: sw $t2,1920($zero))     Address 1920-1923 = 4049                          
Cycle 2108-2109:     DRAM: Column Access (156) (Ins: sw $t0,1180($zero))     Address 1180-1183 = 0                             
Cycle 2110-2111:     DRAM: Column Access (20) (Ins: lw $t3,1044($zero))      $t3 = 0                                           
Cycle 2112-2121:     DRAM: Writeback row 1                                                                                     
Cycle 2122-2131:     DRAM: Activate row 3      (Ins: lw $t2,3220($zero))                                                       
Cycle 2132-2133:     DRAM: Column Access (148) (Ins: lw $t2,3220($zero))     $t2 = 0                                           
Cycle 2134-2143:     DRAM: Writeback row 3                                                                                     
Cycle 2144-2153:     DRAM: Activate row 0      (Ins: sw $t1,964($zero))                                                        
Cycle 2154-2155:     DRAM: Column Access (964) (Ins: sw $t1,964($zero))      Address 964-967 = 0                               
Cycle 2156-2165:     DRAM: Writeback row 0                                                                                     
Cycle 2166-2175:     DRAM: Activate row 2      (Ins: sw $t2,2492($zero))                                                       
Cycle 2176-2177:     DRAM: Column Access (444) (Ins: sw $t2,2492($zero))     Address 2492-2495 = 460                           
Cycle 2178-2179:     DRAM: Column Access (220) (Ins: lw $t4,2268($zero))     $t4 = 0                                           
Cycle 2180-2189:     DRAM: Writeback row 2                                                                                     
Cycle 2190-2199:     DRAM: Activate row 1      (Ins: sw $t4,1316($zero))                                                       
Cycle 2200-2201:     DRAM: Column Access (292) (Ins: sw $t4,1316($zero))     Address 1316-1319 = 0                             
Cycle 2202-2203:     DRAM: Column Access (220) (Ins: sw $t2,1244($zero))     Address 1244-1247 = 211600                        
Cycle 2204-2213:     DRAM: Writeback row 1                                                                                     
Cycle 2214-2223:     DRAM: Activate row 0      (Ins: lw $t2,200($zero))                                                        
Cycle 2224-2225:     DRAM: Column Access (200) (Ins: lw $t2,200($zero))      $t2 = 0                                           
Cycle 2226-2235:     DRAM: Writeback row 0                                                                                     
Cycle 2236-2245:     DRAM: Activate row 2      (Ins: lw $t4,2544($zero))                                                       
Cycle 2246-2247:     DRAM: Column Access (496) (Ins: lw $t4,2544($zero))     $t4 = 0                                           
Cycle 2248-2257:     DRAM: Writeback row 2                                                                                     
Cycle 2258-2267:     DRAM: Activate row 3      (Ins: sw $t4,3944($zero))                                                       
Cycle 2268-2269:     DRAM: Column Access (872) (Ins: sw $t4,3944($zero))     Address 3944-3947 = 0                             
Cycle 2270-2271:     DRAM: Column Access (256) (Ins: lw $t4,3328($zero))     $t4 = 0                                           
Cycle 2272-2281:     DRAM: Writeback row 3                                                                                     
Cycle 2282-2291:     DRAM: Activate row 2      (Ins: lw $t1,2376($zero))                                                       
Cycle 2292-2293:     DRAM: Column Access (328) (Ins: lw $t1,2376($zero))     $t1 = 0                                           
Cycle 2294-2303:     DRAM: Writeback row 2                                                                                     
Cycle 2304-2313:     DRAM: Activate row 1      (Ins: lw $t0,1372($zero))                                                       
Cycle 2314-2315:     DRAM: Column Access (348) (Ins: lw $t0,1372($zero))     $t0 = 0                                           
Cycle 2316-2317:     DRAM: Column Access (400) (Ins: sw $t4,1424($zero))     Address 1424-1427 = 0                             
Cycle 2318-2327:     DRAM: Writeback row 1                                                                                     
Cycle 2328-2337:     DRAM: Activate row 0     (Ins: lw $t3,68($zero))                                                          
Cycle 2338-2339:     DRAM: Column Access (68) (Ins: lw $t3,68($zero))        $t3 = 0                                           
Cycle 2340-2341:     DRAM: Column Access (84) (Ins: sw $t4,84($zero))        Address 84-87 = 1                                 
Cycle 2342-2351:     DRAM: Writeback row 0                                                                                     
Cycle 2352-2361:     DRAM: Activate row 2      (Ins: lw $t3,2796($zero))                                                       
Cycle 2362-2363:     DRAM: Column Access (748) (Ins: lw $t3,2796($zero))     $t3 = 0                                           
Cycle 2364-2365:     DRAM: Column Access (380) (Ins: sw $t0,2428($zero))     Address 2428-2431 = 3197                          
Cycle 2366-2375:     DRAM: Writeback row 2                                                                                     
Cycle 2376-2385:     DRAM: Activate row 3      (Ins: sw $t1,3632($zero))                                                       
Cycle 2386-2387:     DRAM: Column Access (560) (Ins: sw $t1,3632($zero))     Address 3632-3635 = 1                             
Cycle 2388-2397:     DRAM: Writeback row 3                                                                                     
Cycle 2398-2407:     DRAM: Activate row 0      (Ins: lw $t1,560($zero))                                                        
Cycle 2408-2409:     DRAM: Column Access (560) (Ins: lw $t1,560($zero))      $t1 = 0                                           
Cycle 2410-2411:     DRAM: Column Access (744) (Ins: sw $t3,744($zero))      Address 744-747 = 0                               
Cycle 2412-2413:     DRAM: Column Access (720) (Ins: lw $t2,720($zero))      $t2 = 0                                           
Cycle 2414-2423:     DRAM: Writeback row 0                                                                                     
Cycle 2424-2433:     DRAM: Activate row 1      (Ins: lw $t1,1684($zero))                                                       
Cycle 2434-2435:     DRAM: Column Access (660) (Ins: lw $t1,1684($zero))     $t1 = 0                                           
Cycle 2436-2437:     DRAM: Column Access (628) (Ins: sw $t3,1652($zero))     Address 1652-1655 = 1                             
Cycle 2438-2439:     DRAM: Column Access (212) (Ins: sw $t1,1236($zero))     Address 1236-1239 = 0                             
Cycle 2440-2449:     DRAM: Writeback row 1                                                                                     
Cycle 2450-2459:     DRAM: Activate row 2      (Ins: sw $t0,2792($zero))                                                       
Cycle 2460-2461:     DRAM: Column Access (744) (Ins: sw $t0,2792($zero))     Address 2792-2795 = 7157779                       
Cycle 2462-2471:     DRAM: Writeback row 2                                                                                     
Cycle 2472-2481:     DRAM: Activate row 1      (Ins: lw $t2,1568($zero))                                                       
Cycle 2482-2483:     DRAM: Column Access (544) (Ins: lw $t2,1568($zero))     $t2 = 0                                           
Cycle 2484-2485:     DRAM: Column Access (640) (Ins: lw $t1,1664($zero))     $t1 = 0                                           
Cycle 2486-2487:     DRAM: Column Access (264) (Ins: sw $t1,1288($zero))     Address 1288-1291 = 0                             
Cycle 2488-2489:     DRAM: Column Access (572) (Ins: sw $t0,1596($zero))     Address 1596-1599 = 1                             
Cycle 2490-2491:     DRAM: Column Access (396) (Ins: lw $t2,1420($zero))     $t2 = 0                                           
Cycle 2492-2501:     DRAM: Writeback row 1                                                                                     
Cycle 2502-2511:     DRAM: Activate row 0      (Ins: lw $t2,520($zero))                                                        
Cycle 2512-2513:     DRAM: Column Access (520) (Ins: lw $t2,520($zero))      $t2 = 0                                           
Cycle 2514-2515:     DRAM: Column Access (96) (Ins: lw $t3,96($zero))        $t3 = 2912                                        
Cycle 2516-2517:     DRAM: Column Access (264) (Ins: sw $t2,264($zero))      Address 264-267 = 0                               
Cycle 2518-2527:     DRAM: Writeback row 0                                                                                     
Cycle 2528-2537:     DRAM: Activate row 3      (Ins: lw $t2,3592($zero))                                                       
Cycle 2538-2539:     DRAM: Column Access (520) (Ins: lw $t2,3592($zero))     $t2 = 0                                           
Cycle 2540-2549:     DRAM: Writeback row 3                                                                                     
Cycle 2550-2559:     DRAM: Activate row 0    (Ins: lw $t2,0($zero))                                                            
Cycle 2560-2561:     DRAM: Column Access (0) (Ins: lw $t2,0($zero))          $t2 = 0                                           
Cycle 2562-2571:     DRAM: Writeback row 0                                                                                     
Cycle 2572-2581:     DRAM: Activate row 3      (Ins: sw $t3,3796($zero))                                                       
Cycle 2582-2583:     DRAM: Column Access (724) (Ins: sw $t3,3796($zero))     Address 3796-3799 = 372                           
Cycle 2584-2593:     DRAM: Writeback row 3                                                                                     
Cycle 2594-2603:     DRAM: Activate row 2     (Ins: lw $t3,2068($zero))                                                        
Cycle 2604-2605:     DRAM: Column Access (20) (Ins: lw $t3,2068($zero))      $t3 = 0                                           
Cycle 2606-2607:     DRAM: Column Access (104) (Ins: sw $t3,2152($zero))     Address 2152-2155 = 0                             
Cycle 2608-2617:     DRAM: Writeback row 2                                                                                     
Cycle 2618-2627:     DRAM: Activate row 1      (Ins: lw $t0,1628($zero))                                                       
Cycle 2628-2629:     DRAM: Column Access (604) (Ins: lw $t0,1628($zero))     $t0 = 0                                           
Cycle 2630-2639:     DRAM: Writeback row 1                                                                                     
Cycle 2640-2649:     DRAM: Activate row 3      (Ins: lw $t1,3400($zero))                                                       
Cycle 2650-2651:     DRAM: Column Access (328) (Ins: lw $t1,3400($zero))     $t1 = 0                                           
Cycle 2652-2653:     DRAM: Column Access (84) (Ins: sw $t3,3156($zero))      Address 3156-3159 = 0                             
Cycle 2654-2655:     DRAM: Column Access (524) (Ins: sw $t1,3596($zero))     Address 3596-3599 = 0                             
Cycle 2656-2665:     DRAM: Writeback row 3                                                                                     
Cycle 2666-2675:     DRAM: Activate row 0      (Ins: lw $t4,660($zero))                                                        
Cycle 2676-2677:     DRAM: Column Access (660) (Ins: lw $t4,660($zero))      $t4 = 0                                           
Cycle 2678-2679:     DRAM: Column Access (928) (Ins: sw $t1,928($zero))      Address 928-931 = 0                               
Cycle 2680-2681:     DRAM: Column Access (616) (Ins: sw $t0,616($zero))      Address 616-619 = 0                               
Cycle 2682-2691:     DRAM: Writeback row 0                                                                                     
Cycle 2692-2701:     DRAM: Activate row 3      (Ins: sw $t4,3628($zero))                                                       
Cycle 2702-2703:     DRAM: Column Access (556) (Ins: sw $t4,3628($zero))     Address 3628-3631 = 1                             
Cycle 2704-2705:     DRAM: Column Access (852) (Ins: lw $t4,3924($zero))     $t4 = 0                                           
Cycle 2706-2715:     DRAM: Writeback row 3                                                                                     
Cycle 2716-2725:     DRAM: Activate row 2     (Ins: lw $t4,2128($zero))                                                        
Cycle 2726-2727:     DRAM: Column Access (80) (Ins: lw $t4,2128($zero))      $t4 = 0                                           
Cycle 2728-2729:     DRAM: Column Access (956) (Ins: sw $t3,3004($zero))     Address 3004-3007 = 3225                          
Cycle 2730-2739:     DRAM: Writeback row 2                                                                                     
Cycle 2740-2749:     DRAM: Activate row 0      (Ins: sw $t3,640($zero))                                                        
Cycle 2750-2751:     DRAM: Column Access (640) (Ins: sw $t3,640($zero))      Address 640-643 = 7204                            
Cycle 2752-2761:     DRAM: Writeback row 0                                                                                     
Cycle 2762-2771:     DRAM: Activate row 1      (Ins: lw $t1,1308($zero))                                                       
Cycle 2772-2773:     DRAM: Column Access (284) (Ins: lw $t1,1308($zero))     $t1 = 0                                           
Cycle 2774-2783:     DRAM: Writeback row 1                                                                                     
Cycle 2784-2793:     DRAM: Activate row 3     (Ins: lw $t0,3148($zero))                                                        
Cycle 2794-2795:     DRAM: Column Access (76) (Ins: lw $t0,3148($zero))      $t0 = 0                                           
Cycle 2796-2797:     DRAM: Column Access (928) (Ins: sw $t0,4000($zero))     Address 4000-4003 = 0                             
Cycle 2798-2807:     DRAM: Writeback row 3                                                                                     
Cycle 2808-2817:     DRAM: Activate row 0      (Ins: lw $t3,900($zero))                                                        
Cycle 2818-2819:     DRAM: Column Access (900) (Ins: lw $t3,900($zero))      $t3 = 0                                           
Cycle 2820-2829:     DRAM: Writeback row 0                                                                                     
Cycle 2830-2839:     DRAM: Activate row 2      (Ins: lw $t2,2404($zero))                                                       
Cycle 2840-2841:     DRAM: Column Access (356) (Ins: lw $t2,2404($zero))     $t2 = 0                                           
Cycle 2842-2843:     DRAM: Column Access (564) (Ins: sw $t1,2612($zero))     Address 2612-2615 = 0                             
Cycle 2844-2845:     DRAM: Column Access (344) (Ins: sw $t3,2392($zero))     Address 2392-2395 = 2608                          
Cycle 2846-2847:     DRAM: Column Access (936) (Ins: lw $t4,2984($zero))     $t4 = 238244096                                   
Cycle 2848-2857:     DRAM: Writeback row 2                                                                                     
Cycle 2858-2867:     DRAM: Activate row 0      (Ins: lw $t3,692($zero))                                                        
Cycle 2868-2869:     DRAM: Column Access (692) (Ins: lw $t3,692($zero))      $t3 = 0                                           
Cycle 2870-2879:     DRAM: Writeback row 0                                                                                     
Cycle 2880-2889:     DRAM: Activate row 1      (Ins: sw $t2,1444($zero))                                                       
Cycle 2890-2891:     DRAM: Column Access (420) (Ins: sw $t2,1444($zero))     Address 1444-1447 = 0                             
Cycle 2892-2893:     DRAM: Column Access (404) (Ins: lw $t3,1428($zero))     $t3 = 0                                           
Cycle 2894-2903:     DRAM: Writeback row 1                                                                                     
Cycle 2904-2913:     DRAM: Activate row 0       (Ins: lw $t0,1020($zero))                                                      
Cycle 2914-2915:     DRAM: Column Access (1020) (Ins: lw $t0,1020($zero))    $t0 = 0                                           
Cycle 2916-2925:     DRAM: Writeback row 0                                                                                     
Cycle 2926-2935:     DRAM: Activate row 3      (Ins: lw $t2,3704($zero))                                                       
Cycle 2936-2937:     DRAM: Column Access (632) (Ins: lw $t2,3704($zero))     $t2 = 0                                           
Cycle 2938-2947:     DRAM: Writeback row 3                                                                                     
Cycle 2948-2957:     DRAM: Activate row 0      (Ins: sw $t4,688($zero))                                                        
Cycle 2958-2959:     DRAM: Column Access (688) (Ins: sw $t4,688($zero))      Address 688-691 = 41382434                        
Cycle 2960-2969:     DRAM: Writeback row 0                                                                                     
Cycle 2970-2979:     DRAM: Activate row 2      (Ins: sw $t3,2344($zero))                                                       
Cycle 2980-2981:     DRAM: Column Access (296) (Ins: sw $t3,2344($zero))     Address 2344-2347 = 256856353                     
Cycle 2982-2991:     DRAM: Writeback row 2                                                                                     
Cycle 2992-3001:     DRAM: Activate row 0      (Ins: sw $t3,904($zero))                                                        
Cycle 3002-3003:     DRAM: Column Access (904) (Ins: sw $t3,904($zero))      Address 904-907 = 513716624                       
Cycle 3004-3005:     DRAM: Column Access (480) (Ins: sw $t2,480($zero))      Address 480-483 = 513716624                       
Cycle 3006-3007:     DRAM: Column Access (192) (Ins: lw $t4,192($zero))      $t4 = 0                                           
Cycle 3008-3017:     DRAM: Writeback row 0                                                                                     
Cycle 3018-3027:     DRAM: Activate row 1      (Ins: lw $t0,1584($zero))                                                       
Cycle 3028-3029:     DRAM: Column Access (560) (Ins: lw $t0,1584($zero))     $t0 = 0                                           
Cycle 3030-3039:     DRAM: Writeback row 1                                                                                     
Cycle 3040-3049:     DRAM: Activate row 0      (Ins: lw $t1,600($zero))                                                        
Cycle 3050-3051:     DRAM: Column Access (600) (Ins: lw $t1,600($zero))      $t1 = 0                                           
Cycle 3052-3053:     DRAM: Column Access (768) (Ins: lw $t2,768($zero))      $t2 = 0                                           
Cycle 3054-3055:     DRAM: Column Access (632) (Ins: sw $t3,632($zero))      Address 632-635 = 770576894                       
Cycle 3056-3065:     DRAM: Writeback row 0                                                                                     
Cycle 3066-3075:     DRAM: Activate row 3     (Ins: lw $t4,3116($zero))                                                        
Cycle 3076-3077:     DRAM: Column Access (44) (Ins: lw $t4,3116($zero))      $t4 = 0                                           
Cycle 3078-3087:     DRAM: Writeback row 3                                                                                     
Cycle 3088-3097:     DRAM: Activate row 0      (Ins: sw $t2,876($zero))                                                        
Cycle 3098-3099:     DRAM: Column Access (876) (Ins: sw $t2,876($zero))      Address 876-879 = 770582762                       
Cycle 3100-3101:     DRAM: Column Access (988) (Ins: sw $t4,988($zero))      Address 988-991 = 0                               
Cycle 3102-3111:     DRAM: Writeback row 0                                                                                     
Cycle 3112-3121:     DRAM: Activate row 1      (Ins: lw $t2,1392($zero))                                                       
Cycle 3122-3123:     DRAM: Column Access (368) (Ins: lw $t2,1392($zero))     $t2 = 0                                           
Cycle 3124-3133:     DRAM: Writeback row 1                                                                                     
Cycle 3134-3143:     DRAM: Activate row 2      (Ins: sw $t1,2740($zero))                                                       
Cycle 3144-3145:     DRAM: Column Access (692) (Ins: sw $t1,2740($zero))     Address 2740-2743 = 228600434                     
Cycle 3146-3155:     DRAM: Writeback row 2                                                                                     
Cycle 3156-3165:     DRAM: Activate row 3      (Ins: sw $t2,3176($zero))                                                       
Cycle 3166-3167:     DRAM: Column Access (104) (Ins: sw $t2,3176($zero))     Address 3176-3179 = 0                             
Cycle 3168-3169:     DRAM: Column Access (360) (Ins: lw $t4,3432($zero))     $t4 = 0                                           
Cycle 3170-3179:     DRAM: Writeback row 3                                                                                     
Cycle 3180-3189:     DRAM: Activate row 0       (Ins: sw $t0,1020($zero))                                                      
Cycle 3190-3191:     DRAM: Column Access (1020) (Ins: sw $t0,1020($zero))    Address 1020-1023 = 1                             
Cycle 3192-3193:     DRAM: Column Access (264) (Ins: lw $t4,264($zero))      $t4 = 0                                           
Cycle 3194-3195:     DRAM: Column Access (224) (Ins: sw $t0,224($zero))      Address 224-227 = 348                             
Cycle 3196-3197:     DRAM: Column Access (932) (Ins: sw $t1,932($zero))      Address 932-935 = 0                               
Cycle 3198-3207:     DRAM: Writeback row 0                                                                                     
Cycle 3208-3217:     DRAM: Activate row 3      (Ins: lw $t2,3416($zero))                                                       
Cycle 3218-3219:     DRAM: Column Access (344) (Ins: lw $t2,3416($zero))     $t2 = 0                                           
Cycle 3220-3221:     DRAM: Column Access (340) (Ins: sw $t0,3412($zero))     Address 3412-3415 = 348                           
Cycle 3222-3223:     DRAM: Column Access (832) (Ins: lw $t3,3904($zero))     $t3 = 0                                           
Cycle 3224-3233:     DRAM: Writeback row 3                                                                                     
Cycle 3234-3243:     DRAM: Activate row 2      (Ins: lw $t0,2356($zero))                                                       
Cycle 3244-3245:     DRAM: Column Access (308) (Ins: lw $t0,2356($zero))     $t0 = 0                                           
Cycle 3246-3247:     DRAM: Column Access (944) (Ins: sw $t1,2992($zero))     Address 2992-2995 = 0                             
Cycle 3248-3257:     DRAM: Writeback row 2                                                                                     
Cycle 3258-3267:     DRAM: Activate row 1      (Ins: sw $t1,1920($zero))                                                       
Cycle 3268-3269:     DRAM: Column Access (896) (Ins: sw $t1,1920($zero))     Address 1920-1923 = 0                             
Cycle 3270-3271:     DRAM: Column Access (40) (Ins: sw $t0,1064($zero))      Address 1064-1067 = 0                             
Cycle 3272-3281:     DRAM: Writeback row 1                                                                                     
Cycle 3282-3291:     DRAM: Activate row 0      (Ins: lw $t0,800($zero))                                                        
Cycle 3292-3293:     DRAM: Column Access (800) (Ins: lw $t0,800($zero))      $t0 = 0                                           
Cycle 3294-3303:     DRAM: Writeback row 0                                                                                     
Cycle 3304-3313:     DRAM: Activate row 3      (Ins: sw $t1,3592($zero))                                                       
Cycle 3314-3315:     DRAM: Column Access (520) (Ins: sw $t1,3592($zero))     Address 3592-3595 = 2832                          
Cycle 3316-3325:     DRAM: Writeback row 3                                                                                     
Cycle 3326-3335:     DRAM: Activate row 1      (Ins: lw $t0,1684($zero))                                                       
Cycle 3336-3337:     DRAM: Column Access (660) (Ins: lw $t0,1684($zero))     $t0 = 0                                           
Cycle 3338-3339:     DRAM: Column Access (888) (Ins: sw $t2,1912($zero))     Address 1912-1915 = 104                           
Cycle 3340-3349:     DRAM: Writeback row 1                                                                                     
Cycle 3350-3359:     DRAM: Activate row 3      (Ins: lw $t3,3288($zero))                                                       
Cycle 3360-3361:     DRAM: Column Access (216) (Ins: lw $t3,3288($zero))     $t3 = 0                                           
Cycle 3362-3371:     DRAM: Writeback row 3                                                                                     
Cycle 3372-3381:     DRAM: Activate row 1      (Ins: lw $t4,1704($zero))                                                       
Cycle 3382-3383:     DRAM: Column Access (680) (Ins: lw $t4,1704($zero))     $t4 = 0                                           
Cycle 3384-3385:     DRAM: Column Access (128) (Ins: sw $t3,1152($zero))     Address 1152-1155 = 0                             
Cycle 3386-3387:     DRAM: Column Access (348) (Ins: sw $t3,1372($zero))     Address 1372-1375 = 2784                          
Cycle 3388-3397:     DRAM: Writeback row 1                                                                                     
Cycle 3398-3407:     DRAM: Activate row 2      (Ins: lw $t4,2688($zero))                                                       
Cycle 3408-3409:     DRAM: Column Access (640) (Ins: lw $t4,2688($zero))     $t4 = 0                                           
Cycle 3410-3411:     DRAM: Column Access (520) (Ins: sw $t0,2568($zero))     Address 2568-2571 = 0                             
Cycle 3412-3413:     DRAM: Column Access (284) (Ins: sw $t2,2332($zero))     Address 2332-2335 = 104                           
Cycle 3414-3415:     DRAM: Column Access (836) (Ins: lw $t0,2884($zero))     $t0 = 0                                           
Cycle 3416-3425:     DRAM: Writeback row 2                                                                                     
Cycle 3426-3435:     DRAM: Activate row 0      (Ins: lw $t0,720($zero))                                                        
Cycle 3436-3437:     DRAM: Column Access (720) (Ins: lw $t0,720($zero))      $t0 = 0                                           
Cycle 3438-3439:     DRAM: Column Access (428) (Ins: sw $t3,428($zero))      Address 428-431 = 0                               
Cycle 3440-3449:     DRAM: Writeback row 0                                                                                     
Cycle 3450-3459:     DRAM: Activate row 1     (Ins: sw $t4,1088($zero))                                                        
Cycle 3460-3461:     DRAM: Column Access (64) (Ins: sw $t4,1088($zero))      Address 1088-1091 = 0                             
Cycle 3462-3463:     DRAM: Column Access (228) (Ins: sw $t1,1252($zero))     Address 1252-1255 = 0                             
Cycle 3464-3465:     DRAM: Column Access (956) (Ins: sw $t0,1980($zero))     Address 1980-1983 = 0                             
Cycle 3466-3475:     DRAM: Writeback row 1                                                                                     
Cycle 3476-3485:     DRAM: Activate row 2       (Ins: lw $t1,3060($zero))                                                      
Cycle 3486-3487:     DRAM: Column Access (1012) (Ins: lw $t1,3060($zero))    $t1 = 0                                           
Cycle 3488-3497:     DRAM: Writeback row 2                                                                                     
======================================
Program Execeuted Successfully
======================================
Program Statistics
Row Buffer Updates : 278

Memory Content
1000-1003: 12602
1020-1023: 1
1032-1035: 2052
1040-1043: 864
1244-1247: 211600
1372-1375: 2784
1596-1599: 1
16-19: 3272
1652-1655: 1
1868-1871: 336
1912-1915: 104
2004-2007: 336
2220-2223: 3000
224-227: 348
2332-2335: 104
2344-2347: 256856353
2392-2395: 2608
2428-2431: 3197
2492-2495: 460
2740-2743: 228600434
2792-2795: 7157779
28-31: 529984
2816-2819: 1
2820-2823: 3506168
2896-2899: 1
2984-2987: 238244096
2988-2991: 740
3004-3007: 3225
3084-3087: 2912
3224-3227: 2136
3376-3379: 4049
340-343: 3505444
3412-3415: 348
3508-3511: 4808
3592-3595: 2832
3628-3631: 1
3632-3635: 1
3716-3719: 2208
3752-3755: 1788
3796-3799: 372
3844-3847: -17246064
3992-3995: 16946
480-483: 513716624
572-575: -1
632-635: 770576894
640-643: 7204
688-691: 41382434
84-87: 1
876-879: 770582762
904-907: 513716624
920-923: -17246064
96-99: 2912
984-987: 2008

Operation Count    :   1000
add                :    156
addi               :    146
beq                :      0
bne                :      0
j                  :      0
lw                 :    134
mul                :    139
slt                :    149
sub                :    146
sw                 :    130

Instruction Count : 1000
Instruction Execution Count:
1.    sw $t2,2368($zero)             =>  1  
2.    add $t0,$t2,$t2                =>  1  
3.    add $t3,$t0,$t1                =>  1  
4.    slt $t1,$t2,$t3                =>  1  
5.    add $t3,$t4,$t0                =>  1  
6.    sub $t3,$t2,$t0                =>  1  
7.    lw $t1,3940($zero)             =>  1  
8.    sw $t1,1176($zero)             =>  1  
9.    sw $t3,2460($zero)             =>  1  
10.   add $t0,$t0,$t0                =>  1  
11.   lw $t4,1564($zero)             =>  1  
12.   sub $t3,$t0,$t1                =>  1  
13.   addi $t3,$t3,3996              =>  1  
14.   add $t2,$t1,$t1                =>  1  
15.   mul $t0,$t3,$t3                =>  1  
16.   lw $t3,2316($zero)             =>  1  
17.   lw $t0,3316($zero)             =>  1  
18.   lw $t1,2620($zero)             =>  1  
19.   sub $t1,$t0,$t3                =>  1  
20.   lw $t0,2628($zero)             =>  1  
21.   sw $t3,2088($zero)             =>  1  
22.   lw $t2,332($zero)              =>  1  
23.   add $t4,$t2,$t1                =>  1  
24.   mul $t0,$t2,$t4                =>  1  
25.   sw $t2,1516($zero)             =>  1  
26.   addi $t4,$t3,2936              =>  1  
27.   sub $t1,$t1,$t1                =>  1  
28.   mul $t0,$t4,$t4                =>  1  
29.   add $t3,$t4,$t0                =>  1  
30.   add $t1,$t4,$t3                =>  1  
31.   slt $t0,$t1,$t4                =>  1  
32.   lw $t0,292($zero)              =>  1  
33.   add $t1,$t3,$t0                =>  1  
34.   sub $t1,$t3,$t2                =>  1  
35.   sub $t0,$t2,$t1                =>  1  
36.   lw $t4,3980($zero)             =>  1  
37.   addi $t1,$t3,2228              =>  1  
38.   mul $t1,$t1,$t2                =>  1  
39.   mul $t1,$t2,$t0                =>  1  
40.   add $t2,$t0,$t1                =>  1  
41.   sub $t3,$t0,$t0                =>  1  
42.   addi $t1,$t0,72                =>  1  
43.   slt $t3,$t1,$t3                =>  1  
44.   mul $t1,$t4,$t1                =>  1  
45.   slt $t4,$t3,$t1                =>  1  
46.   addi $t1,$t4,3296              =>  1  
47.   lw $t3,476($zero)              =>  1  
48.   addi $t1,$t0,1936              =>  1  
49.   slt $t3,$t1,$t1                =>  1  
50.   add $t4,$t2,$t2                =>  1  
51.   slt $t1,$t0,$t0                =>  1  
52.   add $t2,$t2,$t4                =>  1  
53.   sw $t3,3632($zero)             =>  1  
54.   mul $t0,$t1,$t4                =>  1  
55.   add $t0,$t3,$t4                =>  1  
56.   slt $t2,$t0,$t1                =>  1  
57.   addi $t4,$t3,1028              =>  1  
58.   add $t2,$t1,$t4                =>  1  
59.   sub $t1,$t0,$t2                =>  1  
60.   slt $t3,$t2,$t3                =>  1  
61.   mul $t1,$t0,$t0                =>  1  
62.   sub $t4,$t4,$t0                =>  1  
63.   slt $t2,$t1,$t3                =>  1  
64.   slt $t3,$t2,$t1                =>  1  
65.   addi $t3,$t0,2784              =>  1  
66.   sub $t3,$t0,$t2                =>  1  
67.   sw $t1,2984($zero)             =>  1  
68.   add $t2,$t0,$t2                =>  1  
69.   addi $t0,$t1,2200              =>  1  
70.   sub $t1,$t4,$t3                =>  1  
71.   mul $t0,$t1,$t0                =>  1  
72.   sw $t2,3844($zero)             =>  1  
73.   slt $t2,$t1,$t2                =>  1  
74.   sub $t0,$t0,$t1                =>  1  
75.   slt $t4,$t2,$t0                =>  1  
76.   mul $t0,$t1,$t2                =>  1  
77.   sub $t0,$t2,$t4                =>  1  
78.   add $t2,$t3,$t2                =>  1  
79.   sw $t2,920($zero)              =>  1  
80.   sub $t1,$t3,$t2                =>  1  
81.   slt $t3,$t0,$t0                =>  1  
82.   lw $t2,3448($zero)             =>  1  
83.   add $t3,$t4,$t0                =>  1  
84.   lw $t2,540($zero)              =>  1  
85.   sw $t3,2936($zero)             =>  1  
86.   sw $t1,3276($zero)             =>  1  
87.   sub $t2,$t4,$t3                =>  1  
88.   add $t2,$t2,$t3                =>  1  
89.   mul $t4,$t0,$t2                =>  1  
90.   add $t2,$t1,$t3                =>  1  
91.   add $t1,$t3,$t0                =>  1  
92.   sw $t3,3640($zero)             =>  1  
93.   sub $t4,$t1,$t0                =>  1  
94.   lw $t3,2276($zero)             =>  1  
95.   sw $t1,572($zero)              =>  1  
96.   slt $t1,$t1,$t0                =>  1  
97.   addi $t3,$t3,3924              =>  1  
98.   sub $t2,$t2,$t2                =>  1  
99.   sub $t4,$t2,$t1                =>  1  
100.  lw $t3,588($zero)              =>  1  
101.  sub $t1,$t2,$t1                =>  1  
102.  sw $t4,692($zero)              =>  1  
103.  mul $t1,$t1,$t3                =>  1  
104.  add $t1,$t3,$t3                =>  1  
105.  lw $t3,3636($zero)             =>  1  
106.  sub $t0,$t1,$t1                =>  1  
107.  sw $t0,928($zero)              =>  1  
108.  sw $t1,692($zero)              =>  1  
109.  slt $t3,$t3,$t3                =>  1  
110.  slt $t0,$t3,$t1                =>  1  
111.  addi $t1,$t3,2100              =>  1  
112.  sub $t0,$t4,$t1                =>  1  
113.  sw $t3,3784($zero)             =>  1  
114.  slt $t4,$t2,$t4                =>  1  
115.  sub $t3,$t3,$t3                =>  1  
116.  lw $t0,3944($zero)             =>  1  
117.  addi $t0,$t0,876               =>  1  
118.  slt $t0,$t2,$t4                =>  1  
119.  add $t4,$t3,$t1                =>  1  
120.  sub $t0,$t3,$t0                =>  1  
121.  slt $t1,$t4,$t1                =>  1  
122.  add $t1,$t2,$t1                =>  1  
123.  add $t2,$t4,$t4                =>  1  
124.  slt $t1,$t4,$t2                =>  1  
125.  mul $t4,$t2,$t3                =>  1  
126.  add $t3,$t2,$t4                =>  1  
127.  mul $t0,$t4,$t3                =>  1  
128.  sub $t1,$t1,$t0                =>  1  
129.  addi $t4,$t3,1672              =>  1  
130.  slt $t4,$t1,$t3                =>  1  
131.  sw $t4,2896($zero)             =>  1  
132.  sw $t1,2816($zero)             =>  1  
133.  sw $t0,2672($zero)             =>  1  
134.  addi $t4,$t2,3620              =>  1  
135.  lw $t0,3976($zero)             =>  1  
136.  slt $t0,$t2,$t3                =>  1  
137.  add $t3,$t3,$t0                =>  1  
138.  lw $t4,2572($zero)             =>  1  
139.  add $t4,$t3,$t1                =>  1  
140.  add $t0,$t2,$t4                =>  1  
141.  slt $t1,$t2,$t4                =>  1  
142.  sub $t1,$t2,$t0                =>  1  
143.  add $t0,$t4,$t0                =>  1  
144.  slt $t4,$t0,$t4                =>  1  
145.  sw $t0,1000($zero)             =>  1  
146.  sub $t2,$t3,$t0                =>  1  
147.  sw $t0,96($zero)               =>  1  
148.  slt $t2,$t0,$t0                =>  1  
149.  addi $t3,$t0,1080              =>  1  
150.  addi $t2,$t3,2684              =>  1  
151.  add $t0,$t4,$t1                =>  1  
152.  mul $t1,$t1,$t1                =>  1  
153.  slt $t1,$t0,$t2                =>  1  
154.  sub $t0,$t2,$t3                =>  1  
155.  addi $t2,$t4,596               =>  1  
156.  addi $t2,$t3,3264              =>  1  
157.  sw $t2,3992($zero)             =>  1  
158.  slt $t2,$t1,$t4                =>  1  
159.  slt $t0,$t0,$t0                =>  1  
160.  lw $t1,1240($zero)             =>  1  
161.  addi $t4,$t4,1720              =>  1  
162.  lw $t0,2424($zero)             =>  1  
163.  mul $t0,$t1,$t0                =>  1  
164.  mul $t2,$t0,$t0                =>  1  
165.  sub $t4,$t0,$t2                =>  1  
166.  lw $t3,2240($zero)             =>  1  
167.  lw $t4,500($zero)              =>  1  
168.  sw $t4,3820($zero)             =>  1  
169.  sw $t0,1304($zero)             =>  1  
170.  lw $t3,496($zero)              =>  1  
171.  sub $t1,$t3,$t0                =>  1  
172.  sub $t4,$t4,$t0                =>  1  
173.  addi $t4,$t1,416               =>  1  
174.  lw $t2,1696($zero)             =>  1  
175.  mul $t0,$t4,$t0                =>  1  
176.  mul $t2,$t3,$t3                =>  1  
177.  sw $t1,576($zero)              =>  1  
178.  add $t2,$t0,$t4                =>  1  
179.  sub $t3,$t3,$t0                =>  1  
180.  lw $t4,180($zero)              =>  1  
181.  lw $t1,824($zero)              =>  1  
182.  add $t4,$t4,$t0                =>  1  
183.  lw $t0,3924($zero)             =>  1  
184.  slt $t0,$t4,$t3                =>  1  
185.  addi $t2,$t2,1036              =>  1  
186.  lw $t3,2280($zero)             =>  1  
187.  sw $t0,2096($zero)             =>  1  
188.  slt $t3,$t3,$t2                =>  1  
189.  sw $t4,3440($zero)             =>  1  
190.  add $t1,$t2,$t2                =>  1  
191.  add $t1,$t4,$t4                =>  1  
192.  slt $t0,$t4,$t3                =>  1  
193.  sub $t2,$t0,$t2                =>  1  
194.  sub $t4,$t0,$t1                =>  1  
195.  slt $t4,$t1,$t1                =>  1  
196.  lw $t3,580($zero)              =>  1  
197.  addi $t2,$t2,1516              =>  1  
198.  lw $t0,656($zero)              =>  1  
199.  sw $t1,3980($zero)             =>  1  
200.  add $t0,$t4,$t1                =>  1  
201.  addi $t3,$t1,84                =>  1  
202.  mul $t1,$t4,$t2                =>  1  
203.  lw $t3,1368($zero)             =>  1  
204.  mul $t0,$t2,$t0                =>  1  
205.  addi $t1,$t4,1524              =>  1  
206.  addi $t3,$t1,1952              =>  1  
207.  sub $t0,$t1,$t3                =>  1  
208.  addi $t0,$t0,1552              =>  1  
209.  sub $t2,$t3,$t3                =>  1  
210.  sw $t2,3408($zero)             =>  1  
211.  addi $t1,$t0,2188              =>  1  
212.  slt $t2,$t1,$t2                =>  1  
213.  mul $t4,$t3,$t4                =>  1  
214.  sw $t1,3752($zero)             =>  1  
215.  addi $t1,$t3,3824              =>  1  
216.  slt $t1,$t1,$t3                =>  1  
217.  sub $t3,$t1,$t4                =>  1  
218.  addi $t0,$t1,740               =>  1  
219.  sw $t0,2988($zero)             =>  1  
220.  lw $t1,1356($zero)             =>  1  
221.  mul $t4,$t2,$t4                =>  1  
222.  addi $t1,$t1,2760              =>  1  
223.  lw $t2,0($zero)                =>  1  
224.  add $t3,$t0,$t2                =>  1  
225.  lw $t1,344($zero)              =>  1  
226.  sub $t3,$t1,$t2                =>  1  
227.  lw $t2,1240($zero)             =>  1  
228.  slt $t3,$t4,$t1                =>  1  
229.  add $t3,$t4,$t2                =>  1  
230.  addi $t3,$t2,2052              =>  1  
231.  add $t2,$t0,$t3                =>  1  
232.  sw $t3,1032($zero)             =>  1  
233.  sub $t3,$t3,$t3                =>  1  
234.  slt $t0,$t4,$t2                =>  1  
235.  lw $t2,3964($zero)             =>  1  
236.  mul $t0,$t0,$t3                =>  1  
237.  sub $t1,$t0,$t3                =>  1  
238.  add $t0,$t0,$t1                =>  1  
239.  slt $t4,$t1,$t3                =>  1  
240.  add $t4,$t1,$t1                =>  1  
241.  lw $t4,676($zero)              =>  1  
242.  sub $t2,$t2,$t3                =>  1  
243.  slt $t2,$t0,$t4                =>  1  
244.  sub $t3,$t2,$t4                =>  1  
245.  slt $t1,$t4,$t4                =>  1  
246.  slt $t0,$t0,$t4                =>  1  
247.  add $t4,$t0,$t3                =>  1  
248.  slt $t2,$t2,$t0                =>  1  
249.  add $t3,$t1,$t4                =>  1  
250.  addi $t1,$t1,3344              =>  1  
251.  mul $t1,$t1,$t3                =>  1  
252.  sub $t3,$t3,$t2                =>  1  
253.  slt $t3,$t0,$t1                =>  1  
254.  add $t0,$t2,$t1                =>  1  
255.  slt $t0,$t2,$t4                =>  1  
256.  add $t4,$t2,$t1                =>  1  
257.  sw $t3,3812($zero)             =>  1  
258.  addi $t0,$t4,2912              =>  1  
259.  lw $t3,1944($zero)             =>  1  
260.  lw $t3,1216($zero)             =>  1  
261.  sw $t0,3084($zero)             =>  1  
262.  slt $t4,$t1,$t4                =>  1  
263.  mul $t1,$t1,$t1                =>  1  
264.  lw $t4,96($zero)               =>  1  
265.  mul $t3,$t3,$t4                =>  1  
266.  mul $t3,$t3,$t2                =>  1  
267.  sub $t3,$t0,$t1                =>  1  
268.  add $t4,$t3,$t1                =>  1  
269.  sw $t0,96($zero)               =>  1  
270.  sub $t4,$t3,$t2                =>  1  
271.  slt $t2,$t4,$t3                =>  1  
272.  sub $t0,$t1,$t0                =>  1  
273.  slt $t4,$t4,$t1                =>  1  
274.  sub $t0,$t0,$t0                =>  1  
275.  slt $t3,$t3,$t0                =>  1  
276.  addi $t4,$t1,3136              =>  1  
277.  addi $t2,$t3,2008              =>  1  
278.  mul $t4,$t1,$t0                =>  1  
279.  addi $t0,$t2,3624              =>  1  
280.  add $t0,$t4,$t2                =>  1  
281.  lw $t4,2752($zero)             =>  1  
282.  add $t4,$t2,$t0                =>  1  
283.  sw $t2,984($zero)              =>  1  
284.  slt $t4,$t3,$t3                =>  1  
285.  slt $t1,$t1,$t3                =>  1  
286.  mul $t3,$t2,$t4                =>  1  
287.  addi $t0,$t4,236               =>  1  
288.  slt $t4,$t1,$t0                =>  1  
289.  mul $t3,$t4,$t4                =>  1  
290.  addi $t4,$t3,3980              =>  1  
291.  lw $t4,3660($zero)             =>  1  
292.  sub $t0,$t3,$t4                =>  1  
293.  sub $t3,$t4,$t0                =>  1  
294.  addi $t4,$t2,1052              =>  1  
295.  mul $t2,$t1,$t1                =>  1  
296.  lw $t0,952($zero)              =>  1  
297.  slt $t3,$t1,$t3                =>  1  
298.  slt $t0,$t4,$t3                =>  1  
299.  lw $t2,1156($zero)             =>  1  
300.  lw $t4,288($zero)              =>  1  
301.  mul $t1,$t3,$t0                =>  1  
302.  slt $t0,$t3,$t4                =>  1  
303.  lw $t2,2960($zero)             =>  1  
304.  sub $t1,$t4,$t4                =>  1  
305.  sw $t2,3344($zero)             =>  1  
306.  sw $t1,936($zero)              =>  1  
307.  sub $t2,$t0,$t1                =>  1  
308.  addi $t0,$t0,2208              =>  1  
309.  sw $t0,3716($zero)             =>  1  
310.  mul $t2,$t4,$t4                =>  1  
311.  sub $t4,$t0,$t2                =>  1  
312.  add $t4,$t1,$t1                =>  1  
313.  add $t4,$t3,$t3                =>  1  
314.  addi $t3,$t4,1872              =>  1  
315.  sub $t0,$t3,$t2                =>  1  
316.  sub $t4,$t4,$t2                =>  1  
317.  sub $t4,$t4,$t3                =>  1  
318.  sub $t3,$t3,$t3                =>  1  
319.  add $t2,$t0,$t3                =>  1  
320.  mul $t1,$t4,$t3                =>  1  
321.  mul $t0,$t0,$t2                =>  1  
322.  sub $t1,$t3,$t0                =>  1  
323.  addi $t2,$t0,1784              =>  1  
324.  sw $t2,2820($zero)             =>  1  
325.  add $t4,$t1,$t0                =>  1  
326.  lw $t0,304($zero)              =>  1  
327.  addi $t3,$t0,1060              =>  1  
328.  add $t4,$t0,$t1                =>  1  
329.  sub $t4,$t2,$t1                =>  1  
330.  addi $t2,$t4,1352              =>  1  
331.  sub $t2,$t3,$t3                =>  1  
332.  add $t4,$t3,$t0                =>  1  
333.  sw $t4,340($zero)              =>  1  
334.  add $t1,$t0,$t2                =>  1  
335.  slt $t1,$t0,$t1                =>  1  
336.  add $t4,$t2,$t1                =>  1  
337.  sub $t1,$t1,$t3                =>  1  
338.  sw $t0,3268($zero)             =>  1  
339.  lw $t2,360($zero)              =>  1  
340.  add $t4,$t0,$t0                =>  1  
341.  addi $t3,$t0,728               =>  1  
342.  sw $t4,780($zero)              =>  1  
343.  sw $t0,3160($zero)             =>  1  
344.  add $t2,$t0,$t2                =>  1  
345.  lw $t1,2176($zero)             =>  1  
346.  lw $t1,1016($zero)             =>  1  
347.  slt $t1,$t2,$t0                =>  1  
348.  add $t1,$t0,$t0                =>  1  
349.  add $t0,$t3,$t4                =>  1  
350.  mul $t4,$t0,$t0                =>  1  
351.  slt $t3,$t2,$t2                =>  1  
352.  slt $t0,$t3,$t0                =>  1  
353.  add $t4,$t4,$t3                =>  1  
354.  lw $t3,264($zero)              =>  1  
355.  lw $t0,1044($zero)             =>  1  
356.  lw $t0,1804($zero)             =>  1  
357.  mul $t3,$t0,$t3                =>  1  
358.  add $t1,$t4,$t0                =>  1  
359.  sub $t4,$t0,$t1                =>  1  
360.  sw $t2,960($zero)              =>  1  
361.  sw $t1,1252($zero)             =>  1  
362.  sub $t4,$t0,$t0                =>  1  
363.  sub $t3,$t1,$t3                =>  1  
364.  addi $t3,$t2,2388              =>  1  
365.  sub $t4,$t1,$t0                =>  1  
366.  sub $t3,$t2,$t0                =>  1  
367.  addi $t3,$t2,3208              =>  1  
368.  add $t0,$t3,$t0                =>  1  
369.  add $t2,$t2,$t1                =>  1  
370.  mul $t4,$t1,$t3                =>  1  
371.  sub $t3,$t3,$t3                =>  1  
372.  addi $t0,$t4,3408              =>  1  
373.  add $t2,$t2,$t0                =>  1  
374.  lw $t0,48($zero)               =>  1  
375.  sw $t3,3036($zero)             =>  1  
376.  add $t0,$t1,$t0                =>  1  
377.  lw $t0,3452($zero)             =>  1  
378.  add $t4,$t3,$t2                =>  1  
379.  add $t2,$t1,$t4                =>  1  
380.  addi $t0,$t3,2744              =>  1  
381.  addi $t4,$t1,736               =>  1  
382.  sub $t3,$t4,$t2                =>  1  
383.  sw $t1,28($zero)               =>  1  
384.  slt $t0,$t3,$t2                =>  1  
385.  sub $t4,$t1,$t4                =>  1  
386.  sub $t3,$t3,$t1                =>  1  
387.  lw $t0,552($zero)              =>  1  
388.  lw $t1,2236($zero)             =>  1  
389.  mul $t0,$t1,$t1                =>  1  
390.  addi $t2,$t4,1660              =>  1  
391.  mul $t3,$t4,$t0                =>  1  
392.  lw $t2,3560($zero)             =>  1  
393.  sub $t2,$t1,$t2                =>  1  
394.  addi $t4,$t2,3932              =>  1  
395.  sub $t0,$t4,$t0                =>  1  
396.  sub $t4,$t3,$t1                =>  1  
397.  addi $t0,$t0,876               =>  1  
398.  sw $t4,1216($zero)             =>  1  
399.  add $t1,$t3,$t3                =>  1  
400.  sw $t1,92($zero)               =>  1  
401.  lw $t2,3412($zero)             =>  1  
402.  sw $t0,3508($zero)             =>  1  
403.  lw $t4,3788($zero)             =>  1  
404.  add $t1,$t0,$t1                =>  1  
405.  lw $t4,608($zero)              =>  1  
406.  addi $t0,$t2,3000              =>  1  
407.  add $t4,$t2,$t3                =>  1  
408.  slt $t3,$t1,$t4                =>  1  
409.  add $t3,$t1,$t3                =>  1  
410.  addi $t4,$t4,2436              =>  1  
411.  sw $t0,2220($zero)             =>  1  
412.  sub $t3,$t0,$t2                =>  1  
413.  slt $t3,$t0,$t1                =>  1  
414.  mul $t1,$t1,$t1                =>  1  
415.  mul $t3,$t2,$t3                =>  1  
416.  sub $t2,$t1,$t2                =>  1  
417.  slt $t2,$t1,$t1                =>  1  
418.  mul $t0,$t3,$t4                =>  1  
419.  sub $t2,$t2,$t2                =>  1  
420.  slt $t0,$t0,$t2                =>  1  
421.  slt $t4,$t2,$t1                =>  1  
422.  mul $t4,$t4,$t3                =>  1  
423.  add $t4,$t4,$t0                =>  1  
424.  sub $t4,$t0,$t2                =>  1  
425.  addi $t3,$t1,3412              =>  1  
426.  sw $t2,3304($zero)             =>  1  
427.  sub $t1,$t1,$t1                =>  1  
428.  add $t0,$t1,$t4                =>  1  
429.  sub $t0,$t1,$t0                =>  1  
430.  sw $t2,3888($zero)             =>  1  
431.  mul $t4,$t0,$t1                =>  1  
432.  mul $t0,$t1,$t0                =>  1  
433.  lw $t4,2064($zero)             =>  1  
434.  mul $t1,$t2,$t0                =>  1  
435.  slt $t2,$t0,$t0                =>  1  
436.  lw $t1,3276($zero)             =>  1  
437.  add $t2,$t1,$t1                =>  1  
438.  slt $t1,$t2,$t2                =>  1  
439.  mul $t2,$t0,$t3                =>  1  
440.  addi $t0,$t0,1528              =>  1  
441.  mul $t3,$t4,$t2                =>  1  
442.  addi $t4,$t0,3904              =>  1  
443.  slt $t4,$t4,$t3                =>  1  
444.  mul $t4,$t2,$t3                =>  1  
445.  addi $t1,$t3,1032              =>  1  
446.  addi $t3,$t3,336               =>  1  
447.  addi $t0,$t1,2168              =>  1  
448.  mul $t0,$t4,$t1                =>  1  
449.  add $t1,$t4,$t3                =>  1  
450.  sw $t3,1868($zero)             =>  1  
451.  add $t3,$t0,$t1                =>  1  
452.  slt $t3,$t1,$t3                =>  1  
453.  lw $t3,2168($zero)             =>  1  
454.  sw $t3,2972($zero)             =>  1  
455.  sw $t2,2868($zero)             =>  1  
456.  sw $t1,2004($zero)             =>  1  
457.  slt $t4,$t1,$t3                =>  1  
458.  addi $t2,$t2,2428              =>  1  
459.  add $t0,$t0,$t0                =>  1  
460.  slt $t1,$t4,$t0                =>  1  
461.  sub $t1,$t2,$t3                =>  1  
462.  addi $t0,$t1,1876              =>  1  
463.  mul $t2,$t1,$t3                =>  1  
464.  addi $t1,$t3,2596              =>  1  
465.  lw $t0,2280($zero)             =>  1  
466.  sw $t2,3640($zero)             =>  1  
467.  lw $t4,2452($zero)             =>  1  
468.  slt $t2,$t2,$t0                =>  1  
469.  lw $t3,1844($zero)             =>  1  
470.  slt $t3,$t0,$t1                =>  1  
471.  addi $t2,$t2,1628              =>  1  
472.  lw $t3,336($zero)              =>  1  
473.  addi $t1,$t0,2136              =>  1  
474.  sub $t4,$t1,$t0                =>  1  
475.  add $t2,$t1,$t2                =>  1  
476.  sub $t2,$t0,$t0                =>  1  
477.  add $t2,$t3,$t0                =>  1  
478.  addi $t4,$t3,2624              =>  1  
479.  sub $t4,$t0,$t1                =>  1  
480.  add $t4,$t1,$t2                =>  1  
481.  sw $t1,3224($zero)             =>  1  
482.  mul $t1,$t2,$t2                =>  1  
483.  add $t4,$t4,$t1                =>  1  
484.  mul $t0,$t0,$t3                =>  1  
485.  sub $t0,$t1,$t1                =>  1  
486.  add $t1,$t0,$t2                =>  1  
487.  addi $t4,$t4,2152              =>  1  
488.  sub $t0,$t1,$t4                =>  1  
489.  sub $t4,$t3,$t3                =>  1  
490.  sub $t2,$t1,$t4                =>  1  
491.  sub $t1,$t3,$t4                =>  1  
492.  addi $t0,$t4,864               =>  1  
493.  mul $t3,$t0,$t4                =>  1  
494.  sw $t0,1040($zero)             =>  1  
495.  lw $t2,852($zero)              =>  1  
496.  lw $t2,1296($zero)             =>  1  
497.  slt $t4,$t1,$t4                =>  1  
498.  lw $t0,3448($zero)             =>  1  
499.  sw $t1,1284($zero)             =>  1  
500.  sw $t0,912($zero)              =>  1  
501.  slt $t2,$t1,$t4                =>  1  
502.  sub $t1,$t0,$t3                =>  1  
503.  sub $t0,$t2,$t0                =>  1  
504.  sub $t1,$t4,$t1                =>  1  
505.  slt $t4,$t3,$t4                =>  1  
506.  lw $t0,3944($zero)             =>  1  
507.  sw $t0,616($zero)              =>  1  
508.  lw $t3,1964($zero)             =>  1  
509.  sub $t1,$t3,$t1                =>  1  
510.  slt $t2,$t2,$t2                =>  1  
511.  slt $t0,$t3,$t1                =>  1  
512.  slt $t4,$t0,$t4                =>  1  
513.  sw $t0,460($zero)              =>  1  
514.  addi $t4,$t2,3312              =>  1  
515.  lw $t4,500($zero)              =>  1  
516.  add $t2,$t1,$t1                =>  1  
517.  sub $t0,$t2,$t3                =>  1  
518.  slt $t4,$t0,$t3                =>  1  
519.  addi $t0,$t0,1416              =>  1  
520.  add $t4,$t2,$t1                =>  1  
521.  sw $t1,1852($zero)             =>  1  
522.  mul $t0,$t4,$t0                =>  1  
523.  lw $t1,1868($zero)             =>  1  
524.  lw $t0,1524($zero)             =>  1  
525.  mul $t3,$t2,$t4                =>  1  
526.  sw $t2,772($zero)              =>  1  
527.  add $t0,$t1,$t1                =>  1  
528.  addi $t0,$t4,848               =>  1  
529.  add $t3,$t4,$t1                =>  1  
530.  sub $t2,$t1,$t4                =>  1  
531.  sw $t4,1468($zero)             =>  1  
532.  addi $t0,$t1,1304              =>  1  
533.  addi $t0,$t0,2472              =>  1  
534.  lw $t4,3272($zero)             =>  1  
535.  addi $t3,$t3,3068              =>  1  
536.  slt $t4,$t4,$t1                =>  1  
537.  sub $t2,$t2,$t3                =>  1  
538.  add $t4,$t0,$t1                =>  1  
539.  lw $t4,3996($zero)             =>  1  
540.  mul $t3,$t2,$t1                =>  1  
541.  add $t3,$t2,$t3                =>  1  
542.  sub $t2,$t4,$t4                =>  1  
543.  slt $t0,$t2,$t4                =>  1  
544.  mul $t3,$t2,$t4                =>  1  
545.  add $t2,$t0,$t4                =>  1  
546.  mul $t4,$t4,$t1                =>  1  
547.  addi $t1,$t1,2936              =>  1  
548.  lw $t0,2648($zero)             =>  1  
549.  sw $t1,16($zero)               =>  1  
550.  sw $t3,148($zero)              =>  1  
551.  slt $t0,$t1,$t2                =>  1  
552.  mul $t0,$t2,$t1                =>  1  
553.  mul $t2,$t0,$t4                =>  1  
554.  lw $t4,604($zero)              =>  1  
555.  sw $t4,3652($zero)             =>  1  
556.  addi $t1,$t1,776               =>  1  
557.  sw $t0,1180($zero)             =>  1  
558.  mul $t2,$t2,$t0                =>  1  
559.  addi $t2,$t1,3428              =>  1  
560.  slt $t3,$t3,$t2                =>  1  
561.  add $t2,$t1,$t2                =>  1  
562.  mul $t2,$t2,$t0                =>  1  
563.  add $t2,$t1,$t3                =>  1  
564.  sw $t2,3376($zero)             =>  1  
565.  slt $t1,$t3,$t1                =>  1  
566.  mul $t3,$t4,$t3                =>  1  
567.  addi $t4,$t0,2700              =>  1  
568.  slt $t4,$t2,$t1                =>  1  
569.  sw $t2,1920($zero)             =>  1  
570.  lw $t3,1044($zero)             =>  1  
571.  sub $t2,$t0,$t4                =>  1  
572.  lw $t2,3220($zero)             =>  1  
573.  mul $t1,$t3,$t3                =>  1  
574.  addi $t2,$t2,460               =>  1  
575.  addi $t4,$t2,1400              =>  1  
576.  add $t0,$t0,$t3                =>  1  
577.  sw $t1,964($zero)              =>  1  
578.  sw $t2,2492($zero)             =>  1  
579.  slt $t3,$t4,$t0                =>  1  
580.  slt $t3,$t1,$t4                =>  1  
581.  mul $t4,$t4,$t1                =>  1  
582.  mul $t4,$t1,$t2                =>  1  
583.  add $t4,$t1,$t1                =>  1  
584.  add $t1,$t1,$t2                =>  1  
585.  sub $t4,$t2,$t2                =>  1  
586.  slt $t2,$t0,$t0                =>  1  
587.  mul $t4,$t3,$t4                =>  1  
588.  slt $t4,$t0,$t2                =>  1  
589.  add $t2,$t0,$t1                =>  1  
590.  mul $t2,$t2,$t2                =>  1  
591.  lw $t4,2268($zero)             =>  1  
592.  sw $t4,1316($zero)             =>  1  
593.  add $t3,$t0,$t0                =>  1  
594.  slt $t0,$t3,$t1                =>  1  
595.  sw $t2,1244($zero)             =>  1  
596.  add $t1,$t4,$t1                =>  1  
597.  add $t4,$t4,$t3                =>  1  
598.  addi $t0,$t1,220               =>  1  
599.  mul $t4,$t3,$t3                =>  1  
600.  slt $t1,$t3,$t0                =>  1  
601.  sub $t3,$t1,$t1                =>  1  
602.  lw $t2,200($zero)              =>  1  
603.  lw $t4,2544($zero)             =>  1  
604.  sw $t4,1424($zero)             =>  1  
605.  slt $t2,$t1,$t0                =>  1  
606.  addi $t1,$t3,1604              =>  1  
607.  mul $t1,$t3,$t2                =>  1  
608.  sw $t4,3944($zero)             =>  1  
609.  mul $t4,$t3,$t4                =>  1  
610.  lw $t1,2376($zero)             =>  1  
611.  sub $t2,$t3,$t0                =>  1  
612.  lw $t4,3328($zero)             =>  1  
613.  addi $t3,$t0,2492              =>  1  
614.  slt $t2,$t1,$t0                =>  1  
615.  slt $t0,$t2,$t0                =>  1  
616.  lw $t0,1372($zero)             =>  1  
617.  slt $t1,$t0,$t1                =>  1  
618.  add $t3,$t3,$t4                =>  1  
619.  mul $t0,$t0,$t1                =>  1  
620.  lw $t3,68($zero)               =>  1  
621.  slt $t4,$t0,$t2                =>  1  
622.  sw $t4,84($zero)               =>  1  
623.  lw $t3,2796($zero)             =>  1  
624.  addi $t3,$t2,3516              =>  1  
625.  add $t3,$t1,$t2                =>  1  
626.  sub $t2,$t3,$t0                =>  1  
627.  addi $t4,$t1,1144              =>  1  
628.  mul $t0,$t0,$t2                =>  1  
629.  add $t3,$t3,$t3                =>  1  
630.  sub $t0,$t4,$t1                =>  1  
631.  sub $t1,$t3,$t2                =>  1  
632.  slt $t4,$t0,$t3                =>  1  
633.  addi $t0,$t1,3196              =>  1  
634.  sw $t1,3632($zero)             =>  1  
635.  sw $t0,2428($zero)             =>  1  
636.  add $t2,$t2,$t0                =>  1  
637.  mul $t1,$t2,$t0                =>  1  
638.  mul $t1,$t2,$t4                =>  1  
639.  mul $t2,$t3,$t2                =>  1  
640.  lw $t1,560($zero)              =>  1  
641.  add $t4,$t3,$t2                =>  1  
642.  addi $t4,$t4,2344              =>  1  
643.  add $t2,$t1,$t3                =>  1  
644.  slt $t3,$t1,$t1                =>  1  
645.  sw $t3,744($zero)              =>  1  
646.  slt $t4,$t0,$t4                =>  1  
647.  sub $t3,$t4,$t1                =>  1  
648.  mul $t4,$t4,$t2                =>  1  
649.  lw $t2,720($zero)              =>  1  
650.  sw $t3,1652($zero)             =>  1  
651.  addi $t2,$t3,844               =>  1  
652.  slt $t4,$t3,$t1                =>  1  
653.  lw $t1,1684($zero)             =>  1  
654.  addi $t4,$t1,2676              =>  1  
655.  slt $t2,$t3,$t4                =>  1  
656.  sw $t1,1236($zero)             =>  1  
657.  slt $t3,$t4,$t0                =>  1  
658.  mul $t3,$t4,$t4                =>  1  
659.  addi $t1,$t4,1924              =>  1  
660.  sub $t1,$t1,$t1                =>  1  
661.  addi $t1,$t4,2080              =>  1  
662.  add $t4,$t2,$t2                =>  1  
663.  add $t1,$t2,$t0                =>  1  
664.  sub $t0,$t3,$t0                =>  1  
665.  slt $t3,$t2,$t4                =>  1  
666.  sub $t2,$t2,$t2                =>  1  
667.  sw $t0,2792($zero)             =>  1  
668.  addi $t4,$t0,3068              =>  1  
669.  add $t3,$t3,$t3                =>  1  
670.  mul $t3,$t3,$t2                =>  1  
671.  addi $t2,$t1,444               =>  1  
672.  add $t3,$t1,$t3                =>  1  
673.  slt $t4,$t2,$t2                =>  1  
674.  slt $t3,$t0,$t4                =>  1  
675.  sub $t3,$t3,$t3                =>  1  
676.  slt $t2,$t3,$t2                =>  1  
677.  slt $t1,$t3,$t2                =>  1  
678.  add $t3,$t1,$t1                =>  1  
679.  addi $t3,$t3,212               =>  1  
680.  mul $t0,$t3,$t0                =>  1  
681.  lw $t1,1664($zero)             =>  1  
682.  lw $t2,1568($zero)             =>  1  
683.  slt $t0,$t4,$t3                =>  1  
684.  addi $t2,$t2,68                =>  1  
685.  add $t4,$t0,$t3                =>  1  
686.  sw $t1,1288($zero)             =>  1  
687.  lw $t3,96($zero)               =>  1  
688.  sw $t0,1596($zero)             =>  1  
689.  addi $t2,$t4,1992              =>  1  
690.  lw $t2,1420($zero)             =>  1  
691.  lw $t2,520($zero)              =>  1  
692.  addi $t3,$t2,2752              =>  1  
693.  add $t1,$t3,$t4                =>  1  
694.  mul $t3,$t1,$t2                =>  1  
695.  mul $t4,$t3,$t2                =>  1  
696.  sw $t2,264($zero)              =>  1  
697.  addi $t4,$t4,312               =>  1  
698.  slt $t3,$t4,$t3                =>  1  
699.  slt $t0,$t2,$t3                =>  1  
700.  addi $t0,$t3,2500              =>  1  
701.  slt $t1,$t2,$t3                =>  1  
702.  slt $t2,$t4,$t0                =>  1  
703.  add $t2,$t2,$t1                =>  1  
704.  addi $t2,$t4,3152              =>  1  
705.  addi $t1,$t2,2784              =>  1  
706.  add $t2,$t4,$t4                =>  1  
707.  slt $t0,$t3,$t4                =>  1  
708.  mul $t2,$t3,$t0                =>  1  
709.  slt $t2,$t1,$t0                =>  1  
710.  lw $t2,3592($zero)             =>  1  
711.  addi $t2,$t2,124               =>  1  
712.  addi $t1,$t1,1200              =>  1  
713.  add $t0,$t2,$t4                =>  1  
714.  addi $t2,$t0,992               =>  1  
715.  slt $t4,$t4,$t1                =>  1  
716.  mul $t0,$t0,$t2                =>  1  
717.  addi $t3,$t3,372               =>  1  
718.  slt $t0,$t3,$t0                =>  1  
719.  lw $t2,0($zero)                =>  1  
720.  sub $t2,$t2,$t3                =>  1  
721.  sw $t3,3796($zero)             =>  1  
722.  sub $t4,$t4,$t1                =>  1  
723.  lw $t3,2068($zero)             =>  1  
724.  slt $t2,$t2,$t3                =>  1  
725.  add $t2,$t0,$t4                =>  1  
726.  add $t1,$t0,$t0                =>  1  
727.  sw $t3,2152($zero)             =>  1  
728.  lw $t0,1628($zero)             =>  1  
729.  add $t2,$t1,$t1                =>  1  
730.  slt $t4,$t3,$t0                =>  1  
731.  lw $t1,3400($zero)             =>  1  
732.  add $t2,$t1,$t4                =>  1  
733.  sw $t3,3156($zero)             =>  1  
734.  sw $t1,928($zero)              =>  1  
735.  mul $t3,$t4,$t4                =>  1  
736.  slt $t3,$t3,$t2                =>  1  
737.  add $t4,$t2,$t3                =>  1  
738.  sub $t0,$t3,$t2                =>  1  
739.  sub $t3,$t1,$t0                =>  1  
740.  addi $t2,$t2,2344              =>  1  
741.  mul $t2,$t4,$t3                =>  1  
742.  mul $t0,$t1,$t4                =>  1  
743.  sw $t1,3596($zero)             =>  1  
744.  mul $t2,$t4,$t4                =>  1  
745.  addi $t4,$t1,3968              =>  1  
746.  lw $t4,660($zero)              =>  1  
747.  sw $t0,616($zero)              =>  1  
748.  addi $t2,$t3,408               =>  1  
749.  addi $t0,$t4,3244              =>  1  
750.  slt $t4,$t2,$t0                =>  1  
751.  sw $t4,3628($zero)             =>  1  
752.  mul $t1,$t1,$t3                =>  1  
753.  slt $t3,$t4,$t0                =>  1  
754.  mul $t0,$t3,$t4                =>  1  
755.  mul $t2,$t2,$t1                =>  1  
756.  addi $t3,$t4,3224              =>  1  
757.  add $t0,$t0,$t4                =>  1  
758.  lw $t4,3924($zero)             =>  1  
759.  slt $t4,$t3,$t3                =>  1  
760.  add $t1,$t0,$t1                =>  1  
761.  add $t4,$t4,$t4                =>  1  
762.  addi $t0,$t4,2280              =>  1  
763.  sub $t4,$t0,$t1                =>  1  
764.  sw $t3,3004($zero)             =>  1  
765.  slt $t2,$t1,$t1                =>  1  
766.  addi $t1,$t0,300               =>  1  
767.  lw $t4,2128($zero)             =>  1  
768.  slt $t1,$t4,$t0                =>  1  
769.  addi $t4,$t3,3980              =>  1  
770.  sub $t3,$t4,$t1                =>  1  
771.  lw $t1,1308($zero)             =>  1  
772.  addi $t4,$t0,608               =>  1  
773.  sw $t3,640($zero)              =>  1  
774.  mul $t3,$t3,$t0                =>  1  
775.  add $t2,$t1,$t1                =>  1  
776.  add $t1,$t4,$t3                =>  1  
777.  addi $t4,$t1,2364              =>  1  
778.  add $t4,$t3,$t1                =>  1  
779.  mul $t0,$t1,$t4                =>  1  
780.  mul $t1,$t1,$t4                =>  1  
781.  slt $t1,$t0,$t3                =>  1  
782.  add $t0,$t1,$t3                =>  1  
783.  lw $t0,3148($zero)             =>  1  
784.  sw $t0,4000($zero)             =>  1  
785.  lw $t2,2404($zero)             =>  1  
786.  lw $t3,900($zero)              =>  1  
787.  mul $t0,$t1,$t0                =>  1  
788.  addi $t0,$t3,2804              =>  1  
789.  slt $t3,$t1,$t2                =>  1  
790.  sub $t3,$t2,$t0                =>  1  
791.  addi $t3,$t1,2608              =>  1  
792.  sw $t1,2612($zero)             =>  1  
793.  addi $t1,$t0,504               =>  1  
794.  sw $t3,2392($zero)             =>  1  
795.  add $t2,$t4,$t1                =>  1  
796.  mul $t0,$t2,$t1                =>  1  
797.  addi $t4,$t4,3420              =>  1  
798.  sub $t1,$t4,$t1                =>  1  
799.  sub $t1,$t1,$t2                =>  1  
800.  addi $t2,$t3,124               =>  1  
801.  sub $t1,$t1,$t2                =>  1  
802.  lw $t4,2984($zero)             =>  1  
803.  slt $t3,$t2,$t2                =>  1  
804.  slt $t4,$t0,$t3                =>  1  
805.  lw $t3,692($zero)              =>  1  
806.  mul $t2,$t2,$t1                =>  1  
807.  mul $t1,$t4,$t1                =>  1  
808.  slt $t2,$t4,$t3                =>  1  
809.  addi $t1,$t2,1540              =>  1  
810.  sw $t2,1444($zero)             =>  1  
811.  mul $t1,$t0,$t1                =>  1  
812.  add $t4,$t4,$t0                =>  1  
813.  add $t3,$t1,$t2                =>  1  
814.  mul $t1,$t0,$t1                =>  1  
815.  sub $t1,$t3,$t2                =>  1  
816.  sub $t1,$t4,$t2                =>  1  
817.  sub $t2,$t4,$t0                =>  1  
818.  slt $t1,$t3,$t4                =>  1  
819.  mul $t2,$t4,$t0                =>  1  
820.  add $t3,$t2,$t4                =>  1  
821.  sub $t4,$t1,$t0                =>  1  
822.  lw $t3,1428($zero)             =>  1  
823.  add $t3,$t4,$t3                =>  1  
824.  sub $t3,$t4,$t2                =>  1  
825.  mul $t2,$t4,$t3                =>  1  
826.  lw $t0,1020($zero)             =>  1  
827.  addi $t2,$t2,3056              =>  1  
828.  slt $t0,$t0,$t0                =>  1  
829.  add $t0,$t3,$t1                =>  1  
830.  lw $t2,3704($zero)             =>  1  
831.  add $t4,$t4,$t4                =>  1  
832.  mul $t2,$t4,$t1                =>  1  
833.  sw $t4,688($zero)              =>  1  
834.  slt $t1,$t0,$t3                =>  1  
835.  sw $t3,2344($zero)             =>  1  
836.  sub $t4,$t1,$t0                =>  1  
837.  slt $t2,$t4,$t1                =>  1  
838.  slt $t3,$t0,$t3                =>  1  
839.  sub $t1,$t3,$t2                =>  1  
840.  sub $t1,$t0,$t4                =>  1  
841.  sub $t2,$t0,$t0                =>  1  
842.  mul $t2,$t2,$t2                =>  1  
843.  addi $t2,$t1,3916              =>  1  
844.  sub $t0,$t2,$t2                =>  1  
845.  sub $t3,$t2,$t0                =>  1  
846.  sw $t3,904($zero)              =>  1  
847.  lw $t0,1584($zero)             =>  1  
848.  sw $t2,480($zero)              =>  1  
849.  slt $t3,$t1,$t2                =>  1  
850.  add $t1,$t4,$t2                =>  1  
851.  add $t3,$t1,$t2                =>  1  
852.  mul $t2,$t1,$t2                =>  1  
853.  lw $t4,192($zero)              =>  1  
854.  slt $t1,$t1,$t2                =>  1  
855.  add $t0,$t4,$t0                =>  1  
856.  sub $t4,$t1,$t4                =>  1  
857.  lw $t2,768($zero)              =>  1  
858.  lw $t1,600($zero)              =>  1  
859.  addi $t1,$t0,3884              =>  1  
860.  mul $t0,$t0,$t1                =>  1  
861.  mul $t1,$t4,$t4                =>  1  
862.  add $t2,$t4,$t2                =>  1  
863.  add $t2,$t4,$t4                =>  1  
864.  mul $t2,$t2,$t4                =>  1  
865.  slt $t1,$t2,$t2                =>  1  
866.  lw $t4,3116($zero)             =>  1  
867.  sw $t3,632($zero)              =>  1  
868.  addi $t2,$t0,2168              =>  1  
869.  mul $t0,$t0,$t0                =>  1  
870.  addi $t0,$t2,3644              =>  1  
871.  mul $t2,$t3,$t3                =>  1  
872.  sub $t3,$t3,$t4                =>  1  
873.  slt $t1,$t2,$t2                =>  1  
874.  slt $t2,$t0,$t3                =>  1  
875.  add $t2,$t0,$t3                =>  1  
876.  sub $t1,$t2,$t0                =>  1  
877.  addi $t0,$t0,1160              =>  1  
878.  addi $t2,$t2,56                =>  1  
879.  add $t1,$t3,$t0                =>  1  
880.  sw $t2,876($zero)              =>  1  
881.  mul $t3,$t3,$t0                =>  1  
882.  sw $t4,988($zero)              =>  1  
883.  add $t1,$t3,$t2                =>  1  
884.  sub $t2,$t3,$t2                =>  1  
885.  slt $t3,$t4,$t2                =>  1  
886.  sw $t1,2740($zero)             =>  1  
887.  lw $t2,1392($zero)             =>  1  
888.  mul $t4,$t1,$t4                =>  1  
889.  mul $t2,$t3,$t3                =>  1  
890.  sw $t2,3176($zero)             =>  1  
891.  slt $t4,$t4,$t0                =>  1  
892.  add $t4,$t1,$t2                =>  1  
893.  addi $t0,$t4,3852              =>  1  
894.  sub $t1,$t3,$t3                =>  1  
895.  addi $t4,$t3,2464              =>  1  
896.  mul $t2,$t3,$t1                =>  1  
897.  sub $t3,$t2,$t4                =>  1  
898.  mul $t3,$t2,$t1                =>  1  
899.  slt $t0,$t3,$t4                =>  1  
900.  lw $t4,3432($zero)             =>  1  
901.  mul $t4,$t2,$t3                =>  1  
902.  sub $t4,$t2,$t4                =>  1  
903.  sw $t0,1020($zero)             =>  1  
904.  mul $t3,$t2,$t1                =>  1  
905.  addi $t0,$t4,348               =>  1  
906.  lw $t4,264($zero)              =>  1  
907.  sw $t0,224($zero)              =>  1  
908.  slt $t4,$t1,$t1                =>  1  
909.  mul $t1,$t4,$t0                =>  1  
910.  sub $t2,$t3,$t0                =>  1  
911.  add $t1,$t4,$t2                =>  1  
912.  mul $t1,$t4,$t3                =>  1  
913.  sw $t1,932($zero)              =>  1  
914.  sw $t0,3412($zero)             =>  1  
915.  mul $t1,$t0,$t0                =>  1  
916.  lw $t2,3416($zero)             =>  1  
917.  mul $t1,$t2,$t0                =>  1  
918.  addi $t1,$t1,3872              =>  1  
919.  sub $t2,$t1,$t4                =>  1  
920.  add $t3,$t0,$t4                =>  1  
921.  sub $t3,$t2,$t3                =>  1  
922.  sub $t0,$t2,$t3                =>  1  
923.  addi $t2,$t3,3024              =>  1  
924.  addi $t4,$t1,1968              =>  1  
925.  lw $t3,3904($zero)             =>  1  
926.  addi $t0,$t0,1864              =>  1  
927.  addi $t4,$t3,480               =>  1  
928.  add $t1,$t3,$t2                =>  1  
929.  add $t4,$t0,$t1                =>  1  
930.  mul $t0,$t2,$t4                =>  1  
931.  add $t3,$t3,$t3                =>  1  
932.  add $t2,$t2,$t4                =>  1  
933.  sub $t2,$t2,$t4                =>  1  
934.  slt $t1,$t2,$t1                =>  1  
935.  sw $t1,2992($zero)             =>  1  
936.  mul $t4,$t0,$t1                =>  1  
937.  add $t2,$t4,$t3                =>  1  
938.  lw $t0,2356($zero)             =>  1  
939.  addi $t3,$t4,104               =>  1  
940.  mul $t0,$t2,$t0                =>  1  
941.  sw $t0,1064($zero)             =>  1  
942.  sw $t1,1920($zero)             =>  1  
943.  sub $t3,$t3,$t0                =>  1  
944.  addi $t1,$t4,2832              =>  1  
945.  sub $t4,$t2,$t0                =>  1  
946.  add $t2,$t3,$t4                =>  1  
947.  mul $t4,$t0,$t4                =>  1  
948.  add $t3,$t1,$t3                =>  1  
949.  add $t0,$t3,$t4                =>  1  
950.  addi $t0,$t2,2660              =>  1  
951.  mul $t3,$t2,$t4                =>  1  
952.  lw $t0,800($zero)              =>  1  
953.  sw $t1,3592($zero)             =>  1  
954.  add $t2,$t2,$t0                =>  1  
955.  sub $t0,$t1,$t4                =>  1  
956.  mul $t4,$t3,$t2                =>  1  
957.  lw $t0,1684($zero)             =>  1  
958.  slt $t4,$t3,$t2                =>  1  
959.  add $t4,$t1,$t3                =>  1  
960.  sub $t1,$t0,$t0                =>  1  
961.  sub $t0,$t3,$t3                =>  1  
962.  lw $t3,3288($zero)             =>  1  
963.  slt $t1,$t1,$t1                =>  1  
964.  sw $t2,1912($zero)             =>  1  
965.  addi $t3,$t3,472               =>  1  
966.  mul $t4,$t0,$t3                =>  1  
967.  lw $t4,1704($zero)             =>  1  
968.  add $t2,$t2,$t1                =>  1  
969.  mul $t1,$t1,$t2                =>  1  
970.  mul $t3,$t4,$t1                =>  1  
971.  sw $t3,1152($zero)             =>  1  
972.  addi $t3,$t3,2784              =>  1  
973.  sw $t0,2568($zero)             =>  1  
974.  slt $t1,$t3,$t3                =>  1  
975.  sub $t1,$t1,$t2                =>  1  
976.  sw $t3,1372($zero)             =>  1  
977.  sw $t2,2332($zero)             =>  1  
978.  lw $t4,2688($zero)             =>  1  
979.  mul $t3,$t1,$t4                =>  1  
980.  addi $t2,$t0,2688              =>  1  
981.  slt $t2,$t4,$t4                =>  1  
982.  sub $t2,$t0,$t1                =>  1  
983.  mul $t3,$t4,$t3                =>  1  
984.  lw $t0,2884($zero)             =>  1  
985.  lw $t0,720($zero)              =>  1  
986.  slt $t4,$t2,$t0                =>  1  
987.  mul $t2,$t1,$t4                =>  1  
988.  sw $t3,428($zero)              =>  1  
989.  mul $t1,$t4,$t1                =>  1  
990.  sw $t1,1252($zero)             =>  1  
991.  sw $t4,1088($zero)             =>  1  
992.  addi $t4,$t1,3036              =>  1  
993.  sw $t0,1980($zero)             =>  1  
994.  addi $t0,$t3,3088              =>  1  
995.  slt $t3,$t1,$t3                =>  1  
996.  addi $t1,$t3,588               =>  1  
997.  mul $t3,$t4,$t2                =>  1  
998.  mul $t0,$t0,$t2                =>  1  
999.  lw $t1,3060($zero)             =>  1  
1000.  add $t4,$t3,$t4                =>  1  
