{"Source Block": ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v@75:85@HdlStmAssign", "  wire [DW+7:0] pn7_full_state;\n  wire [DW:0] dac_pn7_data_s;\n\n  // PN15 x^15 + x^14 + 1\n  assign pn15 = pn15_full_state[15+:DW+1] ^ pn15_full_state[14+:DW+1];\n  assign pn15_full_state = {dac_pn15_data[14:0],pn15};\n\n  // PN7 x^7 + x^6 + 1\n  assign pn7 = pn7_full_state[7+:DW+1] ^ pn7_full_state[6+:DW+1];\n  assign pn7_full_state = {dac_pn7_data[6:0],pn7};\n\n"], "Clone Blocks": [["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v@74:84", "  wire [DW:0] pn7;\n  wire [DW+7:0] pn7_full_state;\n  wire [DW:0] dac_pn7_data_s;\n\n  // PN15 x^15 + x^14 + 1\n  assign pn15 = pn15_full_state[15+:DW+1] ^ pn15_full_state[14+:DW+1];\n  assign pn15_full_state = {dac_pn15_data[14:0],pn15};\n\n  // PN7 x^7 + x^6 + 1\n  assign pn7 = pn7_full_state[7+:DW+1] ^ pn7_full_state[6+:DW+1];\n  assign pn7_full_state = {dac_pn7_data[6:0],pn7};\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v@70:80", "\n  wire [DW:0] pn15;\n  wire [DW+15:0] pn15_full_state;\n  wire [DW:0] dac_pn15_data_s;\n  wire [DW:0] pn7;\n  wire [DW+7:0] pn7_full_state;\n  wire [DW:0] dac_pn7_data_s;\n\n  // PN15 x^15 + x^14 + 1\n  assign pn15 = pn15_full_state[15+:DW+1] ^ pn15_full_state[14+:DW+1];\n  assign pn15_full_state = {dac_pn15_data[14:0],pn15};\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v@79:89", "  assign pn15 = pn15_full_state[15+:DW+1] ^ pn15_full_state[14+:DW+1];\n  assign pn15_full_state = {dac_pn15_data[14:0],pn15};\n\n  // PN7 x^7 + x^6 + 1\n  assign pn7 = pn7_full_state[7+:DW+1] ^ pn7_full_state[6+:DW+1];\n  assign pn7_full_state = {dac_pn7_data[6:0],pn7};\n\n  generate\n  genvar i;\n  for (i = 0; i < DATA_PATH_WIDTH; i = i + 1) begin: g_pn_swizzle\n    localparam src_lsb = i * 16;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v@71:81", "  wire [DW:0] pn15;\n  wire [DW+15:0] pn15_full_state;\n  wire [DW:0] dac_pn15_data_s;\n  wire [DW:0] pn7;\n  wire [DW+7:0] pn7_full_state;\n  wire [DW:0] dac_pn7_data_s;\n\n  // PN15 x^15 + x^14 + 1\n  assign pn15 = pn15_full_state[15+:DW+1] ^ pn15_full_state[14+:DW+1];\n  assign pn15_full_state = {dac_pn15_data[14:0],pn15};\n\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v@78:88", "  // PN15 x^15 + x^14 + 1\n  assign pn15 = pn15_full_state[15+:DW+1] ^ pn15_full_state[14+:DW+1];\n  assign pn15_full_state = {dac_pn15_data[14:0],pn15};\n\n  // PN7 x^7 + x^6 + 1\n  assign pn7 = pn7_full_state[7+:DW+1] ^ pn7_full_state[6+:DW+1];\n  assign pn7_full_state = {dac_pn7_data[6:0],pn7};\n\n  generate\n  genvar i;\n  for (i = 0; i < DATA_PATH_WIDTH; i = i + 1) begin: g_pn_swizzle\n"]], "Diff Content": {"Delete": [], "Add": [[80, "  assign pn15_reset[DW-:15] = {15{1'b1}};\n"], [80, "  assign pn15_reset[DW-15:0] = pn15_reset[DW:15] ^ pn15_reset[DW-1:14];\n"]]}}