      .equ MAX_DEV_NAME,128
      .equ MAX_CPUS,16
      .equ KRN_GPIO_BASE,(MMIO_VADDR+0x200000)
      .equ KRN_MAILBOX_BASE,(MMIO_VADDR+0xb880)
      .equ BCM2835_PIC,(MMIO_VADDR+0x00b000)
      .equ IPI_MAILBOX_BASE,(MMIO_VADDR+0x01000080)
      .equ KRN_SERIAL_BASE,(MMIO_VADDR+0x215000)
      .equ BCM2835_TIMER,(MMIO_VADDR+0x01003000)
      .equ ARM_MAILBOX_OFFSET,0x40000000
      .equ ACPI_HDR_SIZE,36
      .equ ACPI_LO,(0xb0000000)
      .equ ACPI_HI,(0xbfffffff)
      .equ LAPIC_MMIO,(0xfee00000)
      .equ PC_TIMER,0x40
      .equ X86_PHYS_GDT,(0x10000)
      .equ X86_VIRT_GDT,(0xff410000)
      .equ X86_PHYS_IDT,(0x9000)
      .equ X86_VIRT_IDT,(0xff401000)
      .equ X86_TRAMPOLINE,0x8000
      .equ STACK_SIZE,0x1000
      .equ STACK_BASE,0xff800000
      .equ STACK_LOCATION,(STACK_BASE+STACK_SIZE)
      .equ PAGE_SIZE,0x1000
      .equ FRAME_SIZE,0x1000
      .equ MMU_HEAP_START,0x90000000
      .equ MMU_FRAMEBUFFER,0xfb000000
      .equ MMU_CLEAR_FRAME,0xff400000
      .equ MMU_NEW_TABLE_INIT,0xff408000
      .equ MMU_STACK_INIT_VADDR,0xff40a000
      .equ FRAME_BUFFER_VADDR,0xfb000000
      .equ ARMV7_TTL1_TABLE_VADDR,0xff404000
      .equ ARMV7_TTL2_TABLE_VADDR,0xffc00000
      .equ ARMV7_TTL2_MGMT,0xfffff000
      .equ ARMV7_MMU_FAULT,0
      .equ ARMV7_MMU_TTL2,0b01
      .equ ARMV7_MMU_CODE_PAGE,0b10
      .equ ARMV7_MMU_DATA_PAGE,0b11
      .equ ARMV7_MMU_BUFFERED,(1<<2)
      .equ ARMV7_MMU_UNBUFFERED,0
      .equ ARMV7_MMU_CACHED,(1<<3)
      .equ ARMV7_MMU_UNCACHED,0
      .equ ARMV7_MMU_SHARABLE,(1<<10)
      .equ ARMV7_MMU_NOT_SHARABLE,0
      .equ ARMV7_MMU_GLOBAL,0
      .equ ARMV7_MMU_NOT_GLOBAL,(1<<11)
      .equ ARMV7_MMU_ACCESS_PERMISSIONS,(0b11<<4)
      .equ ARMV7_MMU_TEX,(0b001<<6)
      .equ ARMV7_MMU_APX,(1<<9)
      .equ ARMV7_MMU_TTL1_ENTRY,ARMV7_MMU_TTL2
      .equ ARMV7_MMU_MGMT,(ARMV7_MMU_GLOBAL|ARMV7_MMU_DATA_PAGE|ARMV7_MMU_SHARABLE|ARMV7_MMU_ACCESS_PERMISSIONS|ARMV7_MMU_TEX|ARMV7_MMU_CACHED|ARMV7_MMU_BUFFERED)
      .equ ARMV7_MMU_KRN_CODE,(ARMV7_MMU_GLOBAL|ARMV7_MMU_SHARABLE|ARMV7_MMU_CODE_PAGE|ARMV7_MMU_ACCESS_PERMISSIONS|ARMV7_MMU_TEX|ARMV7_MMU_CACHED|ARMV7_MMU_BUFFERED)
      .equ ARMV7_MMU_KRN_DATA,(ARMV7_MMU_GLOBAL|ARMV7_MMU_SHARABLE|ARMV7_MMU_DATA_PAGE|ARMV7_MMU_ACCESS_PERMISSIONS|ARMV7_MMU_TEX|ARMV7_MMU_CACHED|ARMV7_MMU_BUFFERED)
      .equ ARMV7_MMU_KRN_ANY,(ARMV7_MMU_GLOBAL|ARMV7_MMU_SHARABLE|ARMV7_MMU_CODE_PAGE|ARMV7_MMU_ACCESS_PERMISSIONS|ARMV7_MMU_TEX|ARMV7_MMU_CACHED|ARMV7_MMU_BUFFERED)
      .equ X86_MMU_PRESENT,(1<<0)
      .equ X86_MMU_READ,0
      .equ X86_MMU_WRITE,(1<<1)
      .equ X86_MMU_SUPERVISOR,0
      .equ X86_MMU_USER,(1<<2)
      .equ X86_MMU_PWT,(1<<3)
      .equ X86_MMU_PCD,(1<<4)
      .equ X86_MMU_ACCESSED,(1<<5)
      .equ X86_MMU_DIRTY,(1<<6)
      .equ X86_MMU_PAT,(1<<7)
      .equ X86_MMU_GLOBAL,(1<<8)
      .equ X86_MMU_KERNEL,(1<<9)
      .equ X86_MMU_BASE,(X86_MMU_PRESENT|X86_MMU_WRITE|X86_MMU_SUPERVISOR)
      .equ X86_MMU_KRN_CODE,(X86_MMU_PRESENT|X86_MMU_SUPERVISOR|X86_MMU_READ|X86_MMU_KERNEL)
      .equ X86_MMU_KRN_DATA,(X86_MMU_PRESENT|X86_MMU_SUPERVISOR|X86_MMU_WRITE|X86_MMU_KERNEL)
      .equ MAGIC1,0x1badb002
      .equ MAGIC2,0xe85250d6
      .equ MBFLAGS,((1<<1)|(1<<2))
      .equ MB1SIG,0x2badb002
      .equ MB2SIG,0x36d76289
      .equ MODE_TYPE,0
      .equ WIDTH,1024
      .equ HEIGHT,768
      .equ DEPTH,16
      .equ FONT_HEIGHT,16
      .equ FONT_WIDTH,8
      .equ EXCEPT_VECTOR_TABLE,0xff401000
      .equ MMIO_VADDR,0xf8000000
      .equ MMIO_LOADER_LOC,0x3f000
      .equ MMIO_LOADER_END,0x40040
