#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14ef38ac0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14f85f420 .scope module, "tb_top" "tb_top" 3 6;
 .timescale -9 -12;
P_0x14ee26330 .param/l "ADDR_CTRL" 1 3 95, C4<000000000000>;
P_0x14ee26370 .param/l "ADDR_IRQ_EN" 1 3 97, C4<000000001000>;
P_0x14ee263b0 .param/l "ADDR_IRQ_STATUS" 1 3 98, C4<000000001100>;
P_0x14ee263f0 .param/l "ADDR_STATUS" 1 3 96, C4<000000000100>;
P_0x14ee26430 .param/l "CLK" 0 3 8, +C4<00000000000000000000000000001010>;
P_0x14ee26470 .param/l "NUM_TPCS" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x14ee264b0 .param/l "OP_HALT" 1 3 101, C4<11111111>;
v0x6000015ff8d0_0 .var "clk", 0 0;
v0x6000015ff960_0 .var/i "errors", 31 0;
v0x6000015ff9f0_0 .net "irq", 0 0, L_0x600000de11f0;  1 drivers
v0x6000015ffa80_0 .net "m_axi_araddr", 39 0, L_0x600000de1880;  1 drivers
L_0x1500dbf08 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000015ffb10_0 .net "m_axi_arburst", 1 0, L_0x1500dbf08;  1 drivers
v0x6000015ffba0_0 .net "m_axi_arid", 3 0, L_0x60000179cb40;  1 drivers
v0x6000015ffc30_0 .net "m_axi_arlen", 7 0, L_0x600000de18f0;  1 drivers
v0x6000015ffcc0_0 .var "m_axi_arready", 0 0;
L_0x1500dbec0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x6000015ffd50_0 .net "m_axi_arsize", 2 0, L_0x1500dbec0;  1 drivers
v0x6000015ffde0_0 .net "m_axi_arvalid", 0 0, L_0x600000de1810;  1 drivers
v0x6000015ffe70_0 .net "m_axi_awaddr", 39 0, L_0x600000de1570;  1 drivers
L_0x1500dbd10 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000015fff00_0 .net "m_axi_awburst", 1 0, L_0x1500dbd10;  1 drivers
v0x6000015f8000_0 .net "m_axi_awid", 3 0, L_0x60000179c460;  1 drivers
v0x6000015f8090_0 .net "m_axi_awlen", 7 0, L_0x600000de15e0;  1 drivers
v0x6000015f8120_0 .var "m_axi_awready", 0 0;
L_0x1500dbcc8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x6000015f81b0_0 .net "m_axi_awsize", 2 0, L_0x1500dbcc8;  1 drivers
v0x6000015f8240_0 .net "m_axi_awvalid", 0 0, L_0x600000de1650;  1 drivers
v0x6000015f82d0_0 .var "m_axi_bid", 3 0;
v0x6000015f8360_0 .net "m_axi_bready", 0 0, L_0x600000de17a0;  1 drivers
v0x6000015f83f0_0 .var "m_axi_bresp", 1 0;
v0x6000015f8480_0 .var "m_axi_bvalid", 0 0;
v0x6000015f8510_0 .var "m_axi_rdata", 255 0;
v0x6000015f85a0_0 .var "m_axi_rid", 3 0;
v0x6000015f8630_0 .var "m_axi_rlast", 0 0;
v0x6000015f86c0_0 .net "m_axi_rready", 0 0, L_0x600000de1960;  1 drivers
v0x6000015f8750_0 .var "m_axi_rresp", 1 0;
v0x6000015f87e0_0 .var "m_axi_rvalid", 0 0;
v0x6000015f8870_0 .net "m_axi_wdata", 255 0, L_0x600000de16c0;  1 drivers
v0x6000015f8900_0 .net "m_axi_wlast", 0 0, L_0x60000179c960;  1 drivers
v0x6000015f8990_0 .var "m_axi_wready", 0 0;
L_0x1500dbda0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000015f8a20_0 .net "m_axi_wstrb", 31 0, L_0x1500dbda0;  1 drivers
v0x6000015f8ab0_0 .net "m_axi_wvalid", 0 0, L_0x600000de1730;  1 drivers
v0x6000015f8b40_0 .var "rdata", 31 0;
v0x6000015f8bd0_0 .var "rst_n", 0 0;
v0x6000015f8c60_0 .var "s_axi_ctrl_araddr", 11 0;
v0x6000015f8cf0_0 .net "s_axi_ctrl_arready", 0 0, L_0x600000de0fc0;  1 drivers
v0x6000015f8d80_0 .var "s_axi_ctrl_arvalid", 0 0;
v0x6000015f8e10_0 .var "s_axi_ctrl_awaddr", 11 0;
v0x6000015f8ea0_0 .net "s_axi_ctrl_awready", 0 0, L_0x600000de0e70;  1 drivers
v0x6000015f8f30_0 .var "s_axi_ctrl_awvalid", 0 0;
v0x6000015f8fc0_0 .var "s_axi_ctrl_bready", 0 0;
L_0x1500dbb60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015f9050_0 .net "s_axi_ctrl_bresp", 1 0, L_0x1500dbb60;  1 drivers
v0x6000015f90e0_0 .net "s_axi_ctrl_bvalid", 0 0, L_0x600000de0f50;  1 drivers
v0x6000015f9170_0 .net "s_axi_ctrl_rdata", 31 0, L_0x600000de1030;  1 drivers
v0x6000015f9200_0 .var "s_axi_ctrl_rready", 0 0;
L_0x1500dbba8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015f9290_0 .net "s_axi_ctrl_rresp", 1 0, L_0x1500dbba8;  1 drivers
v0x6000015f9320_0 .net "s_axi_ctrl_rvalid", 0 0, L_0x600000de10a0;  1 drivers
v0x6000015f93b0_0 .var "s_axi_ctrl_wdata", 31 0;
v0x6000015f9440_0 .net "s_axi_ctrl_wready", 0 0, L_0x600000de0ee0;  1 drivers
v0x6000015f94d0_0 .var "s_axi_ctrl_wstrb", 3 0;
v0x6000015f9560_0 .var "s_axi_ctrl_wvalid", 0 0;
v0x6000015f95f0_0 .var "success", 0 0;
v0x6000015f9680_0 .var/i "timeout", 31 0;
S_0x14eff7790 .scope task, "axi_read" "axi_read" 3 125, 3 125 0, S_0x14f85f420;
 .timescale -9 -12;
v0x6000014a6fd0_0 .var "addr", 11 0;
E_0x600003c9f9c0 .event posedge, v0x6000014a3960_0;
E_0x600003c9fa00 .event negedge, v0x6000014a3960_0;
TD_tb_top.axi_read ;
    %wait E_0x600003c9fa00;
    %load/vec4 v0x6000014a6fd0_0;
    %store/vec4 v0x6000015f8c60_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8d80_0, 0, 1;
    %wait E_0x600003c9f9c0;
T_0.0 ;
    %load/vec4 v0x6000015f8cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x600003c9f9c0;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x600003c9fa00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8d80_0, 0, 1;
T_0.2 ;
    %load/vec4 v0x6000015f9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.3, 8;
    %wait E_0x600003c9f9c0;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x6000015f9170_0;
    %store/vec4 v0x6000015f8b40_0, 0, 32;
    %wait E_0x600003c9f9c0;
    %end;
S_0x14efb2e40 .scope task, "axi_write" "axi_write" 3 106, 3 106 0, S_0x14f85f420;
 .timescale -9 -12;
v0x6000014a7060_0 .var "addr", 11 0;
v0x6000014a70f0_0 .var "data", 31 0;
TD_tb_top.axi_write ;
    %wait E_0x600003c9fa00;
    %load/vec4 v0x6000014a7060_0;
    %store/vec4 v0x6000015f8e10_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8f30_0, 0, 1;
    %load/vec4 v0x6000014a70f0_0;
    %store/vec4 v0x6000015f93b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f9560_0, 0, 1;
    %wait E_0x600003c9f9c0;
T_1.4 ;
    %load/vec4 v0x6000015f8ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_1.6, 8;
    %load/vec4 v0x6000015f9440_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.6;
    %jmp/0xz T_1.5, 8;
    %wait E_0x600003c9f9c0;
    %jmp T_1.4;
T_1.5 ;
    %wait E_0x600003c9fa00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f9560_0, 0, 1;
T_1.7 ;
    %load/vec4 v0x6000015f90e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.8, 8;
    %wait E_0x600003c9f9c0;
    %jmp T_1.7;
T_1.8 ;
    %wait E_0x600003c9f9c0;
    %end;
S_0x14ef6e4f0 .scope module, "dut" "tensor_accelerator_top" 3 73, 4 12 0, S_0x14f85f420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "s_axi_ctrl_awaddr";
    .port_info 3 /INPUT 1 "s_axi_ctrl_awvalid";
    .port_info 4 /OUTPUT 1 "s_axi_ctrl_awready";
    .port_info 5 /INPUT 32 "s_axi_ctrl_wdata";
    .port_info 6 /INPUT 4 "s_axi_ctrl_wstrb";
    .port_info 7 /INPUT 1 "s_axi_ctrl_wvalid";
    .port_info 8 /OUTPUT 1 "s_axi_ctrl_wready";
    .port_info 9 /OUTPUT 2 "s_axi_ctrl_bresp";
    .port_info 10 /OUTPUT 1 "s_axi_ctrl_bvalid";
    .port_info 11 /INPUT 1 "s_axi_ctrl_bready";
    .port_info 12 /INPUT 12 "s_axi_ctrl_araddr";
    .port_info 13 /INPUT 1 "s_axi_ctrl_arvalid";
    .port_info 14 /OUTPUT 1 "s_axi_ctrl_arready";
    .port_info 15 /OUTPUT 32 "s_axi_ctrl_rdata";
    .port_info 16 /OUTPUT 2 "s_axi_ctrl_rresp";
    .port_info 17 /OUTPUT 1 "s_axi_ctrl_rvalid";
    .port_info 18 /INPUT 1 "s_axi_ctrl_rready";
    .port_info 19 /OUTPUT 4 "m_axi_awid";
    .port_info 20 /OUTPUT 40 "m_axi_awaddr";
    .port_info 21 /OUTPUT 8 "m_axi_awlen";
    .port_info 22 /OUTPUT 3 "m_axi_awsize";
    .port_info 23 /OUTPUT 2 "m_axi_awburst";
    .port_info 24 /OUTPUT 1 "m_axi_awvalid";
    .port_info 25 /INPUT 1 "m_axi_awready";
    .port_info 26 /OUTPUT 256 "m_axi_wdata";
    .port_info 27 /OUTPUT 32 "m_axi_wstrb";
    .port_info 28 /OUTPUT 1 "m_axi_wlast";
    .port_info 29 /OUTPUT 1 "m_axi_wvalid";
    .port_info 30 /INPUT 1 "m_axi_wready";
    .port_info 31 /INPUT 4 "m_axi_bid";
    .port_info 32 /INPUT 2 "m_axi_bresp";
    .port_info 33 /INPUT 1 "m_axi_bvalid";
    .port_info 34 /OUTPUT 1 "m_axi_bready";
    .port_info 35 /OUTPUT 4 "m_axi_arid";
    .port_info 36 /OUTPUT 40 "m_axi_araddr";
    .port_info 37 /OUTPUT 8 "m_axi_arlen";
    .port_info 38 /OUTPUT 3 "m_axi_arsize";
    .port_info 39 /OUTPUT 2 "m_axi_arburst";
    .port_info 40 /OUTPUT 1 "m_axi_arvalid";
    .port_info 41 /INPUT 1 "m_axi_arready";
    .port_info 42 /INPUT 4 "m_axi_rid";
    .port_info 43 /INPUT 256 "m_axi_rdata";
    .port_info 44 /INPUT 2 "m_axi_rresp";
    .port_info 45 /INPUT 1 "m_axi_rlast";
    .port_info 46 /INPUT 1 "m_axi_rvalid";
    .port_info 47 /OUTPUT 1 "m_axi_rready";
    .port_info 48 /OUTPUT 1 "irq";
P_0x14f031e00 .param/l "ACC_WIDTH" 0 4 21, +C4<00000000000000000000000000100000>;
P_0x14f031e40 .param/l "ARRAY_SIZE" 0 4 19, +C4<00000000000000000000000000000100>;
P_0x14f031e80 .param/l "AXI_ADDR_W" 0 4 34, +C4<00000000000000000000000000101000>;
P_0x14f031ec0 .param/l "AXI_DATA_W" 0 4 35, +C4<00000000000000000000000100000000>;
P_0x14f031f00 .param/l "AXI_ID_W" 0 4 36, +C4<00000000000000000000000000000100>;
P_0x14f031f40 .param/l "CTRL_ADDR_W" 0 4 39, +C4<00000000000000000000000000001100>;
P_0x14f031f80 .param/l "CTRL_DATA_W" 0 4 40, +C4<00000000000000000000000000100000>;
P_0x14f031fc0 .param/l "DATA_WIDTH" 0 4 20, +C4<00000000000000000000000000001000>;
P_0x14f032000 .param/l "GRID_X" 0 4 14, +C4<00000000000000000000000000000010>;
P_0x14f032040 .param/l "GRID_Y" 0 4 15, +C4<00000000000000000000000000000010>;
P_0x14f032080 .param/l "NUM_TPCS" 0 4 16, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x14f0320c0 .param/l "SRAM_ADDR_W" 0 4 31, +C4<00000000000000000000000000010100>;
P_0x14f032100 .param/l "SRAM_BANKS" 0 4 28, +C4<00000000000000000000000000000100>;
P_0x14f032140 .param/l "SRAM_DEPTH" 0 4 29, +C4<00000000000000000000000100000000>;
P_0x14f032180 .param/l "SRAM_WIDTH" 0 4 30, +C4<00000000000000000000000100000000>;
P_0x14f0321c0 .param/l "VPU_DATA_W" 0 4 25, +C4<00000000000000000000000000010000>;
P_0x14f032200 .param/l "VPU_LANES" 0 4 24, +C4<00000000000000000000000000010000>;
v0x60000145ce10_0 .array/port v0x60000145ce10, 0;
L_0x600000de1260 .functor BUFZ 20, v0x60000145ce10_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x60000145ce10_1 .array/port v0x60000145ce10, 1;
L_0x600000de12d0 .functor BUFZ 20, v0x60000145ce10_1, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x60000145ce10_2 .array/port v0x60000145ce10, 2;
L_0x600000de1340 .functor BUFZ 20, v0x60000145ce10_2, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x60000145ce10_3 .array/port v0x60000145ce10, 3;
L_0x600000de13b0 .functor BUFZ 20, v0x60000145ce10_3, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000de1420 .functor BUFZ 4, L_0x6000017e1900, C4<0000>, C4<0000>, C4<0000>;
L_0x600000de1490 .functor BUFZ 4, L_0x6000017e14a0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000de1500 .functor OR 1, L_0x60000179c320, L_0x60000179c3c0, C4<0>, C4<0>;
L_0x600000de1570 .functor BUFZ 40, L_0x60000179c500, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000de15e0 .functor BUFZ 8, L_0x60000179c640, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000de1650 .functor AND 1, v0x6000015fc870_0, L_0x60000179c780, C4<1>, C4<1>;
L_0x600000de16c0 .functor BUFZ 256, L_0x60000179c820, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000de1730 .functor AND 1, v0x6000015fc870_0, L_0x60000179ca00, C4<1>, C4<1>;
L_0x600000de17a0 .functor AND 1, v0x6000015fc870_0, L_0x60000179caa0, C4<1>, C4<1>;
L_0x600000de1880 .functor BUFZ 40, L_0x60000179cbe0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000de18f0 .functor BUFZ 8, L_0x60000179cd20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000de1810 .functor AND 1, v0x6000015fc870_0, L_0x60000179ce60, C4<1>, C4<1>;
L_0x600000de1960 .functor AND 1, v0x6000015fc870_0, L_0x60000179cf00, C4<1>, C4<1>;
v0x6000015c38d0_0 .net *"_ivl_220", 0 0, L_0x60000179c320;  1 drivers
v0x6000015c3960_0 .net *"_ivl_222", 0 0, L_0x60000179c3c0;  1 drivers
L_0x1500dbbf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015c39f0_0 .net *"_ivl_228", 1 0, L_0x1500dbbf0;  1 drivers
v0x6000015c3a80_0 .net *"_ivl_229", 39 0, L_0x60000179c500;  1 drivers
v0x6000015c3b10_0 .net *"_ivl_231", 3 0, L_0x60000179c5a0;  1 drivers
L_0x1500dbc38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015c3ba0_0 .net *"_ivl_234", 1 0, L_0x1500dbc38;  1 drivers
v0x6000015c3c30_0 .net *"_ivl_237", 7 0, L_0x60000179c640;  1 drivers
v0x6000015c3cc0_0 .net *"_ivl_239", 3 0, L_0x60000179c6e0;  1 drivers
L_0x1500dbc80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015c3d50_0 .net *"_ivl_242", 1 0, L_0x1500dbc80;  1 drivers
v0x6000015c3de0_0 .net *"_ivl_250", 0 0, L_0x60000179c780;  1 drivers
v0x6000015c3e70_0 .net *"_ivl_253", 255 0, L_0x60000179c820;  1 drivers
v0x6000015c3f00_0 .net *"_ivl_255", 3 0, L_0x60000179c8c0;  1 drivers
L_0x1500dbd58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015fc000_0 .net *"_ivl_258", 1 0, L_0x1500dbd58;  1 drivers
v0x6000015fc090_0 .net *"_ivl_266", 0 0, L_0x60000179ca00;  1 drivers
v0x6000015fc120_0 .net *"_ivl_270", 0 0, L_0x60000179caa0;  1 drivers
L_0x1500dbde8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015fc1b0_0 .net *"_ivl_276", 1 0, L_0x1500dbde8;  1 drivers
v0x6000015fc240_0 .net *"_ivl_277", 39 0, L_0x60000179cbe0;  1 drivers
v0x6000015fc2d0_0 .net *"_ivl_279", 3 0, L_0x60000179cc80;  1 drivers
L_0x1500dbe30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015fc360_0 .net *"_ivl_282", 1 0, L_0x1500dbe30;  1 drivers
v0x6000015fc3f0_0 .net *"_ivl_285", 7 0, L_0x60000179cd20;  1 drivers
v0x6000015fc480_0 .net *"_ivl_287", 3 0, L_0x60000179cdc0;  1 drivers
L_0x1500dbe78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015fc510_0 .net *"_ivl_290", 1 0, L_0x1500dbe78;  1 drivers
v0x6000015fc5a0_0 .net *"_ivl_298", 0 0, L_0x60000179ce60;  1 drivers
v0x6000015fc630_0 .net *"_ivl_302", 0 0, L_0x60000179cf00;  1 drivers
v0x6000015fc6c0_0 .var "active_tpc", 1 0;
v0x6000015fc750_0 .net "any_pending", 0 0, L_0x600000de1500;  1 drivers
v0x6000015fc7e0_0 .var "axi_arb_ptr", 1 0;
v0x6000015fc870_0 .var "axi_transaction_active", 0 0;
v0x6000015fc900_0 .net "clk", 0 0, v0x6000015ff8d0_0;  1 drivers
v0x6000015fc990_0 .net "global_sync", 0 0, L_0x600000de1110;  1 drivers
v0x6000015fca20_0 .net "irq", 0 0, L_0x600000de11f0;  alias, 1 drivers
v0x6000015fcab0_0 .net "m_axi_araddr", 39 0, L_0x600000de1880;  alias, 1 drivers
v0x6000015fcb40_0 .net "m_axi_arburst", 1 0, L_0x1500dbf08;  alias, 1 drivers
v0x6000015fcbd0_0 .net "m_axi_arid", 3 0, L_0x60000179cb40;  alias, 1 drivers
v0x6000015fcc60_0 .net "m_axi_arlen", 7 0, L_0x600000de18f0;  alias, 1 drivers
v0x6000015fccf0_0 .net "m_axi_arready", 0 0, v0x6000015ffcc0_0;  1 drivers
v0x6000015fcd80_0 .net "m_axi_arsize", 2 0, L_0x1500dbec0;  alias, 1 drivers
v0x6000015fce10_0 .net "m_axi_arvalid", 0 0, L_0x600000de1810;  alias, 1 drivers
v0x6000015fcea0_0 .net "m_axi_awaddr", 39 0, L_0x600000de1570;  alias, 1 drivers
v0x6000015fcf30_0 .net "m_axi_awburst", 1 0, L_0x1500dbd10;  alias, 1 drivers
v0x6000015fcfc0_0 .net "m_axi_awid", 3 0, L_0x60000179c460;  alias, 1 drivers
v0x6000015fd050_0 .net "m_axi_awlen", 7 0, L_0x600000de15e0;  alias, 1 drivers
v0x6000015fd0e0_0 .net "m_axi_awready", 0 0, v0x6000015f8120_0;  1 drivers
v0x6000015fd170_0 .net "m_axi_awsize", 2 0, L_0x1500dbcc8;  alias, 1 drivers
v0x6000015fd200_0 .net "m_axi_awvalid", 0 0, L_0x600000de1650;  alias, 1 drivers
v0x6000015fd290_0 .net "m_axi_bid", 3 0, v0x6000015f82d0_0;  1 drivers
v0x6000015fd320_0 .net "m_axi_bready", 0 0, L_0x600000de17a0;  alias, 1 drivers
v0x6000015fd3b0_0 .net "m_axi_bresp", 1 0, v0x6000015f83f0_0;  1 drivers
v0x6000015fd440_0 .net "m_axi_bvalid", 0 0, v0x6000015f8480_0;  1 drivers
v0x6000015fd4d0_0 .net "m_axi_rdata", 255 0, v0x6000015f8510_0;  1 drivers
v0x6000015fd560_0 .net "m_axi_rid", 3 0, v0x6000015f85a0_0;  1 drivers
v0x6000015fd5f0_0 .net "m_axi_rlast", 0 0, v0x6000015f8630_0;  1 drivers
v0x6000015fd680_0 .net "m_axi_rready", 0 0, L_0x600000de1960;  alias, 1 drivers
v0x6000015fd710_0 .net "m_axi_rresp", 1 0, v0x6000015f8750_0;  1 drivers
v0x6000015fd7a0_0 .net "m_axi_rvalid", 0 0, v0x6000015f87e0_0;  1 drivers
v0x6000015fd830_0 .net "m_axi_wdata", 255 0, L_0x600000de16c0;  alias, 1 drivers
v0x6000015fd8c0_0 .net "m_axi_wlast", 0 0, L_0x60000179c960;  alias, 1 drivers
v0x6000015fd950_0 .net "m_axi_wready", 0 0, v0x6000015f8990_0;  1 drivers
v0x6000015fd9e0_0 .net "m_axi_wstrb", 31 0, L_0x1500dbda0;  alias, 1 drivers
v0x6000015fda70_0 .net "m_axi_wvalid", 0 0, L_0x600000de1730;  alias, 1 drivers
L_0x1500d2b18 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015fdb00 .array "noc_rx_addr", 3 0;
v0x6000015fdb00_0 .net v0x6000015fdb00 0, 19 0, L_0x1500d2b18; 1 drivers
L_0x1500d56f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015fdb00_1 .net v0x6000015fdb00 1, 19 0, L_0x1500d56f8; 1 drivers
L_0x1500d82d8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015fdb00_2 .net v0x6000015fdb00 2, 19 0, L_0x1500d82d8; 1 drivers
L_0x1500daeb8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015fdb00_3 .net v0x6000015fdb00 3, 19 0, L_0x1500daeb8; 1 drivers
L_0x1500d2ad0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015fdb90 .array "noc_rx_data", 3 0;
v0x6000015fdb90_0 .net v0x6000015fdb90 0, 255 0, L_0x1500d2ad0; 1 drivers
L_0x1500d56b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015fdb90_1 .net v0x6000015fdb90 1, 255 0, L_0x1500d56b0; 1 drivers
L_0x1500d8290 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015fdb90_2 .net v0x6000015fdb90 2, 255 0, L_0x1500d8290; 1 drivers
L_0x1500dae70 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015fdb90_3 .net v0x6000015fdb90 3, 255 0, L_0x1500dae70; 1 drivers
v0x6000015fdc20_0 .net "noc_rx_is_instr", 3 0, L_0x6000017e1cc0;  1 drivers
v0x6000015fdcb0_0 .net "noc_rx_ready", 3 0, L_0x6000017e1360;  1 drivers
v0x6000015fdd40_0 .net "noc_rx_valid", 3 0, L_0x6000017e1c20;  1 drivers
v0x6000015fddd0_0 .net "pending_read", 3 0, L_0x600000de1420;  1 drivers
v0x6000015fde60_0 .net "pending_write", 3 0, L_0x600000de1490;  1 drivers
v0x6000015fdef0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  1 drivers
v0x6000015fdf80_0 .net "s_axi_ctrl_araddr", 11 0, v0x6000015f8c60_0;  1 drivers
v0x6000015fe010_0 .net "s_axi_ctrl_arready", 0 0, L_0x600000de0fc0;  alias, 1 drivers
v0x6000015fe0a0_0 .net "s_axi_ctrl_arvalid", 0 0, v0x6000015f8d80_0;  1 drivers
v0x6000015fe130_0 .net "s_axi_ctrl_awaddr", 11 0, v0x6000015f8e10_0;  1 drivers
v0x6000015fe1c0_0 .net "s_axi_ctrl_awready", 0 0, L_0x600000de0e70;  alias, 1 drivers
v0x6000015fe250_0 .net "s_axi_ctrl_awvalid", 0 0, v0x6000015f8f30_0;  1 drivers
v0x6000015fe2e0_0 .net "s_axi_ctrl_bready", 0 0, v0x6000015f8fc0_0;  1 drivers
v0x6000015fe370_0 .net "s_axi_ctrl_bresp", 1 0, L_0x1500dbb60;  alias, 1 drivers
v0x6000015fe400_0 .net "s_axi_ctrl_bvalid", 0 0, L_0x600000de0f50;  alias, 1 drivers
v0x6000015fe490_0 .net "s_axi_ctrl_rdata", 31 0, L_0x600000de1030;  alias, 1 drivers
v0x6000015fe520_0 .net "s_axi_ctrl_rready", 0 0, v0x6000015f9200_0;  1 drivers
v0x6000015fe5b0_0 .net "s_axi_ctrl_rresp", 1 0, L_0x1500dbba8;  alias, 1 drivers
v0x6000015fe640_0 .net "s_axi_ctrl_rvalid", 0 0, L_0x600000de10a0;  alias, 1 drivers
v0x6000015fe6d0_0 .net "s_axi_ctrl_wdata", 31 0, v0x6000015f93b0_0;  1 drivers
v0x6000015fe760_0 .net "s_axi_ctrl_wready", 0 0, L_0x600000de0ee0;  alias, 1 drivers
v0x6000015fe7f0_0 .net "s_axi_ctrl_wstrb", 3 0, v0x6000015f94d0_0;  1 drivers
v0x6000015fe880_0 .net "s_axi_ctrl_wvalid", 0 0, v0x6000015f9560_0;  1 drivers
v0x6000015fe910_0 .net "sync_grant", 3 0, L_0x6000017e3f20;  1 drivers
v0x6000015fe9a0_0 .net "sync_request", 3 0, L_0x6000017e1180;  1 drivers
v0x6000015fea30 .array "tpc_axi_araddr", 3 0;
v0x6000015fea30_0 .net v0x6000015fea30 0, 39 0, L_0x600000dc1ab0; 1 drivers
v0x6000015fea30_1 .net v0x6000015fea30 1, 39 0, L_0x600000dece00; 1 drivers
v0x6000015fea30_2 .net v0x6000015fea30 2, 39 0, L_0x600000dea0d0; 1 drivers
v0x6000015fea30_3 .net v0x6000015fea30 3, 39 0, L_0x600000de7410; 1 drivers
v0x6000015feac0 .array "tpc_axi_arlen", 3 0;
v0x6000015feac0_0 .net v0x6000015feac0 0, 7 0, L_0x600000dc1b20; 1 drivers
v0x6000015feac0_1 .net v0x6000015feac0 1, 7 0, L_0x600000dece70; 1 drivers
v0x6000015feac0_2 .net v0x6000015feac0 2, 7 0, L_0x600000dea140; 1 drivers
v0x6000015feac0_3 .net v0x6000015feac0 3, 7 0, L_0x600000de7480; 1 drivers
v0x6000015feb50_0 .net "tpc_axi_arready", 3 0, L_0x6000017e35c0;  1 drivers
v0x6000015febe0_0 .net "tpc_axi_arvalid", 3 0, L_0x6000017e1900;  1 drivers
v0x6000015fec70 .array "tpc_axi_awaddr", 3 0;
v0x6000015fec70_0 .net v0x6000015fec70 0, 39 0, L_0x600000dc27d0; 1 drivers
v0x6000015fec70_1 .net v0x6000015fec70 1, 39 0, L_0x600000decb60; 1 drivers
v0x6000015fec70_2 .net v0x6000015fec70 2, 39 0, L_0x600000de9e30; 1 drivers
v0x6000015fec70_3 .net v0x6000015fec70 3, 39 0, L_0x600000de7170; 1 drivers
v0x6000015fed00 .array "tpc_axi_awlen", 3 0;
v0x6000015fed00_0 .net v0x6000015fed00 0, 7 0, L_0x600000dc1f10; 1 drivers
v0x6000015fed00_1 .net v0x6000015fed00 1, 7 0, L_0x600000decbd0; 1 drivers
v0x6000015fed00_2 .net v0x6000015fed00 2, 7 0, L_0x600000de9ea0; 1 drivers
v0x6000015fed00_3 .net v0x6000015fed00 3, 7 0, L_0x600000de71e0; 1 drivers
v0x6000015fed90_0 .net "tpc_axi_awready", 3 0, L_0x6000017e3020;  1 drivers
v0x6000015fee20_0 .net "tpc_axi_awvalid", 3 0, L_0x6000017e14a0;  1 drivers
v0x6000015feeb0_0 .net "tpc_axi_bready", 3 0, L_0x6000017e1860;  1 drivers
v0x6000015fef40 .array "tpc_axi_bresp", 3 0;
v0x6000015fef40_0 .net v0x6000015fef40 0, 1 0, L_0x600000de7950; 1 drivers
v0x6000015fef40_1 .net v0x6000015fef40 1, 1 0, L_0x600000de7cd0; 1 drivers
v0x6000015fef40_2 .net v0x6000015fef40 2, 1 0, L_0x600000de0000; 1 drivers
v0x6000015fef40_3 .net v0x6000015fef40 3, 1 0, L_0x600000de0380; 1 drivers
v0x6000015fefd0_0 .net "tpc_axi_bvalid", 3 0, L_0x6000017e33e0;  1 drivers
v0x6000015ff060 .array "tpc_axi_rdata", 3 0;
v0x6000015ff060_0 .net v0x6000015ff060 0, 255 0, L_0x600000de7aa0; 1 drivers
v0x6000015ff060_1 .net v0x6000015ff060 1, 255 0, L_0x600000de7e20; 1 drivers
v0x6000015ff060_2 .net v0x6000015ff060 2, 255 0, L_0x600000de0150; 1 drivers
v0x6000015ff060_3 .net v0x6000015ff060 3, 255 0, L_0x600000de04d0; 1 drivers
v0x6000015ff0f0_0 .net "tpc_axi_rlast", 3 0, L_0x6000017e37a0;  1 drivers
v0x6000015ff180_0 .net "tpc_axi_rready", 3 0, L_0x6000017e1b80;  1 drivers
v0x6000015ff210_0 .net "tpc_axi_rvalid", 3 0, L_0x6000017e3840;  1 drivers
v0x6000015ff2a0 .array "tpc_axi_wdata", 3 0;
v0x6000015ff2a0_0 .net v0x6000015ff2a0 0, 255 0, L_0x600000dc1ce0; 1 drivers
v0x6000015ff2a0_1 .net v0x6000015ff2a0 1, 255 0, L_0x600000deccb0; 1 drivers
v0x6000015ff2a0_2 .net v0x6000015ff2a0 2, 255 0, L_0x600000de9f80; 1 drivers
v0x6000015ff2a0_3 .net v0x6000015ff2a0 3, 255 0, L_0x600000de72c0; 1 drivers
v0x6000015ff330_0 .net "tpc_axi_wlast", 3 0, L_0x6000017e15e0;  1 drivers
v0x6000015ff3c0_0 .net "tpc_axi_wready", 3 0, L_0x6000017e3200;  1 drivers
v0x6000015ff450_0 .net "tpc_axi_wvalid", 3 0, L_0x6000017e1680;  1 drivers
v0x6000015ff4e0_0 .net "tpc_busy", 3 0, L_0x6000017e0fa0;  1 drivers
v0x6000015ff570_0 .net "tpc_done", 3 0, L_0x6000017e1040;  1 drivers
v0x6000015ff600_0 .net "tpc_error", 3 0, L_0x6000017e10e0;  1 drivers
v0x6000015ff690_0 .net "tpc_start", 3 0, L_0x6000017e3de0;  1 drivers
v0x6000015ff720 .array "tpc_start_pc", 3 0;
v0x6000015ff720_0 .net v0x6000015ff720 0, 19 0, L_0x600000de1260; 1 drivers
v0x6000015ff720_1 .net v0x6000015ff720 1, 19 0, L_0x600000de12d0; 1 drivers
v0x6000015ff720_2 .net v0x6000015ff720 2, 19 0, L_0x600000de1340; 1 drivers
v0x6000015ff720_3 .net v0x6000015ff720 3, 19 0, L_0x600000de13b0; 1 drivers
L_0x6000017d2620 .part L_0x6000017e3de0, 0, 1;
L_0x6000017d1e00 .part L_0x6000017e3f20, 0, 1;
L_0x6000017d24e0 .part L_0x6000017e1c20, 0, 1;
L_0x6000017d1ae0 .part L_0x6000017e1cc0, 0, 1;
L_0x6000017d23a0 .part L_0x6000017e3020, 0, 1;
L_0x6000017d1b80 .part L_0x6000017e3200, 0, 1;
L_0x6000017d2260 .part L_0x6000017e33e0, 0, 1;
L_0x6000017d1c20 .part L_0x6000017e35c0, 0, 1;
L_0x6000017d2120 .part L_0x6000017e37a0, 0, 1;
L_0x6000017d1cc0 .part L_0x6000017e3840, 0, 1;
L_0x6000017fc780 .part L_0x6000017e3de0, 1, 1;
L_0x6000017fc820 .part L_0x6000017e3f20, 1, 1;
L_0x6000017fc8c0 .part L_0x6000017e1c20, 1, 1;
L_0x6000017fc960 .part L_0x6000017e1cc0, 1, 1;
L_0x6000017fca00 .part L_0x6000017e3020, 1, 1;
L_0x6000017fcaa0 .part L_0x6000017e3200, 1, 1;
L_0x6000017fcb40 .part L_0x6000017e33e0, 1, 1;
L_0x6000017fcbe0 .part L_0x6000017e35c0, 1, 1;
L_0x6000017fcc80 .part L_0x6000017e37a0, 1, 1;
L_0x6000017fcdc0 .part L_0x6000017e3840, 1, 1;
L_0x6000017f2bc0 .part L_0x6000017e3de0, 2, 1;
L_0x6000017f2c60 .part L_0x6000017e3f20, 2, 1;
L_0x6000017f2d00 .part L_0x6000017e1c20, 2, 1;
L_0x6000017f2da0 .part L_0x6000017e1cc0, 2, 1;
L_0x6000017f2e40 .part L_0x6000017e3020, 2, 1;
L_0x6000017f2ee0 .part L_0x6000017e3200, 2, 1;
L_0x6000017f2f80 .part L_0x6000017e33e0, 2, 1;
L_0x6000017f3020 .part L_0x6000017e35c0, 2, 1;
L_0x6000017f30c0 .part L_0x6000017e37a0, 2, 1;
L_0x6000017f3160 .part L_0x6000017e3840, 2, 1;
L_0x6000017e0f00 .part L_0x6000017e3de0, 3, 1;
L_0x6000017e0fa0 .concat8 [ 1 1 1 1], L_0x600000df2a00, L_0x600000dc1180, L_0x600000ded810, L_0x600000deaae0;
L_0x6000017e1040 .concat8 [ 1 1 1 1], v0x600001458cf0_0, v0x600001470750_0, v0x6000014081b0_0, v0x600001427ba0_0;
L_0x6000017e10e0 .concat8 [ 1 1 1 1], v0x600001458e10_0, v0x600001470870_0, v0x6000014082d0_0, v0x600001427cc0_0;
L_0x6000017e1180 .concat8 [ 1 1 1 1], v0x60000145a0a0_0, v0x600001471b00_0, v0x600001409560_0, v0x600001420fc0_0;
L_0x6000017e1220 .part L_0x6000017e3f20, 3, 1;
L_0x6000017e12c0 .part L_0x6000017e1c20, 3, 1;
L_0x6000017e1360 .concat8 [ 1 1 1 1], L_0x6000017d2760, L_0x6000017fc640, L_0x6000017f2a80, L_0x6000017e0dc0;
L_0x6000017e1400 .part L_0x6000017e1cc0, 3, 1;
L_0x6000017e14a0 .concat8 [ 1 1 1 1], v0x60000145d7a0_0, v0x600001475200_0, v0x60000140cc60_0, v0x6000014246c0_0;
L_0x6000017e1540 .part L_0x6000017e3020, 3, 1;
L_0x6000017e15e0 .concat8 [ 1 1 1 1], v0x60000145de60_0, v0x6000014758c0_0, v0x60000140d320_0, v0x600001424d80_0;
L_0x6000017e1680 .concat8 [ 1 1 1 1], v0x60000145e010_0, v0x600001475a70_0, v0x60000140d4d0_0, v0x600001424f30_0;
L_0x6000017e1720 .part L_0x6000017e3200, 3, 1;
L_0x6000017e17c0 .part L_0x6000017e33e0, 3, 1;
L_0x1500d2968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1500d5548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1500d8128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1500dad08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x6000017e1860 .concat8 [ 1 1 1 1], L_0x1500d2968, L_0x1500d5548, L_0x1500d8128, L_0x1500dad08;
L_0x6000017e1900 .concat8 [ 1 1 1 1], v0x60000145d3b0_0, v0x600001474e10_0, v0x60000140c870_0, v0x6000014242d0_0;
L_0x6000017e19a0 .part L_0x6000017e35c0, 3, 1;
L_0x6000017e1a40 .part L_0x6000017e37a0, 3, 1;
L_0x6000017e1ae0 .part L_0x6000017e3840, 3, 1;
L_0x6000017e1b80 .concat8 [ 1 1 1 1], v0x60000145db90_0, v0x6000014755f0_0, v0x60000140d050_0, v0x600001424ab0_0;
L_0x1500d2b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1500d5740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1500d8320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1500daf00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000017e1c20 .concat8 [ 1 1 1 1], L_0x1500d2b60, L_0x1500d5740, L_0x1500d8320, L_0x1500daf00;
L_0x1500d2ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1500d5788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1500d8368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1500daf48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000017e1cc0 .concat8 [ 1 1 1 1], L_0x1500d2ba8, L_0x1500d5788, L_0x1500d8368, L_0x1500daf48;
L_0x6000017e3020 .concat8 [ 1 1 1 1], L_0x600000de7870, L_0x600000de7bf0, L_0x600000de7f70, L_0x600000de02a0;
L_0x6000017e3200 .concat8 [ 1 1 1 1], L_0x600000de78e0, L_0x600000de7c60, L_0x600000debcd0, L_0x600000de0310;
L_0x6000017e33e0 .concat8 [ 1 1 1 1], L_0x600000de79c0, L_0x600000de7d40, L_0x600000de0070, L_0x600000de03f0;
L_0x6000017e35c0 .concat8 [ 1 1 1 1], L_0x600000de7a30, L_0x600000de7db0, L_0x600000de00e0, L_0x600000de0460;
L_0x6000017e37a0 .concat8 [ 1 1 1 1], L_0x600000de7b10, L_0x600000de7e90, L_0x600000de01c0, L_0x600000de0540;
L_0x6000017e3840 .concat8 [ 1 1 1 1], L_0x600000de7b80, L_0x600000de7f00, L_0x600000de0230, L_0x600000de05b0;
L_0x60000179c320 .reduce/or L_0x600000de1420;
L_0x60000179c3c0 .reduce/or L_0x600000de1490;
L_0x60000179c460 .concat [ 2 2 0 0], v0x6000015fc6c0_0, L_0x1500dbbf0;
L_0x60000179c500 .array/port v0x6000015fec70, L_0x60000179c5a0;
L_0x60000179c5a0 .concat [ 2 2 0 0], v0x6000015fc6c0_0, L_0x1500dbc38;
L_0x60000179c640 .array/port v0x6000015fed00, L_0x60000179c6e0;
L_0x60000179c6e0 .concat [ 2 2 0 0], v0x6000015fc6c0_0, L_0x1500dbc80;
L_0x60000179c780 .part/v L_0x6000017e14a0, v0x6000015fc6c0_0, 1;
L_0x60000179c820 .array/port v0x6000015ff2a0, L_0x60000179c8c0;
L_0x60000179c8c0 .concat [ 2 2 0 0], v0x6000015fc6c0_0, L_0x1500dbd58;
L_0x60000179c960 .part/v L_0x6000017e15e0, v0x6000015fc6c0_0, 1;
L_0x60000179ca00 .part/v L_0x6000017e1680, v0x6000015fc6c0_0, 1;
L_0x60000179caa0 .part/v L_0x6000017e1860, v0x6000015fc6c0_0, 1;
L_0x60000179cb40 .concat [ 2 2 0 0], v0x6000015fc6c0_0, L_0x1500dbde8;
L_0x60000179cbe0 .array/port v0x6000015fea30, L_0x60000179cc80;
L_0x60000179cc80 .concat [ 2 2 0 0], v0x6000015fc6c0_0, L_0x1500dbe30;
L_0x60000179cd20 .array/port v0x6000015feac0, L_0x60000179cdc0;
L_0x60000179cdc0 .concat [ 2 2 0 0], v0x6000015fc6c0_0, L_0x1500dbe78;
L_0x60000179ce60 .part/v L_0x6000017e1900, v0x6000015fc6c0_0, 1;
L_0x60000179cf00 .part/v L_0x6000017e1b80, v0x6000015fc6c0_0, 1;
S_0x14efc8740 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 4 307, 4 307 0, S_0x14ef6e4f0;
 .timescale 0 0;
v0x6000014a7180_0 .var/i "i", 31 0;
S_0x14eff25a0 .scope generate, "axi_demux_gen[0]" "axi_demux_gen[0]" 4 351, 4 351 0, S_0x14ef6e4f0;
 .timescale 0 0;
P_0x600003c9fec0 .param/l "t" 1 4 351, +C4<00>;
L_0x600000de7870 .functor AND 1, L_0x6000017e1e00, v0x6000015f8120_0, C4<1>, C4<1>;
L_0x600000de78e0 .functor AND 1, L_0x6000017e1f40, v0x6000015f8990_0, C4<1>, C4<1>;
L_0x600000de7950 .functor BUFZ 2, v0x6000015f83f0_0, C4<00>, C4<00>, C4<00>;
L_0x600000de79c0 .functor AND 1, L_0x6000017e2080, v0x6000015f8480_0, C4<1>, C4<1>;
L_0x600000de7a30 .functor AND 1, L_0x6000017e21c0, v0x6000015ffcc0_0, C4<1>, C4<1>;
L_0x600000de7aa0 .functor BUFZ 256, v0x6000015f8510_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000de7b10 .functor BUFZ 1, v0x6000015f8630_0, C4<0>, C4<0>, C4<0>;
L_0x600000de7b80 .functor AND 1, L_0x6000017e2300, v0x6000015f87e0_0, C4<1>, C4<1>;
v0x6000014a7210_0 .net *"_ivl_0", 2 0, L_0x6000017e1d60;  1 drivers
v0x6000014a72a0_0 .net *"_ivl_10", 2 0, L_0x6000017e1ea0;  1 drivers
L_0x1500db020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014a7330_0 .net *"_ivl_13", 0 0, L_0x1500db020;  1 drivers
L_0x1500db068 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014a73c0_0 .net/2u *"_ivl_14", 2 0, L_0x1500db068;  1 drivers
v0x6000014a7450_0 .net *"_ivl_16", 0 0, L_0x6000017e1f40;  1 drivers
v0x6000014a74e0_0 .net *"_ivl_19", 0 0, L_0x600000de78e0;  1 drivers
v0x6000014a7570_0 .net *"_ivl_23", 2 0, L_0x6000017e1fe0;  1 drivers
L_0x1500db0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014a7600_0 .net *"_ivl_26", 0 0, L_0x1500db0b0;  1 drivers
L_0x1500db0f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014a7690_0 .net/2u *"_ivl_27", 2 0, L_0x1500db0f8;  1 drivers
v0x6000014a7720_0 .net *"_ivl_29", 0 0, L_0x6000017e2080;  1 drivers
L_0x1500daf90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014a77b0_0 .net *"_ivl_3", 0 0, L_0x1500daf90;  1 drivers
v0x6000014a7840_0 .net *"_ivl_32", 0 0, L_0x600000de79c0;  1 drivers
v0x6000014a78d0_0 .net *"_ivl_33", 2 0, L_0x6000017e2120;  1 drivers
L_0x1500db140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014a7960_0 .net *"_ivl_36", 0 0, L_0x1500db140;  1 drivers
L_0x1500db188 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014a79f0_0 .net/2u *"_ivl_37", 2 0, L_0x1500db188;  1 drivers
v0x6000014a7a80_0 .net *"_ivl_39", 0 0, L_0x6000017e21c0;  1 drivers
L_0x1500dafd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014a7b10_0 .net/2u *"_ivl_4", 2 0, L_0x1500dafd8;  1 drivers
v0x6000014a7ba0_0 .net *"_ivl_42", 0 0, L_0x600000de7a30;  1 drivers
v0x6000014a7c30_0 .net *"_ivl_47", 0 0, L_0x600000de7b10;  1 drivers
v0x6000014a7cc0_0 .net *"_ivl_48", 2 0, L_0x6000017e2260;  1 drivers
L_0x1500db1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014a7d50_0 .net *"_ivl_51", 0 0, L_0x1500db1d0;  1 drivers
L_0x1500db218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014a7de0_0 .net/2u *"_ivl_52", 2 0, L_0x1500db218;  1 drivers
v0x6000014a7e70_0 .net *"_ivl_54", 0 0, L_0x6000017e2300;  1 drivers
v0x6000014a7f00_0 .net *"_ivl_57", 0 0, L_0x600000de7b80;  1 drivers
v0x6000014abe70_0 .net *"_ivl_6", 0 0, L_0x6000017e1e00;  1 drivers
v0x6000014aba80_0 .net *"_ivl_9", 0 0, L_0x600000de7870;  1 drivers
L_0x6000017e1d60 .concat [ 2 1 0 0], v0x6000015fc6c0_0, L_0x1500daf90;
L_0x6000017e1e00 .cmp/eq 3, L_0x6000017e1d60, L_0x1500dafd8;
L_0x6000017e1ea0 .concat [ 2 1 0 0], v0x6000015fc6c0_0, L_0x1500db020;
L_0x6000017e1f40 .cmp/eq 3, L_0x6000017e1ea0, L_0x1500db068;
L_0x6000017e1fe0 .concat [ 2 1 0 0], v0x6000015fc6c0_0, L_0x1500db0b0;
L_0x6000017e2080 .cmp/eq 3, L_0x6000017e1fe0, L_0x1500db0f8;
L_0x6000017e2120 .concat [ 2 1 0 0], v0x6000015fc6c0_0, L_0x1500db140;
L_0x6000017e21c0 .cmp/eq 3, L_0x6000017e2120, L_0x1500db188;
L_0x6000017e2260 .concat [ 2 1 0 0], v0x6000015fc6c0_0, L_0x1500db1d0;
L_0x6000017e2300 .cmp/eq 3, L_0x6000017e2260, L_0x1500db218;
S_0x14efc8300 .scope generate, "axi_demux_gen[1]" "axi_demux_gen[1]" 4 351, 4 351 0, S_0x14ef6e4f0;
 .timescale 0 0;
P_0x600003c9ff40 .param/l "t" 1 4 351, +C4<01>;
L_0x600000de7bf0 .functor AND 1, L_0x6000017e2440, v0x6000015f8120_0, C4<1>, C4<1>;
L_0x600000de7c60 .functor AND 1, L_0x6000017e2580, v0x6000015f8990_0, C4<1>, C4<1>;
L_0x600000de7cd0 .functor BUFZ 2, v0x6000015f83f0_0, C4<00>, C4<00>, C4<00>;
L_0x600000de7d40 .functor AND 1, L_0x6000017e26c0, v0x6000015f8480_0, C4<1>, C4<1>;
L_0x600000de7db0 .functor AND 1, L_0x6000017e2800, v0x6000015ffcc0_0, C4<1>, C4<1>;
L_0x600000de7e20 .functor BUFZ 256, v0x6000015f8510_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000de7e90 .functor BUFZ 1, v0x6000015f8630_0, C4<0>, C4<0>, C4<0>;
L_0x600000de7f00 .functor AND 1, L_0x6000017e2940, v0x6000015f87e0_0, C4<1>, C4<1>;
v0x6000014abc30_0 .net *"_ivl_0", 2 0, L_0x6000017e23a0;  1 drivers
v0x6000014ab7b0_0 .net *"_ivl_10", 2 0, L_0x6000017e24e0;  1 drivers
L_0x1500db2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014b1290_0 .net *"_ivl_13", 0 0, L_0x1500db2f0;  1 drivers
L_0x1500db338 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000014b1200_0 .net/2u *"_ivl_14", 2 0, L_0x1500db338;  1 drivers
v0x60000148db00_0 .net *"_ivl_16", 0 0, L_0x6000017e2580;  1 drivers
v0x60000148da70_0 .net *"_ivl_19", 0 0, L_0x600000de7c60;  1 drivers
v0x6000014e1e60_0 .net *"_ivl_23", 2 0, L_0x6000017e2620;  1 drivers
L_0x1500db380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014ea640_0 .net *"_ivl_26", 0 0, L_0x1500db380;  1 drivers
L_0x1500db3c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000014ea5b0_0 .net/2u *"_ivl_27", 2 0, L_0x1500db3c8;  1 drivers
v0x6000014c73c0_0 .net *"_ivl_29", 0 0, L_0x6000017e26c0;  1 drivers
L_0x1500db260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014c7330_0 .net *"_ivl_3", 0 0, L_0x1500db260;  1 drivers
v0x6000014a0000_0 .net *"_ivl_32", 0 0, L_0x600000de7d40;  1 drivers
v0x6000014a0090_0 .net *"_ivl_33", 2 0, L_0x6000017e2760;  1 drivers
L_0x1500db410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014a0120_0 .net *"_ivl_36", 0 0, L_0x1500db410;  1 drivers
L_0x1500db458 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000014a01b0_0 .net/2u *"_ivl_37", 2 0, L_0x1500db458;  1 drivers
v0x6000014a0240_0 .net *"_ivl_39", 0 0, L_0x6000017e2800;  1 drivers
L_0x1500db2a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000014a02d0_0 .net/2u *"_ivl_4", 2 0, L_0x1500db2a8;  1 drivers
v0x6000014a0360_0 .net *"_ivl_42", 0 0, L_0x600000de7db0;  1 drivers
v0x6000014a03f0_0 .net *"_ivl_47", 0 0, L_0x600000de7e90;  1 drivers
v0x6000014a0480_0 .net *"_ivl_48", 2 0, L_0x6000017e28a0;  1 drivers
L_0x1500db4a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014a0510_0 .net *"_ivl_51", 0 0, L_0x1500db4a0;  1 drivers
L_0x1500db4e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000014a05a0_0 .net/2u *"_ivl_52", 2 0, L_0x1500db4e8;  1 drivers
v0x6000014a0630_0 .net *"_ivl_54", 0 0, L_0x6000017e2940;  1 drivers
v0x6000014a06c0_0 .net *"_ivl_57", 0 0, L_0x600000de7f00;  1 drivers
v0x6000014a0750_0 .net *"_ivl_6", 0 0, L_0x6000017e2440;  1 drivers
v0x6000014a07e0_0 .net *"_ivl_9", 0 0, L_0x600000de7bf0;  1 drivers
L_0x6000017e23a0 .concat [ 2 1 0 0], v0x6000015fc6c0_0, L_0x1500db260;
L_0x6000017e2440 .cmp/eq 3, L_0x6000017e23a0, L_0x1500db2a8;
L_0x6000017e24e0 .concat [ 2 1 0 0], v0x6000015fc6c0_0, L_0x1500db2f0;
L_0x6000017e2580 .cmp/eq 3, L_0x6000017e24e0, L_0x1500db338;
L_0x6000017e2620 .concat [ 2 1 0 0], v0x6000015fc6c0_0, L_0x1500db380;
L_0x6000017e26c0 .cmp/eq 3, L_0x6000017e2620, L_0x1500db3c8;
L_0x6000017e2760 .concat [ 2 1 0 0], v0x6000015fc6c0_0, L_0x1500db410;
L_0x6000017e2800 .cmp/eq 3, L_0x6000017e2760, L_0x1500db458;
L_0x6000017e28a0 .concat [ 2 1 0 0], v0x6000015fc6c0_0, L_0x1500db4a0;
L_0x6000017e2940 .cmp/eq 3, L_0x6000017e28a0, L_0x1500db4e8;
S_0x14efc7ec0 .scope generate, "axi_demux_gen[2]" "axi_demux_gen[2]" 4 351, 4 351 0, S_0x14ef6e4f0;
 .timescale 0 0;
P_0x600003c9ffc0 .param/l "t" 1 4 351, +C4<010>;
L_0x600000de7f70 .functor AND 1, L_0x6000017e2a80, v0x6000015f8120_0, C4<1>, C4<1>;
L_0x600000debcd0 .functor AND 1, L_0x6000017e2bc0, v0x6000015f8990_0, C4<1>, C4<1>;
L_0x600000de0000 .functor BUFZ 2, v0x6000015f83f0_0, C4<00>, C4<00>, C4<00>;
L_0x600000de0070 .functor AND 1, L_0x6000017e2d00, v0x6000015f8480_0, C4<1>, C4<1>;
L_0x600000de00e0 .functor AND 1, L_0x6000017e2e40, v0x6000015ffcc0_0, C4<1>, C4<1>;
L_0x600000de0150 .functor BUFZ 256, v0x6000015f8510_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000de01c0 .functor BUFZ 1, v0x6000015f8630_0, C4<0>, C4<0>, C4<0>;
L_0x600000de0230 .functor AND 1, L_0x6000017e2f80, v0x6000015f87e0_0, C4<1>, C4<1>;
v0x6000014a0870_0 .net *"_ivl_0", 3 0, L_0x6000017e29e0;  1 drivers
v0x6000014a0900_0 .net *"_ivl_10", 3 0, L_0x6000017e2b20;  1 drivers
L_0x1500db5c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014a0990_0 .net *"_ivl_13", 1 0, L_0x1500db5c0;  1 drivers
L_0x1500db608 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000014a0a20_0 .net/2u *"_ivl_14", 3 0, L_0x1500db608;  1 drivers
v0x6000014a0ab0_0 .net *"_ivl_16", 0 0, L_0x6000017e2bc0;  1 drivers
v0x6000014a0b40_0 .net *"_ivl_19", 0 0, L_0x600000debcd0;  1 drivers
v0x6000014a0bd0_0 .net *"_ivl_23", 3 0, L_0x6000017e2c60;  1 drivers
L_0x1500db650 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014a0c60_0 .net *"_ivl_26", 1 0, L_0x1500db650;  1 drivers
L_0x1500db698 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000014a0cf0_0 .net/2u *"_ivl_27", 3 0, L_0x1500db698;  1 drivers
v0x6000014a0d80_0 .net *"_ivl_29", 0 0, L_0x6000017e2d00;  1 drivers
L_0x1500db530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014a0e10_0 .net *"_ivl_3", 1 0, L_0x1500db530;  1 drivers
v0x6000014a0ea0_0 .net *"_ivl_32", 0 0, L_0x600000de0070;  1 drivers
v0x6000014a0f30_0 .net *"_ivl_33", 3 0, L_0x6000017e2da0;  1 drivers
L_0x1500db6e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014a0fc0_0 .net *"_ivl_36", 1 0, L_0x1500db6e0;  1 drivers
L_0x1500db728 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000014a1050_0 .net/2u *"_ivl_37", 3 0, L_0x1500db728;  1 drivers
v0x6000014a10e0_0 .net *"_ivl_39", 0 0, L_0x6000017e2e40;  1 drivers
L_0x1500db578 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000014a1170_0 .net/2u *"_ivl_4", 3 0, L_0x1500db578;  1 drivers
v0x6000014a1200_0 .net *"_ivl_42", 0 0, L_0x600000de00e0;  1 drivers
v0x6000014a1290_0 .net *"_ivl_47", 0 0, L_0x600000de01c0;  1 drivers
v0x6000014a1320_0 .net *"_ivl_48", 3 0, L_0x6000017e2ee0;  1 drivers
L_0x1500db770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014a13b0_0 .net *"_ivl_51", 1 0, L_0x1500db770;  1 drivers
L_0x1500db7b8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000014a1440_0 .net/2u *"_ivl_52", 3 0, L_0x1500db7b8;  1 drivers
v0x6000014a14d0_0 .net *"_ivl_54", 0 0, L_0x6000017e2f80;  1 drivers
v0x6000014a1560_0 .net *"_ivl_57", 0 0, L_0x600000de0230;  1 drivers
v0x6000014a15f0_0 .net *"_ivl_6", 0 0, L_0x6000017e2a80;  1 drivers
v0x6000014a1680_0 .net *"_ivl_9", 0 0, L_0x600000de7f70;  1 drivers
L_0x6000017e29e0 .concat [ 2 2 0 0], v0x6000015fc6c0_0, L_0x1500db530;
L_0x6000017e2a80 .cmp/eq 4, L_0x6000017e29e0, L_0x1500db578;
L_0x6000017e2b20 .concat [ 2 2 0 0], v0x6000015fc6c0_0, L_0x1500db5c0;
L_0x6000017e2bc0 .cmp/eq 4, L_0x6000017e2b20, L_0x1500db608;
L_0x6000017e2c60 .concat [ 2 2 0 0], v0x6000015fc6c0_0, L_0x1500db650;
L_0x6000017e2d00 .cmp/eq 4, L_0x6000017e2c60, L_0x1500db698;
L_0x6000017e2da0 .concat [ 2 2 0 0], v0x6000015fc6c0_0, L_0x1500db6e0;
L_0x6000017e2e40 .cmp/eq 4, L_0x6000017e2da0, L_0x1500db728;
L_0x6000017e2ee0 .concat [ 2 2 0 0], v0x6000015fc6c0_0, L_0x1500db770;
L_0x6000017e2f80 .cmp/eq 4, L_0x6000017e2ee0, L_0x1500db7b8;
S_0x14efedd50 .scope generate, "axi_demux_gen[3]" "axi_demux_gen[3]" 4 351, 4 351 0, S_0x14ef6e4f0;
 .timescale 0 0;
P_0x6000033a2ec0 .param/l "t" 1 4 351, +C4<011>;
L_0x600000de02a0 .functor AND 1, L_0x6000017e3160, v0x6000015f8120_0, C4<1>, C4<1>;
L_0x600000de0310 .functor AND 1, L_0x6000017e3340, v0x6000015f8990_0, C4<1>, C4<1>;
L_0x600000de0380 .functor BUFZ 2, v0x6000015f83f0_0, C4<00>, C4<00>, C4<00>;
L_0x600000de03f0 .functor AND 1, L_0x6000017e3520, v0x6000015f8480_0, C4<1>, C4<1>;
L_0x600000de0460 .functor AND 1, L_0x6000017e3700, v0x6000015ffcc0_0, C4<1>, C4<1>;
L_0x600000de04d0 .functor BUFZ 256, v0x6000015f8510_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000de0540 .functor BUFZ 1, v0x6000015f8630_0, C4<0>, C4<0>, C4<0>;
L_0x600000de05b0 .functor AND 1, L_0x6000017e3980, v0x6000015f87e0_0, C4<1>, C4<1>;
v0x6000014a1710_0 .net *"_ivl_0", 3 0, L_0x6000017e30c0;  1 drivers
v0x6000014a17a0_0 .net *"_ivl_10", 3 0, L_0x6000017e32a0;  1 drivers
L_0x1500db890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014a1830_0 .net *"_ivl_13", 1 0, L_0x1500db890;  1 drivers
L_0x1500db8d8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000014a18c0_0 .net/2u *"_ivl_14", 3 0, L_0x1500db8d8;  1 drivers
v0x6000014a1950_0 .net *"_ivl_16", 0 0, L_0x6000017e3340;  1 drivers
v0x6000014a19e0_0 .net *"_ivl_19", 0 0, L_0x600000de0310;  1 drivers
v0x6000014a1a70_0 .net *"_ivl_23", 3 0, L_0x6000017e3480;  1 drivers
L_0x1500db920 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014a1b00_0 .net *"_ivl_26", 1 0, L_0x1500db920;  1 drivers
L_0x1500db968 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000014a1b90_0 .net/2u *"_ivl_27", 3 0, L_0x1500db968;  1 drivers
v0x6000014a1c20_0 .net *"_ivl_29", 0 0, L_0x6000017e3520;  1 drivers
L_0x1500db800 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014a1cb0_0 .net *"_ivl_3", 1 0, L_0x1500db800;  1 drivers
v0x6000014a1d40_0 .net *"_ivl_32", 0 0, L_0x600000de03f0;  1 drivers
v0x6000014a1dd0_0 .net *"_ivl_33", 3 0, L_0x6000017e3660;  1 drivers
L_0x1500db9b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014a1e60_0 .net *"_ivl_36", 1 0, L_0x1500db9b0;  1 drivers
L_0x1500db9f8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000014a1ef0_0 .net/2u *"_ivl_37", 3 0, L_0x1500db9f8;  1 drivers
v0x6000014a1f80_0 .net *"_ivl_39", 0 0, L_0x6000017e3700;  1 drivers
L_0x1500db848 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000014a2010_0 .net/2u *"_ivl_4", 3 0, L_0x1500db848;  1 drivers
v0x6000014a20a0_0 .net *"_ivl_42", 0 0, L_0x600000de0460;  1 drivers
v0x6000014a2130_0 .net *"_ivl_47", 0 0, L_0x600000de0540;  1 drivers
v0x6000014a21c0_0 .net *"_ivl_48", 3 0, L_0x6000017e38e0;  1 drivers
L_0x1500dba40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014a2250_0 .net *"_ivl_51", 1 0, L_0x1500dba40;  1 drivers
L_0x1500dba88 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000014a22e0_0 .net/2u *"_ivl_52", 3 0, L_0x1500dba88;  1 drivers
v0x6000014a2370_0 .net *"_ivl_54", 0 0, L_0x6000017e3980;  1 drivers
v0x6000014a2400_0 .net *"_ivl_57", 0 0, L_0x600000de05b0;  1 drivers
v0x6000014a2490_0 .net *"_ivl_6", 0 0, L_0x6000017e3160;  1 drivers
v0x6000014a2520_0 .net *"_ivl_9", 0 0, L_0x600000de02a0;  1 drivers
L_0x6000017e30c0 .concat [ 2 2 0 0], v0x6000015fc6c0_0, L_0x1500db800;
L_0x6000017e3160 .cmp/eq 4, L_0x6000017e30c0, L_0x1500db848;
L_0x6000017e32a0 .concat [ 2 2 0 0], v0x6000015fc6c0_0, L_0x1500db890;
L_0x6000017e3340 .cmp/eq 4, L_0x6000017e32a0, L_0x1500db8d8;
L_0x6000017e3480 .concat [ 2 2 0 0], v0x6000015fc6c0_0, L_0x1500db920;
L_0x6000017e3520 .cmp/eq 4, L_0x6000017e3480, L_0x1500db968;
L_0x6000017e3660 .concat [ 2 2 0 0], v0x6000015fc6c0_0, L_0x1500db9b0;
L_0x6000017e3700 .cmp/eq 4, L_0x6000017e3660, L_0x1500db9f8;
L_0x6000017e38e0 .concat [ 2 2 0 0], v0x6000015fc6c0_0, L_0x1500dba40;
L_0x6000017e3980 .cmp/eq 4, L_0x6000017e38e0, L_0x1500dba88;
S_0x14efeb700 .scope module, "gcp_inst" "global_cmd_processor" 4 167, 5 13 0, S_0x14ef6e4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "s_axi_awaddr";
    .port_info 3 /INPUT 1 "s_axi_awvalid";
    .port_info 4 /OUTPUT 1 "s_axi_awready";
    .port_info 5 /INPUT 32 "s_axi_wdata";
    .port_info 6 /INPUT 4 "s_axi_wstrb";
    .port_info 7 /INPUT 1 "s_axi_wvalid";
    .port_info 8 /OUTPUT 1 "s_axi_wready";
    .port_info 9 /OUTPUT 2 "s_axi_bresp";
    .port_info 10 /OUTPUT 1 "s_axi_bvalid";
    .port_info 11 /INPUT 1 "s_axi_bready";
    .port_info 12 /INPUT 12 "s_axi_araddr";
    .port_info 13 /INPUT 1 "s_axi_arvalid";
    .port_info 14 /OUTPUT 1 "s_axi_arready";
    .port_info 15 /OUTPUT 32 "s_axi_rdata";
    .port_info 16 /OUTPUT 2 "s_axi_rresp";
    .port_info 17 /OUTPUT 1 "s_axi_rvalid";
    .port_info 18 /INPUT 1 "s_axi_rready";
    .port_info 19 /OUTPUT 4 "tpc_start";
    .port_info 20 /OUTPUT 80 "tpc_start_pc";
    .port_info 21 /INPUT 4 "tpc_busy";
    .port_info 22 /INPUT 4 "tpc_done";
    .port_info 23 /INPUT 4 "tpc_error";
    .port_info 24 /OUTPUT 1 "global_sync_out";
    .port_info 25 /INPUT 4 "sync_request";
    .port_info 26 /OUTPUT 4 "sync_grant";
    .port_info 27 /OUTPUT 1 "irq";
P_0x14f861d80 .param/l "ADDR_CTRL" 1 5 97, C4<000000000000>;
P_0x14f861dc0 .param/l "ADDR_IRQ_EN" 1 5 99, C4<000000001000>;
P_0x14f861e00 .param/l "ADDR_IRQ_STATUS" 1 5 100, C4<000000001100>;
P_0x14f861e40 .param/l "ADDR_STATUS" 1 5 98, C4<000000000100>;
P_0x14f861e80 .param/l "ADDR_TPC_BASE" 1 5 101, C4<000100000000>;
P_0x14f861ec0 .param/l "ADDR_TPC_STRIDE" 1 5 102, C4<000000010000>;
P_0x14f861f00 .param/l "AXI_ADDR_W" 0 5 16, +C4<00000000000000000000000000001100>;
P_0x14f861f40 .param/l "AXI_DATA_W" 0 5 17, +C4<00000000000000000000000000100000>;
P_0x14f861f80 .param/l "AXI_IDLE" 1 5 115, C4<000>;
P_0x14f861fc0 .param/l "AXI_READ_DATA" 1 5 117, C4<010>;
P_0x14f862000 .param/l "AXI_WRITE_RESP" 1 5 116, C4<001>;
P_0x14f862040 .param/l "NUM_TPCS" 0 5 14, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x14f862080 .param/l "SRAM_ADDR_W" 0 5 15, +C4<00000000000000000000000000010100>;
L_0x600000de0b60 .functor NOT 4, L_0x60000179c0a0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000de0bd0 .functor OR 4, v0x60000145cc60_0, L_0x600000de0b60, C4<0000>, C4<0000>;
L_0x1500dbad0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x600000de0c40 .functor OR 4, L_0x600000de0bd0, L_0x1500dbad0, C4<0000>, C4<0000>;
L_0x600000de0d20 .functor NOT 4, L_0x60000179c1e0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000de0d90 .functor OR 4, L_0x6000017e1180, L_0x600000de0d20, C4<0000>, C4<0000>;
L_0x1500dbb18 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x600000de0e00 .functor OR 4, L_0x600000de0d90, L_0x1500dbb18, C4<0000>, C4<0000>;
L_0x600000de0e70 .functor BUFZ 1, v0x60000145c120_0, C4<0>, C4<0>, C4<0>;
L_0x600000de0ee0 .functor BUFZ 1, v0x60000145c870_0, C4<0>, C4<0>, C4<0>;
L_0x600000de0f50 .functor BUFZ 1, v0x60000145c3f0_0, C4<0>, C4<0>, C4<0>;
L_0x600000de0fc0 .functor BUFZ 1, v0x6000014a3e70_0, C4<0>, C4<0>, C4<0>;
L_0x600000de1030 .functor BUFZ 32, v0x6000014a37b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600000de10a0 .functor BUFZ 1, v0x60000145c6c0_0, C4<0>, C4<0>, C4<0>;
L_0x600000de1110 .functor BUFZ 1, v0x6000014a38d0_0, C4<0>, C4<0>, C4<0>;
L_0x600000de11f0 .functor BUFZ 1, v0x6000014a3c30_0, C4<0>, C4<0>, C4<0>;
v0x6000014a3060_0 .net *"_ivl_27", 3 0, L_0x60000179c0a0;  1 drivers
v0x6000014a30f0_0 .net *"_ivl_28", 3 0, L_0x600000de0b60;  1 drivers
v0x6000014a3180_0 .net *"_ivl_30", 3 0, L_0x600000de0bd0;  1 drivers
v0x6000014a3210_0 .net/2u *"_ivl_32", 3 0, L_0x1500dbad0;  1 drivers
v0x6000014a32a0_0 .net *"_ivl_34", 3 0, L_0x600000de0c40;  1 drivers
v0x6000014a3330_0 .net *"_ivl_39", 3 0, L_0x60000179c1e0;  1 drivers
v0x6000014a33c0_0 .net *"_ivl_40", 3 0, L_0x600000de0d20;  1 drivers
v0x6000014a3450_0 .net *"_ivl_42", 3 0, L_0x600000de0d90;  1 drivers
v0x6000014a34e0_0 .net/2u *"_ivl_44", 3 0, L_0x1500dbb18;  1 drivers
v0x6000014a3570_0 .net *"_ivl_46", 3 0, L_0x600000de0e00;  1 drivers
v0x6000014a3600_0 .net "all_enabled_done", 0 0, L_0x60000179c140;  1 drivers
v0x6000014a3690_0 .net "all_sync_requested", 0 0, L_0x60000179c280;  1 drivers
v0x6000014a3720_0 .var "axi_addr_reg", 11 0;
v0x6000014a37b0_0 .var "axi_rdata_reg", 31 0;
v0x6000014a3840_0 .var "axi_state", 2 0;
v0x6000014a38d0_0 .var "barrier_active", 0 0;
v0x6000014a3960_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000014a39f0_0 .var "global_start_pulse", 0 0;
v0x6000014a3a80_0 .net "global_sync_out", 0 0, L_0x600000de1110;  alias, 1 drivers
v0x6000014a3b10_0 .net "irq", 0 0, L_0x600000de11f0;  alias, 1 drivers
v0x6000014a3ba0_0 .var "irq_enable", 0 0;
v0x6000014a3c30_0 .var "irq_status", 0 0;
v0x6000014a3cc0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000014a3d50_0 .net "s_axi_araddr", 11 0, v0x6000015f8c60_0;  alias, 1 drivers
v0x6000014a3de0_0 .net "s_axi_arready", 0 0, L_0x600000de0fc0;  alias, 1 drivers
v0x6000014a3e70_0 .var "s_axi_arready_reg", 0 0;
v0x6000014a3f00_0 .net "s_axi_arvalid", 0 0, v0x6000015f8d80_0;  alias, 1 drivers
v0x60000145c000_0 .net "s_axi_awaddr", 11 0, v0x6000015f8e10_0;  alias, 1 drivers
v0x60000145c090_0 .net "s_axi_awready", 0 0, L_0x600000de0e70;  alias, 1 drivers
v0x60000145c120_0 .var "s_axi_awready_reg", 0 0;
v0x60000145c1b0_0 .net "s_axi_awvalid", 0 0, v0x6000015f8f30_0;  alias, 1 drivers
v0x60000145c240_0 .net "s_axi_bready", 0 0, v0x6000015f8fc0_0;  alias, 1 drivers
v0x60000145c2d0_0 .net "s_axi_bresp", 1 0, L_0x1500dbb60;  alias, 1 drivers
v0x60000145c360_0 .net "s_axi_bvalid", 0 0, L_0x600000de0f50;  alias, 1 drivers
v0x60000145c3f0_0 .var "s_axi_bvalid_reg", 0 0;
v0x60000145c480_0 .net "s_axi_rdata", 31 0, L_0x600000de1030;  alias, 1 drivers
v0x60000145c510_0 .net "s_axi_rready", 0 0, v0x6000015f9200_0;  alias, 1 drivers
v0x60000145c5a0_0 .net "s_axi_rresp", 1 0, L_0x1500dbba8;  alias, 1 drivers
v0x60000145c630_0 .net "s_axi_rvalid", 0 0, L_0x600000de10a0;  alias, 1 drivers
v0x60000145c6c0_0 .var "s_axi_rvalid_reg", 0 0;
v0x60000145c750_0 .net "s_axi_wdata", 31 0, v0x6000015f93b0_0;  alias, 1 drivers
v0x60000145c7e0_0 .net "s_axi_wready", 0 0, L_0x600000de0ee0;  alias, 1 drivers
v0x60000145c870_0 .var "s_axi_wready_reg", 0 0;
v0x60000145c900_0 .net "s_axi_wstrb", 3 0, v0x6000015f94d0_0;  alias, 1 drivers
v0x60000145c990_0 .net "s_axi_wvalid", 0 0, v0x6000015f9560_0;  alias, 1 drivers
v0x60000145ca20_0 .net "sync_grant", 3 0, L_0x6000017e3f20;  alias, 1 drivers
v0x60000145cab0_0 .net "sync_request", 3 0, L_0x6000017e1180;  alias, 1 drivers
v0x60000145cb40_0 .net "tpc_busy", 3 0, L_0x6000017e0fa0;  alias, 1 drivers
v0x60000145cbd0_0 .net "tpc_done", 3 0, L_0x6000017e1040;  alias, 1 drivers
v0x60000145cc60_0 .var "tpc_done_latch", 3 0;
v0x60000145ccf0_0 .var "tpc_enable", 7 0;
v0x60000145cd80_0 .net "tpc_error", 3 0, L_0x6000017e10e0;  alias, 1 drivers
v0x60000145ce10 .array "tpc_pc", 3 0, 19 0;
v0x60000145cea0_0 .net "tpc_start", 3 0, L_0x6000017e3de0;  alias, 1 drivers
v0x60000145cf30 .array "tpc_start_pc", 3 0;
v0x60000145cf30_0 .net v0x60000145cf30 0, 19 0, v0x60000145ce10_0; 1 drivers
v0x60000145cf30_1 .net v0x60000145cf30 1, 19 0, v0x60000145ce10_1; 1 drivers
v0x60000145cf30_2 .net v0x60000145cf30 2, 19 0, v0x60000145ce10_2; 1 drivers
v0x60000145cf30_3 .net v0x60000145cf30 3, 19 0, v0x60000145ce10_3; 1 drivers
E_0x600003c98380/0 .event negedge, v0x6000014a3cc0_0;
E_0x600003c98380/1 .event posedge, v0x6000014a3960_0;
E_0x600003c98380 .event/or E_0x600003c98380/0, E_0x600003c98380/1;
L_0x6000017e3a20 .part v0x60000145ccf0_0, 0, 1;
L_0x6000017e3ac0 .part L_0x6000017e1180, 0, 1;
L_0x6000017e3b60 .part v0x60000145ccf0_0, 1, 1;
L_0x6000017e3c00 .part L_0x6000017e1180, 1, 1;
L_0x6000017e3ca0 .part v0x60000145ccf0_0, 2, 1;
L_0x6000017e3d40 .part L_0x6000017e1180, 2, 1;
L_0x6000017e3de0 .concat8 [ 1 1 1 1], L_0x600000de0620, L_0x600000de0770, L_0x600000de08c0, L_0x600000de0a10;
L_0x6000017e3e80 .part v0x60000145ccf0_0, 3, 1;
L_0x6000017e3f20 .concat8 [ 1 1 1 1], L_0x600000de0700, L_0x600000de0850, L_0x600000de09a0, L_0x600000de0af0;
L_0x60000179c000 .part L_0x6000017e1180, 3, 1;
L_0x60000179c0a0 .part v0x60000145ccf0_0, 0, 4;
L_0x60000179c140 .reduce/and L_0x600000de0c40;
L_0x60000179c1e0 .part v0x60000145ccf0_0, 0, 4;
L_0x60000179c280 .reduce/and L_0x600000de0e00;
S_0x14efe90b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 172, 5 172 0, S_0x14efeb700;
 .timescale 0 0;
v0x6000014a25b0_0 .var/i "i", 31 0;
S_0x14efe6a60 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 216, 5 216 0, S_0x14efeb700;
 .timescale 0 0;
v0x6000014a2640_0 .var/i "i", 31 0;
S_0x14efe4410 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 5 254, 5 254 0, S_0x14efeb700;
 .timescale 0 0;
v0x6000014a26d0_0 .var/i "i", 31 0;
S_0x14efe1dc0 .scope generate, "tpc_ctrl_gen[0]" "tpc_ctrl_gen[0]" 5 330, 5 330 0, S_0x14efeb700;
 .timescale 0 0;
P_0x600003c983c0 .param/l "t" 1 5 330, +C4<00>;
L_0x600000de0620 .functor AND 1, v0x6000014a39f0_0, L_0x6000017e3a20, C4<1>, C4<1>;
L_0x600000de0700 .functor AND 1, v0x6000014a38d0_0, L_0x6000017e3ac0, C4<1>, C4<1>;
v0x6000014a2760_0 .net *"_ivl_0", 0 0, L_0x6000017e3a20;  1 drivers
v0x6000014a27f0_0 .net *"_ivl_2", 0 0, L_0x600000de0620;  1 drivers
v0x6000014a2880_0 .net *"_ivl_7", 0 0, L_0x6000017e3ac0;  1 drivers
v0x6000014a2910_0 .net *"_ivl_9", 0 0, L_0x600000de0700;  1 drivers
S_0x14efdf770 .scope generate, "tpc_ctrl_gen[1]" "tpc_ctrl_gen[1]" 5 330, 5 330 0, S_0x14efeb700;
 .timescale 0 0;
P_0x600003c98480 .param/l "t" 1 5 330, +C4<01>;
L_0x600000de0770 .functor AND 1, v0x6000014a39f0_0, L_0x6000017e3b60, C4<1>, C4<1>;
L_0x600000de0850 .functor AND 1, v0x6000014a38d0_0, L_0x6000017e3c00, C4<1>, C4<1>;
v0x6000014a29a0_0 .net *"_ivl_0", 0 0, L_0x6000017e3b60;  1 drivers
v0x6000014a2a30_0 .net *"_ivl_2", 0 0, L_0x600000de0770;  1 drivers
v0x6000014a2ac0_0 .net *"_ivl_7", 0 0, L_0x6000017e3c00;  1 drivers
v0x6000014a2b50_0 .net *"_ivl_9", 0 0, L_0x600000de0850;  1 drivers
S_0x14efdd120 .scope generate, "tpc_ctrl_gen[2]" "tpc_ctrl_gen[2]" 5 330, 5 330 0, S_0x14efeb700;
 .timescale 0 0;
P_0x600003c98500 .param/l "t" 1 5 330, +C4<010>;
L_0x600000de08c0 .functor AND 1, v0x6000014a39f0_0, L_0x6000017e3ca0, C4<1>, C4<1>;
L_0x600000de09a0 .functor AND 1, v0x6000014a38d0_0, L_0x6000017e3d40, C4<1>, C4<1>;
v0x6000014a2be0_0 .net *"_ivl_0", 0 0, L_0x6000017e3ca0;  1 drivers
v0x6000014a2c70_0 .net *"_ivl_2", 0 0, L_0x600000de08c0;  1 drivers
v0x6000014a2d00_0 .net *"_ivl_7", 0 0, L_0x6000017e3d40;  1 drivers
v0x6000014a2d90_0 .net *"_ivl_9", 0 0, L_0x600000de09a0;  1 drivers
S_0x14efdaad0 .scope generate, "tpc_ctrl_gen[3]" "tpc_ctrl_gen[3]" 5 330, 5 330 0, S_0x14efeb700;
 .timescale 0 0;
P_0x600003c98580 .param/l "t" 1 5 330, +C4<011>;
L_0x600000de0a10 .functor AND 1, v0x6000014a39f0_0, L_0x6000017e3e80, C4<1>, C4<1>;
L_0x600000de0af0 .functor AND 1, v0x6000014a38d0_0, L_0x60000179c000, C4<1>, C4<1>;
v0x6000014a2e20_0 .net *"_ivl_0", 0 0, L_0x6000017e3e80;  1 drivers
v0x6000014a2eb0_0 .net *"_ivl_2", 0 0, L_0x600000de0a10;  1 drivers
v0x6000014a2f40_0 .net *"_ivl_7", 0 0, L_0x60000179c000;  1 drivers
v0x6000014a2fd0_0 .net *"_ivl_9", 0 0, L_0x600000de0af0;  1 drivers
S_0x14efd5e30 .scope generate, "tpc_gen[0]" "tpc_gen[0]" 4 212, 4 212 0, S_0x14ef6e4f0;
 .timescale 0 0;
P_0x600003c98600 .param/l "t" 1 4 212, +C4<00>;
v0x600001474900_0 .net/2u *"_ivl_28", 0 0, L_0x1500d2b60;  1 drivers
v0x600001474990_0 .net/2u *"_ivl_30", 0 0, L_0x1500d2ba8;  1 drivers
S_0x14efd37e0 .scope module, "tpc_inst" "tensor_processing_cluster" 4 226, 6 15 0, S_0x14efd5e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x14f03b800 .param/l "ACC_WIDTH" 0 6 19, +C4<00000000000000000000000000100000>;
P_0x14f03b840 .param/l "ARRAY_SIZE" 0 6 17, +C4<00000000000000000000000000000100>;
P_0x14f03b880 .param/l "DATA_WIDTH" 0 6 18, +C4<00000000000000000000000000001000>;
P_0x14f03b8c0 .param/l "EXT_ADDR_W" 0 6 32, +C4<00000000000000000000000000101000>;
P_0x14f03b900 .param/l "EXT_DATA_W" 0 6 33, +C4<00000000000000000000000100000000>;
P_0x14f03b940 .param/l "MXU_COMPUTE" 1 6 250, C4<010>;
P_0x14f03b980 .param/l "MXU_DONE" 1 6 252, C4<100>;
P_0x14f03b9c0 .param/l "MXU_DRAIN" 1 6 251, C4<011>;
P_0x14f03ba00 .param/l "MXU_IDLE" 1 6 248, C4<000>;
P_0x14f03ba40 .param/l "MXU_LOAD_W" 1 6 249, C4<001>;
P_0x14f03ba80 .param/l "SRAM_ADDR_W" 0 6 29, +C4<00000000000000000000000000010100>;
P_0x14f03bac0 .param/l "SRAM_BANKS" 0 6 26, +C4<00000000000000000000000000000100>;
P_0x14f03bb00 .param/l "SRAM_DEPTH" 0 6 27, +C4<00000000000000000000000100000000>;
P_0x14f03bb40 .param/l "SRAM_WIDTH" 0 6 28, +C4<00000000000000000000000100000000>;
P_0x14f03bb80 .param/l "TPC_ID" 0 6 36, +C4<00000000000000000000000000000000>;
P_0x14f03bbc0 .param/l "VPU_DATA_W" 0 6 23, +C4<00000000000000000000000000010000>;
P_0x14f03bc00 .param/l "VPU_LANES" 0 6 22, +C4<00000000000000000000000000010000>;
L_0x600000df0700 .functor BUFZ 1, v0x60000147a010_0, C4<0>, C4<0>, C4<0>;
L_0x600000df9110 .functor OR 1, L_0x6000017d6d00, L_0x6000017d5d60, C4<0>, C4<0>;
L_0x600000df90a0 .functor AND 1, L_0x600000df9180, L_0x600000df9110, C4<1>, C4<1>;
L_0x600000df9030 .functor BUFZ 1, v0x60000147b060_0, C4<0>, C4<0>, C4<0>;
L_0x600000df8fc0 .functor BUFZ 1, v0x60000147ab50_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc1730 .functor AND 1, L_0x6000017d24e0, L_0x6000017d2760, C4<1>, C4<1>;
L_0x600000dc17a0 .functor AND 1, L_0x600000dc1730, L_0x6000017d1f40, C4<1>, C4<1>;
v0x600001478000_0 .net *"_ivl_24", 19 0, L_0x6000017d73e0;  1 drivers
L_0x1500d2530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001478090_0 .net *"_ivl_27", 3 0, L_0x1500d2530;  1 drivers
v0x600001478120_0 .net *"_ivl_28", 19 0, L_0x6000017d7200;  1 drivers
L_0x1500d2578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014781b0_0 .net *"_ivl_31", 14 0, L_0x1500d2578;  1 drivers
L_0x1500d25c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001478240_0 .net/2u *"_ivl_34", 2 0, L_0x1500d25c0;  1 drivers
v0x6000014782d0_0 .net *"_ivl_38", 19 0, L_0x6000017d6f80;  1 drivers
L_0x1500d2608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001478360_0 .net *"_ivl_41", 3 0, L_0x1500d2608;  1 drivers
v0x6000014783f0_0 .net *"_ivl_42", 19 0, L_0x6000017d70c0;  1 drivers
L_0x1500d2650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001478480_0 .net *"_ivl_45", 3 0, L_0x1500d2650;  1 drivers
L_0x1500d2698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001478510_0 .net/2u *"_ivl_48", 2 0, L_0x1500d2698;  1 drivers
v0x6000014785a0_0 .net *"_ivl_52", 19 0, L_0x6000017d6b20;  1 drivers
L_0x1500d26e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001478630_0 .net *"_ivl_55", 3 0, L_0x1500d26e0;  1 drivers
v0x6000014786c0_0 .net *"_ivl_56", 19 0, L_0x6000017d6bc0;  1 drivers
L_0x1500d2728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001478750_0 .net *"_ivl_59", 3 0, L_0x1500d2728;  1 drivers
L_0x1500d2770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000014787e0_0 .net *"_ivl_63", 127 0, L_0x1500d2770;  1 drivers
v0x600001478870_0 .net *"_ivl_65", 127 0, L_0x6000017d6da0;  1 drivers
L_0x1500d27b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001478900_0 .net/2u *"_ivl_68", 2 0, L_0x1500d27b8;  1 drivers
v0x600001478990_0 .net *"_ivl_70", 0 0, L_0x6000017d6d00;  1 drivers
L_0x1500d2800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001478a20_0 .net/2u *"_ivl_72", 2 0, L_0x1500d2800;  1 drivers
v0x600001478ab0_0 .net *"_ivl_74", 0 0, L_0x6000017d5d60;  1 drivers
v0x600001478b40_0 .net *"_ivl_77", 0 0, L_0x600000df9110;  1 drivers
v0x600001478bd0_0 .net *"_ivl_87", 0 0, L_0x600000dc1730;  1 drivers
v0x600001478c60_0 .net *"_ivl_89", 0 0, L_0x6000017d1f40;  1 drivers
v0x600001478cf0_0 .var "act_data_d", 31 0;
v0x600001478d80_0 .var "act_valid_d", 0 0;
v0x600001478e10_0 .var "act_valid_d2", 0 0;
v0x600001478ea0_0 .net "axi_araddr", 39 0, L_0x600000dc1ab0;  alias, 1 drivers
v0x600001478f30_0 .net "axi_arlen", 7 0, L_0x600000dc1b20;  alias, 1 drivers
v0x600001478fc0_0 .net "axi_arready", 0 0, L_0x6000017d1c20;  1 drivers
v0x600001479050_0 .net "axi_arvalid", 0 0, v0x60000145d3b0_0;  1 drivers
v0x6000014790e0_0 .net "axi_awaddr", 39 0, L_0x600000dc27d0;  alias, 1 drivers
v0x600001479170_0 .net "axi_awlen", 7 0, L_0x600000dc1f10;  alias, 1 drivers
v0x600001479200_0 .net "axi_awready", 0 0, L_0x6000017d23a0;  1 drivers
v0x600001479290_0 .net "axi_awvalid", 0 0, v0x60000145d7a0_0;  1 drivers
v0x600001479320_0 .net "axi_bready", 0 0, L_0x1500d2968;  1 drivers
v0x6000014793b0_0 .net "axi_bresp", 1 0, L_0x600000de7950;  alias, 1 drivers
v0x600001479440_0 .net "axi_bvalid", 0 0, L_0x6000017d2260;  1 drivers
v0x6000014794d0_0 .net "axi_rdata", 255 0, L_0x600000de7aa0;  alias, 1 drivers
v0x600001479560_0 .net "axi_rlast", 0 0, L_0x6000017d2120;  1 drivers
v0x6000014795f0_0 .net "axi_rready", 0 0, v0x60000145db90_0;  1 drivers
v0x600001479680_0 .net "axi_rvalid", 0 0, L_0x6000017d1cc0;  1 drivers
v0x600001479710_0 .net "axi_wdata", 255 0, L_0x600000dc1ce0;  alias, 1 drivers
v0x6000014797a0_0 .net "axi_wlast", 0 0, v0x60000145de60_0;  1 drivers
v0x600001479830_0 .net "axi_wready", 0 0, L_0x6000017d1b80;  1 drivers
v0x6000014798c0_0 .net "axi_wvalid", 0 0, v0x60000145e010_0;  1 drivers
v0x600001479950_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000014799e0_0 .net "dma_lcp_done", 0 0, L_0x600000dc2ca0;  1 drivers
v0x600001479a70_0 .net "dma_lcp_ready", 0 0, L_0x6000017d3de0;  1 drivers
v0x600001479b00_0 .net "dma_sram_addr", 19 0, v0x60000145ed90_0;  1 drivers
v0x600001479b90_0 .net "dma_sram_rdata", 255 0, L_0x600000dc1880;  1 drivers
v0x600001479c20_0 .net "dma_sram_re", 0 0, L_0x600000dc2760;  1 drivers
v0x600001479cb0_0 .net "dma_sram_ready", 0 0, L_0x6000017d2080;  1 drivers
v0x600001479d40_0 .net "dma_sram_wdata", 255 0, L_0x600000dc2680;  1 drivers
v0x600001479dd0_0 .net "dma_sram_we", 0 0, L_0x600000dc26f0;  1 drivers
v0x600001479e60_0 .net "global_sync_in", 0 0, L_0x600000de1110;  alias, 1 drivers
v0x600001479ef0 .array "instr_mem", 4095 0, 127 0;
v0x600001479f80_0 .var "instr_rdata_reg", 127 0;
v0x60000147a010_0 .var "instr_valid_reg", 0 0;
v0x60000147a0a0_0 .net "lcp_dma_cmd", 127 0, v0x600001458990_0;  1 drivers
v0x60000147a130_0 .net "lcp_dma_valid", 0 0, L_0x600000df1f80;  1 drivers
v0x60000147a1c0_0 .net "lcp_imem_addr", 19 0, L_0x600000df0850;  1 drivers
v0x60000147a250_0 .net "lcp_imem_data", 127 0, v0x600001479f80_0;  1 drivers
v0x60000147a2e0_0 .net "lcp_imem_re", 0 0, L_0x600000df0540;  1 drivers
v0x60000147a370_0 .net "lcp_imem_valid", 0 0, L_0x600000df0700;  1 drivers
v0x60000147a400_0 .net "lcp_mxu_cmd", 127 0, v0x600001459680_0;  1 drivers
v0x60000147a490_0 .net "lcp_mxu_valid", 0 0, L_0x600000df0150;  1 drivers
v0x60000147a520_0 .net "lcp_vpu_cmd", 127 0, v0x60000145a250_0;  1 drivers
v0x60000147a5b0_0 .net "lcp_vpu_valid", 0 0, L_0x600000df0070;  1 drivers
v0x60000147a640_0 .net "mxu_a_addr", 19 0, L_0x6000017d7160;  1 drivers
v0x60000147a6d0_0 .net "mxu_a_rdata", 255 0, L_0x600000dc1960;  1 drivers
v0x60000147a760_0 .net "mxu_a_re", 0 0, L_0x6000017d6a80;  1 drivers
v0x60000147a7f0_0 .net "mxu_a_ready", 0 0, L_0x6000017d2440;  1 drivers
v0x60000147a880_0 .net "mxu_cfg_k", 15 0, L_0x6000017c95e0;  1 drivers
v0x60000147a910_0 .net "mxu_cfg_m", 15 0, L_0x6000017c94a0;  1 drivers
v0x60000147a9a0_0 .net "mxu_cfg_n", 15 0, L_0x6000017c9540;  1 drivers
v0x60000147aa30_0 .var "mxu_col_cnt", 4 0;
v0x60000147aac0_0 .var "mxu_cycle_cnt", 15 0;
v0x60000147ab50_0 .var "mxu_done_reg", 0 0;
v0x60000147abe0_0 .net "mxu_dst_addr", 15 0, L_0x6000017c92c0;  1 drivers
v0x60000147ac70_0 .net "mxu_lcp_done", 0 0, L_0x600000df8fc0;  1 drivers
v0x60000147ad00_0 .net "mxu_lcp_ready", 0 0, L_0x600000df9030;  1 drivers
v0x60000147ad90_0 .net "mxu_o_addr", 19 0, L_0x6000017d6c60;  1 drivers
v0x60000147ae20_0 .net "mxu_o_ready", 0 0, L_0x6000017d2300;  1 drivers
v0x60000147aeb0_0 .net "mxu_o_wdata", 255 0, L_0x6000017d6e40;  1 drivers
v0x60000147af40_0 .net "mxu_o_we", 0 0, L_0x600000df90a0;  1 drivers
v0x60000147afd0_0 .var "mxu_out_cnt", 15 0;
v0x60000147b060_0 .var "mxu_ready_reg", 0 0;
v0x60000147b0f0_0 .net "mxu_src0_addr", 15 0, L_0x6000017c9360;  1 drivers
v0x60000147b180_0 .net "mxu_src1_addr", 15 0, L_0x6000017c9400;  1 drivers
v0x60000147b210_0 .var "mxu_start_array", 0 0;
v0x60000147b2a0_0 .var "mxu_start_array_d", 0 0;
v0x60000147b330_0 .var "mxu_state", 2 0;
v0x60000147b3c0_0 .net "mxu_subop", 7 0, L_0x6000017c9220;  1 drivers
v0x60000147b450_0 .net "mxu_w_addr", 19 0, L_0x6000017d72a0;  1 drivers
v0x60000147b4e0_0 .net "mxu_w_rdata", 255 0, v0x60000147d950_0;  1 drivers
v0x60000147b570_0 .net "mxu_w_re", 0 0, L_0x6000017d6ee0;  1 drivers
v0x60000147b600_0 .net "mxu_w_ready", 0 0, L_0x6000017d3480;  1 drivers
v0x60000147b690_0 .net "noc_data_write", 0 0, L_0x600000dc17a0;  1 drivers
v0x60000147b720_0 .net "noc_rx_addr", 19 0, L_0x1500d2b18;  alias, 1 drivers
v0x60000147b7b0_0 .net "noc_rx_data", 255 0, L_0x1500d2ad0;  alias, 1 drivers
v0x60000147b840_0 .net "noc_rx_is_instr", 0 0, L_0x6000017d1ae0;  1 drivers
v0x60000147b8d0_0 .net "noc_rx_ready", 0 0, L_0x6000017d2760;  1 drivers
v0x60000147b960_0 .net "noc_rx_valid", 0 0, L_0x6000017d24e0;  1 drivers
L_0x1500d29f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000147b9f0_0 .net "noc_tx_addr", 19 0, L_0x1500d29f8;  1 drivers
L_0x1500d29b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000147ba80_0 .net "noc_tx_data", 255 0, L_0x1500d29b0;  1 drivers
L_0x1500d2a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000147bb10_0 .net "noc_tx_ready", 0 0, L_0x1500d2a88;  1 drivers
L_0x1500d2a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000147bba0_0 .net "noc_tx_valid", 0 0, L_0x1500d2a40;  1 drivers
v0x60000147bc30_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000147bcc0_0 .net "sync_grant", 0 0, L_0x6000017d1e00;  1 drivers
v0x60000147bd50_0 .net "sync_request", 0 0, v0x60000145a0a0_0;  1 drivers
v0x60000147bde0_0 .net "systolic_busy", 0 0, L_0x600000df80e0;  1 drivers
v0x60000147be70_0 .net "systolic_done", 0 0, L_0x6000017d78e0;  1 drivers
v0x60000147bf00_0 .net "systolic_result", 127 0, L_0x6000017d7c00;  1 drivers
v0x600001474000_0 .net "systolic_result_valid", 0 0, L_0x600000df9180;  1 drivers
v0x600001474090_0 .net "tpc_busy", 0 0, L_0x600000df2a00;  1 drivers
v0x600001474120_0 .net "tpc_done", 0 0, v0x600001458cf0_0;  1 drivers
v0x6000014741b0_0 .net "tpc_error", 0 0, v0x600001458e10_0;  1 drivers
v0x600001474240_0 .net "tpc_start", 0 0, L_0x6000017d2620;  1 drivers
v0x6000014742d0_0 .net "tpc_start_pc", 19 0, L_0x600000de1260;  alias, 1 drivers
v0x600001474360_0 .net "vpu_lcp_done", 0 0, L_0x600000dc3330;  1 drivers
v0x6000014743f0_0 .net "vpu_lcp_ready", 0 0, L_0x6000017d4000;  1 drivers
v0x600001474480_0 .net "vpu_sram_addr", 19 0, v0x60000147f570_0;  1 drivers
v0x600001474510_0 .net "vpu_sram_rdata", 255 0, L_0x600000dc1810;  1 drivers
v0x6000014745a0_0 .net "vpu_sram_re", 0 0, L_0x600000dc2d80;  1 drivers
v0x600001474630_0 .net "vpu_sram_ready", 0 0, L_0x6000017d3520;  1 drivers
v0x6000014746c0_0 .net "vpu_sram_wdata", 255 0, L_0x600000dc2e60;  1 drivers
v0x600001474750_0 .net "vpu_sram_we", 0 0, L_0x600000dc2df0;  1 drivers
v0x6000014747e0_0 .var "weight_load_col_d", 1 0;
v0x600001474870_0 .var "weight_load_en_d", 0 0;
L_0x6000017c9220 .part v0x600001459680_0, 112, 8;
L_0x6000017c92c0 .part v0x600001459680_0, 96, 16;
L_0x6000017c9360 .part v0x600001459680_0, 80, 16;
L_0x6000017c9400 .part v0x600001459680_0, 64, 16;
L_0x6000017c94a0 .part v0x600001459680_0, 48, 16;
L_0x6000017c9540 .part v0x600001459680_0, 32, 16;
L_0x6000017c95e0 .part v0x600001459680_0, 16, 16;
L_0x6000017d7340 .part v0x60000147d950_0, 0, 32;
L_0x6000017d73e0 .concat [ 16 4 0 0], L_0x6000017c9400, L_0x1500d2530;
L_0x6000017d7200 .concat [ 5 15 0 0], v0x60000147aa30_0, L_0x1500d2578;
L_0x6000017d72a0 .arith/sum 20, L_0x6000017d73e0, L_0x6000017d7200;
L_0x6000017d6ee0 .cmp/eq 3, v0x60000147b330_0, L_0x1500d25c0;
L_0x6000017d6f80 .concat [ 16 4 0 0], L_0x6000017c9360, L_0x1500d2608;
L_0x6000017d70c0 .concat [ 16 4 0 0], v0x60000147aac0_0, L_0x1500d2650;
L_0x6000017d7160 .arith/sum 20, L_0x6000017d6f80, L_0x6000017d70c0;
L_0x6000017d6a80 .cmp/eq 3, v0x60000147b330_0, L_0x1500d2698;
L_0x6000017d6b20 .concat [ 16 4 0 0], L_0x6000017c92c0, L_0x1500d26e0;
L_0x6000017d6bc0 .concat [ 16 4 0 0], v0x60000147afd0_0, L_0x1500d2728;
L_0x6000017d6c60 .arith/sum 20, L_0x6000017d6b20, L_0x6000017d6bc0;
L_0x6000017d6da0 .part L_0x6000017d7c00, 0, 128;
L_0x6000017d6e40 .concat [ 128 128 0 0], L_0x6000017d6da0, L_0x1500d2770;
L_0x6000017d6d00 .cmp/eq 3, v0x60000147b330_0, L_0x1500d27b8;
L_0x6000017d5d60 .cmp/eq 3, v0x60000147b330_0, L_0x1500d2800;
L_0x6000017d2760 .reduce/nor L_0x600000df2a00;
L_0x6000017d1f40 .reduce/nor L_0x6000017d1ae0;
S_0x14efd1190 .scope module, "dma_inst" "dma_engine" 6 431, 7 16 0, S_0x14efd37e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14f03be00 .param/l "DATA_WIDTH" 0 7 19, +C4<00000000000000000000000100000000>;
P_0x14f03be40 .param/l "DMA_COPY" 1 7 103, C4<00000011>;
P_0x14f03be80 .param/l "DMA_LOAD" 1 7 101, C4<00000001>;
P_0x14f03bec0 .param/l "DMA_STORE" 1 7 102, C4<00000010>;
P_0x14f03bf00 .param/l "EXT_ADDR_W" 0 7 17, +C4<00000000000000000000000000101000>;
P_0x14f03bf40 .param/l "INT_ADDR_W" 0 7 18, +C4<00000000000000000000000000010100>;
P_0x14f03bf80 .param/l "MAX_BURST" 0 7 20, +C4<00000000000000000000000000010000>;
P_0x14f03bfc0 .param/l "S_DECODE" 1 7 110, C4<0001>;
P_0x14f03c000 .param/l "S_DONE" 1 7 119, C4<1010>;
P_0x14f03c040 .param/l "S_IDLE" 1 7 109, C4<0000>;
P_0x14f03c080 .param/l "S_LOAD_ADDR" 1 7 111, C4<0010>;
P_0x14f03c0c0 .param/l "S_LOAD_DATA" 1 7 112, C4<0011>;
P_0x14f03c100 .param/l "S_LOAD_WRITE" 1 7 113, C4<0100>;
P_0x14f03c140 .param/l "S_NEXT_ROW" 1 7 118, C4<1001>;
P_0x14f03c180 .param/l "S_STORE_ADDR" 1 7 115, C4<0110>;
P_0x14f03c1c0 .param/l "S_STORE_DATA" 1 7 116, C4<0111>;
P_0x14f03c200 .param/l "S_STORE_READ" 1 7 114, C4<0101>;
P_0x14f03c240 .param/l "S_STORE_RESP" 1 7 117, C4<1000>;
L_0x600000dc2ca0 .functor BUFZ 1, v0x60000145e880_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc2680 .functor BUFZ 256, v0x60000145f0f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dc26f0 .functor BUFZ 1, v0x60000145f210_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc2760 .functor BUFZ 1, v0x60000145ef40_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc27d0 .functor BUFZ 40, v0x60000145d4d0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000dc1f10 .functor BUFZ 8, v0x60000145d5f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000dc1ce0 .functor BUFZ 256, v0x60000145dd40_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dc1ab0 .functor BUFZ 40, v0x60000145d0e0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000dc1b20 .functor BUFZ 8, v0x60000145d200_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1500d2920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000145cfc0_0 .net/2u *"_ivl_18", 3 0, L_0x1500d2920;  1 drivers
v0x60000145d050_0 .net "axi_araddr", 39 0, L_0x600000dc1ab0;  alias, 1 drivers
v0x60000145d0e0_0 .var "axi_araddr_reg", 39 0;
v0x60000145d170_0 .net "axi_arlen", 7 0, L_0x600000dc1b20;  alias, 1 drivers
v0x60000145d200_0 .var "axi_arlen_reg", 7 0;
v0x60000145d290_0 .net "axi_arready", 0 0, L_0x6000017d1c20;  alias, 1 drivers
v0x60000145d320_0 .net "axi_arvalid", 0 0, v0x60000145d3b0_0;  alias, 1 drivers
v0x60000145d3b0_0 .var "axi_arvalid_reg", 0 0;
v0x60000145d440_0 .net "axi_awaddr", 39 0, L_0x600000dc27d0;  alias, 1 drivers
v0x60000145d4d0_0 .var "axi_awaddr_reg", 39 0;
v0x60000145d560_0 .net "axi_awlen", 7 0, L_0x600000dc1f10;  alias, 1 drivers
v0x60000145d5f0_0 .var "axi_awlen_reg", 7 0;
v0x60000145d680_0 .net "axi_awready", 0 0, L_0x6000017d23a0;  alias, 1 drivers
v0x60000145d710_0 .net "axi_awvalid", 0 0, v0x60000145d7a0_0;  alias, 1 drivers
v0x60000145d7a0_0 .var "axi_awvalid_reg", 0 0;
v0x60000145d830_0 .net "axi_bready", 0 0, L_0x1500d2968;  alias, 1 drivers
v0x60000145d8c0_0 .net "axi_bresp", 1 0, L_0x600000de7950;  alias, 1 drivers
v0x60000145d950_0 .net "axi_bvalid", 0 0, L_0x6000017d2260;  alias, 1 drivers
v0x60000145d9e0_0 .net "axi_rdata", 255 0, L_0x600000de7aa0;  alias, 1 drivers
v0x60000145da70_0 .net "axi_rlast", 0 0, L_0x6000017d2120;  alias, 1 drivers
v0x60000145db00_0 .net "axi_rready", 0 0, v0x60000145db90_0;  alias, 1 drivers
v0x60000145db90_0 .var "axi_rready_reg", 0 0;
v0x60000145dc20_0 .net "axi_rvalid", 0 0, L_0x6000017d1cc0;  alias, 1 drivers
v0x60000145dcb0_0 .net "axi_wdata", 255 0, L_0x600000dc1ce0;  alias, 1 drivers
v0x60000145dd40_0 .var "axi_wdata_reg", 255 0;
v0x60000145ddd0_0 .net "axi_wlast", 0 0, v0x60000145de60_0;  alias, 1 drivers
v0x60000145de60_0 .var "axi_wlast_reg", 0 0;
v0x60000145def0_0 .net "axi_wready", 0 0, L_0x6000017d1b80;  alias, 1 drivers
v0x60000145df80_0 .net "axi_wvalid", 0 0, v0x60000145e010_0;  alias, 1 drivers
v0x60000145e010_0 .var "axi_wvalid_reg", 0 0;
v0x60000145e0a0_0 .var "burst_count", 7 0;
v0x60000145e130_0 .var "burst_len", 7 0;
v0x60000145e1c0_0 .net "cfg_cols", 11 0, L_0x6000017d4460;  1 drivers
v0x60000145e250_0 .net "cfg_rows", 11 0, L_0x6000017d4640;  1 drivers
v0x60000145e2e0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000145e370_0 .net "cmd", 127 0, v0x600001458990_0;  alias, 1 drivers
v0x60000145e400_0 .net "cmd_done", 0 0, L_0x600000dc2ca0;  alias, 1 drivers
v0x60000145e490_0 .net "cmd_ready", 0 0, L_0x6000017d3de0;  alias, 1 drivers
v0x60000145e520_0 .var "cmd_reg", 127 0;
v0x60000145e5b0_0 .net "cmd_valid", 0 0, L_0x600000df1f80;  alias, 1 drivers
v0x60000145e640_0 .var "col_count", 11 0;
v0x60000145e6d0_0 .var "data_buf", 255 0;
v0x60000145e760_0 .net "do_transpose", 0 0, L_0x6000017d63a0;  1 drivers
v0x60000145e7f0_0 .net "do_zero_pad", 0 0, L_0x6000017d3f20;  1 drivers
v0x60000145e880_0 .var "done_reg", 0 0;
v0x60000145e910_0 .net "dst_stride", 11 0, L_0x6000017d6300;  1 drivers
v0x60000145e9a0_0 .net "ext_addr", 39 0, L_0x6000017d4780;  1 drivers
v0x60000145ea30_0 .var "ext_ptr", 39 0;
v0x60000145eac0_0 .net "int_addr", 19 0, L_0x6000017d45a0;  1 drivers
v0x60000145eb50_0 .var "int_ptr", 19 0;
v0x60000145ebe0_0 .var "row_count", 11 0;
v0x60000145ec70_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000145ed00_0 .net "sram_addr", 19 0, v0x60000145ed90_0;  alias, 1 drivers
v0x60000145ed90_0 .var "sram_addr_reg", 19 0;
v0x60000145ee20_0 .net "sram_rdata", 255 0, L_0x600000dc1880;  alias, 1 drivers
v0x60000145eeb0_0 .net "sram_re", 0 0, L_0x600000dc2760;  alias, 1 drivers
v0x60000145ef40_0 .var "sram_re_reg", 0 0;
v0x60000145efd0_0 .net "sram_ready", 0 0, L_0x6000017d2080;  alias, 1 drivers
v0x60000145f060_0 .net "sram_wdata", 255 0, L_0x600000dc2680;  alias, 1 drivers
v0x60000145f0f0_0 .var "sram_wdata_reg", 255 0;
v0x60000145f180_0 .net "sram_we", 0 0, L_0x600000dc26f0;  alias, 1 drivers
v0x60000145f210_0 .var "sram_we_reg", 0 0;
v0x60000145f2a0_0 .net "src_stride", 11 0, L_0x6000017d4500;  1 drivers
v0x60000145f330_0 .var "state", 3 0;
v0x60000145f3c0_0 .net "subop", 7 0, L_0x6000017d46e0;  1 drivers
L_0x6000017d46e0 .part v0x600001458990_0, 112, 8;
L_0x6000017d4780 .part v0x600001458990_0, 72, 40;
L_0x6000017d45a0 .part v0x600001458990_0, 52, 20;
L_0x6000017d4640 .part v0x600001458990_0, 40, 12;
L_0x6000017d4460 .part v0x600001458990_0, 28, 12;
L_0x6000017d4500 .part v0x600001458990_0, 16, 12;
L_0x6000017d6300 .part v0x600001458990_0, 4, 12;
L_0x6000017d63a0 .part v0x600001458990_0, 0, 1;
L_0x6000017d3f20 .part v0x600001458990_0, 1, 1;
L_0x6000017d3de0 .cmp/eq 4, v0x60000145f330_0, L_0x1500d2920;
S_0x14efceb40 .scope module, "lcp_inst" "local_cmd_processor" 6 193, 8 12 0, S_0x14efd37e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14f02ca00 .param/l "INSTR_DEPTH" 0 8 14, +C4<00000000000000000001000000000000>;
P_0x14f02ca40 .param/l "INSTR_WIDTH" 0 8 13, +C4<00000000000000000000000010000000>;
P_0x14f02ca80 .param/l "MAX_LOOP_NEST" 0 8 15, +C4<00000000000000000000000000000100>;
P_0x14f02cac0 .param/l "OP_BARRIER" 1 8 87, C4<00000111>;
P_0x14f02cb00 .param/l "OP_DMA" 1 8 83, C4<00000011>;
P_0x14f02cb40 .param/l "OP_ENDLOOP" 1 8 86, C4<00000110>;
P_0x14f02cb80 .param/l "OP_HALT" 1 8 88, C4<11111111>;
P_0x14f02cbc0 .param/l "OP_LOOP" 1 8 85, C4<00000101>;
P_0x14f02cc00 .param/l "OP_NOP" 1 8 80, C4<00000000>;
P_0x14f02cc40 .param/l "OP_SYNC" 1 8 84, C4<00000100>;
P_0x14f02cc80 .param/l "OP_TENSOR" 1 8 81, C4<00000001>;
P_0x14f02ccc0 .param/l "OP_VECTOR" 1 8 82, C4<00000010>;
P_0x14f02cd00 .param/l "SRAM_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x14f02cd40 .param/l "SYNC_ALL" 1 8 94, C4<11111111>;
P_0x14f02cd80 .param/l "SYNC_DMA" 1 8 93, C4<00000011>;
P_0x14f02cdc0 .param/l "SYNC_MXU" 1 8 91, C4<00000001>;
P_0x14f02ce00 .param/l "SYNC_VPU" 1 8 92, C4<00000010>;
P_0x14f02ce40 .param/l "S_BARRIER" 1 8 107, C4<0111>;
P_0x14f02ce80 .param/l "S_CHECK_DEP" 1 8 104, C4<0100>;
P_0x14f02cec0 .param/l "S_DECODE" 1 8 103, C4<0011>;
P_0x14f02cf00 .param/l "S_ERROR" 1 8 109, C4<1001>;
P_0x14f02cf40 .param/l "S_FETCH" 1 8 101, C4<0001>;
P_0x14f02cf80 .param/l "S_FETCH_WAIT" 1 8 102, C4<0010>;
P_0x14f02cfc0 .param/l "S_HALTED" 1 8 108, C4<1000>;
P_0x14f02d000 .param/l "S_IDLE" 1 8 100, C4<0000>;
P_0x14f02d040 .param/l "S_ISSUE" 1 8 105, C4<0101>;
P_0x14f02d080 .param/l "S_WAIT_SYNC" 1 8 106, C4<0110>;
L_0x600000df0770 .functor AND 1, L_0x6000017c88c0, L_0x6000017c8a00, C4<1>, C4<1>;
L_0x600000df07e0 .functor AND 1, L_0x600000df0770, L_0x6000017c8b40, C4<1>, C4<1>;
L_0x600000df0850 .functor BUFZ 20, v0x600001458fc0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000df0540 .functor BUFZ 1, v0x600001459170_0, C4<0>, C4<0>, C4<0>;
L_0x600000df0150 .functor BUFZ 1, v0x6000014598c0_0, C4<0>, C4<0>, C4<0>;
L_0x600000df0070 .functor BUFZ 1, v0x60000145a490_0, C4<0>, C4<0>, C4<0>;
L_0x600000df1f80 .functor BUFZ 1, v0x600001458bd0_0, C4<0>, C4<0>, C4<0>;
L_0x600000df1ff0 .functor AND 1, L_0x6000017c8fa0, L_0x6000017c9040, C4<1>, C4<1>;
L_0x600000df2a00 .functor AND 1, L_0x600000df1ff0, L_0x6000017c90e0, C4<1>, C4<1>;
L_0x1500d0010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000145f4e0_0 .net *"_ivl_11", 23 0, L_0x1500d0010;  1 drivers
L_0x1500d0058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000145f570_0 .net/2u *"_ivl_12", 31 0, L_0x1500d0058;  1 drivers
v0x60000145f600_0 .net *"_ivl_14", 0 0, L_0x6000017c88c0;  1 drivers
v0x60000145f690_0 .net *"_ivl_16", 31 0, L_0x6000017c8960;  1 drivers
L_0x1500d00a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000145f720_0 .net *"_ivl_19", 23 0, L_0x1500d00a0;  1 drivers
L_0x1500d00e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000145f7b0_0 .net/2u *"_ivl_20", 31 0, L_0x1500d00e8;  1 drivers
v0x60000145f840_0 .net *"_ivl_22", 0 0, L_0x6000017c8a00;  1 drivers
v0x60000145f8d0_0 .net *"_ivl_25", 0 0, L_0x600000df0770;  1 drivers
v0x60000145f960_0 .net *"_ivl_26", 31 0, L_0x6000017c8aa0;  1 drivers
L_0x1500d0130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000145f9f0_0 .net *"_ivl_29", 23 0, L_0x1500d0130;  1 drivers
L_0x1500d0178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000145fa80_0 .net/2u *"_ivl_30", 31 0, L_0x1500d0178;  1 drivers
v0x60000145fb10_0 .net *"_ivl_32", 0 0, L_0x6000017c8b40;  1 drivers
v0x60000145fba0_0 .net *"_ivl_36", 31 0, L_0x6000017c8be0;  1 drivers
L_0x1500d01c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000145fc30_0 .net *"_ivl_39", 23 0, L_0x1500d01c0;  1 drivers
L_0x1500d0208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000145fcc0_0 .net/2u *"_ivl_40", 31 0, L_0x1500d0208;  1 drivers
v0x60000145fd50_0 .net *"_ivl_44", 31 0, L_0x6000017c8d20;  1 drivers
L_0x1500d0250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000145fde0_0 .net *"_ivl_47", 23 0, L_0x1500d0250;  1 drivers
L_0x1500d0298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000145fe70_0 .net/2u *"_ivl_48", 31 0, L_0x1500d0298;  1 drivers
v0x60000145ff00_0 .net *"_ivl_52", 31 0, L_0x6000017c8e60;  1 drivers
L_0x1500d02e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001458000_0 .net *"_ivl_55", 23 0, L_0x1500d02e0;  1 drivers
L_0x1500d0328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001458090_0 .net/2u *"_ivl_56", 31 0, L_0x1500d0328;  1 drivers
L_0x1500d0370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001458120_0 .net/2u *"_ivl_76", 3 0, L_0x1500d0370;  1 drivers
v0x6000014581b0_0 .net *"_ivl_78", 0 0, L_0x6000017c8fa0;  1 drivers
v0x600001458240_0 .net *"_ivl_8", 31 0, L_0x6000017c8820;  1 drivers
L_0x1500d03b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000014582d0_0 .net/2u *"_ivl_80", 3 0, L_0x1500d03b8;  1 drivers
v0x600001458360_0 .net *"_ivl_82", 0 0, L_0x6000017c9040;  1 drivers
v0x6000014583f0_0 .net *"_ivl_85", 0 0, L_0x600000df1ff0;  1 drivers
L_0x1500d0400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001458480_0 .net/2u *"_ivl_86", 3 0, L_0x1500d0400;  1 drivers
v0x600001458510_0 .net *"_ivl_88", 0 0, L_0x6000017c90e0;  1 drivers
v0x6000014585a0_0 .net "all_done", 0 0, L_0x600000df07e0;  1 drivers
v0x600001458630_0 .net "busy", 0 0, L_0x600000df2a00;  alias, 1 drivers
v0x6000014586c0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001458750_0 .var "decoded_opcode", 7 0;
v0x6000014587e0_0 .var "decoded_subop", 7 0;
v0x600001458870_0 .net "dma_clear", 0 0, L_0x6000017c8f00;  1 drivers
v0x600001458900_0 .net "dma_cmd", 127 0, v0x600001458990_0;  alias, 1 drivers
v0x600001458990_0 .var "dma_cmd_reg", 127 0;
v0x600001458a20_0 .net "dma_done", 0 0, L_0x600000dc2ca0;  alias, 1 drivers
v0x600001458ab0_0 .net "dma_ready", 0 0, L_0x6000017d3de0;  alias, 1 drivers
v0x600001458b40_0 .net "dma_valid", 0 0, L_0x600000df1f80;  alias, 1 drivers
v0x600001458bd0_0 .var "dma_valid_reg", 0 0;
v0x600001458c60_0 .net "done", 0 0, v0x600001458cf0_0;  alias, 1 drivers
v0x600001458cf0_0 .var "done_reg", 0 0;
v0x600001458d80_0 .net "error", 0 0, v0x600001458e10_0;  alias, 1 drivers
v0x600001458e10_0 .var "error_reg", 0 0;
v0x600001458ea0_0 .net "global_sync_in", 0 0, L_0x600000de1110;  alias, 1 drivers
v0x600001458f30_0 .net "imem_addr", 19 0, L_0x600000df0850;  alias, 1 drivers
v0x600001458fc0_0 .var "imem_addr_reg", 19 0;
v0x600001459050_0 .net "imem_data", 127 0, v0x600001479f80_0;  alias, 1 drivers
v0x6000014590e0_0 .net "imem_re", 0 0, L_0x600000df0540;  alias, 1 drivers
v0x600001459170_0 .var "imem_re_reg", 0 0;
v0x600001459200_0 .net "imem_valid", 0 0, L_0x600000df0700;  alias, 1 drivers
v0x600001459290_0 .var "instr_reg", 127 0;
v0x600001459320_0 .net "loop_count", 15 0, L_0x6000017c86e0;  1 drivers
v0x6000014593b0 .array "loop_counter", 3 0, 15 0;
v0x600001459440_0 .var "loop_sp", 1 0;
v0x6000014594d0 .array "loop_start_addr", 3 0, 19 0;
v0x600001459560_0 .net "mxu_clear", 0 0, L_0x6000017c8c80;  1 drivers
v0x6000014595f0_0 .net "mxu_cmd", 127 0, v0x600001459680_0;  alias, 1 drivers
v0x600001459680_0 .var "mxu_cmd_reg", 127 0;
v0x600001459710_0 .net "mxu_done", 0 0, L_0x600000df8fc0;  alias, 1 drivers
v0x6000014597a0_0 .net "mxu_ready", 0 0, L_0x600000df9030;  alias, 1 drivers
v0x600001459830_0 .net "mxu_valid", 0 0, L_0x600000df0150;  alias, 1 drivers
v0x6000014598c0_0 .var "mxu_valid_reg", 0 0;
v0x600001459950_0 .net "opcode", 7 0, L_0x6000017c85a0;  1 drivers
v0x6000014599e0_0 .var "pc", 19 0;
v0x600001459a70_0 .var "pending_dma", 7 0;
v0x600001459b00_0 .var "pending_mxu", 7 0;
v0x600001459b90_0 .var "pending_vpu", 7 0;
v0x600001459c20_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001459cb0_0 .net "start", 0 0, L_0x6000017d2620;  alias, 1 drivers
v0x600001459d40_0 .net "start_pc", 19 0, L_0x600000de1260;  alias, 1 drivers
v0x600001459dd0_0 .var "state", 3 0;
v0x600001459e60_0 .net "subop", 7 0, L_0x6000017c8640;  1 drivers
v0x600001459ef0_0 .net "sync_grant", 0 0, L_0x6000017d1e00;  alias, 1 drivers
v0x600001459f80_0 .net "sync_mask", 7 0, L_0x6000017c8780;  1 drivers
v0x60000145a010_0 .net "sync_request", 0 0, v0x60000145a0a0_0;  alias, 1 drivers
v0x60000145a0a0_0 .var "sync_request_reg", 0 0;
v0x60000145a130_0 .net "vpu_clear", 0 0, L_0x6000017c8dc0;  1 drivers
v0x60000145a1c0_0 .net "vpu_cmd", 127 0, v0x60000145a250_0;  alias, 1 drivers
v0x60000145a250_0 .var "vpu_cmd_reg", 127 0;
v0x60000145a2e0_0 .net "vpu_done", 0 0, L_0x600000dc3330;  alias, 1 drivers
v0x60000145a370_0 .net "vpu_ready", 0 0, L_0x6000017d4000;  alias, 1 drivers
v0x60000145a400_0 .net "vpu_valid", 0 0, L_0x600000df0070;  alias, 1 drivers
v0x60000145a490_0 .var "vpu_valid_reg", 0 0;
L_0x6000017c85a0 .part v0x600001479f80_0, 120, 8;
L_0x6000017c8640 .part v0x600001479f80_0, 112, 8;
L_0x6000017c86e0 .part v0x600001479f80_0, 32, 16;
L_0x6000017c8780 .part v0x600001479f80_0, 104, 8;
L_0x6000017c8820 .concat [ 8 24 0 0], v0x600001459b00_0, L_0x1500d0010;
L_0x6000017c88c0 .cmp/eq 32, L_0x6000017c8820, L_0x1500d0058;
L_0x6000017c8960 .concat [ 8 24 0 0], v0x600001459b90_0, L_0x1500d00a0;
L_0x6000017c8a00 .cmp/eq 32, L_0x6000017c8960, L_0x1500d00e8;
L_0x6000017c8aa0 .concat [ 8 24 0 0], v0x600001459a70_0, L_0x1500d0130;
L_0x6000017c8b40 .cmp/eq 32, L_0x6000017c8aa0, L_0x1500d0178;
L_0x6000017c8be0 .concat [ 8 24 0 0], v0x600001459b00_0, L_0x1500d01c0;
L_0x6000017c8c80 .cmp/eq 32, L_0x6000017c8be0, L_0x1500d0208;
L_0x6000017c8d20 .concat [ 8 24 0 0], v0x600001459b90_0, L_0x1500d0250;
L_0x6000017c8dc0 .cmp/eq 32, L_0x6000017c8d20, L_0x1500d0298;
L_0x6000017c8e60 .concat [ 8 24 0 0], v0x600001459a70_0, L_0x1500d02e0;
L_0x6000017c8f00 .cmp/eq 32, L_0x6000017c8e60, L_0x1500d0328;
L_0x6000017c8fa0 .cmp/ne 4, v0x600001459dd0_0, L_0x1500d0370;
L_0x6000017c9040 .cmp/ne 4, v0x600001459dd0_0, L_0x1500d03b8;
L_0x6000017c90e0 .cmp/ne 4, v0x600001459dd0_0, L_0x1500d0400;
S_0x14efcc4f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 212, 8 212 0, S_0x14efceb40;
 .timescale 0 0;
v0x60000145f450_0 .var/i "i", 31 0;
S_0x14efc9ea0 .scope module, "mxu_array" "systolic_array" 6 296, 9 13 0, S_0x14efd37e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14ef83df0 .param/l "ACC_WIDTH" 0 9 16, +C4<00000000000000000000000000100000>;
P_0x14ef83e30 .param/l "ARRAY_SIZE" 0 9 14, +C4<00000000000000000000000000000100>;
P_0x14ef83e70 .param/l "DATA_WIDTH" 0 9 15, +C4<00000000000000000000000000001000>;
P_0x14ef83eb0 .param/l "S_COMPUTE" 1 9 51, C4<010>;
P_0x14ef83ef0 .param/l "S_DONE" 1 9 53, C4<100>;
P_0x14ef83f30 .param/l "S_DRAIN" 1 9 52, C4<011>;
P_0x14ef83f70 .param/l "S_IDLE" 1 9 49, C4<000>;
P_0x14ef83fb0 .param/l "S_LOAD" 1 9 50, C4<001>;
L_0x600000df8230 .functor OR 1, L_0x6000017d7ca0, L_0x6000017d7ac0, C4<0>, C4<0>;
L_0x600000df82a0 .functor AND 1, L_0x6000017d7b60, v0x60000147b2a0_0, C4<1>, C4<1>;
L_0x600000df8150 .functor AND 1, L_0x600000df82a0, L_0x6000017d7980, C4<1>, C4<1>;
L_0x600000df81c0 .functor OR 1, L_0x600000df8230, L_0x600000df8150, C4<0>, C4<0>;
L_0x600000df8070 .functor BUFZ 1, L_0x600000df81c0, C4<0>, C4<0>, C4<0>;
L_0x600000df80e0 .functor AND 1, L_0x6000017d7a20, L_0x6000017d7840, C4<1>, C4<1>;
L_0x600000df9500 .functor AND 1, L_0x6000017d77a0, L_0x6000017d75c0, C4<1>, C4<1>;
L_0x600000df9180 .functor AND 1, L_0x600000df9500, L_0x6000017d7520, C4<1>, C4<1>;
v0x600001440d80_0 .net *"_ivl_101", 0 0, L_0x6000017d7520;  1 drivers
L_0x1500d2188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001440e10_0 .net/2u *"_ivl_37", 2 0, L_0x1500d2188;  1 drivers
v0x600001440ea0_0 .net *"_ivl_39", 0 0, L_0x6000017d7ca0;  1 drivers
L_0x1500d21d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001440f30_0 .net/2u *"_ivl_41", 2 0, L_0x1500d21d0;  1 drivers
v0x600001440fc0_0 .net *"_ivl_43", 0 0, L_0x6000017d7ac0;  1 drivers
v0x600001441050_0 .net *"_ivl_46", 0 0, L_0x600000df8230;  1 drivers
L_0x1500d2218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014410e0_0 .net/2u *"_ivl_47", 2 0, L_0x1500d2218;  1 drivers
v0x600001441170_0 .net *"_ivl_49", 0 0, L_0x6000017d7b60;  1 drivers
v0x600001441200_0 .net *"_ivl_52", 0 0, L_0x600000df82a0;  1 drivers
v0x600001441290_0 .net *"_ivl_54", 0 0, L_0x6000017d7980;  1 drivers
v0x600001441320_0 .net *"_ivl_56", 0 0, L_0x600000df8150;  1 drivers
L_0x1500d2260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014413b0_0 .net/2u *"_ivl_61", 2 0, L_0x1500d2260;  1 drivers
v0x600001441440_0 .net *"_ivl_63", 0 0, L_0x6000017d7a20;  1 drivers
L_0x1500d22a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000014414d0_0 .net/2u *"_ivl_65", 2 0, L_0x1500d22a8;  1 drivers
v0x600001441560_0 .net *"_ivl_67", 0 0, L_0x6000017d7840;  1 drivers
L_0x1500d22f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000014415f0_0 .net/2u *"_ivl_71", 2 0, L_0x1500d22f0;  1 drivers
L_0x1500d2338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001441680_0 .net/2u *"_ivl_75", 2 0, L_0x1500d2338;  1 drivers
L_0x1500d23c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001441710_0 .net/2u *"_ivl_81", 2 0, L_0x1500d23c8;  1 drivers
v0x6000014417a0_0 .net *"_ivl_83", 0 0, L_0x6000017d77a0;  1 drivers
v0x600001441830_0 .net *"_ivl_85", 0 0, L_0x6000017d75c0;  1 drivers
v0x6000014418c0_0 .net *"_ivl_88", 0 0, L_0x600000df9500;  1 drivers
v0x600001441950_0 .net *"_ivl_89", 31 0, L_0x6000017d7660;  1 drivers
L_0x1500d2410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014419e0_0 .net *"_ivl_92", 15 0, L_0x1500d2410;  1 drivers
L_0x1500dbf50 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001441a70_0 .net *"_ivl_93", 31 0, L_0x1500dbf50;  1 drivers
L_0x1500d2458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001441b00_0 .net/2u *"_ivl_97", 31 0, L_0x1500d2458;  1 drivers
v0x600001441b90_0 .net *"_ivl_99", 31 0, L_0x6000017d7480;  1 drivers
v0x600001441c20_0 .net "act_data", 31 0, v0x600001478cf0_0;  1 drivers
v0x600001441cb0 .array "act_h", 19 0;
v0x600001441cb0_0 .net v0x600001441cb0 0, 7 0, L_0x600000df2d80; 1 drivers
v0x600001441cb0_1 .net v0x600001441cb0 1, 7 0, v0x60000145b600_0; 1 drivers
v0x600001441cb0_2 .net v0x600001441cb0 2, 7 0, v0x600001454bd0_0; 1 drivers
v0x600001441cb0_3 .net v0x600001441cb0 3, 7 0, v0x600001456130_0; 1 drivers
v0x600001441cb0_4 .net v0x600001441cb0 4, 7 0, v0x600001457690_0; 1 drivers
v0x600001441cb0_5 .net v0x600001441cb0 5, 7 0, L_0x600000df2df0; 1 drivers
v0x600001441cb0_6 .net v0x600001441cb0 6, 7 0, v0x600001450c60_0; 1 drivers
v0x600001441cb0_7 .net v0x600001441cb0 7, 7 0, v0x6000014521c0_0; 1 drivers
v0x600001441cb0_8 .net v0x600001441cb0 8, 7 0, v0x600001453720_0; 1 drivers
v0x600001441cb0_9 .net v0x600001441cb0 9, 7 0, v0x60000144ccf0_0; 1 drivers
v0x600001441cb0_10 .net v0x600001441cb0 10, 7 0, L_0x600000df2e60; 1 drivers
v0x600001441cb0_11 .net v0x600001441cb0 11, 7 0, v0x60000144e250_0; 1 drivers
v0x600001441cb0_12 .net v0x600001441cb0 12, 7 0, v0x60000144f7b0_0; 1 drivers
v0x600001441cb0_13 .net v0x600001441cb0 13, 7 0, v0x600001448d80_0; 1 drivers
v0x600001441cb0_14 .net v0x600001441cb0 14, 7 0, v0x60000144a2e0_0; 1 drivers
v0x600001441cb0_15 .net v0x600001441cb0 15, 7 0, L_0x600000df2ed0; 1 drivers
v0x600001441cb0_16 .net v0x600001441cb0 16, 7 0, v0x60000144b840_0; 1 drivers
v0x600001441cb0_17 .net v0x600001441cb0 17, 7 0, v0x600001444e10_0; 1 drivers
v0x600001441cb0_18 .net v0x600001441cb0 18, 7 0, v0x600001446370_0; 1 drivers
v0x600001441cb0_19 .net v0x600001441cb0 19, 7 0, v0x6000014478d0_0; 1 drivers
v0x600001441d40_0 .net "act_ready", 0 0, L_0x6000017d7700;  1 drivers
v0x600001441dd0_0 .net "act_valid", 0 0, v0x600001478e10_0;  1 drivers
v0x600001441e60_0 .net "busy", 0 0, L_0x600000df80e0;  alias, 1 drivers
v0x600001441ef0_0 .net "cfg_k_tiles", 15 0, L_0x6000017c95e0;  alias, 1 drivers
L_0x1500d24a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001441f80_0 .net "clear_acc", 0 0, L_0x1500d24a0;  1 drivers
v0x600001442010_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000014420a0_0 .var "cycle_count", 15 0;
v0x600001442130_0 .var "cycle_count_next", 15 0;
v0x60000145a520_5 .array/port v0x60000145a520, 5;
v0x6000014421c0 .array "deskew_output", 3 0;
v0x6000014421c0_0 .net v0x6000014421c0 0, 31 0, v0x60000145a520_5; 1 drivers
v0x60000145a640_3 .array/port v0x60000145a640, 3;
v0x6000014421c0_1 .net v0x6000014421c0 1, 31 0, v0x60000145a640_3; 1 drivers
v0x60000145a760_1 .array/port v0x60000145a760, 1;
v0x6000014421c0_2 .net v0x6000014421c0 2, 31 0, v0x60000145a760_1; 1 drivers
v0x6000014421c0_3 .net v0x6000014421c0 3, 31 0, L_0x600000df8540; 1 drivers
v0x600001442250_0 .net "done", 0 0, L_0x6000017d78e0;  alias, 1 drivers
L_0x1500d2380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000014422e0_0 .net "drain_delay", 15 0, L_0x1500d2380;  1 drivers
v0x600001442370_0 .net "pe_enable", 0 0, L_0x600000df81c0;  1 drivers
v0x600001442400 .array "psum_bottom", 3 0;
v0x600001442400_0 .net v0x600001442400 0, 31 0, L_0x600000df8770; 1 drivers
v0x600001442400_1 .net v0x600001442400 1, 31 0, L_0x600000df8690; 1 drivers
v0x600001442400_2 .net v0x600001442400 2, 31 0, L_0x600000df85b0; 1 drivers
v0x600001442400_3 .net v0x600001442400 3, 31 0, L_0x600000df84d0; 1 drivers
L_0x1500d0568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001442490 .array "psum_v", 19 0;
v0x600001442490_0 .net v0x600001442490 0, 31 0, L_0x1500d0568; 1 drivers
L_0x1500d05b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001442490_1 .net v0x600001442490 1, 31 0, L_0x1500d05b0; 1 drivers
L_0x1500d05f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001442490_2 .net v0x600001442490 2, 31 0, L_0x1500d05f8; 1 drivers
L_0x1500d0640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001442490_3 .net v0x600001442490 3, 31 0, L_0x1500d0640; 1 drivers
v0x600001442490_4 .net v0x600001442490 4, 31 0, v0x60000145bb10_0; 1 drivers
v0x600001442490_5 .net v0x600001442490 5, 31 0, v0x6000014550e0_0; 1 drivers
v0x600001442490_6 .net v0x600001442490 6, 31 0, v0x600001456640_0; 1 drivers
v0x600001442490_7 .net v0x600001442490 7, 31 0, v0x600001457ba0_0; 1 drivers
v0x600001442490_8 .net v0x600001442490 8, 31 0, v0x600001451170_0; 1 drivers
v0x600001442490_9 .net v0x600001442490 9, 31 0, v0x6000014526d0_0; 1 drivers
v0x600001442490_10 .net v0x600001442490 10, 31 0, v0x600001453c30_0; 1 drivers
v0x600001442490_11 .net v0x600001442490 11, 31 0, v0x60000144d200_0; 1 drivers
v0x600001442490_12 .net v0x600001442490 12, 31 0, v0x60000144e760_0; 1 drivers
v0x600001442490_13 .net v0x600001442490 13, 31 0, v0x60000144fcc0_0; 1 drivers
v0x600001442490_14 .net v0x600001442490 14, 31 0, v0x600001449290_0; 1 drivers
v0x600001442490_15 .net v0x600001442490 15, 31 0, v0x60000144a7f0_0; 1 drivers
v0x600001442490_16 .net v0x600001442490 16, 31 0, v0x60000144bd50_0; 1 drivers
v0x600001442490_17 .net v0x600001442490 17, 31 0, v0x600001445320_0; 1 drivers
v0x600001442490_18 .net v0x600001442490 18, 31 0, v0x600001446880_0; 1 drivers
v0x600001442490_19 .net v0x600001442490 19, 31 0, v0x600001447de0_0; 1 drivers
v0x600001442520_0 .net "result_data", 127 0, L_0x6000017d7c00;  alias, 1 drivers
L_0x1500d24e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000014425b0_0 .net "result_ready", 0 0, L_0x1500d24e8;  1 drivers
v0x600001442640_0 .net "result_valid", 0 0, L_0x600000df9180;  alias, 1 drivers
v0x6000014426d0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001442760_0 .net "skew_enable", 0 0, L_0x600000df8070;  1 drivers
v0x6000014427f0 .array "skew_input", 3 0;
v0x6000014427f0_0 .net v0x6000014427f0 0, 7 0, L_0x6000017c9720; 1 drivers
v0x6000014427f0_1 .net v0x6000014427f0 1, 7 0, L_0x6000017c9860; 1 drivers
v0x6000014427f0_2 .net v0x6000014427f0 2, 7 0, L_0x6000017c99a0; 1 drivers
v0x6000014427f0_3 .net v0x6000014427f0 3, 7 0, L_0x6000017c9ae0; 1 drivers
v0x600001442880 .array "skew_output", 3 0;
v0x600001442880_0 .net v0x600001442880 0, 7 0, v0x60000145a880_0; 1 drivers
v0x600001442880_1 .net v0x600001442880 1, 7 0, v0x60000145ab50_0; 1 drivers
v0x600001442880_2 .net v0x600001442880 2, 7 0, v0x60000145ae20_0; 1 drivers
v0x600001442880_3 .net v0x600001442880 3, 7 0, v0x60000145b0f0_0; 1 drivers
v0x600001442910_0 .net "start", 0 0, v0x60000147b2a0_0;  1 drivers
v0x6000014429a0_0 .var "state", 2 0;
v0x600001442a30_0 .var "state_next", 2 0;
v0x600001442ac0_0 .net "weight_load_col", 1 0, v0x6000014747e0_0;  1 drivers
v0x600001442b50_0 .net "weight_load_data", 31 0, L_0x6000017d7340;  1 drivers
v0x600001442be0_0 .net "weight_load_en", 0 0, v0x600001474870_0;  1 drivers
E_0x600003c99880/0 .event anyedge, v0x6000014429a0_0, v0x6000014420a0_0, v0x600001442910_0, v0x600001442be0_0;
E_0x600003c99880/1 .event anyedge, v0x600001441ef0_0, v0x6000014422e0_0;
E_0x600003c99880 .event/or E_0x600003c99880/0, E_0x600003c99880/1;
L_0x6000017c9680 .part v0x600001478cf0_0, 0, 8;
L_0x1500d0448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017c9720 .functor MUXZ 8, L_0x1500d0448, L_0x6000017c9680, v0x600001478e10_0, C4<>;
L_0x6000017c97c0 .part v0x600001478cf0_0, 8, 8;
L_0x1500d0490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017c9860 .functor MUXZ 8, L_0x1500d0490, L_0x6000017c97c0, v0x600001478e10_0, C4<>;
L_0x6000017c9900 .part v0x600001478cf0_0, 16, 8;
L_0x1500d04d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017c99a0 .functor MUXZ 8, L_0x1500d04d8, L_0x6000017c9900, v0x600001478e10_0, C4<>;
L_0x6000017c9a40 .part v0x600001478cf0_0, 24, 8;
L_0x1500d0520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017c9ae0 .functor MUXZ 8, L_0x1500d0520, L_0x6000017c9a40, v0x600001478e10_0, C4<>;
L_0x6000017c9cc0 .part L_0x6000017d7340, 0, 8;
L_0x6000017ca4e0 .part L_0x6000017d7340, 0, 8;
L_0x6000017cad00 .part L_0x6000017d7340, 0, 8;
L_0x6000017cb520 .part L_0x6000017d7340, 0, 8;
L_0x6000017cbd40 .part L_0x6000017d7340, 8, 8;
L_0x6000017df700 .part L_0x6000017d7340, 8, 8;
L_0x6000017df020 .part L_0x6000017d7340, 8, 8;
L_0x6000017de6c0 .part L_0x6000017d7340, 8, 8;
L_0x6000017de3a0 .part L_0x6000017d7340, 16, 8;
L_0x6000017dbe80 .part L_0x6000017d7340, 16, 8;
L_0x6000017db520 .part L_0x6000017d7340, 16, 8;
L_0x6000017dac60 .part L_0x6000017d7340, 16, 8;
L_0x6000017da6c0 .part L_0x6000017d7340, 24, 8;
L_0x6000017d8dc0 .part L_0x6000017d7340, 24, 8;
L_0x6000017d8a00 .part L_0x6000017d7340, 24, 8;
L_0x6000017d9d60 .part L_0x6000017d7340, 24, 8;
L_0x6000017d7c00 .concat8 [ 32 32 32 32], L_0x600000df83f0, L_0x600000df8460, L_0x600000df8310, L_0x600000df8380;
L_0x6000017d7ca0 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d2188;
L_0x6000017d7ac0 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d21d0;
L_0x6000017d7b60 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d2218;
L_0x6000017d7980 .reduce/nor v0x600001474870_0;
L_0x6000017d7a20 .cmp/ne 3, v0x6000014429a0_0, L_0x1500d2260;
L_0x6000017d7840 .cmp/ne 3, v0x6000014429a0_0, L_0x1500d22a8;
L_0x6000017d78e0 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d22f0;
L_0x6000017d7700 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d2338;
L_0x6000017d77a0 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d23c8;
L_0x6000017d75c0 .cmp/ge 16, v0x6000014420a0_0, L_0x1500d2380;
L_0x6000017d7660 .concat [ 16 16 0 0], v0x6000014420a0_0, L_0x1500d2410;
L_0x6000017d7480 .arith/sum 32, L_0x1500dbf50, L_0x1500d2458;
L_0x6000017d7520 .cmp/gt 32, L_0x6000017d7480, L_0x6000017d7660;
S_0x14ef839b0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 9 248, 9 248 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x6000008b9900 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000110>;
P_0x6000008b9940 .param/l "col" 1 9 248, +C4<00>;
L_0x600000df8770 .functor BUFZ 32, v0x60000144bd50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14ef83570 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x14ef839b0;
 .timescale 0 0;
v0x60000145a520 .array "delay_stages", 5 0, 31 0;
v0x60000145a5b0_0 .var/i "i", 31 0;
S_0x14efa9400 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 9 248, 9 248 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x6000008b9a00 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000100>;
P_0x6000008b9a40 .param/l "col" 1 9 248, +C4<01>;
L_0x600000df8690 .functor BUFZ 32, v0x600001445320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efa6db0 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x14efa9400;
 .timescale 0 0;
v0x60000145a640 .array "delay_stages", 3 0, 31 0;
v0x60000145a6d0_0 .var/i "i", 31 0;
S_0x14efa4760 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 9 248, 9 248 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x6000008b9a80 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000010>;
P_0x6000008b9ac0 .param/l "col" 1 9 248, +C4<010>;
L_0x600000df85b0 .functor BUFZ 32, v0x600001446880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efa2110 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x14efa4760;
 .timescale 0 0;
v0x60000145a760 .array "delay_stages", 1 0, 31 0;
v0x60000145a7f0_0 .var/i "i", 31 0;
S_0x14ef9fac0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 9 248, 9 248 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x6000008b9b00 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000000>;
P_0x6000008b9b40 .param/l "col" 1 9 248, +C4<011>;
L_0x600000df84d0 .functor BUFZ 32, v0x600001447de0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14ef9d470 .scope generate, "col_no_delay" "col_no_delay" 9 253, 9 253 0, S_0x14ef9fac0;
 .timescale 0 0;
L_0x600000df8540 .functor BUFZ 32, L_0x600000df84d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14ef9ae20 .scope generate, "gen_skew[0]" "gen_skew[0]" 9 142, 9 142 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c99b00 .param/l "row" 1 9 142, +C4<00>;
v0x60000145a910_0 .net *"_ivl_1", 7 0, L_0x6000017c9680;  1 drivers
v0x60000145a9a0_0 .net/2u *"_ivl_2", 7 0, L_0x1500d0448;  1 drivers
S_0x14ef987d0 .scope generate, "row0_skew" "row0_skew" 9 146, 9 146 0, S_0x14ef9ae20;
 .timescale 0 0;
v0x60000145a880_0 .var "out_reg", 7 0;
S_0x14ef96180 .scope generate, "gen_skew[1]" "gen_skew[1]" 9 142, 9 142 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c99b80 .param/l "row" 1 9 142, +C4<01>;
v0x60000145abe0_0 .net *"_ivl_1", 7 0, L_0x6000017c97c0;  1 drivers
v0x60000145ac70_0 .net/2u *"_ivl_2", 7 0, L_0x1500d0490;  1 drivers
S_0x14ef93b30 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x14ef96180;
 .timescale 0 0;
v0x60000145aa30 .array "delay_stages", 0 0, 7 0;
v0x60000145aac0_0 .var/i "i", 31 0;
v0x60000145ab50_0 .var "out_reg", 7 0;
S_0x14ef914e0 .scope generate, "gen_skew[2]" "gen_skew[2]" 9 142, 9 142 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c99c00 .param/l "row" 1 9 142, +C4<010>;
v0x60000145aeb0_0 .net *"_ivl_1", 7 0, L_0x6000017c9900;  1 drivers
v0x60000145af40_0 .net/2u *"_ivl_2", 7 0, L_0x1500d04d8;  1 drivers
S_0x14ef8ee90 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x14ef914e0;
 .timescale 0 0;
v0x60000145ad00 .array "delay_stages", 1 0, 7 0;
v0x60000145ad90_0 .var/i "i", 31 0;
v0x60000145ae20_0 .var "out_reg", 7 0;
S_0x14ef8c840 .scope generate, "gen_skew[3]" "gen_skew[3]" 9 142, 9 142 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c99c80 .param/l "row" 1 9 142, +C4<011>;
v0x60000145b180_0 .net *"_ivl_1", 7 0, L_0x6000017c9a40;  1 drivers
v0x60000145b210_0 .net/2u *"_ivl_2", 7 0, L_0x1500d0520;  1 drivers
S_0x14ef8a1f0 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x14ef8c840;
 .timescale 0 0;
v0x60000145afd0 .array "delay_stages", 2 0, 7 0;
v0x60000145b060_0 .var/i "i", 31 0;
v0x60000145b0f0_0 .var "out_reg", 7 0;
S_0x14ef87ba0 .scope generate, "pe_row[0]" "pe_row[0]" 9 213, 9 213 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c99ac0 .param/l "row" 1 9 213, +C4<00>;
S_0x14ef85550 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x14ef87ba0;
 .timescale 0 0;
P_0x600003c99d40 .param/l "col" 1 9 214, +C4<00>;
L_0x600000df2f40 .functor AND 1, v0x600001474870_0, L_0x6000017c9c20, C4<1>, C4<1>;
L_0x600000df2fb0 .functor AND 1, L_0x6000017c9e00, v0x60000147b2a0_0, C4<1>, C4<1>;
L_0x600000df3020 .functor OR 1, L_0x6000017c9d60, L_0x600000df2fb0, C4<0>, C4<0>;
L_0x600000df3090 .functor AND 1, L_0x1500d24a0, L_0x600000df3020, C4<1>, C4<1>;
L_0x600000df3100 .functor AND 1, L_0x600000df3090, L_0x6000017c9f40, C4<1>, C4<1>;
v0x60000145bde0_0 .net *"_ivl_0", 2 0, L_0x6000017c9b80;  1 drivers
L_0x1500d0718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000145be70_0 .net/2u *"_ivl_11", 2 0, L_0x1500d0718;  1 drivers
v0x60000145bf00_0 .net *"_ivl_13", 0 0, L_0x6000017c9d60;  1 drivers
L_0x1500d0760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001454000_0 .net/2u *"_ivl_15", 2 0, L_0x1500d0760;  1 drivers
v0x600001454090_0 .net *"_ivl_17", 0 0, L_0x6000017c9e00;  1 drivers
v0x600001454120_0 .net *"_ivl_20", 0 0, L_0x600000df2fb0;  1 drivers
v0x6000014541b0_0 .net *"_ivl_22", 0 0, L_0x600000df3020;  1 drivers
v0x600001454240_0 .net *"_ivl_24", 0 0, L_0x600000df3090;  1 drivers
v0x6000014542d0_0 .net *"_ivl_25", 31 0, L_0x6000017c9ea0;  1 drivers
L_0x1500d07a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001454360_0 .net *"_ivl_28", 15 0, L_0x1500d07a8;  1 drivers
L_0x1500d07f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014543f0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d07f0;  1 drivers
L_0x1500d0688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001454480_0 .net *"_ivl_3", 0 0, L_0x1500d0688;  1 drivers
v0x600001454510_0 .net *"_ivl_31", 0 0, L_0x6000017c9f40;  1 drivers
L_0x1500d06d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014545a0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d06d0;  1 drivers
v0x600001454630_0 .net *"_ivl_6", 0 0, L_0x6000017c9c20;  1 drivers
v0x6000014546c0_0 .net "do_clear", 0 0, L_0x600000df3100;  1 drivers
v0x600001454750_0 .net "load_weight", 0 0, L_0x600000df2f40;  1 drivers
v0x6000014547e0_0 .net "weight_in", 7 0, L_0x6000017c9cc0;  1 drivers
L_0x6000017c9b80 .concat [ 2 1 0 0], v0x6000014747e0_0, L_0x1500d0688;
L_0x6000017c9c20 .cmp/eq 3, L_0x6000017c9b80, L_0x1500d06d0;
L_0x6000017c9d60 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d0718;
L_0x6000017c9e00 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d0760;
L_0x6000017c9ea0 .concat [ 16 16 0 0], v0x6000014420a0_0, L_0x1500d07a8;
L_0x6000017c9f40 .cmp/eq 32, L_0x6000017c9ea0, L_0x1500d07f0;
S_0x14ef3f4a0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef85550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b9c00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b9c40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000145b2a0_0 .net *"_ivl_11", 0 0, L_0x6000017ca1c0;  1 drivers
v0x60000145b330_0 .net *"_ivl_12", 15 0, L_0x6000017ca260;  1 drivers
v0x60000145b3c0_0 .net/s *"_ivl_4", 15 0, L_0x6000017c9fe0;  1 drivers
v0x60000145b450_0 .net/s *"_ivl_6", 15 0, L_0x6000017ca080;  1 drivers
v0x60000145b4e0_0 .net/s "a_signed", 7 0, v0x60000145b690_0;  1 drivers
v0x60000145b570_0 .net "act_in", 7 0, L_0x600000df2d80;  alias, 1 drivers
v0x60000145b600_0 .var "act_out", 7 0;
v0x60000145b690_0 .var "act_reg", 7 0;
v0x60000145b720_0 .net "clear_acc", 0 0, L_0x600000df3100;  alias, 1 drivers
v0x60000145b7b0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000145b840_0 .net "enable", 0 0, L_0x600000df81c0;  alias, 1 drivers
v0x60000145b8d0_0 .net "load_weight", 0 0, L_0x600000df2f40;  alias, 1 drivers
v0x60000145b960_0 .net/s "product", 15 0, L_0x6000017ca120;  1 drivers
v0x60000145b9f0_0 .net/s "product_ext", 31 0, L_0x6000017ca300;  1 drivers
v0x60000145ba80_0 .net "psum_in", 31 0, L_0x1500d0568;  alias, 1 drivers
v0x60000145bb10_0 .var "psum_out", 31 0;
v0x60000145bba0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000145bc30_0 .net/s "w_signed", 7 0, v0x60000145bd50_0;  1 drivers
v0x60000145bcc0_0 .net "weight_in", 7 0, L_0x6000017c9cc0;  alias, 1 drivers
v0x60000145bd50_0 .var "weight_reg", 7 0;
L_0x6000017c9fe0 .extend/s 16, v0x60000145b690_0;
L_0x6000017ca080 .extend/s 16, v0x60000145bd50_0;
L_0x6000017ca120 .arith/mult 16, L_0x6000017c9fe0, L_0x6000017ca080;
L_0x6000017ca1c0 .part L_0x6000017ca120, 15, 1;
LS_0x6000017ca260_0_0 .concat [ 1 1 1 1], L_0x6000017ca1c0, L_0x6000017ca1c0, L_0x6000017ca1c0, L_0x6000017ca1c0;
LS_0x6000017ca260_0_4 .concat [ 1 1 1 1], L_0x6000017ca1c0, L_0x6000017ca1c0, L_0x6000017ca1c0, L_0x6000017ca1c0;
LS_0x6000017ca260_0_8 .concat [ 1 1 1 1], L_0x6000017ca1c0, L_0x6000017ca1c0, L_0x6000017ca1c0, L_0x6000017ca1c0;
LS_0x6000017ca260_0_12 .concat [ 1 1 1 1], L_0x6000017ca1c0, L_0x6000017ca1c0, L_0x6000017ca1c0, L_0x6000017ca1c0;
L_0x6000017ca260 .concat [ 4 4 4 4], LS_0x6000017ca260_0_0, LS_0x6000017ca260_0_4, LS_0x6000017ca260_0_8, LS_0x6000017ca260_0_12;
L_0x6000017ca300 .concat [ 16 16 0 0], L_0x6000017ca120, L_0x6000017ca260;
S_0x14ef69300 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x14ef87ba0;
 .timescale 0 0;
P_0x600003c99e40 .param/l "col" 1 9 214, +C4<01>;
L_0x600000df3250 .functor AND 1, v0x600001474870_0, L_0x6000017ca440, C4<1>, C4<1>;
L_0x600000df32c0 .functor AND 1, L_0x6000017ca620, v0x60000147b2a0_0, C4<1>, C4<1>;
L_0x600000df3330 .functor OR 1, L_0x6000017ca580, L_0x600000df32c0, C4<0>, C4<0>;
L_0x600000df33a0 .functor AND 1, L_0x1500d24a0, L_0x600000df3330, C4<1>, C4<1>;
L_0x600000df3410 .functor AND 1, L_0x600000df33a0, L_0x6000017ca760, C4<1>, C4<1>;
v0x6000014553b0_0 .net *"_ivl_0", 2 0, L_0x6000017ca3a0;  1 drivers
L_0x1500d08c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001455440_0 .net/2u *"_ivl_11", 2 0, L_0x1500d08c8;  1 drivers
v0x6000014554d0_0 .net *"_ivl_13", 0 0, L_0x6000017ca580;  1 drivers
L_0x1500d0910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001455560_0 .net/2u *"_ivl_15", 2 0, L_0x1500d0910;  1 drivers
v0x6000014555f0_0 .net *"_ivl_17", 0 0, L_0x6000017ca620;  1 drivers
v0x600001455680_0 .net *"_ivl_20", 0 0, L_0x600000df32c0;  1 drivers
v0x600001455710_0 .net *"_ivl_22", 0 0, L_0x600000df3330;  1 drivers
v0x6000014557a0_0 .net *"_ivl_24", 0 0, L_0x600000df33a0;  1 drivers
v0x600001455830_0 .net *"_ivl_25", 31 0, L_0x6000017ca6c0;  1 drivers
L_0x1500d0958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014558c0_0 .net *"_ivl_28", 15 0, L_0x1500d0958;  1 drivers
L_0x1500d09a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001455950_0 .net/2u *"_ivl_29", 31 0, L_0x1500d09a0;  1 drivers
L_0x1500d0838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014559e0_0 .net *"_ivl_3", 0 0, L_0x1500d0838;  1 drivers
v0x600001455a70_0 .net *"_ivl_31", 0 0, L_0x6000017ca760;  1 drivers
L_0x1500d0880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001455b00_0 .net/2u *"_ivl_4", 2 0, L_0x1500d0880;  1 drivers
v0x600001455b90_0 .net *"_ivl_6", 0 0, L_0x6000017ca440;  1 drivers
v0x600001455c20_0 .net "do_clear", 0 0, L_0x600000df3410;  1 drivers
v0x600001455cb0_0 .net "load_weight", 0 0, L_0x600000df3250;  1 drivers
v0x600001455d40_0 .net "weight_in", 7 0, L_0x6000017ca4e0;  1 drivers
L_0x6000017ca3a0 .concat [ 2 1 0 0], v0x6000014747e0_0, L_0x1500d0838;
L_0x6000017ca440 .cmp/eq 3, L_0x6000017ca3a0, L_0x1500d0880;
L_0x6000017ca580 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d08c8;
L_0x6000017ca620 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d0910;
L_0x6000017ca6c0 .concat [ 16 16 0 0], v0x6000014420a0_0, L_0x1500d0958;
L_0x6000017ca760 .cmp/eq 32, L_0x6000017ca6c0, L_0x1500d09a0;
S_0x14ef3f060 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef69300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b9c80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b9cc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001454870_0 .net *"_ivl_11", 0 0, L_0x6000017ca9e0;  1 drivers
v0x600001454900_0 .net *"_ivl_12", 15 0, L_0x6000017caa80;  1 drivers
v0x600001454990_0 .net/s *"_ivl_4", 15 0, L_0x6000017ca800;  1 drivers
v0x600001454a20_0 .net/s *"_ivl_6", 15 0, L_0x6000017ca8a0;  1 drivers
v0x600001454ab0_0 .net/s "a_signed", 7 0, v0x600001454c60_0;  1 drivers
v0x600001454b40_0 .net "act_in", 7 0, v0x60000145b600_0;  alias, 1 drivers
v0x600001454bd0_0 .var "act_out", 7 0;
v0x600001454c60_0 .var "act_reg", 7 0;
v0x600001454cf0_0 .net "clear_acc", 0 0, L_0x600000df3410;  alias, 1 drivers
v0x600001454d80_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001454e10_0 .net "enable", 0 0, L_0x600000df81c0;  alias, 1 drivers
v0x600001454ea0_0 .net "load_weight", 0 0, L_0x600000df3250;  alias, 1 drivers
v0x600001454f30_0 .net/s "product", 15 0, L_0x6000017ca940;  1 drivers
v0x600001454fc0_0 .net/s "product_ext", 31 0, L_0x6000017cab20;  1 drivers
v0x600001455050_0 .net "psum_in", 31 0, L_0x1500d05b0;  alias, 1 drivers
v0x6000014550e0_0 .var "psum_out", 31 0;
v0x600001455170_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001455200_0 .net/s "w_signed", 7 0, v0x600001455320_0;  1 drivers
v0x600001455290_0 .net "weight_in", 7 0, L_0x6000017ca4e0;  alias, 1 drivers
v0x600001455320_0 .var "weight_reg", 7 0;
L_0x6000017ca800 .extend/s 16, v0x600001454c60_0;
L_0x6000017ca8a0 .extend/s 16, v0x600001455320_0;
L_0x6000017ca940 .arith/mult 16, L_0x6000017ca800, L_0x6000017ca8a0;
L_0x6000017ca9e0 .part L_0x6000017ca940, 15, 1;
LS_0x6000017caa80_0_0 .concat [ 1 1 1 1], L_0x6000017ca9e0, L_0x6000017ca9e0, L_0x6000017ca9e0, L_0x6000017ca9e0;
LS_0x6000017caa80_0_4 .concat [ 1 1 1 1], L_0x6000017ca9e0, L_0x6000017ca9e0, L_0x6000017ca9e0, L_0x6000017ca9e0;
LS_0x6000017caa80_0_8 .concat [ 1 1 1 1], L_0x6000017ca9e0, L_0x6000017ca9e0, L_0x6000017ca9e0, L_0x6000017ca9e0;
LS_0x6000017caa80_0_12 .concat [ 1 1 1 1], L_0x6000017ca9e0, L_0x6000017ca9e0, L_0x6000017ca9e0, L_0x6000017ca9e0;
L_0x6000017caa80 .concat [ 4 4 4 4], LS_0x6000017caa80_0_0, LS_0x6000017caa80_0_4, LS_0x6000017caa80_0_8, LS_0x6000017caa80_0_12;
L_0x6000017cab20 .concat [ 16 16 0 0], L_0x6000017ca940, L_0x6000017caa80;
S_0x14ef3ec20 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x14ef87ba0;
 .timescale 0 0;
P_0x600003c99640 .param/l "col" 1 9 214, +C4<010>;
L_0x600000df3560 .functor AND 1, v0x600001474870_0, L_0x6000017cac60, C4<1>, C4<1>;
L_0x600000df35d0 .functor AND 1, L_0x6000017cae40, v0x60000147b2a0_0, C4<1>, C4<1>;
L_0x600000df3640 .functor OR 1, L_0x6000017cada0, L_0x600000df35d0, C4<0>, C4<0>;
L_0x600000df36b0 .functor AND 1, L_0x1500d24a0, L_0x600000df3640, C4<1>, C4<1>;
L_0x600000df3720 .functor AND 1, L_0x600000df36b0, L_0x6000017caf80, C4<1>, C4<1>;
v0x600001456910_0 .net *"_ivl_0", 3 0, L_0x6000017cabc0;  1 drivers
L_0x1500d0a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014569a0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d0a78;  1 drivers
v0x600001456a30_0 .net *"_ivl_13", 0 0, L_0x6000017cada0;  1 drivers
L_0x1500d0ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001456ac0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d0ac0;  1 drivers
v0x600001456b50_0 .net *"_ivl_17", 0 0, L_0x6000017cae40;  1 drivers
v0x600001456be0_0 .net *"_ivl_20", 0 0, L_0x600000df35d0;  1 drivers
v0x600001456c70_0 .net *"_ivl_22", 0 0, L_0x600000df3640;  1 drivers
v0x600001456d00_0 .net *"_ivl_24", 0 0, L_0x600000df36b0;  1 drivers
v0x600001456d90_0 .net *"_ivl_25", 31 0, L_0x6000017caee0;  1 drivers
L_0x1500d0b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001456e20_0 .net *"_ivl_28", 15 0, L_0x1500d0b08;  1 drivers
L_0x1500d0b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001456eb0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d0b50;  1 drivers
L_0x1500d09e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001456f40_0 .net *"_ivl_3", 1 0, L_0x1500d09e8;  1 drivers
v0x600001456fd0_0 .net *"_ivl_31", 0 0, L_0x6000017caf80;  1 drivers
L_0x1500d0a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001457060_0 .net/2u *"_ivl_4", 3 0, L_0x1500d0a30;  1 drivers
v0x6000014570f0_0 .net *"_ivl_6", 0 0, L_0x6000017cac60;  1 drivers
v0x600001457180_0 .net "do_clear", 0 0, L_0x600000df3720;  1 drivers
v0x600001457210_0 .net "load_weight", 0 0, L_0x600000df3560;  1 drivers
v0x6000014572a0_0 .net "weight_in", 7 0, L_0x6000017cad00;  1 drivers
L_0x6000017cabc0 .concat [ 2 2 0 0], v0x6000014747e0_0, L_0x1500d09e8;
L_0x6000017cac60 .cmp/eq 4, L_0x6000017cabc0, L_0x1500d0a30;
L_0x6000017cada0 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d0a78;
L_0x6000017cae40 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d0ac0;
L_0x6000017caee0 .concat [ 16 16 0 0], v0x6000014420a0_0, L_0x1500d0b08;
L_0x6000017caf80 .cmp/eq 32, L_0x6000017caee0, L_0x1500d0b50;
S_0x14ef64ab0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef3ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b9e00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b9e40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001455dd0_0 .net *"_ivl_11", 0 0, L_0x6000017cb200;  1 drivers
v0x600001455e60_0 .net *"_ivl_12", 15 0, L_0x6000017cb2a0;  1 drivers
v0x600001455ef0_0 .net/s *"_ivl_4", 15 0, L_0x6000017cb020;  1 drivers
v0x600001455f80_0 .net/s *"_ivl_6", 15 0, L_0x6000017cb0c0;  1 drivers
v0x600001456010_0 .net/s "a_signed", 7 0, v0x6000014561c0_0;  1 drivers
v0x6000014560a0_0 .net "act_in", 7 0, v0x600001454bd0_0;  alias, 1 drivers
v0x600001456130_0 .var "act_out", 7 0;
v0x6000014561c0_0 .var "act_reg", 7 0;
v0x600001456250_0 .net "clear_acc", 0 0, L_0x600000df3720;  alias, 1 drivers
v0x6000014562e0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001456370_0 .net "enable", 0 0, L_0x600000df81c0;  alias, 1 drivers
v0x600001456400_0 .net "load_weight", 0 0, L_0x600000df3560;  alias, 1 drivers
v0x600001456490_0 .net/s "product", 15 0, L_0x6000017cb160;  1 drivers
v0x600001456520_0 .net/s "product_ext", 31 0, L_0x6000017cb340;  1 drivers
v0x6000014565b0_0 .net "psum_in", 31 0, L_0x1500d05f8;  alias, 1 drivers
v0x600001456640_0 .var "psum_out", 31 0;
v0x6000014566d0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001456760_0 .net/s "w_signed", 7 0, v0x600001456880_0;  1 drivers
v0x6000014567f0_0 .net "weight_in", 7 0, L_0x6000017cad00;  alias, 1 drivers
v0x600001456880_0 .var "weight_reg", 7 0;
L_0x6000017cb020 .extend/s 16, v0x6000014561c0_0;
L_0x6000017cb0c0 .extend/s 16, v0x600001456880_0;
L_0x6000017cb160 .arith/mult 16, L_0x6000017cb020, L_0x6000017cb0c0;
L_0x6000017cb200 .part L_0x6000017cb160, 15, 1;
LS_0x6000017cb2a0_0_0 .concat [ 1 1 1 1], L_0x6000017cb200, L_0x6000017cb200, L_0x6000017cb200, L_0x6000017cb200;
LS_0x6000017cb2a0_0_4 .concat [ 1 1 1 1], L_0x6000017cb200, L_0x6000017cb200, L_0x6000017cb200, L_0x6000017cb200;
LS_0x6000017cb2a0_0_8 .concat [ 1 1 1 1], L_0x6000017cb200, L_0x6000017cb200, L_0x6000017cb200, L_0x6000017cb200;
LS_0x6000017cb2a0_0_12 .concat [ 1 1 1 1], L_0x6000017cb200, L_0x6000017cb200, L_0x6000017cb200, L_0x6000017cb200;
L_0x6000017cb2a0 .concat [ 4 4 4 4], LS_0x6000017cb2a0_0_0, LS_0x6000017cb2a0_0_4, LS_0x6000017cb2a0_0_8, LS_0x6000017cb2a0_0_12;
L_0x6000017cb340 .concat [ 16 16 0 0], L_0x6000017cb160, L_0x6000017cb2a0;
S_0x14ef62460 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x14ef87ba0;
 .timescale 0 0;
P_0x600003c9a000 .param/l "col" 1 9 214, +C4<011>;
L_0x600000df3870 .functor AND 1, v0x600001474870_0, L_0x6000017cb480, C4<1>, C4<1>;
L_0x600000df38e0 .functor AND 1, L_0x6000017cb660, v0x60000147b2a0_0, C4<1>, C4<1>;
L_0x600000df3950 .functor OR 1, L_0x6000017cb5c0, L_0x600000df38e0, C4<0>, C4<0>;
L_0x600000df39c0 .functor AND 1, L_0x1500d24a0, L_0x600000df3950, C4<1>, C4<1>;
L_0x600000df3a30 .functor AND 1, L_0x600000df39c0, L_0x6000017cb7a0, C4<1>, C4<1>;
v0x600001457e70_0 .net *"_ivl_0", 3 0, L_0x6000017cb3e0;  1 drivers
L_0x1500d0c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001457f00_0 .net/2u *"_ivl_11", 2 0, L_0x1500d0c28;  1 drivers
v0x600001450000_0 .net *"_ivl_13", 0 0, L_0x6000017cb5c0;  1 drivers
L_0x1500d0c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001450090_0 .net/2u *"_ivl_15", 2 0, L_0x1500d0c70;  1 drivers
v0x600001450120_0 .net *"_ivl_17", 0 0, L_0x6000017cb660;  1 drivers
v0x6000014501b0_0 .net *"_ivl_20", 0 0, L_0x600000df38e0;  1 drivers
v0x600001450240_0 .net *"_ivl_22", 0 0, L_0x600000df3950;  1 drivers
v0x6000014502d0_0 .net *"_ivl_24", 0 0, L_0x600000df39c0;  1 drivers
v0x600001450360_0 .net *"_ivl_25", 31 0, L_0x6000017cb700;  1 drivers
L_0x1500d0cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014503f0_0 .net *"_ivl_28", 15 0, L_0x1500d0cb8;  1 drivers
L_0x1500d0d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001450480_0 .net/2u *"_ivl_29", 31 0, L_0x1500d0d00;  1 drivers
L_0x1500d0b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001450510_0 .net *"_ivl_3", 1 0, L_0x1500d0b98;  1 drivers
v0x6000014505a0_0 .net *"_ivl_31", 0 0, L_0x6000017cb7a0;  1 drivers
L_0x1500d0be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001450630_0 .net/2u *"_ivl_4", 3 0, L_0x1500d0be0;  1 drivers
v0x6000014506c0_0 .net *"_ivl_6", 0 0, L_0x6000017cb480;  1 drivers
v0x600001450750_0 .net "do_clear", 0 0, L_0x600000df3a30;  1 drivers
v0x6000014507e0_0 .net "load_weight", 0 0, L_0x600000df3870;  1 drivers
v0x600001450870_0 .net "weight_in", 7 0, L_0x6000017cb520;  1 drivers
L_0x6000017cb3e0 .concat [ 2 2 0 0], v0x6000014747e0_0, L_0x1500d0b98;
L_0x6000017cb480 .cmp/eq 4, L_0x6000017cb3e0, L_0x1500d0be0;
L_0x6000017cb5c0 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d0c28;
L_0x6000017cb660 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d0c70;
L_0x6000017cb700 .concat [ 16 16 0 0], v0x6000014420a0_0, L_0x1500d0cb8;
L_0x6000017cb7a0 .cmp/eq 32, L_0x6000017cb700, L_0x1500d0d00;
S_0x14ef5fe10 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef62460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b9e80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b9ec0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001457330_0 .net *"_ivl_11", 0 0, L_0x6000017cba20;  1 drivers
v0x6000014573c0_0 .net *"_ivl_12", 15 0, L_0x6000017cbac0;  1 drivers
v0x600001457450_0 .net/s *"_ivl_4", 15 0, L_0x6000017cb840;  1 drivers
v0x6000014574e0_0 .net/s *"_ivl_6", 15 0, L_0x6000017cb8e0;  1 drivers
v0x600001457570_0 .net/s "a_signed", 7 0, v0x600001457720_0;  1 drivers
v0x600001457600_0 .net "act_in", 7 0, v0x600001456130_0;  alias, 1 drivers
v0x600001457690_0 .var "act_out", 7 0;
v0x600001457720_0 .var "act_reg", 7 0;
v0x6000014577b0_0 .net "clear_acc", 0 0, L_0x600000df3a30;  alias, 1 drivers
v0x600001457840_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000014578d0_0 .net "enable", 0 0, L_0x600000df81c0;  alias, 1 drivers
v0x600001457960_0 .net "load_weight", 0 0, L_0x600000df3870;  alias, 1 drivers
v0x6000014579f0_0 .net/s "product", 15 0, L_0x6000017cb980;  1 drivers
v0x600001457a80_0 .net/s "product_ext", 31 0, L_0x6000017cbb60;  1 drivers
v0x600001457b10_0 .net "psum_in", 31 0, L_0x1500d0640;  alias, 1 drivers
v0x600001457ba0_0 .var "psum_out", 31 0;
v0x600001457c30_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001457cc0_0 .net/s "w_signed", 7 0, v0x600001457de0_0;  1 drivers
v0x600001457d50_0 .net "weight_in", 7 0, L_0x6000017cb520;  alias, 1 drivers
v0x600001457de0_0 .var "weight_reg", 7 0;
L_0x6000017cb840 .extend/s 16, v0x600001457720_0;
L_0x6000017cb8e0 .extend/s 16, v0x600001457de0_0;
L_0x6000017cb980 .arith/mult 16, L_0x6000017cb840, L_0x6000017cb8e0;
L_0x6000017cba20 .part L_0x6000017cb980, 15, 1;
LS_0x6000017cbac0_0_0 .concat [ 1 1 1 1], L_0x6000017cba20, L_0x6000017cba20, L_0x6000017cba20, L_0x6000017cba20;
LS_0x6000017cbac0_0_4 .concat [ 1 1 1 1], L_0x6000017cba20, L_0x6000017cba20, L_0x6000017cba20, L_0x6000017cba20;
LS_0x6000017cbac0_0_8 .concat [ 1 1 1 1], L_0x6000017cba20, L_0x6000017cba20, L_0x6000017cba20, L_0x6000017cba20;
LS_0x6000017cbac0_0_12 .concat [ 1 1 1 1], L_0x6000017cba20, L_0x6000017cba20, L_0x6000017cba20, L_0x6000017cba20;
L_0x6000017cbac0 .concat [ 4 4 4 4], LS_0x6000017cbac0_0_0, LS_0x6000017cbac0_0_4, LS_0x6000017cbac0_0_8, LS_0x6000017cbac0_0_12;
L_0x6000017cbb60 .concat [ 16 16 0 0], L_0x6000017cb980, L_0x6000017cbac0;
S_0x14ef5d7c0 .scope generate, "pe_row[1]" "pe_row[1]" 9 213, 9 213 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c9a100 .param/l "row" 1 9 213, +C4<01>;
S_0x14ef5b170 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x14ef5d7c0;
 .timescale 0 0;
P_0x600003c9a180 .param/l "col" 1 9 214, +C4<00>;
L_0x600000df3b80 .functor AND 1, v0x600001474870_0, L_0x6000017cbca0, C4<1>, C4<1>;
L_0x600000df3c60 .functor AND 1, L_0x6000017cbe80, v0x60000147b2a0_0, C4<1>, C4<1>;
L_0x600000df3cd0 .functor OR 1, L_0x6000017cbde0, L_0x600000df3c60, C4<0>, C4<0>;
L_0x600000df3d40 .functor AND 1, L_0x1500d24a0, L_0x600000df3cd0, C4<1>, C4<1>;
L_0x600000df3db0 .functor AND 1, L_0x600000df3d40, L_0x6000017de080, C4<1>, C4<1>;
v0x600001451440_0 .net *"_ivl_0", 2 0, L_0x6000017cbc00;  1 drivers
L_0x1500d0dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014514d0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d0dd8;  1 drivers
v0x600001451560_0 .net *"_ivl_13", 0 0, L_0x6000017cbde0;  1 drivers
L_0x1500d0e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014515f0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d0e20;  1 drivers
v0x600001451680_0 .net *"_ivl_17", 0 0, L_0x6000017cbe80;  1 drivers
v0x600001451710_0 .net *"_ivl_20", 0 0, L_0x600000df3c60;  1 drivers
v0x6000014517a0_0 .net *"_ivl_22", 0 0, L_0x600000df3cd0;  1 drivers
v0x600001451830_0 .net *"_ivl_24", 0 0, L_0x600000df3d40;  1 drivers
v0x6000014518c0_0 .net *"_ivl_25", 31 0, L_0x6000017cbf20;  1 drivers
L_0x1500d0e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001451950_0 .net *"_ivl_28", 15 0, L_0x1500d0e68;  1 drivers
L_0x1500d0eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014519e0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d0eb0;  1 drivers
L_0x1500d0d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001451a70_0 .net *"_ivl_3", 0 0, L_0x1500d0d48;  1 drivers
v0x600001451b00_0 .net *"_ivl_31", 0 0, L_0x6000017de080;  1 drivers
L_0x1500d0d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001451b90_0 .net/2u *"_ivl_4", 2 0, L_0x1500d0d90;  1 drivers
v0x600001451c20_0 .net *"_ivl_6", 0 0, L_0x6000017cbca0;  1 drivers
v0x600001451cb0_0 .net "do_clear", 0 0, L_0x600000df3db0;  1 drivers
v0x600001451d40_0 .net "load_weight", 0 0, L_0x600000df3b80;  1 drivers
v0x600001451dd0_0 .net "weight_in", 7 0, L_0x6000017cbd40;  1 drivers
L_0x6000017cbc00 .concat [ 2 1 0 0], v0x6000014747e0_0, L_0x1500d0d48;
L_0x6000017cbca0 .cmp/eq 3, L_0x6000017cbc00, L_0x1500d0d90;
L_0x6000017cbde0 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d0dd8;
L_0x6000017cbe80 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d0e20;
L_0x6000017cbf20 .concat [ 16 16 0 0], v0x6000014420a0_0, L_0x1500d0e68;
L_0x6000017de080 .cmp/eq 32, L_0x6000017cbf20, L_0x1500d0eb0;
S_0x14ef58b20 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef5b170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b9f00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b9f40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001450900_0 .net *"_ivl_11", 0 0, L_0x6000017dfb60;  1 drivers
v0x600001450990_0 .net *"_ivl_12", 15 0, L_0x6000017df980;  1 drivers
v0x600001450a20_0 .net/s *"_ivl_4", 15 0, L_0x6000017dfc00;  1 drivers
v0x600001450ab0_0 .net/s *"_ivl_6", 15 0, L_0x6000017dfca0;  1 drivers
v0x600001450b40_0 .net/s "a_signed", 7 0, v0x600001450cf0_0;  1 drivers
v0x600001450bd0_0 .net "act_in", 7 0, L_0x600000df2df0;  alias, 1 drivers
v0x600001450c60_0 .var "act_out", 7 0;
v0x600001450cf0_0 .var "act_reg", 7 0;
v0x600001450d80_0 .net "clear_acc", 0 0, L_0x600000df3db0;  alias, 1 drivers
v0x600001450e10_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001450ea0_0 .net "enable", 0 0, L_0x600000df81c0;  alias, 1 drivers
v0x600001450f30_0 .net "load_weight", 0 0, L_0x600000df3b80;  alias, 1 drivers
v0x600001450fc0_0 .net/s "product", 15 0, L_0x6000017dfac0;  1 drivers
v0x600001451050_0 .net/s "product_ext", 31 0, L_0x6000017dfa20;  1 drivers
v0x6000014510e0_0 .net "psum_in", 31 0, v0x60000145bb10_0;  alias, 1 drivers
v0x600001451170_0 .var "psum_out", 31 0;
v0x600001451200_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001451290_0 .net/s "w_signed", 7 0, v0x6000014513b0_0;  1 drivers
v0x600001451320_0 .net "weight_in", 7 0, L_0x6000017cbd40;  alias, 1 drivers
v0x6000014513b0_0 .var "weight_reg", 7 0;
L_0x6000017dfc00 .extend/s 16, v0x600001450cf0_0;
L_0x6000017dfca0 .extend/s 16, v0x6000014513b0_0;
L_0x6000017dfac0 .arith/mult 16, L_0x6000017dfc00, L_0x6000017dfca0;
L_0x6000017dfb60 .part L_0x6000017dfac0, 15, 1;
LS_0x6000017df980_0_0 .concat [ 1 1 1 1], L_0x6000017dfb60, L_0x6000017dfb60, L_0x6000017dfb60, L_0x6000017dfb60;
LS_0x6000017df980_0_4 .concat [ 1 1 1 1], L_0x6000017dfb60, L_0x6000017dfb60, L_0x6000017dfb60, L_0x6000017dfb60;
LS_0x6000017df980_0_8 .concat [ 1 1 1 1], L_0x6000017dfb60, L_0x6000017dfb60, L_0x6000017dfb60, L_0x6000017dfb60;
LS_0x6000017df980_0_12 .concat [ 1 1 1 1], L_0x6000017dfb60, L_0x6000017dfb60, L_0x6000017dfb60, L_0x6000017dfb60;
L_0x6000017df980 .concat [ 4 4 4 4], LS_0x6000017df980_0_0, LS_0x6000017df980_0_4, LS_0x6000017df980_0_8, LS_0x6000017df980_0_12;
L_0x6000017dfa20 .concat [ 16 16 0 0], L_0x6000017dfac0, L_0x6000017df980;
S_0x14ef564d0 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x14ef5d7c0;
 .timescale 0 0;
P_0x600003c99fc0 .param/l "col" 1 9 214, +C4<01>;
L_0x600000df3f00 .functor AND 1, v0x600001474870_0, L_0x6000017df8e0, C4<1>, C4<1>;
L_0x600000df3f70 .functor AND 1, L_0x6000017df5c0, v0x60000147b2a0_0, C4<1>, C4<1>;
L_0x600000df7f70 .functor OR 1, L_0x6000017df7a0, L_0x600000df3f70, C4<0>, C4<0>;
L_0x600000df7cd0 .functor AND 1, L_0x1500d24a0, L_0x600000df7f70, C4<1>, C4<1>;
L_0x600000df7d40 .functor AND 1, L_0x600000df7cd0, L_0x6000017df480, C4<1>, C4<1>;
v0x6000014529a0_0 .net *"_ivl_0", 2 0, L_0x6000017df840;  1 drivers
L_0x1500d0f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001452a30_0 .net/2u *"_ivl_11", 2 0, L_0x1500d0f88;  1 drivers
v0x600001452ac0_0 .net *"_ivl_13", 0 0, L_0x6000017df7a0;  1 drivers
L_0x1500d0fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001452b50_0 .net/2u *"_ivl_15", 2 0, L_0x1500d0fd0;  1 drivers
v0x600001452be0_0 .net *"_ivl_17", 0 0, L_0x6000017df5c0;  1 drivers
v0x600001452c70_0 .net *"_ivl_20", 0 0, L_0x600000df3f70;  1 drivers
v0x600001452d00_0 .net *"_ivl_22", 0 0, L_0x600000df7f70;  1 drivers
v0x600001452d90_0 .net *"_ivl_24", 0 0, L_0x600000df7cd0;  1 drivers
v0x600001452e20_0 .net *"_ivl_25", 31 0, L_0x6000017df660;  1 drivers
L_0x1500d1018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001452eb0_0 .net *"_ivl_28", 15 0, L_0x1500d1018;  1 drivers
L_0x1500d1060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001452f40_0 .net/2u *"_ivl_29", 31 0, L_0x1500d1060;  1 drivers
L_0x1500d0ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001452fd0_0 .net *"_ivl_3", 0 0, L_0x1500d0ef8;  1 drivers
v0x600001453060_0 .net *"_ivl_31", 0 0, L_0x6000017df480;  1 drivers
L_0x1500d0f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000014530f0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d0f40;  1 drivers
v0x600001453180_0 .net *"_ivl_6", 0 0, L_0x6000017df8e0;  1 drivers
v0x600001453210_0 .net "do_clear", 0 0, L_0x600000df7d40;  1 drivers
v0x6000014532a0_0 .net "load_weight", 0 0, L_0x600000df3f00;  1 drivers
v0x600001453330_0 .net "weight_in", 7 0, L_0x6000017df700;  1 drivers
L_0x6000017df840 .concat [ 2 1 0 0], v0x6000014747e0_0, L_0x1500d0ef8;
L_0x6000017df8e0 .cmp/eq 3, L_0x6000017df840, L_0x1500d0f40;
L_0x6000017df7a0 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d0f88;
L_0x6000017df5c0 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d0fd0;
L_0x6000017df660 .concat [ 16 16 0 0], v0x6000014420a0_0, L_0x1500d1018;
L_0x6000017df480 .cmp/eq 32, L_0x6000017df660, L_0x1500d1060;
S_0x14ef53e80 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef564d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b9f80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b9fc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001451e60_0 .net *"_ivl_11", 0 0, L_0x6000017df200;  1 drivers
v0x600001451ef0_0 .net *"_ivl_12", 15 0, L_0x6000017df2a0;  1 drivers
v0x600001451f80_0 .net/s *"_ivl_4", 15 0, L_0x6000017df520;  1 drivers
v0x600001452010_0 .net/s *"_ivl_6", 15 0, L_0x6000017df340;  1 drivers
v0x6000014520a0_0 .net/s "a_signed", 7 0, v0x600001452250_0;  1 drivers
v0x600001452130_0 .net "act_in", 7 0, v0x600001450c60_0;  alias, 1 drivers
v0x6000014521c0_0 .var "act_out", 7 0;
v0x600001452250_0 .var "act_reg", 7 0;
v0x6000014522e0_0 .net "clear_acc", 0 0, L_0x600000df7d40;  alias, 1 drivers
v0x600001452370_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001452400_0 .net "enable", 0 0, L_0x600000df81c0;  alias, 1 drivers
v0x600001452490_0 .net "load_weight", 0 0, L_0x600000df3f00;  alias, 1 drivers
v0x600001452520_0 .net/s "product", 15 0, L_0x6000017df3e0;  1 drivers
v0x6000014525b0_0 .net/s "product_ext", 31 0, L_0x6000017df0c0;  1 drivers
v0x600001452640_0 .net "psum_in", 31 0, v0x6000014550e0_0;  alias, 1 drivers
v0x6000014526d0_0 .var "psum_out", 31 0;
v0x600001452760_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000014527f0_0 .net/s "w_signed", 7 0, v0x600001452910_0;  1 drivers
v0x600001452880_0 .net "weight_in", 7 0, L_0x6000017df700;  alias, 1 drivers
v0x600001452910_0 .var "weight_reg", 7 0;
L_0x6000017df520 .extend/s 16, v0x600001452250_0;
L_0x6000017df340 .extend/s 16, v0x600001452910_0;
L_0x6000017df3e0 .arith/mult 16, L_0x6000017df520, L_0x6000017df340;
L_0x6000017df200 .part L_0x6000017df3e0, 15, 1;
LS_0x6000017df2a0_0_0 .concat [ 1 1 1 1], L_0x6000017df200, L_0x6000017df200, L_0x6000017df200, L_0x6000017df200;
LS_0x6000017df2a0_0_4 .concat [ 1 1 1 1], L_0x6000017df200, L_0x6000017df200, L_0x6000017df200, L_0x6000017df200;
LS_0x6000017df2a0_0_8 .concat [ 1 1 1 1], L_0x6000017df200, L_0x6000017df200, L_0x6000017df200, L_0x6000017df200;
LS_0x6000017df2a0_0_12 .concat [ 1 1 1 1], L_0x6000017df200, L_0x6000017df200, L_0x6000017df200, L_0x6000017df200;
L_0x6000017df2a0 .concat [ 4 4 4 4], LS_0x6000017df2a0_0_0, LS_0x6000017df2a0_0_4, LS_0x6000017df2a0_0_8, LS_0x6000017df2a0_0_12;
L_0x6000017df0c0 .concat [ 16 16 0 0], L_0x6000017df3e0, L_0x6000017df2a0;
S_0x14ef51830 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x14ef5d7c0;
 .timescale 0 0;
P_0x600003c9a340 .param/l "col" 1 9 214, +C4<010>;
L_0x600000df7b10 .functor AND 1, v0x600001474870_0, L_0x6000017def80, C4<1>, C4<1>;
L_0x600000df7b80 .functor AND 1, L_0x6000017deee0, v0x60000147b2a0_0, C4<1>, C4<1>;
L_0x600000df7a30 .functor OR 1, L_0x6000017dee40, L_0x600000df7b80, C4<0>, C4<0>;
L_0x600000df7aa0 .functor AND 1, L_0x1500d24a0, L_0x600000df7a30, C4<1>, C4<1>;
L_0x600000df7950 .functor AND 1, L_0x600000df7aa0, L_0x6000017deda0, C4<1>, C4<1>;
v0x600001453f00_0 .net *"_ivl_0", 3 0, L_0x6000017df160;  1 drivers
L_0x1500d1138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000144c000_0 .net/2u *"_ivl_11", 2 0, L_0x1500d1138;  1 drivers
v0x60000144c090_0 .net *"_ivl_13", 0 0, L_0x6000017dee40;  1 drivers
L_0x1500d1180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000144c120_0 .net/2u *"_ivl_15", 2 0, L_0x1500d1180;  1 drivers
v0x60000144c1b0_0 .net *"_ivl_17", 0 0, L_0x6000017deee0;  1 drivers
v0x60000144c240_0 .net *"_ivl_20", 0 0, L_0x600000df7b80;  1 drivers
v0x60000144c2d0_0 .net *"_ivl_22", 0 0, L_0x600000df7a30;  1 drivers
v0x60000144c360_0 .net *"_ivl_24", 0 0, L_0x600000df7aa0;  1 drivers
v0x60000144c3f0_0 .net *"_ivl_25", 31 0, L_0x6000017ded00;  1 drivers
L_0x1500d11c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000144c480_0 .net *"_ivl_28", 15 0, L_0x1500d11c8;  1 drivers
L_0x1500d1210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000144c510_0 .net/2u *"_ivl_29", 31 0, L_0x1500d1210;  1 drivers
L_0x1500d10a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000144c5a0_0 .net *"_ivl_3", 1 0, L_0x1500d10a8;  1 drivers
v0x60000144c630_0 .net *"_ivl_31", 0 0, L_0x6000017deda0;  1 drivers
L_0x1500d10f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000144c6c0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d10f0;  1 drivers
v0x60000144c750_0 .net *"_ivl_6", 0 0, L_0x6000017def80;  1 drivers
v0x60000144c7e0_0 .net "do_clear", 0 0, L_0x600000df7950;  1 drivers
v0x60000144c870_0 .net "load_weight", 0 0, L_0x600000df7b10;  1 drivers
v0x60000144c900_0 .net "weight_in", 7 0, L_0x6000017df020;  1 drivers
L_0x6000017df160 .concat [ 2 2 0 0], v0x6000014747e0_0, L_0x1500d10a8;
L_0x6000017def80 .cmp/eq 4, L_0x6000017df160, L_0x1500d10f0;
L_0x6000017dee40 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d1138;
L_0x6000017deee0 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d1180;
L_0x6000017ded00 .concat [ 16 16 0 0], v0x6000014420a0_0, L_0x1500d11c8;
L_0x6000017deda0 .cmp/eq 32, L_0x6000017ded00, L_0x1500d1210;
S_0x14ef4f1e0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef51830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b9d00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b9d40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000014533c0_0 .net *"_ivl_11", 0 0, L_0x6000017deb20;  1 drivers
v0x600001453450_0 .net *"_ivl_12", 15 0, L_0x6000017de940;  1 drivers
v0x6000014534e0_0 .net/s *"_ivl_4", 15 0, L_0x6000017debc0;  1 drivers
v0x600001453570_0 .net/s *"_ivl_6", 15 0, L_0x6000017dec60;  1 drivers
v0x600001453600_0 .net/s "a_signed", 7 0, v0x6000014537b0_0;  1 drivers
v0x600001453690_0 .net "act_in", 7 0, v0x6000014521c0_0;  alias, 1 drivers
v0x600001453720_0 .var "act_out", 7 0;
v0x6000014537b0_0 .var "act_reg", 7 0;
v0x600001453840_0 .net "clear_acc", 0 0, L_0x600000df7950;  alias, 1 drivers
v0x6000014538d0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001453960_0 .net "enable", 0 0, L_0x600000df81c0;  alias, 1 drivers
v0x6000014539f0_0 .net "load_weight", 0 0, L_0x600000df7b10;  alias, 1 drivers
v0x600001453a80_0 .net/s "product", 15 0, L_0x6000017dea80;  1 drivers
v0x600001453b10_0 .net/s "product_ext", 31 0, L_0x6000017de9e0;  1 drivers
v0x600001453ba0_0 .net "psum_in", 31 0, v0x600001456640_0;  alias, 1 drivers
v0x600001453c30_0 .var "psum_out", 31 0;
v0x600001453cc0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001453d50_0 .net/s "w_signed", 7 0, v0x600001453e70_0;  1 drivers
v0x600001453de0_0 .net "weight_in", 7 0, L_0x6000017df020;  alias, 1 drivers
v0x600001453e70_0 .var "weight_reg", 7 0;
L_0x6000017debc0 .extend/s 16, v0x6000014537b0_0;
L_0x6000017dec60 .extend/s 16, v0x600001453e70_0;
L_0x6000017dea80 .arith/mult 16, L_0x6000017debc0, L_0x6000017dec60;
L_0x6000017deb20 .part L_0x6000017dea80, 15, 1;
LS_0x6000017de940_0_0 .concat [ 1 1 1 1], L_0x6000017deb20, L_0x6000017deb20, L_0x6000017deb20, L_0x6000017deb20;
LS_0x6000017de940_0_4 .concat [ 1 1 1 1], L_0x6000017deb20, L_0x6000017deb20, L_0x6000017deb20, L_0x6000017deb20;
LS_0x6000017de940_0_8 .concat [ 1 1 1 1], L_0x6000017deb20, L_0x6000017deb20, L_0x6000017deb20, L_0x6000017deb20;
LS_0x6000017de940_0_12 .concat [ 1 1 1 1], L_0x6000017deb20, L_0x6000017deb20, L_0x6000017deb20, L_0x6000017deb20;
L_0x6000017de940 .concat [ 4 4 4 4], LS_0x6000017de940_0_0, LS_0x6000017de940_0_4, LS_0x6000017de940_0_8, LS_0x6000017de940_0_12;
L_0x6000017de9e0 .concat [ 16 16 0 0], L_0x6000017dea80, L_0x6000017de940;
S_0x14ef4cb90 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x14ef5d7c0;
 .timescale 0 0;
P_0x600003c9a440 .param/l "col" 1 9 214, +C4<011>;
L_0x600000df78e0 .functor AND 1, v0x600001474870_0, L_0x6000017de8a0, C4<1>, C4<1>;
L_0x600000df7790 .functor AND 1, L_0x6000017de580, v0x60000147b2a0_0, C4<1>, C4<1>;
L_0x600000df7800 .functor OR 1, L_0x6000017de760, L_0x600000df7790, C4<0>, C4<0>;
L_0x600000df76b0 .functor AND 1, L_0x1500d24a0, L_0x600000df7800, C4<1>, C4<1>;
L_0x600000df7720 .functor AND 1, L_0x600000df76b0, L_0x6000017de440, C4<1>, C4<1>;
v0x60000144d4d0_0 .net *"_ivl_0", 3 0, L_0x6000017de800;  1 drivers
L_0x1500d12e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000144d560_0 .net/2u *"_ivl_11", 2 0, L_0x1500d12e8;  1 drivers
v0x60000144d5f0_0 .net *"_ivl_13", 0 0, L_0x6000017de760;  1 drivers
L_0x1500d1330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000144d680_0 .net/2u *"_ivl_15", 2 0, L_0x1500d1330;  1 drivers
v0x60000144d710_0 .net *"_ivl_17", 0 0, L_0x6000017de580;  1 drivers
v0x60000144d7a0_0 .net *"_ivl_20", 0 0, L_0x600000df7790;  1 drivers
v0x60000144d830_0 .net *"_ivl_22", 0 0, L_0x600000df7800;  1 drivers
v0x60000144d8c0_0 .net *"_ivl_24", 0 0, L_0x600000df76b0;  1 drivers
v0x60000144d950_0 .net *"_ivl_25", 31 0, L_0x6000017de620;  1 drivers
L_0x1500d1378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000144d9e0_0 .net *"_ivl_28", 15 0, L_0x1500d1378;  1 drivers
L_0x1500d13c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000144da70_0 .net/2u *"_ivl_29", 31 0, L_0x1500d13c0;  1 drivers
L_0x1500d1258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000144db00_0 .net *"_ivl_3", 1 0, L_0x1500d1258;  1 drivers
v0x60000144db90_0 .net *"_ivl_31", 0 0, L_0x6000017de440;  1 drivers
L_0x1500d12a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000144dc20_0 .net/2u *"_ivl_4", 3 0, L_0x1500d12a0;  1 drivers
v0x60000144dcb0_0 .net *"_ivl_6", 0 0, L_0x6000017de8a0;  1 drivers
v0x60000144dd40_0 .net "do_clear", 0 0, L_0x600000df7720;  1 drivers
v0x60000144ddd0_0 .net "load_weight", 0 0, L_0x600000df78e0;  1 drivers
v0x60000144de60_0 .net "weight_in", 7 0, L_0x6000017de6c0;  1 drivers
L_0x6000017de800 .concat [ 2 2 0 0], v0x6000014747e0_0, L_0x1500d1258;
L_0x6000017de8a0 .cmp/eq 4, L_0x6000017de800, L_0x1500d12a0;
L_0x6000017de760 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d12e8;
L_0x6000017de580 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d1330;
L_0x6000017de620 .concat [ 16 16 0 0], v0x6000014420a0_0, L_0x1500d1378;
L_0x6000017de440 .cmp/eq 32, L_0x6000017de620, L_0x1500d13c0;
S_0x14ef4a540 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef4cb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ba080 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008ba0c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000144c990_0 .net *"_ivl_11", 0 0, L_0x6000017dfd40;  1 drivers
v0x60000144ca20_0 .net *"_ivl_12", 15 0, L_0x6000017dfde0;  1 drivers
v0x60000144cab0_0 .net/s *"_ivl_4", 15 0, L_0x6000017de4e0;  1 drivers
v0x60000144cb40_0 .net/s *"_ivl_6", 15 0, L_0x6000017dfe80;  1 drivers
v0x60000144cbd0_0 .net/s "a_signed", 7 0, v0x60000144cd80_0;  1 drivers
v0x60000144cc60_0 .net "act_in", 7 0, v0x600001453720_0;  alias, 1 drivers
v0x60000144ccf0_0 .var "act_out", 7 0;
v0x60000144cd80_0 .var "act_reg", 7 0;
v0x60000144ce10_0 .net "clear_acc", 0 0, L_0x600000df7720;  alias, 1 drivers
v0x60000144cea0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000144cf30_0 .net "enable", 0 0, L_0x600000df81c0;  alias, 1 drivers
v0x60000144cfc0_0 .net "load_weight", 0 0, L_0x600000df78e0;  alias, 1 drivers
v0x60000144d050_0 .net/s "product", 15 0, L_0x6000017dff20;  1 drivers
v0x60000144d0e0_0 .net/s "product_ext", 31 0, L_0x6000017de120;  1 drivers
v0x60000144d170_0 .net "psum_in", 31 0, v0x600001457ba0_0;  alias, 1 drivers
v0x60000144d200_0 .var "psum_out", 31 0;
v0x60000144d290_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000144d320_0 .net/s "w_signed", 7 0, v0x60000144d440_0;  1 drivers
v0x60000144d3b0_0 .net "weight_in", 7 0, L_0x6000017de6c0;  alias, 1 drivers
v0x60000144d440_0 .var "weight_reg", 7 0;
L_0x6000017de4e0 .extend/s 16, v0x60000144cd80_0;
L_0x6000017dfe80 .extend/s 16, v0x60000144d440_0;
L_0x6000017dff20 .arith/mult 16, L_0x6000017de4e0, L_0x6000017dfe80;
L_0x6000017dfd40 .part L_0x6000017dff20, 15, 1;
LS_0x6000017dfde0_0_0 .concat [ 1 1 1 1], L_0x6000017dfd40, L_0x6000017dfd40, L_0x6000017dfd40, L_0x6000017dfd40;
LS_0x6000017dfde0_0_4 .concat [ 1 1 1 1], L_0x6000017dfd40, L_0x6000017dfd40, L_0x6000017dfd40, L_0x6000017dfd40;
LS_0x6000017dfde0_0_8 .concat [ 1 1 1 1], L_0x6000017dfd40, L_0x6000017dfd40, L_0x6000017dfd40, L_0x6000017dfd40;
LS_0x6000017dfde0_0_12 .concat [ 1 1 1 1], L_0x6000017dfd40, L_0x6000017dfd40, L_0x6000017dfd40, L_0x6000017dfd40;
L_0x6000017dfde0 .concat [ 4 4 4 4], LS_0x6000017dfde0_0_0, LS_0x6000017dfde0_0_4, LS_0x6000017dfde0_0_8, LS_0x6000017dfde0_0_12;
L_0x6000017de120 .concat [ 16 16 0 0], L_0x6000017dff20, L_0x6000017dfde0;
S_0x14ef47ef0 .scope generate, "pe_row[2]" "pe_row[2]" 9 213, 9 213 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c9a540 .param/l "row" 1 9 213, +C4<010>;
S_0x14ef458a0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x14ef47ef0;
 .timescale 0 0;
P_0x600003c9a5c0 .param/l "col" 1 9 214, +C4<00>;
L_0x600000df74f0 .functor AND 1, v0x600001474870_0, L_0x6000017de300, C4<1>, C4<1>;
L_0x600000df7560 .functor AND 1, L_0x6000017ddd60, v0x60000147b2a0_0, C4<1>, C4<1>;
L_0x600000df7410 .functor OR 1, L_0x6000017ddcc0, L_0x600000df7560, C4<0>, C4<0>;
L_0x600000df7480 .functor AND 1, L_0x1500d24a0, L_0x600000df7410, C4<1>, C4<1>;
L_0x600000df7330 .functor AND 1, L_0x600000df7480, L_0x6000017ddea0, C4<1>, C4<1>;
v0x60000144ea30_0 .net *"_ivl_0", 2 0, L_0x6000017de1c0;  1 drivers
L_0x1500d1498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000144eac0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d1498;  1 drivers
v0x60000144eb50_0 .net *"_ivl_13", 0 0, L_0x6000017ddcc0;  1 drivers
L_0x1500d14e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000144ebe0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d14e0;  1 drivers
v0x60000144ec70_0 .net *"_ivl_17", 0 0, L_0x6000017ddd60;  1 drivers
v0x60000144ed00_0 .net *"_ivl_20", 0 0, L_0x600000df7560;  1 drivers
v0x60000144ed90_0 .net *"_ivl_22", 0 0, L_0x600000df7410;  1 drivers
v0x60000144ee20_0 .net *"_ivl_24", 0 0, L_0x600000df7480;  1 drivers
v0x60000144eeb0_0 .net *"_ivl_25", 31 0, L_0x6000017dde00;  1 drivers
L_0x1500d1528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000144ef40_0 .net *"_ivl_28", 15 0, L_0x1500d1528;  1 drivers
L_0x1500d1570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000144efd0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d1570;  1 drivers
L_0x1500d1408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000144f060_0 .net *"_ivl_3", 0 0, L_0x1500d1408;  1 drivers
v0x60000144f0f0_0 .net *"_ivl_31", 0 0, L_0x6000017ddea0;  1 drivers
L_0x1500d1450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000144f180_0 .net/2u *"_ivl_4", 2 0, L_0x1500d1450;  1 drivers
v0x60000144f210_0 .net *"_ivl_6", 0 0, L_0x6000017de300;  1 drivers
v0x60000144f2a0_0 .net "do_clear", 0 0, L_0x600000df7330;  1 drivers
v0x60000144f330_0 .net "load_weight", 0 0, L_0x600000df74f0;  1 drivers
v0x60000144f3c0_0 .net "weight_in", 7 0, L_0x6000017de3a0;  1 drivers
L_0x6000017de1c0 .concat [ 2 1 0 0], v0x6000014747e0_0, L_0x1500d1408;
L_0x6000017de300 .cmp/eq 3, L_0x6000017de1c0, L_0x1500d1450;
L_0x6000017ddcc0 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d1498;
L_0x6000017ddd60 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d14e0;
L_0x6000017dde00 .concat [ 16 16 0 0], v0x6000014420a0_0, L_0x1500d1528;
L_0x6000017ddea0 .cmp/eq 32, L_0x6000017dde00, L_0x1500d1570;
S_0x14ef43250 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef458a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b9d80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b9dc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000144def0_0 .net *"_ivl_11", 0 0, L_0x6000017dd9a0;  1 drivers
v0x60000144df80_0 .net *"_ivl_12", 15 0, L_0x6000017dda40;  1 drivers
v0x60000144e010_0 .net/s *"_ivl_4", 15 0, L_0x6000017ddf40;  1 drivers
v0x60000144e0a0_0 .net/s *"_ivl_6", 15 0, L_0x6000017ddfe0;  1 drivers
v0x60000144e130_0 .net/s "a_signed", 7 0, v0x60000144e2e0_0;  1 drivers
v0x60000144e1c0_0 .net "act_in", 7 0, L_0x600000df2e60;  alias, 1 drivers
v0x60000144e250_0 .var "act_out", 7 0;
v0x60000144e2e0_0 .var "act_reg", 7 0;
v0x60000144e370_0 .net "clear_acc", 0 0, L_0x600000df7330;  alias, 1 drivers
v0x60000144e400_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000144e490_0 .net "enable", 0 0, L_0x600000df81c0;  alias, 1 drivers
v0x60000144e520_0 .net "load_weight", 0 0, L_0x600000df74f0;  alias, 1 drivers
v0x60000144e5b0_0 .net/s "product", 15 0, L_0x6000017dd900;  1 drivers
v0x60000144e640_0 .net/s "product_ext", 31 0, L_0x6000017ddb80;  1 drivers
v0x60000144e6d0_0 .net "psum_in", 31 0, v0x600001451170_0;  alias, 1 drivers
v0x60000144e760_0 .var "psum_out", 31 0;
v0x60000144e7f0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000144e880_0 .net/s "w_signed", 7 0, v0x60000144e9a0_0;  1 drivers
v0x60000144e910_0 .net "weight_in", 7 0, L_0x6000017de3a0;  alias, 1 drivers
v0x60000144e9a0_0 .var "weight_reg", 7 0;
L_0x6000017ddf40 .extend/s 16, v0x60000144e2e0_0;
L_0x6000017ddfe0 .extend/s 16, v0x60000144e9a0_0;
L_0x6000017dd900 .arith/mult 16, L_0x6000017ddf40, L_0x6000017ddfe0;
L_0x6000017dd9a0 .part L_0x6000017dd900, 15, 1;
LS_0x6000017dda40_0_0 .concat [ 1 1 1 1], L_0x6000017dd9a0, L_0x6000017dd9a0, L_0x6000017dd9a0, L_0x6000017dd9a0;
LS_0x6000017dda40_0_4 .concat [ 1 1 1 1], L_0x6000017dd9a0, L_0x6000017dd9a0, L_0x6000017dd9a0, L_0x6000017dd9a0;
LS_0x6000017dda40_0_8 .concat [ 1 1 1 1], L_0x6000017dd9a0, L_0x6000017dd9a0, L_0x6000017dd9a0, L_0x6000017dd9a0;
LS_0x6000017dda40_0_12 .concat [ 1 1 1 1], L_0x6000017dd9a0, L_0x6000017dd9a0, L_0x6000017dd9a0, L_0x6000017dd9a0;
L_0x6000017dda40 .concat [ 4 4 4 4], LS_0x6000017dda40_0_0, LS_0x6000017dda40_0_4, LS_0x6000017dda40_0_8, LS_0x6000017dda40_0_12;
L_0x6000017ddb80 .concat [ 16 16 0 0], L_0x6000017dd900, L_0x6000017dda40;
S_0x14ef40c00 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x14ef47ef0;
 .timescale 0 0;
P_0x600003c9a6c0 .param/l "col" 1 9 214, +C4<01>;
L_0x600000df72c0 .functor AND 1, v0x600001474870_0, L_0x6000017dbde0, C4<1>, C4<1>;
L_0x600000df7170 .functor AND 1, L_0x6000017dbd40, v0x60000147b2a0_0, C4<1>, C4<1>;
L_0x600000df71e0 .functor OR 1, L_0x6000017dbca0, L_0x600000df7170, C4<0>, C4<0>;
L_0x600000df7090 .functor AND 1, L_0x1500d24a0, L_0x600000df71e0, C4<1>, C4<1>;
L_0x600000df7100 .functor AND 1, L_0x600000df7090, L_0x6000017dbc00, C4<1>, C4<1>;
v0x600001448000_0 .net *"_ivl_0", 2 0, L_0x6000017dbf20;  1 drivers
L_0x1500d1648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001448090_0 .net/2u *"_ivl_11", 2 0, L_0x1500d1648;  1 drivers
v0x600001448120_0 .net *"_ivl_13", 0 0, L_0x6000017dbca0;  1 drivers
L_0x1500d1690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014481b0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d1690;  1 drivers
v0x600001448240_0 .net *"_ivl_17", 0 0, L_0x6000017dbd40;  1 drivers
v0x6000014482d0_0 .net *"_ivl_20", 0 0, L_0x600000df7170;  1 drivers
v0x600001448360_0 .net *"_ivl_22", 0 0, L_0x600000df71e0;  1 drivers
v0x6000014483f0_0 .net *"_ivl_24", 0 0, L_0x600000df7090;  1 drivers
v0x600001448480_0 .net *"_ivl_25", 31 0, L_0x6000017dbb60;  1 drivers
L_0x1500d16d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001448510_0 .net *"_ivl_28", 15 0, L_0x1500d16d8;  1 drivers
L_0x1500d1720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014485a0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d1720;  1 drivers
L_0x1500d15b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001448630_0 .net *"_ivl_3", 0 0, L_0x1500d15b8;  1 drivers
v0x6000014486c0_0 .net *"_ivl_31", 0 0, L_0x6000017dbc00;  1 drivers
L_0x1500d1600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001448750_0 .net/2u *"_ivl_4", 2 0, L_0x1500d1600;  1 drivers
v0x6000014487e0_0 .net *"_ivl_6", 0 0, L_0x6000017dbde0;  1 drivers
v0x600001448870_0 .net "do_clear", 0 0, L_0x600000df7100;  1 drivers
v0x600001448900_0 .net "load_weight", 0 0, L_0x600000df72c0;  1 drivers
v0x600001448990_0 .net "weight_in", 7 0, L_0x6000017dbe80;  1 drivers
L_0x6000017dbf20 .concat [ 2 1 0 0], v0x6000014747e0_0, L_0x1500d15b8;
L_0x6000017dbde0 .cmp/eq 3, L_0x6000017dbf20, L_0x1500d1600;
L_0x6000017dbca0 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d1648;
L_0x6000017dbd40 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d1690;
L_0x6000017dbb60 .concat [ 16 16 0 0], v0x6000014420a0_0, L_0x1500d16d8;
L_0x6000017dbc00 .cmp/eq 32, L_0x6000017dbb60, L_0x1500d1720;
S_0x14f85d8f0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef40c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ba100 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008ba140 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000144f450_0 .net *"_ivl_11", 0 0, L_0x6000017db980;  1 drivers
v0x60000144f4e0_0 .net *"_ivl_12", 15 0, L_0x6000017db7a0;  1 drivers
v0x60000144f570_0 .net/s *"_ivl_4", 15 0, L_0x6000017dba20;  1 drivers
v0x60000144f600_0 .net/s *"_ivl_6", 15 0, L_0x6000017dbac0;  1 drivers
v0x60000144f690_0 .net/s "a_signed", 7 0, v0x60000144f840_0;  1 drivers
v0x60000144f720_0 .net "act_in", 7 0, v0x60000144e250_0;  alias, 1 drivers
v0x60000144f7b0_0 .var "act_out", 7 0;
v0x60000144f840_0 .var "act_reg", 7 0;
v0x60000144f8d0_0 .net "clear_acc", 0 0, L_0x600000df7100;  alias, 1 drivers
v0x60000144f960_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000144f9f0_0 .net "enable", 0 0, L_0x600000df81c0;  alias, 1 drivers
v0x60000144fa80_0 .net "load_weight", 0 0, L_0x600000df72c0;  alias, 1 drivers
v0x60000144fb10_0 .net/s "product", 15 0, L_0x6000017db8e0;  1 drivers
v0x60000144fba0_0 .net/s "product_ext", 31 0, L_0x6000017db840;  1 drivers
v0x60000144fc30_0 .net "psum_in", 31 0, v0x6000014526d0_0;  alias, 1 drivers
v0x60000144fcc0_0 .var "psum_out", 31 0;
v0x60000144fd50_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000144fde0_0 .net/s "w_signed", 7 0, v0x60000144ff00_0;  1 drivers
v0x60000144fe70_0 .net "weight_in", 7 0, L_0x6000017dbe80;  alias, 1 drivers
v0x60000144ff00_0 .var "weight_reg", 7 0;
L_0x6000017dba20 .extend/s 16, v0x60000144f840_0;
L_0x6000017dbac0 .extend/s 16, v0x60000144ff00_0;
L_0x6000017db8e0 .arith/mult 16, L_0x6000017dba20, L_0x6000017dbac0;
L_0x6000017db980 .part L_0x6000017db8e0, 15, 1;
LS_0x6000017db7a0_0_0 .concat [ 1 1 1 1], L_0x6000017db980, L_0x6000017db980, L_0x6000017db980, L_0x6000017db980;
LS_0x6000017db7a0_0_4 .concat [ 1 1 1 1], L_0x6000017db980, L_0x6000017db980, L_0x6000017db980, L_0x6000017db980;
LS_0x6000017db7a0_0_8 .concat [ 1 1 1 1], L_0x6000017db980, L_0x6000017db980, L_0x6000017db980, L_0x6000017db980;
LS_0x6000017db7a0_0_12 .concat [ 1 1 1 1], L_0x6000017db980, L_0x6000017db980, L_0x6000017db980, L_0x6000017db980;
L_0x6000017db7a0 .concat [ 4 4 4 4], LS_0x6000017db7a0_0_0, LS_0x6000017db7a0_0_4, LS_0x6000017db7a0_0_8, LS_0x6000017db7a0_0_12;
L_0x6000017db840 .concat [ 16 16 0 0], L_0x6000017db8e0, L_0x6000017db7a0;
S_0x14f85bf70 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x14ef47ef0;
 .timescale 0 0;
P_0x600003c9a7c0 .param/l "col" 1 9 214, +C4<010>;
L_0x600000df60d0 .functor AND 1, v0x600001474870_0, L_0x6000017db700, C4<1>, C4<1>;
L_0x600000df5c70 .functor AND 1, L_0x6000017db480, v0x60000147b2a0_0, C4<1>, C4<1>;
L_0x600000df5810 .functor OR 1, L_0x6000017db3e0, L_0x600000df5c70, C4<0>, C4<0>;
L_0x600000df53b0 .functor AND 1, L_0x1500d24a0, L_0x600000df5810, C4<1>, C4<1>;
L_0x600000df4f50 .functor AND 1, L_0x600000df53b0, L_0x6000017db340, C4<1>, C4<1>;
v0x600001449560_0 .net *"_ivl_0", 3 0, L_0x6000017db660;  1 drivers
L_0x1500d17f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014495f0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d17f8;  1 drivers
v0x600001449680_0 .net *"_ivl_13", 0 0, L_0x6000017db3e0;  1 drivers
L_0x1500d1840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001449710_0 .net/2u *"_ivl_15", 2 0, L_0x1500d1840;  1 drivers
v0x6000014497a0_0 .net *"_ivl_17", 0 0, L_0x6000017db480;  1 drivers
v0x600001449830_0 .net *"_ivl_20", 0 0, L_0x600000df5c70;  1 drivers
v0x6000014498c0_0 .net *"_ivl_22", 0 0, L_0x600000df5810;  1 drivers
v0x600001449950_0 .net *"_ivl_24", 0 0, L_0x600000df53b0;  1 drivers
v0x6000014499e0_0 .net *"_ivl_25", 31 0, L_0x6000017db2a0;  1 drivers
L_0x1500d1888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001449a70_0 .net *"_ivl_28", 15 0, L_0x1500d1888;  1 drivers
L_0x1500d18d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001449b00_0 .net/2u *"_ivl_29", 31 0, L_0x1500d18d0;  1 drivers
L_0x1500d1768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001449b90_0 .net *"_ivl_3", 1 0, L_0x1500d1768;  1 drivers
v0x600001449c20_0 .net *"_ivl_31", 0 0, L_0x6000017db340;  1 drivers
L_0x1500d17b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001449cb0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d17b0;  1 drivers
v0x600001449d40_0 .net *"_ivl_6", 0 0, L_0x6000017db700;  1 drivers
v0x600001449dd0_0 .net "do_clear", 0 0, L_0x600000df4f50;  1 drivers
v0x600001449e60_0 .net "load_weight", 0 0, L_0x600000df60d0;  1 drivers
v0x600001449ef0_0 .net "weight_in", 7 0, L_0x6000017db520;  1 drivers
L_0x6000017db660 .concat [ 2 2 0 0], v0x6000014747e0_0, L_0x1500d1768;
L_0x6000017db700 .cmp/eq 4, L_0x6000017db660, L_0x1500d17b0;
L_0x6000017db3e0 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d17f8;
L_0x6000017db480 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d1840;
L_0x6000017db2a0 .concat [ 16 16 0 0], v0x6000014420a0_0, L_0x1500d1888;
L_0x6000017db340 .cmp/eq 32, L_0x6000017db2a0, L_0x1500d18d0;
S_0x14f811170 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14f85bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ba000 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008ba040 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001448a20_0 .net *"_ivl_11", 0 0, L_0x6000017db0c0;  1 drivers
v0x600001448ab0_0 .net *"_ivl_12", 15 0, L_0x6000017daee0;  1 drivers
v0x600001448b40_0 .net/s *"_ivl_4", 15 0, L_0x6000017db160;  1 drivers
v0x600001448bd0_0 .net/s *"_ivl_6", 15 0, L_0x6000017db200;  1 drivers
v0x600001448c60_0 .net/s "a_signed", 7 0, v0x600001448e10_0;  1 drivers
v0x600001448cf0_0 .net "act_in", 7 0, v0x60000144f7b0_0;  alias, 1 drivers
v0x600001448d80_0 .var "act_out", 7 0;
v0x600001448e10_0 .var "act_reg", 7 0;
v0x600001448ea0_0 .net "clear_acc", 0 0, L_0x600000df4f50;  alias, 1 drivers
v0x600001448f30_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001448fc0_0 .net "enable", 0 0, L_0x600000df81c0;  alias, 1 drivers
v0x600001449050_0 .net "load_weight", 0 0, L_0x600000df60d0;  alias, 1 drivers
v0x6000014490e0_0 .net/s "product", 15 0, L_0x6000017db020;  1 drivers
v0x600001449170_0 .net/s "product_ext", 31 0, L_0x6000017daf80;  1 drivers
v0x600001449200_0 .net "psum_in", 31 0, v0x600001453c30_0;  alias, 1 drivers
v0x600001449290_0 .var "psum_out", 31 0;
v0x600001449320_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000014493b0_0 .net/s "w_signed", 7 0, v0x6000014494d0_0;  1 drivers
v0x600001449440_0 .net "weight_in", 7 0, L_0x6000017db520;  alias, 1 drivers
v0x6000014494d0_0 .var "weight_reg", 7 0;
L_0x6000017db160 .extend/s 16, v0x600001448e10_0;
L_0x6000017db200 .extend/s 16, v0x6000014494d0_0;
L_0x6000017db020 .arith/mult 16, L_0x6000017db160, L_0x6000017db200;
L_0x6000017db0c0 .part L_0x6000017db020, 15, 1;
LS_0x6000017daee0_0_0 .concat [ 1 1 1 1], L_0x6000017db0c0, L_0x6000017db0c0, L_0x6000017db0c0, L_0x6000017db0c0;
LS_0x6000017daee0_0_4 .concat [ 1 1 1 1], L_0x6000017db0c0, L_0x6000017db0c0, L_0x6000017db0c0, L_0x6000017db0c0;
LS_0x6000017daee0_0_8 .concat [ 1 1 1 1], L_0x6000017db0c0, L_0x6000017db0c0, L_0x6000017db0c0, L_0x6000017db0c0;
LS_0x6000017daee0_0_12 .concat [ 1 1 1 1], L_0x6000017db0c0, L_0x6000017db0c0, L_0x6000017db0c0, L_0x6000017db0c0;
L_0x6000017daee0 .concat [ 4 4 4 4], LS_0x6000017daee0_0_0, LS_0x6000017daee0_0_4, LS_0x6000017daee0_0_8, LS_0x6000017daee0_0_12;
L_0x6000017daf80 .concat [ 16 16 0 0], L_0x6000017db020, L_0x6000017daee0;
S_0x14f83afd0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x14ef47ef0;
 .timescale 0 0;
P_0x600003c9a8c0 .param/l "col" 1 9 214, +C4<011>;
L_0x600000df4230 .functor AND 1, v0x600001474870_0, L_0x6000017dae40, C4<1>, C4<1>;
L_0x600000df6680 .functor AND 1, L_0x6000017dab20, v0x60000147b2a0_0, C4<1>, C4<1>;
L_0x600000df6610 .functor OR 1, L_0x6000017dad00, L_0x600000df6680, C4<0>, C4<0>;
L_0x600000df65a0 .functor AND 1, L_0x1500d24a0, L_0x600000df6610, C4<1>, C4<1>;
L_0x600000df6a00 .functor AND 1, L_0x600000df65a0, L_0x6000017da800, C4<1>, C4<1>;
v0x60000144aac0_0 .net *"_ivl_0", 3 0, L_0x6000017dada0;  1 drivers
L_0x1500d19a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000144ab50_0 .net/2u *"_ivl_11", 2 0, L_0x1500d19a8;  1 drivers
v0x60000144abe0_0 .net *"_ivl_13", 0 0, L_0x6000017dad00;  1 drivers
L_0x1500d19f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000144ac70_0 .net/2u *"_ivl_15", 2 0, L_0x1500d19f0;  1 drivers
v0x60000144ad00_0 .net *"_ivl_17", 0 0, L_0x6000017dab20;  1 drivers
v0x60000144ad90_0 .net *"_ivl_20", 0 0, L_0x600000df6680;  1 drivers
v0x60000144ae20_0 .net *"_ivl_22", 0 0, L_0x600000df6610;  1 drivers
v0x60000144aeb0_0 .net *"_ivl_24", 0 0, L_0x600000df65a0;  1 drivers
v0x60000144af40_0 .net *"_ivl_25", 31 0, L_0x6000017dabc0;  1 drivers
L_0x1500d1a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000144afd0_0 .net *"_ivl_28", 15 0, L_0x1500d1a38;  1 drivers
L_0x1500d1a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000144b060_0 .net/2u *"_ivl_29", 31 0, L_0x1500d1a80;  1 drivers
L_0x1500d1918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000144b0f0_0 .net *"_ivl_3", 1 0, L_0x1500d1918;  1 drivers
v0x60000144b180_0 .net *"_ivl_31", 0 0, L_0x6000017da800;  1 drivers
L_0x1500d1960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000144b210_0 .net/2u *"_ivl_4", 3 0, L_0x1500d1960;  1 drivers
v0x60000144b2a0_0 .net *"_ivl_6", 0 0, L_0x6000017dae40;  1 drivers
v0x60000144b330_0 .net "do_clear", 0 0, L_0x600000df6a00;  1 drivers
v0x60000144b3c0_0 .net "load_weight", 0 0, L_0x600000df4230;  1 drivers
v0x60000144b450_0 .net "weight_in", 7 0, L_0x6000017dac60;  1 drivers
L_0x6000017dada0 .concat [ 2 2 0 0], v0x6000014747e0_0, L_0x1500d1918;
L_0x6000017dae40 .cmp/eq 4, L_0x6000017dada0, L_0x1500d1960;
L_0x6000017dad00 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d19a8;
L_0x6000017dab20 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d19f0;
L_0x6000017dabc0 .concat [ 16 16 0 0], v0x6000014420a0_0, L_0x1500d1a38;
L_0x6000017da800 .cmp/eq 32, L_0x6000017dabc0, L_0x1500d1a80;
S_0x14f810d30 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14f83afd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ba180 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008ba1c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001449f80_0 .net *"_ivl_11", 0 0, L_0x6000017da3a0;  1 drivers
v0x60000144a010_0 .net *"_ivl_12", 15 0, L_0x6000017da440;  1 drivers
v0x60000144a0a0_0 .net/s *"_ivl_4", 15 0, L_0x6000017da8a0;  1 drivers
v0x60000144a130_0 .net/s *"_ivl_6", 15 0, L_0x6000017da9e0;  1 drivers
v0x60000144a1c0_0 .net/s "a_signed", 7 0, v0x60000144a370_0;  1 drivers
v0x60000144a250_0 .net "act_in", 7 0, v0x600001448d80_0;  alias, 1 drivers
v0x60000144a2e0_0 .var "act_out", 7 0;
v0x60000144a370_0 .var "act_reg", 7 0;
v0x60000144a400_0 .net "clear_acc", 0 0, L_0x600000df6a00;  alias, 1 drivers
v0x60000144a490_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000144a520_0 .net "enable", 0 0, L_0x600000df81c0;  alias, 1 drivers
v0x60000144a5b0_0 .net "load_weight", 0 0, L_0x600000df4230;  alias, 1 drivers
v0x60000144a640_0 .net/s "product", 15 0, L_0x6000017daa80;  1 drivers
v0x60000144a6d0_0 .net/s "product_ext", 31 0, L_0x6000017da4e0;  1 drivers
v0x60000144a760_0 .net "psum_in", 31 0, v0x60000144d200_0;  alias, 1 drivers
v0x60000144a7f0_0 .var "psum_out", 31 0;
v0x60000144a880_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000144a910_0 .net/s "w_signed", 7 0, v0x60000144aa30_0;  1 drivers
v0x60000144a9a0_0 .net "weight_in", 7 0, L_0x6000017dac60;  alias, 1 drivers
v0x60000144aa30_0 .var "weight_reg", 7 0;
L_0x6000017da8a0 .extend/s 16, v0x60000144a370_0;
L_0x6000017da9e0 .extend/s 16, v0x60000144aa30_0;
L_0x6000017daa80 .arith/mult 16, L_0x6000017da8a0, L_0x6000017da9e0;
L_0x6000017da3a0 .part L_0x6000017daa80, 15, 1;
LS_0x6000017da440_0_0 .concat [ 1 1 1 1], L_0x6000017da3a0, L_0x6000017da3a0, L_0x6000017da3a0, L_0x6000017da3a0;
LS_0x6000017da440_0_4 .concat [ 1 1 1 1], L_0x6000017da3a0, L_0x6000017da3a0, L_0x6000017da3a0, L_0x6000017da3a0;
LS_0x6000017da440_0_8 .concat [ 1 1 1 1], L_0x6000017da3a0, L_0x6000017da3a0, L_0x6000017da3a0, L_0x6000017da3a0;
LS_0x6000017da440_0_12 .concat [ 1 1 1 1], L_0x6000017da3a0, L_0x6000017da3a0, L_0x6000017da3a0, L_0x6000017da3a0;
L_0x6000017da440 .concat [ 4 4 4 4], LS_0x6000017da440_0_0, LS_0x6000017da440_0_4, LS_0x6000017da440_0_8, LS_0x6000017da440_0_12;
L_0x6000017da4e0 .concat [ 16 16 0 0], L_0x6000017daa80, L_0x6000017da440;
S_0x14f8108f0 .scope generate, "pe_row[3]" "pe_row[3]" 9 213, 9 213 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c9a9c0 .param/l "row" 1 9 213, +C4<011>;
S_0x14f836780 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x14f8108f0;
 .timescale 0 0;
P_0x600003c9aa40 .param/l "col" 1 9 214, +C4<00>;
L_0x600000dfb4f0 .functor AND 1, v0x600001474870_0, L_0x6000017da620, C4<1>, C4<1>;
L_0x600000dfb090 .functor AND 1, L_0x6000017da760, v0x60000147b2a0_0, C4<1>, C4<1>;
L_0x600000dfac30 .functor OR 1, L_0x6000017db5c0, L_0x600000dfb090, C4<0>, C4<0>;
L_0x600000dfa7d0 .functor AND 1, L_0x1500d24a0, L_0x600000dfac30, C4<1>, C4<1>;
L_0x600000dfa370 .functor AND 1, L_0x600000dfa7d0, L_0x6000017d9540, C4<1>, C4<1>;
v0x600001444090_0 .net *"_ivl_0", 2 0, L_0x6000017da580;  1 drivers
L_0x1500d1b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001444120_0 .net/2u *"_ivl_11", 2 0, L_0x1500d1b58;  1 drivers
v0x6000014441b0_0 .net *"_ivl_13", 0 0, L_0x6000017db5c0;  1 drivers
L_0x1500d1ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001444240_0 .net/2u *"_ivl_15", 2 0, L_0x1500d1ba0;  1 drivers
v0x6000014442d0_0 .net *"_ivl_17", 0 0, L_0x6000017da760;  1 drivers
v0x600001444360_0 .net *"_ivl_20", 0 0, L_0x600000dfb090;  1 drivers
v0x6000014443f0_0 .net *"_ivl_22", 0 0, L_0x600000dfac30;  1 drivers
v0x600001444480_0 .net *"_ivl_24", 0 0, L_0x600000dfa7d0;  1 drivers
v0x600001444510_0 .net *"_ivl_25", 31 0, L_0x6000017d9680;  1 drivers
L_0x1500d1be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014445a0_0 .net *"_ivl_28", 15 0, L_0x1500d1be8;  1 drivers
L_0x1500d1c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001444630_0 .net/2u *"_ivl_29", 31 0, L_0x1500d1c30;  1 drivers
L_0x1500d1ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014446c0_0 .net *"_ivl_3", 0 0, L_0x1500d1ac8;  1 drivers
v0x600001444750_0 .net *"_ivl_31", 0 0, L_0x6000017d9540;  1 drivers
L_0x1500d1b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014447e0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d1b10;  1 drivers
v0x600001444870_0 .net *"_ivl_6", 0 0, L_0x6000017da620;  1 drivers
v0x600001444900_0 .net "do_clear", 0 0, L_0x600000dfa370;  1 drivers
v0x600001444990_0 .net "load_weight", 0 0, L_0x600000dfb4f0;  1 drivers
v0x600001444a20_0 .net "weight_in", 7 0, L_0x6000017da6c0;  1 drivers
L_0x6000017da580 .concat [ 2 1 0 0], v0x6000014747e0_0, L_0x1500d1ac8;
L_0x6000017da620 .cmp/eq 3, L_0x6000017da580, L_0x1500d1b10;
L_0x6000017db5c0 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d1b58;
L_0x6000017da760 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d1ba0;
L_0x6000017d9680 .concat [ 16 16 0 0], v0x6000014420a0_0, L_0x1500d1be8;
L_0x6000017d9540 .cmp/eq 32, L_0x6000017d9680, L_0x1500d1c30;
S_0x14f834130 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14f836780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ba200 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008ba240 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000144b4e0_0 .net *"_ivl_11", 0 0, L_0x6000017d9860;  1 drivers
v0x60000144b570_0 .net *"_ivl_12", 15 0, L_0x6000017d9040;  1 drivers
v0x60000144b600_0 .net/s *"_ivl_4", 15 0, L_0x6000017d92c0;  1 drivers
v0x60000144b690_0 .net/s *"_ivl_6", 15 0, L_0x6000017d99a0;  1 drivers
v0x60000144b720_0 .net/s "a_signed", 7 0, v0x60000144b8d0_0;  1 drivers
v0x60000144b7b0_0 .net "act_in", 7 0, L_0x600000df2ed0;  alias, 1 drivers
v0x60000144b840_0 .var "act_out", 7 0;
v0x60000144b8d0_0 .var "act_reg", 7 0;
v0x60000144b960_0 .net "clear_acc", 0 0, L_0x600000dfa370;  alias, 1 drivers
v0x60000144b9f0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000144ba80_0 .net "enable", 0 0, L_0x600000df81c0;  alias, 1 drivers
v0x60000144bb10_0 .net "load_weight", 0 0, L_0x600000dfb4f0;  alias, 1 drivers
v0x60000144bba0_0 .net/s "product", 15 0, L_0x6000017d9180;  1 drivers
v0x60000144bc30_0 .net/s "product_ext", 31 0, L_0x6000017d9720;  1 drivers
v0x60000144bcc0_0 .net "psum_in", 31 0, v0x60000144e760_0;  alias, 1 drivers
v0x60000144bd50_0 .var "psum_out", 31 0;
v0x60000144bde0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000144be70_0 .net/s "w_signed", 7 0, v0x600001444000_0;  1 drivers
v0x60000144bf00_0 .net "weight_in", 7 0, L_0x6000017da6c0;  alias, 1 drivers
v0x600001444000_0 .var "weight_reg", 7 0;
L_0x6000017d92c0 .extend/s 16, v0x60000144b8d0_0;
L_0x6000017d99a0 .extend/s 16, v0x600001444000_0;
L_0x6000017d9180 .arith/mult 16, L_0x6000017d92c0, L_0x6000017d99a0;
L_0x6000017d9860 .part L_0x6000017d9180, 15, 1;
LS_0x6000017d9040_0_0 .concat [ 1 1 1 1], L_0x6000017d9860, L_0x6000017d9860, L_0x6000017d9860, L_0x6000017d9860;
LS_0x6000017d9040_0_4 .concat [ 1 1 1 1], L_0x6000017d9860, L_0x6000017d9860, L_0x6000017d9860, L_0x6000017d9860;
LS_0x6000017d9040_0_8 .concat [ 1 1 1 1], L_0x6000017d9860, L_0x6000017d9860, L_0x6000017d9860, L_0x6000017d9860;
LS_0x6000017d9040_0_12 .concat [ 1 1 1 1], L_0x6000017d9860, L_0x6000017d9860, L_0x6000017d9860, L_0x6000017d9860;
L_0x6000017d9040 .concat [ 4 4 4 4], LS_0x6000017d9040_0_0, LS_0x6000017d9040_0_4, LS_0x6000017d9040_0_8, LS_0x6000017d9040_0_12;
L_0x6000017d9720 .concat [ 16 16 0 0], L_0x6000017d9180, L_0x6000017d9040;
S_0x14f831ae0 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x14f8108f0;
 .timescale 0 0;
P_0x600003c9ab40 .param/l "col" 1 9 214, +C4<01>;
L_0x600000df9e30 .functor AND 1, v0x600001474870_0, L_0x6000017d95e0, C4<1>, C4<1>;
L_0x600000df9dc0 .functor AND 1, L_0x6000017d8e60, v0x60000147b2a0_0, C4<1>, C4<1>;
L_0x600000df9ce0 .functor OR 1, L_0x6000017d94a0, L_0x600000df9dc0, C4<0>, C4<0>;
L_0x600000df9d50 .functor AND 1, L_0x1500d24a0, L_0x600000df9ce0, C4<1>, C4<1>;
L_0x600000df96c0 .functor AND 1, L_0x600000df9d50, L_0x6000017d8f00, C4<1>, C4<1>;
v0x6000014455f0_0 .net *"_ivl_0", 2 0, L_0x6000017d8d20;  1 drivers
L_0x1500d1d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001445680_0 .net/2u *"_ivl_11", 2 0, L_0x1500d1d08;  1 drivers
v0x600001445710_0 .net *"_ivl_13", 0 0, L_0x6000017d94a0;  1 drivers
L_0x1500d1d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014457a0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d1d50;  1 drivers
v0x600001445830_0 .net *"_ivl_17", 0 0, L_0x6000017d8e60;  1 drivers
v0x6000014458c0_0 .net *"_ivl_20", 0 0, L_0x600000df9dc0;  1 drivers
v0x600001445950_0 .net *"_ivl_22", 0 0, L_0x600000df9ce0;  1 drivers
v0x6000014459e0_0 .net *"_ivl_24", 0 0, L_0x600000df9d50;  1 drivers
v0x600001445a70_0 .net *"_ivl_25", 31 0, L_0x6000017d9360;  1 drivers
L_0x1500d1d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001445b00_0 .net *"_ivl_28", 15 0, L_0x1500d1d98;  1 drivers
L_0x1500d1de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001445b90_0 .net/2u *"_ivl_29", 31 0, L_0x1500d1de0;  1 drivers
L_0x1500d1c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001445c20_0 .net *"_ivl_3", 0 0, L_0x1500d1c78;  1 drivers
v0x600001445cb0_0 .net *"_ivl_31", 0 0, L_0x6000017d8f00;  1 drivers
L_0x1500d1cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001445d40_0 .net/2u *"_ivl_4", 2 0, L_0x1500d1cc0;  1 drivers
v0x600001445dd0_0 .net *"_ivl_6", 0 0, L_0x6000017d95e0;  1 drivers
v0x600001445e60_0 .net "do_clear", 0 0, L_0x600000df96c0;  1 drivers
v0x600001445ef0_0 .net "load_weight", 0 0, L_0x600000df9e30;  1 drivers
v0x600001445f80_0 .net "weight_in", 7 0, L_0x6000017d8dc0;  1 drivers
L_0x6000017d8d20 .concat [ 2 1 0 0], v0x6000014747e0_0, L_0x1500d1c78;
L_0x6000017d95e0 .cmp/eq 3, L_0x6000017d8d20, L_0x1500d1cc0;
L_0x6000017d94a0 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d1d08;
L_0x6000017d8e60 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d1d50;
L_0x6000017d9360 .concat [ 16 16 0 0], v0x6000014420a0_0, L_0x1500d1d98;
L_0x6000017d8f00 .cmp/eq 32, L_0x6000017d9360, L_0x1500d1de0;
S_0x14f82f490 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14f831ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ba280 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008ba2c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001444ab0_0 .net *"_ivl_11", 0 0, L_0x6000017d8be0;  1 drivers
v0x600001444b40_0 .net *"_ivl_12", 15 0, L_0x6000017d8c80;  1 drivers
v0x600001444bd0_0 .net/s *"_ivl_4", 15 0, L_0x6000017d9220;  1 drivers
v0x600001444c60_0 .net/s *"_ivl_6", 15 0, L_0x6000017d8fa0;  1 drivers
v0x600001444cf0_0 .net/s "a_signed", 7 0, v0x600001444ea0_0;  1 drivers
v0x600001444d80_0 .net "act_in", 7 0, v0x60000144b840_0;  alias, 1 drivers
v0x600001444e10_0 .var "act_out", 7 0;
v0x600001444ea0_0 .var "act_reg", 7 0;
v0x600001444f30_0 .net "clear_acc", 0 0, L_0x600000df96c0;  alias, 1 drivers
v0x600001444fc0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001445050_0 .net "enable", 0 0, L_0x600000df81c0;  alias, 1 drivers
v0x6000014450e0_0 .net "load_weight", 0 0, L_0x600000df9e30;  alias, 1 drivers
v0x600001445170_0 .net/s "product", 15 0, L_0x6000017d90e0;  1 drivers
v0x600001445200_0 .net/s "product_ext", 31 0, L_0x6000017d8aa0;  1 drivers
v0x600001445290_0 .net "psum_in", 31 0, v0x60000144fcc0_0;  alias, 1 drivers
v0x600001445320_0 .var "psum_out", 31 0;
v0x6000014453b0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001445440_0 .net/s "w_signed", 7 0, v0x600001445560_0;  1 drivers
v0x6000014454d0_0 .net "weight_in", 7 0, L_0x6000017d8dc0;  alias, 1 drivers
v0x600001445560_0 .var "weight_reg", 7 0;
L_0x6000017d9220 .extend/s 16, v0x600001444ea0_0;
L_0x6000017d8fa0 .extend/s 16, v0x600001445560_0;
L_0x6000017d90e0 .arith/mult 16, L_0x6000017d9220, L_0x6000017d8fa0;
L_0x6000017d8be0 .part L_0x6000017d90e0, 15, 1;
LS_0x6000017d8c80_0_0 .concat [ 1 1 1 1], L_0x6000017d8be0, L_0x6000017d8be0, L_0x6000017d8be0, L_0x6000017d8be0;
LS_0x6000017d8c80_0_4 .concat [ 1 1 1 1], L_0x6000017d8be0, L_0x6000017d8be0, L_0x6000017d8be0, L_0x6000017d8be0;
LS_0x6000017d8c80_0_8 .concat [ 1 1 1 1], L_0x6000017d8be0, L_0x6000017d8be0, L_0x6000017d8be0, L_0x6000017d8be0;
LS_0x6000017d8c80_0_12 .concat [ 1 1 1 1], L_0x6000017d8be0, L_0x6000017d8be0, L_0x6000017d8be0, L_0x6000017d8be0;
L_0x6000017d8c80 .concat [ 4 4 4 4], LS_0x6000017d8c80_0_0, LS_0x6000017d8c80_0_4, LS_0x6000017d8c80_0_8, LS_0x6000017d8c80_0_12;
L_0x6000017d8aa0 .concat [ 16 16 0 0], L_0x6000017d90e0, L_0x6000017d8c80;
S_0x14f8281a0 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x14f8108f0;
 .timescale 0 0;
P_0x600003c9ac40 .param/l "col" 1 9 214, +C4<010>;
L_0x600000df9810 .functor AND 1, v0x600001474870_0, L_0x6000017d8960, C4<1>, C4<1>;
L_0x600000df8f50 .functor AND 1, L_0x6000017d88c0, v0x60000147b2a0_0, C4<1>, C4<1>;
L_0x600000df8cb0 .functor OR 1, L_0x6000017d8820, L_0x600000df8f50, C4<0>, C4<0>;
L_0x600000df8d20 .functor AND 1, L_0x1500d24a0, L_0x600000df8cb0, C4<1>, C4<1>;
L_0x600000df8bd0 .functor AND 1, L_0x600000df8d20, L_0x6000017d8780, C4<1>, C4<1>;
v0x600001446b50_0 .net *"_ivl_0", 3 0, L_0x6000017d8b40;  1 drivers
L_0x1500d1eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001446be0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d1eb8;  1 drivers
v0x600001446c70_0 .net *"_ivl_13", 0 0, L_0x6000017d8820;  1 drivers
L_0x1500d1f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001446d00_0 .net/2u *"_ivl_15", 2 0, L_0x1500d1f00;  1 drivers
v0x600001446d90_0 .net *"_ivl_17", 0 0, L_0x6000017d88c0;  1 drivers
v0x600001446e20_0 .net *"_ivl_20", 0 0, L_0x600000df8f50;  1 drivers
v0x600001446eb0_0 .net *"_ivl_22", 0 0, L_0x600000df8cb0;  1 drivers
v0x600001446f40_0 .net *"_ivl_24", 0 0, L_0x600000df8d20;  1 drivers
v0x600001446fd0_0 .net *"_ivl_25", 31 0, L_0x6000017d86e0;  1 drivers
L_0x1500d1f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001447060_0 .net *"_ivl_28", 15 0, L_0x1500d1f48;  1 drivers
L_0x1500d1f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014470f0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d1f90;  1 drivers
L_0x1500d1e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001447180_0 .net *"_ivl_3", 1 0, L_0x1500d1e28;  1 drivers
v0x600001447210_0 .net *"_ivl_31", 0 0, L_0x6000017d8780;  1 drivers
L_0x1500d1e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000014472a0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d1e70;  1 drivers
v0x600001447330_0 .net *"_ivl_6", 0 0, L_0x6000017d8960;  1 drivers
v0x6000014473c0_0 .net "do_clear", 0 0, L_0x600000df8bd0;  1 drivers
v0x600001447450_0 .net "load_weight", 0 0, L_0x600000df9810;  1 drivers
v0x6000014474e0_0 .net "weight_in", 7 0, L_0x6000017d8a00;  1 drivers
L_0x6000017d8b40 .concat [ 2 2 0 0], v0x6000014747e0_0, L_0x1500d1e28;
L_0x6000017d8960 .cmp/eq 4, L_0x6000017d8b40, L_0x1500d1e70;
L_0x6000017d8820 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d1eb8;
L_0x6000017d88c0 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d1f00;
L_0x6000017d86e0 .concat [ 16 16 0 0], v0x6000014420a0_0, L_0x1500d1f48;
L_0x6000017d8780 .cmp/eq 32, L_0x6000017d86e0, L_0x1500d1f90;
S_0x14f825b50 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14f8281a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ba300 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008ba340 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001446010_0 .net *"_ivl_11", 0 0, L_0x6000017d8500;  1 drivers
v0x6000014460a0_0 .net *"_ivl_12", 15 0, L_0x6000017da260;  1 drivers
v0x600001446130_0 .net/s *"_ivl_4", 15 0, L_0x6000017d85a0;  1 drivers
v0x6000014461c0_0 .net/s *"_ivl_6", 15 0, L_0x6000017d8640;  1 drivers
v0x600001446250_0 .net/s "a_signed", 7 0, v0x600001446400_0;  1 drivers
v0x6000014462e0_0 .net "act_in", 7 0, v0x600001444e10_0;  alias, 1 drivers
v0x600001446370_0 .var "act_out", 7 0;
v0x600001446400_0 .var "act_reg", 7 0;
v0x600001446490_0 .net "clear_acc", 0 0, L_0x600000df8bd0;  alias, 1 drivers
v0x600001446520_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000014465b0_0 .net "enable", 0 0, L_0x600000df81c0;  alias, 1 drivers
v0x600001446640_0 .net "load_weight", 0 0, L_0x600000df9810;  alias, 1 drivers
v0x6000014466d0_0 .net/s "product", 15 0, L_0x6000017d8460;  1 drivers
v0x600001446760_0 .net/s "product_ext", 31 0, L_0x6000017da080;  1 drivers
v0x6000014467f0_0 .net "psum_in", 31 0, v0x600001449290_0;  alias, 1 drivers
v0x600001446880_0 .var "psum_out", 31 0;
v0x600001446910_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000014469a0_0 .net/s "w_signed", 7 0, v0x600001446ac0_0;  1 drivers
v0x600001446a30_0 .net "weight_in", 7 0, L_0x6000017d8a00;  alias, 1 drivers
v0x600001446ac0_0 .var "weight_reg", 7 0;
L_0x6000017d85a0 .extend/s 16, v0x600001446400_0;
L_0x6000017d8640 .extend/s 16, v0x600001446ac0_0;
L_0x6000017d8460 .arith/mult 16, L_0x6000017d85a0, L_0x6000017d8640;
L_0x6000017d8500 .part L_0x6000017d8460, 15, 1;
LS_0x6000017da260_0_0 .concat [ 1 1 1 1], L_0x6000017d8500, L_0x6000017d8500, L_0x6000017d8500, L_0x6000017d8500;
LS_0x6000017da260_0_4 .concat [ 1 1 1 1], L_0x6000017d8500, L_0x6000017d8500, L_0x6000017d8500, L_0x6000017d8500;
LS_0x6000017da260_0_8 .concat [ 1 1 1 1], L_0x6000017d8500, L_0x6000017d8500, L_0x6000017d8500, L_0x6000017d8500;
LS_0x6000017da260_0_12 .concat [ 1 1 1 1], L_0x6000017d8500, L_0x6000017d8500, L_0x6000017d8500, L_0x6000017d8500;
L_0x6000017da260 .concat [ 4 4 4 4], LS_0x6000017da260_0_0, LS_0x6000017da260_0_4, LS_0x6000017da260_0_8, LS_0x6000017da260_0_12;
L_0x6000017da080 .concat [ 16 16 0 0], L_0x6000017d8460, L_0x6000017da260;
S_0x14f823500 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x14f8108f0;
 .timescale 0 0;
P_0x600003c9ad40 .param/l "col" 1 9 214, +C4<011>;
L_0x600000df8b60 .functor AND 1, v0x600001474870_0, L_0x6000017d9fe0, C4<1>, C4<1>;
L_0x600000df8a10 .functor AND 1, L_0x6000017d81e0, v0x60000147b2a0_0, C4<1>, C4<1>;
L_0x600000df8a80 .functor OR 1, L_0x6000017d8140, L_0x600000df8a10, C4<0>, C4<0>;
L_0x600000df8930 .functor AND 1, L_0x1500d24a0, L_0x600000df8a80, C4<1>, C4<1>;
L_0x600000df89a0 .functor AND 1, L_0x600000df8930, L_0x6000017d80a0, C4<1>, C4<1>;
v0x600001440120_0 .net *"_ivl_0", 3 0, L_0x6000017d9f40;  1 drivers
L_0x1500d2068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014401b0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d2068;  1 drivers
v0x600001440240_0 .net *"_ivl_13", 0 0, L_0x6000017d8140;  1 drivers
L_0x1500d20b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014402d0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d20b0;  1 drivers
v0x600001440360_0 .net *"_ivl_17", 0 0, L_0x6000017d81e0;  1 drivers
v0x6000014403f0_0 .net *"_ivl_20", 0 0, L_0x600000df8a10;  1 drivers
v0x600001440480_0 .net *"_ivl_22", 0 0, L_0x600000df8a80;  1 drivers
v0x600001440510_0 .net *"_ivl_24", 0 0, L_0x600000df8930;  1 drivers
v0x6000014405a0_0 .net *"_ivl_25", 31 0, L_0x6000017d8000;  1 drivers
L_0x1500d20f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001440630_0 .net *"_ivl_28", 15 0, L_0x1500d20f8;  1 drivers
L_0x1500d2140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014406c0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d2140;  1 drivers
L_0x1500d1fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001440750_0 .net *"_ivl_3", 1 0, L_0x1500d1fd8;  1 drivers
v0x6000014407e0_0 .net *"_ivl_31", 0 0, L_0x6000017d80a0;  1 drivers
L_0x1500d2020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001440870_0 .net/2u *"_ivl_4", 3 0, L_0x1500d2020;  1 drivers
v0x600001440900_0 .net *"_ivl_6", 0 0, L_0x6000017d9fe0;  1 drivers
v0x600001440990_0 .net "do_clear", 0 0, L_0x600000df89a0;  1 drivers
v0x600001440a20_0 .net "load_weight", 0 0, L_0x600000df8b60;  1 drivers
v0x600001440ab0_0 .net "weight_in", 7 0, L_0x6000017d9d60;  1 drivers
L_0x6000017d9f40 .concat [ 2 2 0 0], v0x6000014747e0_0, L_0x1500d1fd8;
L_0x6000017d9fe0 .cmp/eq 4, L_0x6000017d9f40, L_0x1500d2020;
L_0x6000017d8140 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d2068;
L_0x6000017d81e0 .cmp/eq 3, v0x6000014429a0_0, L_0x1500d20b0;
L_0x6000017d8000 .concat [ 16 16 0 0], v0x6000014420a0_0, L_0x1500d20f8;
L_0x6000017d80a0 .cmp/eq 32, L_0x6000017d8000, L_0x1500d2140;
S_0x14f820eb0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14f823500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ba380 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008ba3c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001447570_0 .net *"_ivl_11", 0 0, L_0x6000017d7f20;  1 drivers
v0x600001447600_0 .net *"_ivl_12", 15 0, L_0x6000017d7d40;  1 drivers
v0x600001447690_0 .net/s *"_ivl_4", 15 0, L_0x6000017d9c20;  1 drivers
v0x600001447720_0 .net/s *"_ivl_6", 15 0, L_0x6000017d9cc0;  1 drivers
v0x6000014477b0_0 .net/s "a_signed", 7 0, v0x600001447960_0;  1 drivers
v0x600001447840_0 .net "act_in", 7 0, v0x600001446370_0;  alias, 1 drivers
v0x6000014478d0_0 .var "act_out", 7 0;
v0x600001447960_0 .var "act_reg", 7 0;
v0x6000014479f0_0 .net "clear_acc", 0 0, L_0x600000df89a0;  alias, 1 drivers
v0x600001447a80_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001447b10_0 .net "enable", 0 0, L_0x600000df81c0;  alias, 1 drivers
v0x600001447ba0_0 .net "load_weight", 0 0, L_0x600000df8b60;  alias, 1 drivers
v0x600001447c30_0 .net/s "product", 15 0, L_0x6000017d7e80;  1 drivers
v0x600001447cc0_0 .net/s "product_ext", 31 0, L_0x6000017d7de0;  1 drivers
v0x600001447d50_0 .net "psum_in", 31 0, v0x60000144a7f0_0;  alias, 1 drivers
v0x600001447de0_0 .var "psum_out", 31 0;
v0x600001447e70_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001447f00_0 .net/s "w_signed", 7 0, v0x600001440090_0;  1 drivers
v0x600001440000_0 .net "weight_in", 7 0, L_0x6000017d9d60;  alias, 1 drivers
v0x600001440090_0 .var "weight_reg", 7 0;
L_0x6000017d9c20 .extend/s 16, v0x600001447960_0;
L_0x6000017d9cc0 .extend/s 16, v0x600001440090_0;
L_0x6000017d7e80 .arith/mult 16, L_0x6000017d9c20, L_0x6000017d9cc0;
L_0x6000017d7f20 .part L_0x6000017d7e80, 15, 1;
LS_0x6000017d7d40_0_0 .concat [ 1 1 1 1], L_0x6000017d7f20, L_0x6000017d7f20, L_0x6000017d7f20, L_0x6000017d7f20;
LS_0x6000017d7d40_0_4 .concat [ 1 1 1 1], L_0x6000017d7f20, L_0x6000017d7f20, L_0x6000017d7f20, L_0x6000017d7f20;
LS_0x6000017d7d40_0_8 .concat [ 1 1 1 1], L_0x6000017d7f20, L_0x6000017d7f20, L_0x6000017d7f20, L_0x6000017d7f20;
LS_0x6000017d7d40_0_12 .concat [ 1 1 1 1], L_0x6000017d7f20, L_0x6000017d7f20, L_0x6000017d7f20, L_0x6000017d7f20;
L_0x6000017d7d40 .concat [ 4 4 4 4], LS_0x6000017d7d40_0_0, LS_0x6000017d7d40_0_4, LS_0x6000017d7d40_0_8, LS_0x6000017d7d40_0_12;
L_0x6000017d7de0 .concat [ 16 16 0 0], L_0x6000017d7e80, L_0x6000017d7d40;
S_0x14f81e860 .scope generate, "wire_col0[0]" "wire_col0[0]" 9 198, 9 198 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c9ae40 .param/l "row" 1 9 198, +C4<00>;
L_0x600000df2d80 .functor BUFZ 8, v0x60000145a880_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14f81c210 .scope generate, "wire_col0[1]" "wire_col0[1]" 9 198, 9 198 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c9aec0 .param/l "row" 1 9 198, +C4<01>;
L_0x600000df2df0 .functor BUFZ 8, v0x60000145ab50_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14f819bc0 .scope generate, "wire_col0[2]" "wire_col0[2]" 9 198, 9 198 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c9af40 .param/l "row" 1 9 198, +C4<010>;
L_0x600000df2e60 .functor BUFZ 8, v0x60000145ae20_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14f817570 .scope generate, "wire_col0[3]" "wire_col0[3]" 9 198, 9 198 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c9afc0 .param/l "row" 1 9 198, +C4<011>;
L_0x600000df2ed0 .functor BUFZ 8, v0x60000145b0f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14f814f20 .scope generate, "wire_output[0]" "wire_output[0]" 9 279, 9 279 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c9b040 .param/l "col" 1 9 279, +C4<00>;
L_0x600000df83f0 .functor BUFZ 32, v0x60000145a520_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001440b40_0 .net *"_ivl_2", 31 0, L_0x600000df83f0;  1 drivers
S_0x14f8128d0 .scope generate, "wire_output[1]" "wire_output[1]" 9 279, 9 279 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c9b0c0 .param/l "col" 1 9 279, +C4<01>;
L_0x600000df8460 .functor BUFZ 32, v0x60000145a640_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001440bd0_0 .net *"_ivl_2", 31 0, L_0x600000df8460;  1 drivers
S_0x14f859e00 .scope generate, "wire_output[2]" "wire_output[2]" 9 279, 9 279 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c9b140 .param/l "col" 1 9 279, +C4<010>;
L_0x600000df8310 .functor BUFZ 32, v0x60000145a760_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001440c60_0 .net *"_ivl_2", 31 0, L_0x600000df8310;  1 drivers
S_0x14f8597a0 .scope generate, "wire_output[3]" "wire_output[3]" 9 279, 9 279 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c9b1c0 .param/l "col" 1 9 279, +C4<011>;
L_0x600000df8380 .functor BUFZ 32, L_0x600000df8540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001440cf0_0 .net *"_ivl_2", 31 0, L_0x600000df8380;  1 drivers
S_0x14f859140 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 9 206, 9 206 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c9b240 .param/l "col" 1 9 206, +C4<00>;
S_0x14f858ae0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 9 206, 9 206 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c9b2c0 .param/l "col" 1 9 206, +C4<01>;
S_0x14f8613a0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 9 206, 9 206 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c9b340 .param/l "col" 1 9 206, +C4<010>;
S_0x14ee27db0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 9 206, 9 206 0, S_0x14efc9ea0;
 .timescale 0 0;
P_0x600003c9b3c0 .param/l "col" 1 9 206, +C4<011>;
S_0x14ee27f20 .scope module, "sram_inst" "sram_subsystem" 6 480, 11 11 0, S_0x14efd37e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14ee21790 .param/l "ADDR_WIDTH" 0 11 15, +C4<00000000000000000000000000010100>;
P_0x14ee217d0 .param/l "BANK_BITS" 1 11 69, +C4<00000000000000000000000000000010>;
P_0x14ee21810 .param/l "BANK_DEPTH" 0 11 13, +C4<00000000000000000000000100000000>;
P_0x14ee21850 .param/l "DATA_WIDTH" 0 11 14, +C4<00000000000000000000000100000000>;
P_0x14ee21890 .param/l "NUM_BANKS" 0 11 12, +C4<00000000000000000000000000000100>;
P_0x14ee218d0 .param/l "WORD_BITS" 1 11 70, +C4<00000000000000000000000000001000>;
L_0x600000dc1960 .functor BUFZ 256, v0x60000147d440_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dc1810 .functor BUFZ 256, v0x60000147df80_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dc1880 .functor BUFZ 256, v0x60000147cd80_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x60000147c360_0 .var/i "b", 31 0;
v0x60000147c3f0 .array "bank_addr", 3 0, 7 0;
v0x60000147c480_0 .net "bank_dma", 1 0, L_0x6000017d3840;  1 drivers
v0x60000147c510_0 .var "bank_dma_d", 1 0;
v0x60000147c5a0_0 .net "bank_mxu_a", 1 0, L_0x6000017d35c0;  1 drivers
v0x60000147c630_0 .var "bank_mxu_a_d", 1 0;
v0x60000147c6c0_0 .net "bank_mxu_o", 1 0, L_0x6000017d3660;  1 drivers
v0x60000147c750_0 .net "bank_mxu_w", 1 0, L_0x6000017d3980;  1 drivers
v0x60000147c7e0_0 .var "bank_mxu_w_d", 1 0;
v0x60000147c870 .array "bank_rdata", 3 0;
v0x60000147c870_0 .net v0x60000147c870 0, 255 0, v0x600001442f40_0; 1 drivers
v0x60000147c870_1 .net v0x60000147c870 1, 255 0, v0x600001443450_0; 1 drivers
v0x60000147c870_2 .net v0x60000147c870 2, 255 0, v0x600001443960_0; 1 drivers
v0x60000147c870_3 .net v0x60000147c870 3, 255 0, v0x600001443e70_0; 1 drivers
v0x60000147c900_0 .var "bank_re", 3 0;
v0x60000147c990_0 .net "bank_vpu", 1 0, L_0x6000017d37a0;  1 drivers
v0x60000147ca20_0 .var "bank_vpu_d", 1 0;
v0x60000147cab0 .array "bank_wdata", 3 0, 255 0;
v0x60000147cb40_0 .var "bank_we", 3 0;
v0x60000147cbd0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000147cc60_0 .net "dma_addr", 19 0, v0x60000145ed90_0;  alias, 1 drivers
v0x60000147ccf0_0 .net "dma_rdata", 255 0, L_0x600000dc1880;  alias, 1 drivers
v0x60000147cd80_0 .var "dma_rdata_reg", 255 0;
v0x60000147ce10_0 .net "dma_re", 0 0, L_0x600000dc2760;  alias, 1 drivers
v0x60000147cea0_0 .net "dma_ready", 0 0, L_0x6000017d2080;  alias, 1 drivers
v0x60000147cf30_0 .net "dma_wdata", 255 0, L_0x600000dc2680;  alias, 1 drivers
v0x60000147cfc0_0 .net "dma_we", 0 0, L_0x600000dc26f0;  alias, 1 drivers
v0x60000147d050_0 .var "grant_dma", 3 0;
v0x60000147d0e0_0 .var "grant_mxu_a", 3 0;
v0x60000147d170_0 .var "grant_mxu_o", 3 0;
v0x60000147d200_0 .var "grant_mxu_w", 3 0;
v0x60000147d290_0 .var "grant_vpu", 3 0;
v0x60000147d320_0 .net "mxu_a_addr", 19 0, L_0x6000017d7160;  alias, 1 drivers
v0x60000147d3b0_0 .net "mxu_a_rdata", 255 0, L_0x600000dc1960;  alias, 1 drivers
v0x60000147d440_0 .var "mxu_a_rdata_reg", 255 0;
v0x60000147d4d0_0 .net "mxu_a_re", 0 0, L_0x6000017d6a80;  alias, 1 drivers
v0x60000147d560_0 .net "mxu_a_ready", 0 0, L_0x6000017d2440;  alias, 1 drivers
v0x60000147d5f0_0 .net "mxu_o_addr", 19 0, L_0x6000017d6c60;  alias, 1 drivers
v0x60000147d680_0 .net "mxu_o_ready", 0 0, L_0x6000017d2300;  alias, 1 drivers
v0x60000147d710_0 .net "mxu_o_wdata", 255 0, L_0x6000017d6e40;  alias, 1 drivers
v0x60000147d7a0_0 .net "mxu_o_we", 0 0, L_0x600000df90a0;  alias, 1 drivers
v0x60000147d830_0 .net "mxu_w_addr", 19 0, L_0x6000017d72a0;  alias, 1 drivers
v0x60000147d8c0_0 .net "mxu_w_rdata", 255 0, v0x60000147d950_0;  alias, 1 drivers
v0x60000147d950_0 .var "mxu_w_rdata_reg", 255 0;
v0x60000147d9e0_0 .net "mxu_w_re", 0 0, L_0x6000017d6ee0;  alias, 1 drivers
v0x60000147da70_0 .net "mxu_w_ready", 0 0, L_0x6000017d3480;  alias, 1 drivers
v0x60000147db00_0 .var "req_dma", 3 0;
v0x60000147db90_0 .var "req_mxu_a", 3 0;
v0x60000147dc20_0 .var "req_mxu_o", 3 0;
v0x60000147dcb0_0 .var "req_mxu_w", 3 0;
v0x60000147dd40_0 .var "req_vpu", 3 0;
v0x60000147ddd0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000147de60_0 .net "vpu_addr", 19 0, v0x60000147f570_0;  alias, 1 drivers
v0x60000147def0_0 .net "vpu_rdata", 255 0, L_0x600000dc1810;  alias, 1 drivers
v0x60000147df80_0 .var "vpu_rdata_reg", 255 0;
v0x60000147e010_0 .net "vpu_re", 0 0, L_0x600000dc2d80;  alias, 1 drivers
v0x60000147e0a0_0 .net "vpu_ready", 0 0, L_0x6000017d3520;  alias, 1 drivers
v0x60000147e130_0 .net "vpu_wdata", 255 0, L_0x600000dc2e60;  alias, 1 drivers
v0x60000147e1c0_0 .net "vpu_we", 0 0, L_0x600000dc2df0;  alias, 1 drivers
v0x60000147e250_0 .net "word_dma", 7 0, L_0x6000017d33e0;  1 drivers
v0x60000147e2e0_0 .net "word_mxu_a", 7 0, L_0x6000017d3200;  1 drivers
v0x60000147e370_0 .net "word_mxu_o", 7 0, L_0x6000017d32a0;  1 drivers
v0x60000147e400_0 .net "word_mxu_w", 7 0, L_0x6000017d3160;  1 drivers
v0x60000147e490_0 .net "word_vpu", 7 0, L_0x6000017d3340;  1 drivers
E_0x600003c9bbc0/0 .event anyedge, v0x60000147c7e0_0, v0x600001442f40_0, v0x600001443450_0, v0x600001443960_0;
E_0x600003c9bbc0/1 .event anyedge, v0x600001443e70_0, v0x60000147c630_0, v0x60000147ca20_0, v0x60000147c510_0;
E_0x600003c9bbc0 .event/or E_0x600003c9bbc0/0, E_0x600003c9bbc0/1;
E_0x600003c9bc40/0 .event anyedge, v0x60000147dcb0_0, v0x60000147db90_0, v0x60000147dc20_0, v0x60000147dd40_0;
E_0x600003c9bc40/1 .event anyedge, v0x60000147db00_0, v0x60000147d200_0, v0x60000147e400_0, v0x60000147d0e0_0;
E_0x600003c9bc40/2 .event anyedge, v0x60000147e2e0_0, v0x60000147d170_0, v0x60000147e370_0, v0x60000147d710_0;
E_0x600003c9bc40/3 .event anyedge, v0x60000147d290_0, v0x60000147e490_0, v0x60000147e130_0, v0x60000147e1c0_0;
E_0x600003c9bc40/4 .event anyedge, v0x60000147e010_0, v0x60000147d050_0, v0x60000147e250_0, v0x60000145f060_0;
E_0x600003c9bc40/5 .event anyedge, v0x60000145f180_0, v0x60000145eeb0_0;
E_0x600003c9bc40 .event/or E_0x600003c9bc40/0, E_0x600003c9bc40/1, E_0x600003c9bc40/2, E_0x600003c9bc40/3, E_0x600003c9bc40/4, E_0x600003c9bc40/5;
E_0x600003c9bc80/0 .event anyedge, v0x60000147d9e0_0, v0x60000147c750_0, v0x60000147d4d0_0, v0x60000147c5a0_0;
E_0x600003c9bc80/1 .event anyedge, v0x60000147d7a0_0, v0x60000147c6c0_0, v0x60000147e1c0_0, v0x60000147e010_0;
E_0x600003c9bc80/2 .event anyedge, v0x60000147c990_0, v0x60000145f180_0, v0x60000145eeb0_0, v0x60000147c480_0;
E_0x600003c9bc80 .event/or E_0x600003c9bc80/0, E_0x600003c9bc80/1, E_0x600003c9bc80/2;
L_0x6000017d3e80 .part v0x60000147cb40_0, 0, 1;
L_0x6000017d3ca0 .part v0x60000147c900_0, 0, 1;
L_0x6000017d3d40 .part v0x60000147cb40_0, 1, 1;
L_0x6000017d3b60 .part v0x60000147c900_0, 1, 1;
L_0x6000017d3c00 .part v0x60000147cb40_0, 2, 1;
L_0x6000017d3a20 .part v0x60000147c900_0, 2, 1;
L_0x6000017d3ac0 .part v0x60000147cb40_0, 3, 1;
L_0x6000017d38e0 .part v0x60000147c900_0, 3, 1;
L_0x6000017d3980 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000017d72a0 (v0x60000147c120_0) S_0x14ef38ed0;
L_0x6000017d35c0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000017d7160 (v0x60000147c120_0) S_0x14ef38ed0;
L_0x6000017d3660 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000017d6c60 (v0x60000147c120_0) S_0x14ef38ed0;
L_0x6000017d37a0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, v0x60000147f570_0 (v0x60000147c120_0) S_0x14ef38ed0;
L_0x6000017d3840 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, v0x60000145ed90_0 (v0x60000147c120_0) S_0x14ef38ed0;
L_0x6000017d3160 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000017d72a0 (v0x60000147c240_0) S_0x14eff4810;
L_0x6000017d3200 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000017d7160 (v0x60000147c240_0) S_0x14eff4810;
L_0x6000017d32a0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000017d6c60 (v0x60000147c240_0) S_0x14eff4810;
L_0x6000017d3340 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, v0x60000147f570_0 (v0x60000147c240_0) S_0x14eff4810;
L_0x6000017d33e0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, v0x60000145ed90_0 (v0x60000147c240_0) S_0x14eff4810;
L_0x6000017d3480 .part/v v0x60000147d200_0, L_0x6000017d3980, 1;
L_0x6000017d2440 .part/v v0x60000147d0e0_0, L_0x6000017d35c0, 1;
L_0x6000017d2300 .part/v v0x60000147d170_0, L_0x6000017d3660, 1;
L_0x6000017d3520 .part/v v0x60000147d290_0, L_0x6000017d37a0, 1;
L_0x6000017d2080 .part/v v0x60000147d050_0, L_0x6000017d3840, 1;
S_0x14ee21910 .scope generate, "bank_gen[0]" "bank_gen[0]" 11 184, 11 184 0, S_0x14ee27f20;
 .timescale 0 0;
P_0x600003c9bcc0 .param/l "i" 1 11 184, +C4<00>;
S_0x14ee04b10 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x14ee21910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008b9700 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x6000008b9740 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x60000147c3f0_0 .array/port v0x60000147c3f0, 0;
v0x600001442d00_0 .net "addr", 7 0, v0x60000147c3f0_0;  1 drivers
v0x600001442d90_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001442e20_0 .var/i "i", 31 0;
v0x600001442eb0 .array "mem", 255 0, 255 0;
v0x600001442f40_0 .var "rdata", 255 0;
v0x600001442fd0_0 .net "re", 0 0, L_0x6000017d3ca0;  1 drivers
v0x60000147cab0_0 .array/port v0x60000147cab0, 0;
v0x600001443060_0 .net "wdata", 255 0, v0x60000147cab0_0;  1 drivers
v0x6000014430f0_0 .net "we", 0 0, L_0x6000017d3e80;  1 drivers
S_0x14ee04c80 .scope generate, "bank_gen[1]" "bank_gen[1]" 11 184, 11 184 0, S_0x14ee27f20;
 .timescale 0 0;
P_0x600003c9be00 .param/l "i" 1 11 184, +C4<01>;
S_0x14ee0baa0 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x14ee04c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008ba400 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x6000008ba440 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x60000147c3f0_1 .array/port v0x60000147c3f0, 1;
v0x600001443210_0 .net "addr", 7 0, v0x60000147c3f0_1;  1 drivers
v0x6000014432a0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001443330_0 .var/i "i", 31 0;
v0x6000014433c0 .array "mem", 255 0, 255 0;
v0x600001443450_0 .var "rdata", 255 0;
v0x6000014434e0_0 .net "re", 0 0, L_0x6000017d3b60;  1 drivers
v0x60000147cab0_1 .array/port v0x60000147cab0, 1;
v0x600001443570_0 .net "wdata", 255 0, v0x60000147cab0_1;  1 drivers
v0x600001443600_0 .net "we", 0 0, L_0x6000017d3d40;  1 drivers
S_0x14ee0bc10 .scope generate, "bank_gen[2]" "bank_gen[2]" 11 184, 11 184 0, S_0x14ee27f20;
 .timescale 0 0;
P_0x600003c9bf40 .param/l "i" 1 11 184, +C4<010>;
S_0x14ee1b210 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x14ee0bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008ba480 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x6000008ba4c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x60000147c3f0_2 .array/port v0x60000147c3f0, 2;
v0x600001443720_0 .net "addr", 7 0, v0x60000147c3f0_2;  1 drivers
v0x6000014437b0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001443840_0 .var/i "i", 31 0;
v0x6000014438d0 .array "mem", 255 0, 255 0;
v0x600001443960_0 .var "rdata", 255 0;
v0x6000014439f0_0 .net "re", 0 0, L_0x6000017d3a20;  1 drivers
v0x60000147cab0_2 .array/port v0x60000147cab0, 2;
v0x600001443a80_0 .net "wdata", 255 0, v0x60000147cab0_2;  1 drivers
v0x600001443b10_0 .net "we", 0 0, L_0x6000017d3c00;  1 drivers
S_0x14ee1b380 .scope generate, "bank_gen[3]" "bank_gen[3]" 11 184, 11 184 0, S_0x14ee27f20;
 .timescale 0 0;
P_0x600003c94080 .param/l "i" 1 11 184, +C4<011>;
S_0x14ef38d60 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x14ee1b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008ba500 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x6000008ba540 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x60000147c3f0_3 .array/port v0x60000147c3f0, 3;
v0x600001443c30_0 .net "addr", 7 0, v0x60000147c3f0_3;  1 drivers
v0x600001443cc0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001443d50_0 .var/i "i", 31 0;
v0x600001443de0 .array "mem", 255 0, 255 0;
v0x600001443e70_0 .var "rdata", 255 0;
v0x600001443f00_0 .net "re", 0 0, L_0x6000017d38e0;  1 drivers
v0x60000147cab0_3 .array/port v0x60000147cab0, 3;
v0x60000147c000_0 .net "wdata", 255 0, v0x60000147cab0_3;  1 drivers
v0x60000147c090_0 .net "we", 0 0, L_0x6000017d3ac0;  1 drivers
S_0x14ef38ed0 .scope function.vec4.s2, "get_bank" "get_bank" 11 73, 11 73 0, S_0x14ee27f20;
 .timescale 0 0;
v0x60000147c120_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14ef38ed0
TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x60000147c120_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x60000147c120_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14eff4810 .scope function.vec4.s8, "get_word" "get_word" 11 81, 11 81 0, S_0x14ee27f20;
 .timescale 0 0;
v0x60000147c240_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14eff4810
TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x60000147c240_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14eff4980 .scope module, "vpu_inst" "vector_unit" 6 407, 12 17 0, S_0x14efd37e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14f02d200 .param/l "DATA_WIDTH" 0 12 19, +C4<00000000000000000000000000010000>;
P_0x14f02d240 .param/l "LANES" 0 12 18, +C4<00000000000000000000000000010000>;
P_0x14f02d280 .param/l "REDUCE_STAGES" 1 12 181, +C4<00000000000000000000000000000100>;
P_0x14f02d2c0 .param/l "SRAM_ADDR_W" 0 12 21, +C4<00000000000000000000000000010100>;
P_0x14f02d300 .param/l "S_DECODE" 1 12 92, C4<001>;
P_0x14f02d340 .param/l "S_DONE" 1 12 97, C4<110>;
P_0x14f02d380 .param/l "S_EXECUTE" 1 12 93, C4<010>;
P_0x14f02d3c0 .param/l "S_IDLE" 1 12 91, C4<000>;
P_0x14f02d400 .param/l "S_MEM_WAIT" 1 12 94, C4<011>;
P_0x14f02d440 .param/l "S_REDUCE" 1 12 95, C4<100>;
P_0x14f02d480 .param/l "S_WRITEBACK" 1 12 96, C4<101>;
P_0x14f02d4c0 .param/l "VOP_ADD" 1 12 59, C4<00000001>;
P_0x14f02d500 .param/l "VOP_BCAST" 1 12 73, C4<00110010>;
P_0x14f02d540 .param/l "VOP_GELU" 1 12 64, C4<00010001>;
P_0x14f02d580 .param/l "VOP_LOAD" 1 12 71, C4<00110000>;
P_0x14f02d5c0 .param/l "VOP_MADD" 1 12 62, C4<00000100>;
P_0x14f02d600 .param/l "VOP_MAX" 1 12 69, C4<00100001>;
P_0x14f02d640 .param/l "VOP_MIN" 1 12 70, C4<00100010>;
P_0x14f02d680 .param/l "VOP_MOV" 1 12 74, C4<00110011>;
P_0x14f02d6c0 .param/l "VOP_MUL" 1 12 61, C4<00000011>;
P_0x14f02d700 .param/l "VOP_RELU" 1 12 63, C4<00010000>;
P_0x14f02d740 .param/l "VOP_SIGMOID" 1 12 66, C4<00010011>;
P_0x14f02d780 .param/l "VOP_SILU" 1 12 65, C4<00010010>;
P_0x14f02d7c0 .param/l "VOP_STORE" 1 12 72, C4<00110001>;
P_0x14f02d800 .param/l "VOP_SUB" 1 12 60, C4<00000010>;
P_0x14f02d840 .param/l "VOP_SUM" 1 12 68, C4<00100000>;
P_0x14f02d880 .param/l "VOP_TANH" 1 12 67, C4<00010100>;
P_0x14f02d8c0 .param/l "VOP_ZERO" 1 12 75, C4<00110100>;
P_0x14f02d900 .param/l "VREG_COUNT" 0 12 20, +C4<00000000000000000000000000100000>;
L_0x600000dc3bf0 .functor BUFZ 256, L_0x6000017d41e0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dc3790 .functor BUFZ 256, L_0x6000017d40a0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dc3330 .functor BUFZ 1, v0x60000147ee20_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc2e60 .functor BUFZ 256, v0x60000147f8d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dc2df0 .functor BUFZ 1, v0x60000147f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc2d80 .functor BUFZ 1, v0x60000147f720_0, C4<0>, C4<0>, C4<0>;
v0x60000147e520_0 .net *"_ivl_48", 255 0, L_0x6000017d41e0;  1 drivers
v0x60000147e5b0_0 .net *"_ivl_50", 6 0, L_0x6000017d4280;  1 drivers
L_0x1500d2848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000147e640_0 .net *"_ivl_53", 1 0, L_0x1500d2848;  1 drivers
v0x60000147e6d0_0 .net *"_ivl_56", 255 0, L_0x6000017d40a0;  1 drivers
v0x60000147e760_0 .net *"_ivl_58", 6 0, L_0x6000017d4140;  1 drivers
L_0x1500d2890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000147e7f0_0 .net *"_ivl_61", 1 0, L_0x1500d2890;  1 drivers
L_0x1500d28d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000147e880_0 .net/2u *"_ivl_64", 2 0, L_0x1500d28d8;  1 drivers
v0x60000147e910_0 .var "addr_reg", 19 0;
v0x60000147e9a0_0 .var "alu_result", 255 0;
v0x60000147ea30_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000147eac0_0 .net "cmd", 127 0, v0x60000145a250_0;  alias, 1 drivers
v0x60000147eb50_0 .net "cmd_done", 0 0, L_0x600000dc3330;  alias, 1 drivers
v0x60000147ebe0_0 .net "cmd_ready", 0 0, L_0x6000017d4000;  alias, 1 drivers
v0x60000147ec70_0 .var "cmd_reg", 127 0;
v0x60000147ed00_0 .net "cmd_valid", 0 0, L_0x600000df0070;  alias, 1 drivers
v0x60000147ed90_0 .net "count", 15 0, L_0x6000017d43c0;  1 drivers
v0x60000147ee20_0 .var "done_reg", 0 0;
v0x60000147eeb0_0 .var "elem_count", 15 0;
v0x60000147ef40_0 .net "imm", 15 0, L_0x6000017d48c0;  1 drivers
v0x60000147efd0_0 .var/i "lane", 31 0;
v0x60000147f060 .array "lane_a", 15 0;
v0x60000147f060_0 .net v0x60000147f060 0, 15 0, L_0x6000017d5c20; 1 drivers
v0x60000147f060_1 .net v0x60000147f060 1, 15 0, L_0x6000017d6080; 1 drivers
v0x60000147f060_2 .net v0x60000147f060 2, 15 0, L_0x6000017d5f40; 1 drivers
v0x60000147f060_3 .net v0x60000147f060 3, 15 0, L_0x6000017d5e00; 1 drivers
v0x60000147f060_4 .net v0x60000147f060 4, 15 0, L_0x6000017d5cc0; 1 drivers
v0x60000147f060_5 .net v0x60000147f060 5, 15 0, L_0x6000017d5b80; 1 drivers
v0x60000147f060_6 .net v0x60000147f060 6, 15 0, L_0x6000017d5a40; 1 drivers
v0x60000147f060_7 .net v0x60000147f060 7, 15 0, L_0x6000017d5900; 1 drivers
v0x60000147f060_8 .net v0x60000147f060 8, 15 0, L_0x6000017d57c0; 1 drivers
v0x60000147f060_9 .net v0x60000147f060 9, 15 0, L_0x6000017d5360; 1 drivers
v0x60000147f060_10 .net v0x60000147f060 10, 15 0, L_0x6000017d5040; 1 drivers
v0x60000147f060_11 .net v0x60000147f060 11, 15 0, L_0x6000017d50e0; 1 drivers
v0x60000147f060_12 .net v0x60000147f060 12, 15 0, L_0x6000017d4fa0; 1 drivers
v0x60000147f060_13 .net v0x60000147f060 13, 15 0, L_0x6000017d4e60; 1 drivers
v0x60000147f060_14 .net v0x60000147f060 14, 15 0, L_0x6000017d4d20; 1 drivers
v0x60000147f060_15 .net v0x60000147f060 15, 15 0, L_0x6000017d4be0; 1 drivers
v0x60000147f0f0 .array "lane_b", 15 0;
v0x60000147f0f0_0 .net v0x60000147f0f0 0, 15 0, L_0x6000017d59a0; 1 drivers
v0x60000147f0f0_1 .net v0x60000147f0f0 1, 15 0, L_0x6000017d5860; 1 drivers
v0x60000147f0f0_2 .net v0x60000147f0f0 2, 15 0, L_0x6000017d5720; 1 drivers
v0x60000147f0f0_3 .net v0x60000147f0f0 3, 15 0, L_0x6000017d5400; 1 drivers
v0x60000147f0f0_4 .net v0x60000147f0f0 4, 15 0, L_0x6000017d54a0; 1 drivers
v0x60000147f0f0_5 .net v0x60000147f0f0 5, 15 0, L_0x6000017d5540; 1 drivers
v0x60000147f0f0_6 .net v0x60000147f0f0 6, 15 0, L_0x6000017d55e0; 1 drivers
v0x60000147f0f0_7 .net v0x60000147f0f0 7, 15 0, L_0x6000017d5680; 1 drivers
v0x60000147f0f0_8 .net v0x60000147f0f0 8, 15 0, L_0x6000017d52c0; 1 drivers
v0x60000147f0f0_9 .net v0x60000147f0f0 9, 15 0, L_0x6000017d5220; 1 drivers
v0x60000147f0f0_10 .net v0x60000147f0f0 10, 15 0, L_0x6000017d5180; 1 drivers
v0x60000147f0f0_11 .net v0x60000147f0f0 11, 15 0, L_0x6000017d4f00; 1 drivers
v0x60000147f0f0_12 .net v0x60000147f0f0 12, 15 0, L_0x6000017d4dc0; 1 drivers
v0x60000147f0f0_13 .net v0x60000147f0f0 13, 15 0, L_0x6000017d4c80; 1 drivers
v0x60000147f0f0_14 .net v0x60000147f0f0 14, 15 0, L_0x6000017d4b40; 1 drivers
v0x60000147f0f0_15 .net v0x60000147f0f0 15, 15 0, L_0x6000017d6940; 1 drivers
v0x60000147f180 .array "lane_result", 15 0, 15 0;
v0x60000147f210_0 .net "mem_addr", 19 0, L_0x6000017d4320;  1 drivers
v0x60000147f2a0_0 .net "opcode", 7 0, L_0x6000017d6760;  1 drivers
v0x60000147f330_0 .var "reduce_result", 15 0;
v0x60000147f3c0 .array "reduce_tree", 79 0, 15 0;
v0x60000147f450_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000147f4e0_0 .net "sram_addr", 19 0, v0x60000147f570_0;  alias, 1 drivers
v0x60000147f570_0 .var "sram_addr_reg", 19 0;
v0x60000147f600_0 .net "sram_rdata", 255 0, L_0x600000dc1810;  alias, 1 drivers
v0x60000147f690_0 .net "sram_re", 0 0, L_0x600000dc2d80;  alias, 1 drivers
v0x60000147f720_0 .var "sram_re_reg", 0 0;
v0x60000147f7b0_0 .net "sram_ready", 0 0, L_0x6000017d3520;  alias, 1 drivers
v0x60000147f840_0 .net "sram_wdata", 255 0, L_0x600000dc2e60;  alias, 1 drivers
v0x60000147f8d0_0 .var "sram_wdata_reg", 255 0;
v0x60000147f960_0 .net "sram_we", 0 0, L_0x600000dc2df0;  alias, 1 drivers
v0x60000147f9f0_0 .var "sram_we_reg", 0 0;
v0x60000147fa80_0 .var/i "stage", 31 0;
v0x60000147fb10_0 .var "state", 2 0;
v0x60000147fba0_0 .net "subop", 7 0, L_0x6000017d6620;  1 drivers
v0x60000147fc30_0 .net "vd", 4 0, L_0x6000017d66c0;  1 drivers
v0x60000147fcc0 .array "vrf", 31 0, 255 0;
v0x60000147fd50_0 .net "vs1", 4 0, L_0x6000017d6440;  1 drivers
v0x60000147fde0_0 .net "vs1_data", 255 0, L_0x600000dc3bf0;  1 drivers
v0x60000147fe70_0 .net "vs2", 4 0, L_0x6000017d4820;  1 drivers
v0x60000147ff00_0 .net "vs2_data", 255 0, L_0x600000dc3790;  1 drivers
E_0x600003c94980/0 .event anyedge, v0x60000147f060_0, v0x60000147f060_1, v0x60000147f060_2, v0x60000147f060_3;
E_0x600003c94980/1 .event anyedge, v0x60000147f060_4, v0x60000147f060_5, v0x60000147f060_6, v0x60000147f060_7;
E_0x600003c94980/2 .event anyedge, v0x60000147f060_8, v0x60000147f060_9, v0x60000147f060_10, v0x60000147f060_11;
E_0x600003c94980/3 .event anyedge, v0x60000147f060_12, v0x60000147f060_13, v0x60000147f060_14, v0x60000147f060_15;
v0x60000147f3c0_0 .array/port v0x60000147f3c0, 0;
v0x60000147f3c0_1 .array/port v0x60000147f3c0, 1;
v0x60000147f3c0_2 .array/port v0x60000147f3c0, 2;
E_0x600003c94980/4 .event anyedge, v0x60000147fba0_0, v0x60000147f3c0_0, v0x60000147f3c0_1, v0x60000147f3c0_2;
v0x60000147f3c0_3 .array/port v0x60000147f3c0, 3;
v0x60000147f3c0_4 .array/port v0x60000147f3c0, 4;
v0x60000147f3c0_5 .array/port v0x60000147f3c0, 5;
v0x60000147f3c0_6 .array/port v0x60000147f3c0, 6;
E_0x600003c94980/5 .event anyedge, v0x60000147f3c0_3, v0x60000147f3c0_4, v0x60000147f3c0_5, v0x60000147f3c0_6;
v0x60000147f3c0_7 .array/port v0x60000147f3c0, 7;
v0x60000147f3c0_8 .array/port v0x60000147f3c0, 8;
v0x60000147f3c0_9 .array/port v0x60000147f3c0, 9;
v0x60000147f3c0_10 .array/port v0x60000147f3c0, 10;
E_0x600003c94980/6 .event anyedge, v0x60000147f3c0_7, v0x60000147f3c0_8, v0x60000147f3c0_9, v0x60000147f3c0_10;
v0x60000147f3c0_11 .array/port v0x60000147f3c0, 11;
v0x60000147f3c0_12 .array/port v0x60000147f3c0, 12;
v0x60000147f3c0_13 .array/port v0x60000147f3c0, 13;
v0x60000147f3c0_14 .array/port v0x60000147f3c0, 14;
E_0x600003c94980/7 .event anyedge, v0x60000147f3c0_11, v0x60000147f3c0_12, v0x60000147f3c0_13, v0x60000147f3c0_14;
v0x60000147f3c0_15 .array/port v0x60000147f3c0, 15;
v0x60000147f3c0_16 .array/port v0x60000147f3c0, 16;
v0x60000147f3c0_17 .array/port v0x60000147f3c0, 17;
v0x60000147f3c0_18 .array/port v0x60000147f3c0, 18;
E_0x600003c94980/8 .event anyedge, v0x60000147f3c0_15, v0x60000147f3c0_16, v0x60000147f3c0_17, v0x60000147f3c0_18;
v0x60000147f3c0_19 .array/port v0x60000147f3c0, 19;
v0x60000147f3c0_20 .array/port v0x60000147f3c0, 20;
v0x60000147f3c0_21 .array/port v0x60000147f3c0, 21;
v0x60000147f3c0_22 .array/port v0x60000147f3c0, 22;
E_0x600003c94980/9 .event anyedge, v0x60000147f3c0_19, v0x60000147f3c0_20, v0x60000147f3c0_21, v0x60000147f3c0_22;
v0x60000147f3c0_23 .array/port v0x60000147f3c0, 23;
v0x60000147f3c0_24 .array/port v0x60000147f3c0, 24;
v0x60000147f3c0_25 .array/port v0x60000147f3c0, 25;
v0x60000147f3c0_26 .array/port v0x60000147f3c0, 26;
E_0x600003c94980/10 .event anyedge, v0x60000147f3c0_23, v0x60000147f3c0_24, v0x60000147f3c0_25, v0x60000147f3c0_26;
v0x60000147f3c0_27 .array/port v0x60000147f3c0, 27;
v0x60000147f3c0_28 .array/port v0x60000147f3c0, 28;
v0x60000147f3c0_29 .array/port v0x60000147f3c0, 29;
v0x60000147f3c0_30 .array/port v0x60000147f3c0, 30;
E_0x600003c94980/11 .event anyedge, v0x60000147f3c0_27, v0x60000147f3c0_28, v0x60000147f3c0_29, v0x60000147f3c0_30;
v0x60000147f3c0_31 .array/port v0x60000147f3c0, 31;
v0x60000147f3c0_32 .array/port v0x60000147f3c0, 32;
v0x60000147f3c0_33 .array/port v0x60000147f3c0, 33;
v0x60000147f3c0_34 .array/port v0x60000147f3c0, 34;
E_0x600003c94980/12 .event anyedge, v0x60000147f3c0_31, v0x60000147f3c0_32, v0x60000147f3c0_33, v0x60000147f3c0_34;
v0x60000147f3c0_35 .array/port v0x60000147f3c0, 35;
v0x60000147f3c0_36 .array/port v0x60000147f3c0, 36;
v0x60000147f3c0_37 .array/port v0x60000147f3c0, 37;
v0x60000147f3c0_38 .array/port v0x60000147f3c0, 38;
E_0x600003c94980/13 .event anyedge, v0x60000147f3c0_35, v0x60000147f3c0_36, v0x60000147f3c0_37, v0x60000147f3c0_38;
v0x60000147f3c0_39 .array/port v0x60000147f3c0, 39;
v0x60000147f3c0_40 .array/port v0x60000147f3c0, 40;
v0x60000147f3c0_41 .array/port v0x60000147f3c0, 41;
v0x60000147f3c0_42 .array/port v0x60000147f3c0, 42;
E_0x600003c94980/14 .event anyedge, v0x60000147f3c0_39, v0x60000147f3c0_40, v0x60000147f3c0_41, v0x60000147f3c0_42;
v0x60000147f3c0_43 .array/port v0x60000147f3c0, 43;
v0x60000147f3c0_44 .array/port v0x60000147f3c0, 44;
v0x60000147f3c0_45 .array/port v0x60000147f3c0, 45;
v0x60000147f3c0_46 .array/port v0x60000147f3c0, 46;
E_0x600003c94980/15 .event anyedge, v0x60000147f3c0_43, v0x60000147f3c0_44, v0x60000147f3c0_45, v0x60000147f3c0_46;
v0x60000147f3c0_47 .array/port v0x60000147f3c0, 47;
v0x60000147f3c0_48 .array/port v0x60000147f3c0, 48;
v0x60000147f3c0_49 .array/port v0x60000147f3c0, 49;
v0x60000147f3c0_50 .array/port v0x60000147f3c0, 50;
E_0x600003c94980/16 .event anyedge, v0x60000147f3c0_47, v0x60000147f3c0_48, v0x60000147f3c0_49, v0x60000147f3c0_50;
v0x60000147f3c0_51 .array/port v0x60000147f3c0, 51;
v0x60000147f3c0_52 .array/port v0x60000147f3c0, 52;
v0x60000147f3c0_53 .array/port v0x60000147f3c0, 53;
v0x60000147f3c0_54 .array/port v0x60000147f3c0, 54;
E_0x600003c94980/17 .event anyedge, v0x60000147f3c0_51, v0x60000147f3c0_52, v0x60000147f3c0_53, v0x60000147f3c0_54;
v0x60000147f3c0_55 .array/port v0x60000147f3c0, 55;
v0x60000147f3c0_56 .array/port v0x60000147f3c0, 56;
v0x60000147f3c0_57 .array/port v0x60000147f3c0, 57;
v0x60000147f3c0_58 .array/port v0x60000147f3c0, 58;
E_0x600003c94980/18 .event anyedge, v0x60000147f3c0_55, v0x60000147f3c0_56, v0x60000147f3c0_57, v0x60000147f3c0_58;
v0x60000147f3c0_59 .array/port v0x60000147f3c0, 59;
v0x60000147f3c0_60 .array/port v0x60000147f3c0, 60;
v0x60000147f3c0_61 .array/port v0x60000147f3c0, 61;
v0x60000147f3c0_62 .array/port v0x60000147f3c0, 62;
E_0x600003c94980/19 .event anyedge, v0x60000147f3c0_59, v0x60000147f3c0_60, v0x60000147f3c0_61, v0x60000147f3c0_62;
v0x60000147f3c0_63 .array/port v0x60000147f3c0, 63;
v0x60000147f3c0_64 .array/port v0x60000147f3c0, 64;
v0x60000147f3c0_65 .array/port v0x60000147f3c0, 65;
v0x60000147f3c0_66 .array/port v0x60000147f3c0, 66;
E_0x600003c94980/20 .event anyedge, v0x60000147f3c0_63, v0x60000147f3c0_64, v0x60000147f3c0_65, v0x60000147f3c0_66;
v0x60000147f3c0_67 .array/port v0x60000147f3c0, 67;
v0x60000147f3c0_68 .array/port v0x60000147f3c0, 68;
v0x60000147f3c0_69 .array/port v0x60000147f3c0, 69;
v0x60000147f3c0_70 .array/port v0x60000147f3c0, 70;
E_0x600003c94980/21 .event anyedge, v0x60000147f3c0_67, v0x60000147f3c0_68, v0x60000147f3c0_69, v0x60000147f3c0_70;
v0x60000147f3c0_71 .array/port v0x60000147f3c0, 71;
v0x60000147f3c0_72 .array/port v0x60000147f3c0, 72;
v0x60000147f3c0_73 .array/port v0x60000147f3c0, 73;
v0x60000147f3c0_74 .array/port v0x60000147f3c0, 74;
E_0x600003c94980/22 .event anyedge, v0x60000147f3c0_71, v0x60000147f3c0_72, v0x60000147f3c0_73, v0x60000147f3c0_74;
v0x60000147f3c0_75 .array/port v0x60000147f3c0, 75;
v0x60000147f3c0_76 .array/port v0x60000147f3c0, 76;
v0x60000147f3c0_77 .array/port v0x60000147f3c0, 77;
v0x60000147f3c0_78 .array/port v0x60000147f3c0, 78;
E_0x600003c94980/23 .event anyedge, v0x60000147f3c0_75, v0x60000147f3c0_76, v0x60000147f3c0_77, v0x60000147f3c0_78;
v0x60000147f3c0_79 .array/port v0x60000147f3c0, 79;
E_0x600003c94980/24 .event anyedge, v0x60000147f3c0_79;
E_0x600003c94980 .event/or E_0x600003c94980/0, E_0x600003c94980/1, E_0x600003c94980/2, E_0x600003c94980/3, E_0x600003c94980/4, E_0x600003c94980/5, E_0x600003c94980/6, E_0x600003c94980/7, E_0x600003c94980/8, E_0x600003c94980/9, E_0x600003c94980/10, E_0x600003c94980/11, E_0x600003c94980/12, E_0x600003c94980/13, E_0x600003c94980/14, E_0x600003c94980/15, E_0x600003c94980/16, E_0x600003c94980/17, E_0x600003c94980/18, E_0x600003c94980/19, E_0x600003c94980/20, E_0x600003c94980/21, E_0x600003c94980/22, E_0x600003c94980/23, E_0x600003c94980/24;
L_0x6000017d5c20 .part L_0x600000dc3bf0, 0, 16;
L_0x6000017d59a0 .part L_0x600000dc3790, 0, 16;
L_0x6000017d6080 .part L_0x600000dc3bf0, 16, 16;
L_0x6000017d5860 .part L_0x600000dc3790, 16, 16;
L_0x6000017d5f40 .part L_0x600000dc3bf0, 32, 16;
L_0x6000017d5720 .part L_0x600000dc3790, 32, 16;
L_0x6000017d5e00 .part L_0x600000dc3bf0, 48, 16;
L_0x6000017d5400 .part L_0x600000dc3790, 48, 16;
L_0x6000017d5cc0 .part L_0x600000dc3bf0, 64, 16;
L_0x6000017d54a0 .part L_0x600000dc3790, 64, 16;
L_0x6000017d5b80 .part L_0x600000dc3bf0, 80, 16;
L_0x6000017d5540 .part L_0x600000dc3790, 80, 16;
L_0x6000017d5a40 .part L_0x600000dc3bf0, 96, 16;
L_0x6000017d55e0 .part L_0x600000dc3790, 96, 16;
L_0x6000017d5900 .part L_0x600000dc3bf0, 112, 16;
L_0x6000017d5680 .part L_0x600000dc3790, 112, 16;
L_0x6000017d57c0 .part L_0x600000dc3bf0, 128, 16;
L_0x6000017d52c0 .part L_0x600000dc3790, 128, 16;
L_0x6000017d5360 .part L_0x600000dc3bf0, 144, 16;
L_0x6000017d5220 .part L_0x600000dc3790, 144, 16;
L_0x6000017d5040 .part L_0x600000dc3bf0, 160, 16;
L_0x6000017d5180 .part L_0x600000dc3790, 160, 16;
L_0x6000017d50e0 .part L_0x600000dc3bf0, 176, 16;
L_0x6000017d4f00 .part L_0x600000dc3790, 176, 16;
L_0x6000017d4fa0 .part L_0x600000dc3bf0, 192, 16;
L_0x6000017d4dc0 .part L_0x600000dc3790, 192, 16;
L_0x6000017d4e60 .part L_0x600000dc3bf0, 208, 16;
L_0x6000017d4c80 .part L_0x600000dc3790, 208, 16;
L_0x6000017d4d20 .part L_0x600000dc3bf0, 224, 16;
L_0x6000017d4b40 .part L_0x600000dc3790, 224, 16;
L_0x6000017d4be0 .part L_0x600000dc3bf0, 240, 16;
L_0x6000017d6940 .part L_0x600000dc3790, 240, 16;
L_0x6000017d6760 .part v0x60000145a250_0, 120, 8;
L_0x6000017d6620 .part v0x60000145a250_0, 112, 8;
L_0x6000017d66c0 .part v0x60000145a250_0, 112, 5;
L_0x6000017d6440 .part v0x60000145a250_0, 107, 5;
L_0x6000017d4820 .part v0x60000145a250_0, 102, 5;
L_0x6000017d48c0 .part v0x60000145a250_0, 32, 16;
L_0x6000017d4320 .part v0x60000145a250_0, 76, 20;
L_0x6000017d43c0 .part v0x60000145a250_0, 48, 16;
L_0x6000017d41e0 .array/port v0x60000147fcc0, L_0x6000017d4280;
L_0x6000017d4280 .concat [ 5 2 0 0], L_0x6000017d6440, L_0x1500d2848;
L_0x6000017d40a0 .array/port v0x60000147fcc0, L_0x6000017d4140;
L_0x6000017d4140 .concat [ 5 2 0 0], L_0x6000017d4820, L_0x1500d2890;
L_0x6000017d4000 .cmp/eq 3, v0x60000147fb10_0, L_0x1500d28d8;
S_0x14efea1b0 .scope generate, "lane_extract[0]" "lane_extract[0]" 12 117, 12 117 0, S_0x14eff4980;
 .timescale 0 0;
P_0x600003c949c0 .param/l "i" 1 12 117, +C4<00>;
v0x60000147f180_0 .array/port v0x60000147f180, 0;
v0x60000147f180_1 .array/port v0x60000147f180, 1;
v0x60000147f180_2 .array/port v0x60000147f180, 2;
v0x60000147f180_3 .array/port v0x60000147f180, 3;
E_0x600003c94a40/0 .event anyedge, v0x60000147f180_0, v0x60000147f180_1, v0x60000147f180_2, v0x60000147f180_3;
v0x60000147f180_4 .array/port v0x60000147f180, 4;
v0x60000147f180_5 .array/port v0x60000147f180, 5;
v0x60000147f180_6 .array/port v0x60000147f180, 6;
v0x60000147f180_7 .array/port v0x60000147f180, 7;
E_0x600003c94a40/1 .event anyedge, v0x60000147f180_4, v0x60000147f180_5, v0x60000147f180_6, v0x60000147f180_7;
v0x60000147f180_8 .array/port v0x60000147f180, 8;
v0x60000147f180_9 .array/port v0x60000147f180, 9;
v0x60000147f180_10 .array/port v0x60000147f180, 10;
v0x60000147f180_11 .array/port v0x60000147f180, 11;
E_0x600003c94a40/2 .event anyedge, v0x60000147f180_8, v0x60000147f180_9, v0x60000147f180_10, v0x60000147f180_11;
v0x60000147f180_12 .array/port v0x60000147f180, 12;
v0x60000147f180_13 .array/port v0x60000147f180, 13;
v0x60000147f180_14 .array/port v0x60000147f180, 14;
v0x60000147f180_15 .array/port v0x60000147f180, 15;
E_0x600003c94a40/3 .event anyedge, v0x60000147f180_12, v0x60000147f180_13, v0x60000147f180_14, v0x60000147f180_15;
E_0x600003c94a40 .event/or E_0x600003c94a40/0, E_0x600003c94a40/1, E_0x600003c94a40/2, E_0x600003c94a40/3;
E_0x600003c94a80/0 .event anyedge, v0x60000147fba0_0, v0x60000147f060_0, v0x60000147f060_1, v0x60000147f060_2;
E_0x600003c94a80/1 .event anyedge, v0x60000147f060_3, v0x60000147f060_4, v0x60000147f060_5, v0x60000147f060_6;
E_0x600003c94a80/2 .event anyedge, v0x60000147f060_7, v0x60000147f060_8, v0x60000147f060_9, v0x60000147f060_10;
E_0x600003c94a80/3 .event anyedge, v0x60000147f060_11, v0x60000147f060_12, v0x60000147f060_13, v0x60000147f060_14;
E_0x600003c94a80/4 .event anyedge, v0x60000147f060_15, v0x60000147f0f0_0, v0x60000147f0f0_1, v0x60000147f0f0_2;
E_0x600003c94a80/5 .event anyedge, v0x60000147f0f0_3, v0x60000147f0f0_4, v0x60000147f0f0_5, v0x60000147f0f0_6;
E_0x600003c94a80/6 .event anyedge, v0x60000147f0f0_7, v0x60000147f0f0_8, v0x60000147f0f0_9, v0x60000147f0f0_10;
E_0x600003c94a80/7 .event anyedge, v0x60000147f0f0_11, v0x60000147f0f0_12, v0x60000147f0f0_13, v0x60000147f0f0_14;
E_0x600003c94a80/8 .event anyedge, v0x60000147f0f0_15, v0x60000147ef40_0;
E_0x600003c94a80 .event/or E_0x600003c94a80/0, E_0x600003c94a80/1, E_0x600003c94a80/2, E_0x600003c94a80/3, E_0x600003c94a80/4, E_0x600003c94a80/5, E_0x600003c94a80/6, E_0x600003c94a80/7, E_0x600003c94a80/8;
S_0x14efea320 .scope generate, "lane_extract[1]" "lane_extract[1]" 12 117, 12 117 0, S_0x14eff4980;
 .timescale 0 0;
P_0x600003c94ac0 .param/l "i" 1 12 117, +C4<01>;
S_0x14efe7b60 .scope generate, "lane_extract[2]" "lane_extract[2]" 12 117, 12 117 0, S_0x14eff4980;
 .timescale 0 0;
P_0x600003c94b40 .param/l "i" 1 12 117, +C4<010>;
S_0x14efe7cd0 .scope generate, "lane_extract[3]" "lane_extract[3]" 12 117, 12 117 0, S_0x14eff4980;
 .timescale 0 0;
P_0x600003c94bc0 .param/l "i" 1 12 117, +C4<011>;
S_0x14efe5510 .scope generate, "lane_extract[4]" "lane_extract[4]" 12 117, 12 117 0, S_0x14eff4980;
 .timescale 0 0;
P_0x600003c94c80 .param/l "i" 1 12 117, +C4<0100>;
S_0x14efe5680 .scope generate, "lane_extract[5]" "lane_extract[5]" 12 117, 12 117 0, S_0x14eff4980;
 .timescale 0 0;
P_0x600003c94d00 .param/l "i" 1 12 117, +C4<0101>;
S_0x14efe2ec0 .scope generate, "lane_extract[6]" "lane_extract[6]" 12 117, 12 117 0, S_0x14eff4980;
 .timescale 0 0;
P_0x600003c94d80 .param/l "i" 1 12 117, +C4<0110>;
S_0x14efe3030 .scope generate, "lane_extract[7]" "lane_extract[7]" 12 117, 12 117 0, S_0x14eff4980;
 .timescale 0 0;
P_0x600003c94e00 .param/l "i" 1 12 117, +C4<0111>;
S_0x14efe0870 .scope generate, "lane_extract[8]" "lane_extract[8]" 12 117, 12 117 0, S_0x14eff4980;
 .timescale 0 0;
P_0x600003c94c40 .param/l "i" 1 12 117, +C4<01000>;
S_0x14efe09e0 .scope generate, "lane_extract[9]" "lane_extract[9]" 12 117, 12 117 0, S_0x14eff4980;
 .timescale 0 0;
P_0x600003c94ec0 .param/l "i" 1 12 117, +C4<01001>;
S_0x14efde220 .scope generate, "lane_extract[10]" "lane_extract[10]" 12 117, 12 117 0, S_0x14eff4980;
 .timescale 0 0;
P_0x600003c94f40 .param/l "i" 1 12 117, +C4<01010>;
S_0x14efde390 .scope generate, "lane_extract[11]" "lane_extract[11]" 12 117, 12 117 0, S_0x14eff4980;
 .timescale 0 0;
P_0x600003c94fc0 .param/l "i" 1 12 117, +C4<01011>;
S_0x14efdbbd0 .scope generate, "lane_extract[12]" "lane_extract[12]" 12 117, 12 117 0, S_0x14eff4980;
 .timescale 0 0;
P_0x600003c95040 .param/l "i" 1 12 117, +C4<01100>;
S_0x14efdbd40 .scope generate, "lane_extract[13]" "lane_extract[13]" 12 117, 12 117 0, S_0x14eff4980;
 .timescale 0 0;
P_0x600003c950c0 .param/l "i" 1 12 117, +C4<01101>;
S_0x14efd9580 .scope generate, "lane_extract[14]" "lane_extract[14]" 12 117, 12 117 0, S_0x14eff4980;
 .timescale 0 0;
P_0x600003c95140 .param/l "i" 1 12 117, +C4<01110>;
S_0x14efd96f0 .scope generate, "lane_extract[15]" "lane_extract[15]" 12 117, 12 117 0, S_0x14eff4980;
 .timescale 0 0;
P_0x600003c951c0 .param/l "i" 1 12 117, +C4<01111>;
S_0x14efd2290 .scope generate, "tpc_gen[1]" "tpc_gen[1]" 4 212, 4 212 0, S_0x14ef6e4f0;
 .timescale 0 0;
P_0x600003c95780 .param/l "t" 1 4 212, +C4<01>;
v0x60000140c360_0 .net/2u *"_ivl_28", 0 0, L_0x1500d5740;  1 drivers
v0x60000140c3f0_0 .net/2u *"_ivl_30", 0 0, L_0x1500d5788;  1 drivers
S_0x14efd2400 .scope module, "tpc_inst" "tensor_processing_cluster" 4 226, 6 15 0, S_0x14efd2290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x14f02e600 .param/l "ACC_WIDTH" 0 6 19, +C4<00000000000000000000000000100000>;
P_0x14f02e640 .param/l "ARRAY_SIZE" 0 6 17, +C4<00000000000000000000000000000100>;
P_0x14f02e680 .param/l "DATA_WIDTH" 0 6 18, +C4<00000000000000000000000000001000>;
P_0x14f02e6c0 .param/l "EXT_ADDR_W" 0 6 32, +C4<00000000000000000000000000101000>;
P_0x14f02e700 .param/l "EXT_DATA_W" 0 6 33, +C4<00000000000000000000000100000000>;
P_0x14f02e740 .param/l "MXU_COMPUTE" 1 6 250, C4<010>;
P_0x14f02e780 .param/l "MXU_DONE" 1 6 252, C4<100>;
P_0x14f02e7c0 .param/l "MXU_DRAIN" 1 6 251, C4<011>;
P_0x14f02e800 .param/l "MXU_IDLE" 1 6 248, C4<000>;
P_0x14f02e840 .param/l "MXU_LOAD_W" 1 6 249, C4<001>;
P_0x14f02e880 .param/l "SRAM_ADDR_W" 0 6 29, +C4<00000000000000000000000000010100>;
P_0x14f02e8c0 .param/l "SRAM_BANKS" 0 6 26, +C4<00000000000000000000000000000100>;
P_0x14f02e900 .param/l "SRAM_DEPTH" 0 6 27, +C4<00000000000000000000000100000000>;
P_0x14f02e940 .param/l "SRAM_WIDTH" 0 6 28, +C4<00000000000000000000000100000000>;
P_0x14f02e980 .param/l "TPC_ID" 0 6 36, +C4<00000000000000000000000000000001>;
P_0x14f02e9c0 .param/l "VPU_DATA_W" 0 6 23, +C4<00000000000000000000000000010000>;
P_0x14f02ea00 .param/l "VPU_LANES" 0 6 22, +C4<00000000000000000000000000010000>;
L_0x600000dc16c0 .functor BUFZ 1, v0x600001411a70_0, C4<0>, C4<0>, C4<0>;
L_0x600000dec460 .functor OR 1, L_0x6000017c12c0, L_0x6000017c14a0, C4<0>, C4<0>;
L_0x600000dec4d0 .functor AND 1, L_0x600000dec3f0, L_0x600000dec460, C4<1>, C4<1>;
L_0x600000dec540 .functor BUFZ 1, v0x600001412ac0_0, C4<0>, C4<0>, C4<0>;
L_0x600000dec5b0 .functor BUFZ 1, v0x6000014125b0_0, C4<0>, C4<0>, C4<0>;
L_0x600000ded180 .functor AND 1, L_0x6000017fc8c0, L_0x6000017fc640, C4<1>, C4<1>;
L_0x600000ded1f0 .functor AND 1, L_0x600000ded180, L_0x6000017fc6e0, C4<1>, C4<1>;
v0x6000014179f0_0 .net *"_ivl_24", 19 0, L_0x6000017c0be0;  1 drivers
L_0x1500d5110 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001417a80_0 .net *"_ivl_27", 3 0, L_0x1500d5110;  1 drivers
v0x600001417b10_0 .net *"_ivl_28", 19 0, L_0x6000017c0c80;  1 drivers
L_0x1500d5158 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001417ba0_0 .net *"_ivl_31", 14 0, L_0x1500d5158;  1 drivers
L_0x1500d51a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001417c30_0 .net/2u *"_ivl_34", 2 0, L_0x1500d51a0;  1 drivers
v0x600001417cc0_0 .net *"_ivl_38", 19 0, L_0x6000017c0e60;  1 drivers
L_0x1500d51e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001417d50_0 .net *"_ivl_41", 3 0, L_0x1500d51e8;  1 drivers
v0x600001417de0_0 .net *"_ivl_42", 19 0, L_0x6000017c0f00;  1 drivers
L_0x1500d5230 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001417e70_0 .net *"_ivl_45", 3 0, L_0x1500d5230;  1 drivers
L_0x1500d5278 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001417f00_0 .net/2u *"_ivl_48", 2 0, L_0x1500d5278;  1 drivers
v0x600001410000_0 .net *"_ivl_52", 19 0, L_0x6000017c10e0;  1 drivers
L_0x1500d52c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001410090_0 .net *"_ivl_55", 3 0, L_0x1500d52c0;  1 drivers
v0x600001410120_0 .net *"_ivl_56", 19 0, L_0x6000017c1180;  1 drivers
L_0x1500d5308 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000014101b0_0 .net *"_ivl_59", 3 0, L_0x1500d5308;  1 drivers
L_0x1500d5350 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600001410240_0 .net *"_ivl_63", 127 0, L_0x1500d5350;  1 drivers
v0x6000014102d0_0 .net *"_ivl_65", 127 0, L_0x6000017c1360;  1 drivers
L_0x1500d5398 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001410360_0 .net/2u *"_ivl_68", 2 0, L_0x1500d5398;  1 drivers
v0x6000014103f0_0 .net *"_ivl_70", 0 0, L_0x6000017c12c0;  1 drivers
L_0x1500d53e0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001410480_0 .net/2u *"_ivl_72", 2 0, L_0x1500d53e0;  1 drivers
v0x600001410510_0 .net *"_ivl_74", 0 0, L_0x6000017c14a0;  1 drivers
v0x6000014105a0_0 .net *"_ivl_77", 0 0, L_0x600000dec460;  1 drivers
v0x600001410630_0 .net *"_ivl_87", 0 0, L_0x600000ded180;  1 drivers
v0x6000014106c0_0 .net *"_ivl_89", 0 0, L_0x6000017fc6e0;  1 drivers
v0x600001410750_0 .var "act_data_d", 31 0;
v0x6000014107e0_0 .var "act_valid_d", 0 0;
v0x600001410870_0 .var "act_valid_d2", 0 0;
v0x600001410900_0 .net "axi_araddr", 39 0, L_0x600000dece00;  alias, 1 drivers
v0x600001410990_0 .net "axi_arlen", 7 0, L_0x600000dece70;  alias, 1 drivers
v0x600001410a20_0 .net "axi_arready", 0 0, L_0x6000017fcbe0;  1 drivers
v0x600001410ab0_0 .net "axi_arvalid", 0 0, v0x600001474e10_0;  1 drivers
v0x600001410b40_0 .net "axi_awaddr", 39 0, L_0x600000decb60;  alias, 1 drivers
v0x600001410bd0_0 .net "axi_awlen", 7 0, L_0x600000decbd0;  alias, 1 drivers
v0x600001410c60_0 .net "axi_awready", 0 0, L_0x6000017fca00;  1 drivers
v0x600001410cf0_0 .net "axi_awvalid", 0 0, v0x600001475200_0;  1 drivers
v0x600001410d80_0 .net "axi_bready", 0 0, L_0x1500d5548;  1 drivers
v0x600001410e10_0 .net "axi_bresp", 1 0, L_0x600000de7cd0;  alias, 1 drivers
v0x600001410ea0_0 .net "axi_bvalid", 0 0, L_0x6000017fcb40;  1 drivers
v0x600001410f30_0 .net "axi_rdata", 255 0, L_0x600000de7e20;  alias, 1 drivers
v0x600001410fc0_0 .net "axi_rlast", 0 0, L_0x6000017fcc80;  1 drivers
v0x600001411050_0 .net "axi_rready", 0 0, v0x6000014755f0_0;  1 drivers
v0x6000014110e0_0 .net "axi_rvalid", 0 0, L_0x6000017fcdc0;  1 drivers
v0x600001411170_0 .net "axi_wdata", 255 0, L_0x600000deccb0;  alias, 1 drivers
v0x600001411200_0 .net "axi_wlast", 0 0, v0x6000014758c0_0;  1 drivers
v0x600001411290_0 .net "axi_wready", 0 0, L_0x6000017fcaa0;  1 drivers
v0x600001411320_0 .net "axi_wvalid", 0 0, v0x600001475a70_0;  1 drivers
v0x6000014113b0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001411440_0 .net "dma_lcp_done", 0 0, L_0x600000dec930;  1 drivers
v0x6000014114d0_0 .net "dma_lcp_ready", 0 0, L_0x6000017c3700;  1 drivers
v0x600001411560_0 .net "dma_sram_addr", 19 0, v0x6000014767f0_0;  1 drivers
v0x6000014115f0_0 .net "dma_sram_rdata", 255 0, L_0x600000ded110;  1 drivers
v0x600001411680_0 .net "dma_sram_re", 0 0, L_0x600000decaf0;  1 drivers
v0x600001411710_0 .net "dma_sram_ready", 0 0, L_0x6000017fc5a0;  1 drivers
v0x6000014117a0_0 .net "dma_sram_wdata", 255 0, L_0x600000deca10;  1 drivers
v0x600001411830_0 .net "dma_sram_we", 0 0, L_0x600000deca80;  1 drivers
v0x6000014118c0_0 .net "global_sync_in", 0 0, L_0x600000de1110;  alias, 1 drivers
v0x600001411950 .array "instr_mem", 4095 0, 127 0;
v0x6000014119e0_0 .var "instr_rdata_reg", 127 0;
v0x600001411a70_0 .var "instr_valid_reg", 0 0;
v0x600001411b00_0 .net "lcp_dma_cmd", 127 0, v0x6000014703f0_0;  1 drivers
v0x600001411b90_0 .net "lcp_dma_valid", 0 0, L_0x600000dc1260;  1 drivers
v0x600001411c20_0 .net "lcp_imem_addr", 19 0, L_0x600000dc1490;  1 drivers
v0x600001411cb0_0 .net "lcp_imem_data", 127 0, v0x6000014119e0_0;  1 drivers
v0x600001411d40_0 .net "lcp_imem_re", 0 0, L_0x600000dc1500;  1 drivers
v0x600001411dd0_0 .net "lcp_imem_valid", 0 0, L_0x600000dc16c0;  1 drivers
v0x600001411e60_0 .net "lcp_mxu_cmd", 127 0, v0x6000014710e0_0;  1 drivers
v0x600001411ef0_0 .net "lcp_mxu_valid", 0 0, L_0x600000dc1420;  1 drivers
v0x600001411f80_0 .net "lcp_vpu_cmd", 127 0, v0x600001471cb0_0;  1 drivers
v0x600001412010_0 .net "lcp_vpu_valid", 0 0, L_0x600000dc1340;  1 drivers
v0x6000014120a0_0 .net "mxu_a_addr", 19 0, L_0x6000017c0fa0;  1 drivers
v0x600001412130_0 .net "mxu_a_rdata", 255 0, L_0x600000ded030;  1 drivers
v0x6000014121c0_0 .net "mxu_a_re", 0 0, L_0x6000017c1040;  1 drivers
v0x600001412250_0 .net "mxu_a_ready", 0 0, L_0x6000017fc460;  1 drivers
v0x6000014122e0_0 .net "mxu_cfg_k", 15 0, L_0x6000017d08c0;  1 drivers
v0x600001412370_0 .net "mxu_cfg_m", 15 0, L_0x6000017d0a00;  1 drivers
v0x600001412400_0 .net "mxu_cfg_n", 15 0, L_0x6000017d0aa0;  1 drivers
v0x600001412490_0 .var "mxu_col_cnt", 4 0;
v0x600001412520_0 .var "mxu_cycle_cnt", 15 0;
v0x6000014125b0_0 .var "mxu_done_reg", 0 0;
v0x600001412640_0 .net "mxu_dst_addr", 15 0, L_0x6000017d2b20;  1 drivers
v0x6000014126d0_0 .net "mxu_lcp_done", 0 0, L_0x600000dec5b0;  1 drivers
v0x600001412760_0 .net "mxu_lcp_ready", 0 0, L_0x600000dec540;  1 drivers
v0x6000014127f0_0 .net "mxu_o_addr", 19 0, L_0x6000017c1220;  1 drivers
v0x600001412880_0 .net "mxu_o_ready", 0 0, L_0x6000017fc500;  1 drivers
v0x600001412910_0 .net "mxu_o_wdata", 255 0, L_0x6000017c1400;  1 drivers
v0x6000014129a0_0 .net "mxu_o_we", 0 0, L_0x600000dec4d0;  1 drivers
v0x600001412a30_0 .var "mxu_out_cnt", 15 0;
v0x600001412ac0_0 .var "mxu_ready_reg", 0 0;
v0x600001412b50_0 .net "mxu_src0_addr", 15 0, L_0x6000017d0f00;  1 drivers
v0x600001412be0_0 .net "mxu_src1_addr", 15 0, L_0x6000017d0fa0;  1 drivers
v0x600001412c70_0 .var "mxu_start_array", 0 0;
v0x600001412d00_0 .var "mxu_start_array_d", 0 0;
v0x600001412d90_0 .var "mxu_state", 2 0;
v0x600001412e20_0 .net "mxu_subop", 7 0, L_0x6000017d2da0;  1 drivers
v0x600001412eb0_0 .net "mxu_w_addr", 19 0, L_0x6000017c0d20;  1 drivers
v0x600001412f40_0 .net "mxu_w_rdata", 255 0, v0x6000014153b0_0;  1 drivers
v0x600001412fd0_0 .net "mxu_w_re", 0 0, L_0x6000017c0dc0;  1 drivers
v0x600001413060_0 .net "mxu_w_ready", 0 0, L_0x6000017fc320;  1 drivers
v0x6000014130f0_0 .net "noc_data_write", 0 0, L_0x600000ded1f0;  1 drivers
v0x600001413180_0 .net "noc_rx_addr", 19 0, L_0x1500d56f8;  alias, 1 drivers
v0x600001413210_0 .net "noc_rx_data", 255 0, L_0x1500d56b0;  alias, 1 drivers
v0x6000014132a0_0 .net "noc_rx_is_instr", 0 0, L_0x6000017fc960;  1 drivers
v0x600001413330_0 .net "noc_rx_ready", 0 0, L_0x6000017fc640;  1 drivers
v0x6000014133c0_0 .net "noc_rx_valid", 0 0, L_0x6000017fc8c0;  1 drivers
L_0x1500d55d8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001413450_0 .net "noc_tx_addr", 19 0, L_0x1500d55d8;  1 drivers
L_0x1500d5590 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014134e0_0 .net "noc_tx_data", 255 0, L_0x1500d5590;  1 drivers
L_0x1500d5668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001413570_0 .net "noc_tx_ready", 0 0, L_0x1500d5668;  1 drivers
L_0x1500d5620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001413600_0 .net "noc_tx_valid", 0 0, L_0x1500d5620;  1 drivers
v0x600001413690_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001413720_0 .net "sync_grant", 0 0, L_0x6000017fc820;  1 drivers
v0x6000014137b0_0 .net "sync_request", 0 0, v0x600001471b00_0;  1 drivers
v0x600001413840_0 .net "systolic_busy", 0 0, L_0x600000dec310;  1 drivers
v0x6000014138d0_0 .net "systolic_done", 0 0, L_0x6000017c06e0;  1 drivers
v0x600001413960_0 .net "systolic_result", 127 0, L_0x6000017c0280;  1 drivers
v0x6000014139f0_0 .net "systolic_result_valid", 0 0, L_0x600000dec3f0;  1 drivers
v0x600001413a80_0 .net "tpc_busy", 0 0, L_0x600000dc1180;  1 drivers
v0x600001413b10_0 .net "tpc_done", 0 0, v0x600001470750_0;  1 drivers
v0x600001413ba0_0 .net "tpc_error", 0 0, v0x600001470870_0;  1 drivers
v0x600001413c30_0 .net "tpc_start", 0 0, L_0x6000017fc780;  1 drivers
v0x600001413cc0_0 .net "tpc_start_pc", 19 0, L_0x600000de12d0;  alias, 1 drivers
v0x600001413d50_0 .net "vpu_lcp_done", 0 0, L_0x600000dec700;  1 drivers
v0x600001413de0_0 .net "vpu_lcp_ready", 0 0, L_0x6000017c30c0;  1 drivers
v0x600001413e70_0 .net "vpu_sram_addr", 19 0, v0x600001416fd0_0;  1 drivers
v0x600001413f00_0 .net "vpu_sram_rdata", 255 0, L_0x600000ded0a0;  1 drivers
v0x60000140c000_0 .net "vpu_sram_re", 0 0, L_0x600000dec8c0;  1 drivers
v0x60000140c090_0 .net "vpu_sram_ready", 0 0, L_0x6000017fc3c0;  1 drivers
v0x60000140c120_0 .net "vpu_sram_wdata", 255 0, L_0x600000dec7e0;  1 drivers
v0x60000140c1b0_0 .net "vpu_sram_we", 0 0, L_0x600000dec850;  1 drivers
v0x60000140c240_0 .var "weight_load_col_d", 1 0;
v0x60000140c2d0_0 .var "weight_load_en_d", 0 0;
L_0x6000017d2da0 .part v0x6000014710e0_0, 112, 8;
L_0x6000017d2b20 .part v0x6000014710e0_0, 96, 16;
L_0x6000017d0f00 .part v0x6000014710e0_0, 80, 16;
L_0x6000017d0fa0 .part v0x6000014710e0_0, 64, 16;
L_0x6000017d0a00 .part v0x6000014710e0_0, 48, 16;
L_0x6000017d0aa0 .part v0x6000014710e0_0, 32, 16;
L_0x6000017d08c0 .part v0x6000014710e0_0, 16, 16;
L_0x6000017c0b40 .part v0x6000014153b0_0, 0, 32;
L_0x6000017c0be0 .concat [ 16 4 0 0], L_0x6000017d0fa0, L_0x1500d5110;
L_0x6000017c0c80 .concat [ 5 15 0 0], v0x600001412490_0, L_0x1500d5158;
L_0x6000017c0d20 .arith/sum 20, L_0x6000017c0be0, L_0x6000017c0c80;
L_0x6000017c0dc0 .cmp/eq 3, v0x600001412d90_0, L_0x1500d51a0;
L_0x6000017c0e60 .concat [ 16 4 0 0], L_0x6000017d0f00, L_0x1500d51e8;
L_0x6000017c0f00 .concat [ 16 4 0 0], v0x600001412520_0, L_0x1500d5230;
L_0x6000017c0fa0 .arith/sum 20, L_0x6000017c0e60, L_0x6000017c0f00;
L_0x6000017c1040 .cmp/eq 3, v0x600001412d90_0, L_0x1500d5278;
L_0x6000017c10e0 .concat [ 16 4 0 0], L_0x6000017d2b20, L_0x1500d52c0;
L_0x6000017c1180 .concat [ 16 4 0 0], v0x600001412a30_0, L_0x1500d5308;
L_0x6000017c1220 .arith/sum 20, L_0x6000017c10e0, L_0x6000017c1180;
L_0x6000017c1360 .part L_0x6000017c0280, 0, 128;
L_0x6000017c1400 .concat [ 128 128 0 0], L_0x6000017c1360, L_0x1500d5350;
L_0x6000017c12c0 .cmp/eq 3, v0x600001412d90_0, L_0x1500d5398;
L_0x6000017c14a0 .cmp/eq 3, v0x600001412d90_0, L_0x1500d53e0;
L_0x6000017fc640 .reduce/nor L_0x600000dc1180;
L_0x6000017fc6e0 .reduce/nor L_0x6000017fc960;
S_0x14efcfc40 .scope module, "dma_inst" "dma_engine" 6 431, 7 16 0, S_0x14efd2400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14f02ec00 .param/l "DATA_WIDTH" 0 7 19, +C4<00000000000000000000000100000000>;
P_0x14f02ec40 .param/l "DMA_COPY" 1 7 103, C4<00000011>;
P_0x14f02ec80 .param/l "DMA_LOAD" 1 7 101, C4<00000001>;
P_0x14f02ecc0 .param/l "DMA_STORE" 1 7 102, C4<00000010>;
P_0x14f02ed00 .param/l "EXT_ADDR_W" 0 7 17, +C4<00000000000000000000000000101000>;
P_0x14f02ed40 .param/l "INT_ADDR_W" 0 7 18, +C4<00000000000000000000000000010100>;
P_0x14f02ed80 .param/l "MAX_BURST" 0 7 20, +C4<00000000000000000000000000010000>;
P_0x14f02edc0 .param/l "S_DECODE" 1 7 110, C4<0001>;
P_0x14f02ee00 .param/l "S_DONE" 1 7 119, C4<1010>;
P_0x14f02ee40 .param/l "S_IDLE" 1 7 109, C4<0000>;
P_0x14f02ee80 .param/l "S_LOAD_ADDR" 1 7 111, C4<0010>;
P_0x14f02eec0 .param/l "S_LOAD_DATA" 1 7 112, C4<0011>;
P_0x14f02ef00 .param/l "S_LOAD_WRITE" 1 7 113, C4<0100>;
P_0x14f02ef40 .param/l "S_NEXT_ROW" 1 7 118, C4<1001>;
P_0x14f02ef80 .param/l "S_STORE_ADDR" 1 7 115, C4<0110>;
P_0x14f02efc0 .param/l "S_STORE_DATA" 1 7 116, C4<0111>;
P_0x14f02f000 .param/l "S_STORE_READ" 1 7 114, C4<0101>;
P_0x14f02f040 .param/l "S_STORE_RESP" 1 7 117, C4<1000>;
L_0x600000dec930 .functor BUFZ 1, v0x6000014762e0_0, C4<0>, C4<0>, C4<0>;
L_0x600000deca10 .functor BUFZ 256, v0x600001476b50_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000deca80 .functor BUFZ 1, v0x600001476c70_0, C4<0>, C4<0>, C4<0>;
L_0x600000decaf0 .functor BUFZ 1, v0x6000014769a0_0, C4<0>, C4<0>, C4<0>;
L_0x600000decb60 .functor BUFZ 40, v0x600001474f30_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000decbd0 .functor BUFZ 8, v0x600001475050_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000deccb0 .functor BUFZ 256, v0x6000014757a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dece00 .functor BUFZ 40, v0x600001474b40_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000dece70 .functor BUFZ 8, v0x600001474c60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1500d5500 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001474a20_0 .net/2u *"_ivl_18", 3 0, L_0x1500d5500;  1 drivers
v0x600001474ab0_0 .net "axi_araddr", 39 0, L_0x600000dece00;  alias, 1 drivers
v0x600001474b40_0 .var "axi_araddr_reg", 39 0;
v0x600001474bd0_0 .net "axi_arlen", 7 0, L_0x600000dece70;  alias, 1 drivers
v0x600001474c60_0 .var "axi_arlen_reg", 7 0;
v0x600001474cf0_0 .net "axi_arready", 0 0, L_0x6000017fcbe0;  alias, 1 drivers
v0x600001474d80_0 .net "axi_arvalid", 0 0, v0x600001474e10_0;  alias, 1 drivers
v0x600001474e10_0 .var "axi_arvalid_reg", 0 0;
v0x600001474ea0_0 .net "axi_awaddr", 39 0, L_0x600000decb60;  alias, 1 drivers
v0x600001474f30_0 .var "axi_awaddr_reg", 39 0;
v0x600001474fc0_0 .net "axi_awlen", 7 0, L_0x600000decbd0;  alias, 1 drivers
v0x600001475050_0 .var "axi_awlen_reg", 7 0;
v0x6000014750e0_0 .net "axi_awready", 0 0, L_0x6000017fca00;  alias, 1 drivers
v0x600001475170_0 .net "axi_awvalid", 0 0, v0x600001475200_0;  alias, 1 drivers
v0x600001475200_0 .var "axi_awvalid_reg", 0 0;
v0x600001475290_0 .net "axi_bready", 0 0, L_0x1500d5548;  alias, 1 drivers
v0x600001475320_0 .net "axi_bresp", 1 0, L_0x600000de7cd0;  alias, 1 drivers
v0x6000014753b0_0 .net "axi_bvalid", 0 0, L_0x6000017fcb40;  alias, 1 drivers
v0x600001475440_0 .net "axi_rdata", 255 0, L_0x600000de7e20;  alias, 1 drivers
v0x6000014754d0_0 .net "axi_rlast", 0 0, L_0x6000017fcc80;  alias, 1 drivers
v0x600001475560_0 .net "axi_rready", 0 0, v0x6000014755f0_0;  alias, 1 drivers
v0x6000014755f0_0 .var "axi_rready_reg", 0 0;
v0x600001475680_0 .net "axi_rvalid", 0 0, L_0x6000017fcdc0;  alias, 1 drivers
v0x600001475710_0 .net "axi_wdata", 255 0, L_0x600000deccb0;  alias, 1 drivers
v0x6000014757a0_0 .var "axi_wdata_reg", 255 0;
v0x600001475830_0 .net "axi_wlast", 0 0, v0x6000014758c0_0;  alias, 1 drivers
v0x6000014758c0_0 .var "axi_wlast_reg", 0 0;
v0x600001475950_0 .net "axi_wready", 0 0, L_0x6000017fcaa0;  alias, 1 drivers
v0x6000014759e0_0 .net "axi_wvalid", 0 0, v0x600001475a70_0;  alias, 1 drivers
v0x600001475a70_0 .var "axi_wvalid_reg", 0 0;
v0x600001475b00_0 .var "burst_count", 7 0;
v0x600001475b90_0 .var "burst_len", 7 0;
v0x600001475c20_0 .net "cfg_cols", 11 0, L_0x6000017c33e0;  1 drivers
v0x600001475cb0_0 .net "cfg_rows", 11 0, L_0x6000017c3340;  1 drivers
v0x600001475d40_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001475dd0_0 .net "cmd", 127 0, v0x6000014703f0_0;  alias, 1 drivers
v0x600001475e60_0 .net "cmd_done", 0 0, L_0x600000dec930;  alias, 1 drivers
v0x600001475ef0_0 .net "cmd_ready", 0 0, L_0x6000017c3700;  alias, 1 drivers
v0x600001475f80_0 .var "cmd_reg", 127 0;
v0x600001476010_0 .net "cmd_valid", 0 0, L_0x600000dc1260;  alias, 1 drivers
v0x6000014760a0_0 .var "col_count", 11 0;
v0x600001476130_0 .var "data_buf", 255 0;
v0x6000014761c0_0 .net "do_transpose", 0 0, L_0x6000017c35c0;  1 drivers
v0x600001476250_0 .net "do_zero_pad", 0 0, L_0x6000017c3660;  1 drivers
v0x6000014762e0_0 .var "done_reg", 0 0;
v0x600001476370_0 .net "dst_stride", 11 0, L_0x6000017c3520;  1 drivers
v0x600001476400_0 .net "ext_addr", 39 0, L_0x6000017c3200;  1 drivers
v0x600001476490_0 .var "ext_ptr", 39 0;
v0x600001476520_0 .net "int_addr", 19 0, L_0x6000017c32a0;  1 drivers
v0x6000014765b0_0 .var "int_ptr", 19 0;
v0x600001476640_0 .var "row_count", 11 0;
v0x6000014766d0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001476760_0 .net "sram_addr", 19 0, v0x6000014767f0_0;  alias, 1 drivers
v0x6000014767f0_0 .var "sram_addr_reg", 19 0;
v0x600001476880_0 .net "sram_rdata", 255 0, L_0x600000ded110;  alias, 1 drivers
v0x600001476910_0 .net "sram_re", 0 0, L_0x600000decaf0;  alias, 1 drivers
v0x6000014769a0_0 .var "sram_re_reg", 0 0;
v0x600001476a30_0 .net "sram_ready", 0 0, L_0x6000017fc5a0;  alias, 1 drivers
v0x600001476ac0_0 .net "sram_wdata", 255 0, L_0x600000deca10;  alias, 1 drivers
v0x600001476b50_0 .var "sram_wdata_reg", 255 0;
v0x600001476be0_0 .net "sram_we", 0 0, L_0x600000deca80;  alias, 1 drivers
v0x600001476c70_0 .var "sram_we_reg", 0 0;
v0x600001476d00_0 .net "src_stride", 11 0, L_0x6000017c3480;  1 drivers
v0x600001476d90_0 .var "state", 3 0;
v0x600001476e20_0 .net "subop", 7 0, L_0x6000017c3160;  1 drivers
L_0x6000017c3160 .part v0x6000014703f0_0, 112, 8;
L_0x6000017c3200 .part v0x6000014703f0_0, 72, 40;
L_0x6000017c32a0 .part v0x6000014703f0_0, 52, 20;
L_0x6000017c3340 .part v0x6000014703f0_0, 40, 12;
L_0x6000017c33e0 .part v0x6000014703f0_0, 28, 12;
L_0x6000017c3480 .part v0x6000014703f0_0, 16, 12;
L_0x6000017c3520 .part v0x6000014703f0_0, 4, 12;
L_0x6000017c35c0 .part v0x6000014703f0_0, 0, 1;
L_0x6000017c3660 .part v0x6000014703f0_0, 1, 1;
L_0x6000017c3700 .cmp/eq 4, v0x600001476d90_0, L_0x1500d5500;
S_0x14efcfdb0 .scope module, "lcp_inst" "local_cmd_processor" 6 193, 8 12 0, S_0x14efd2400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14f02f200 .param/l "INSTR_DEPTH" 0 8 14, +C4<00000000000000000001000000000000>;
P_0x14f02f240 .param/l "INSTR_WIDTH" 0 8 13, +C4<00000000000000000000000010000000>;
P_0x14f02f280 .param/l "MAX_LOOP_NEST" 0 8 15, +C4<00000000000000000000000000000100>;
P_0x14f02f2c0 .param/l "OP_BARRIER" 1 8 87, C4<00000111>;
P_0x14f02f300 .param/l "OP_DMA" 1 8 83, C4<00000011>;
P_0x14f02f340 .param/l "OP_ENDLOOP" 1 8 86, C4<00000110>;
P_0x14f02f380 .param/l "OP_HALT" 1 8 88, C4<11111111>;
P_0x14f02f3c0 .param/l "OP_LOOP" 1 8 85, C4<00000101>;
P_0x14f02f400 .param/l "OP_NOP" 1 8 80, C4<00000000>;
P_0x14f02f440 .param/l "OP_SYNC" 1 8 84, C4<00000100>;
P_0x14f02f480 .param/l "OP_TENSOR" 1 8 81, C4<00000001>;
P_0x14f02f4c0 .param/l "OP_VECTOR" 1 8 82, C4<00000010>;
P_0x14f02f500 .param/l "SRAM_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x14f02f540 .param/l "SYNC_ALL" 1 8 94, C4<11111111>;
P_0x14f02f580 .param/l "SYNC_DMA" 1 8 93, C4<00000011>;
P_0x14f02f5c0 .param/l "SYNC_MXU" 1 8 91, C4<00000001>;
P_0x14f02f600 .param/l "SYNC_VPU" 1 8 92, C4<00000010>;
P_0x14f02f640 .param/l "S_BARRIER" 1 8 107, C4<0111>;
P_0x14f02f680 .param/l "S_CHECK_DEP" 1 8 104, C4<0100>;
P_0x14f02f6c0 .param/l "S_DECODE" 1 8 103, C4<0011>;
P_0x14f02f700 .param/l "S_ERROR" 1 8 109, C4<1001>;
P_0x14f02f740 .param/l "S_FETCH" 1 8 101, C4<0001>;
P_0x14f02f780 .param/l "S_FETCH_WAIT" 1 8 102, C4<0010>;
P_0x14f02f7c0 .param/l "S_HALTED" 1 8 108, C4<1000>;
P_0x14f02f800 .param/l "S_IDLE" 1 8 100, C4<0000>;
P_0x14f02f840 .param/l "S_ISSUE" 1 8 105, C4<0101>;
P_0x14f02f880 .param/l "S_WAIT_SYNC" 1 8 106, C4<0110>;
L_0x600000dc1570 .functor AND 1, L_0x6000017d1860, L_0x6000017d1720, C4<1>, C4<1>;
L_0x600000dc15e0 .functor AND 1, L_0x600000dc1570, L_0x6000017d15e0, C4<1>, C4<1>;
L_0x600000dc1490 .functor BUFZ 20, v0x600001470a20_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000dc1500 .functor BUFZ 1, v0x600001470bd0_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc1420 .functor BUFZ 1, v0x600001471320_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc1340 .functor BUFZ 1, v0x600001471ef0_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc1260 .functor BUFZ 1, v0x600001470630_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc1110 .functor AND 1, L_0x6000017d12c0, L_0x6000017d3020, C4<1>, C4<1>;
L_0x600000dc1180 .functor AND 1, L_0x600000dc1110, L_0x6000017d2e40, C4<1>, C4<1>;
L_0x1500d2bf0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001476f40_0 .net *"_ivl_11", 23 0, L_0x1500d2bf0;  1 drivers
L_0x1500d2c38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001476fd0_0 .net/2u *"_ivl_12", 31 0, L_0x1500d2c38;  1 drivers
v0x600001477060_0 .net *"_ivl_14", 0 0, L_0x6000017d1860;  1 drivers
v0x6000014770f0_0 .net *"_ivl_16", 31 0, L_0x6000017d1900;  1 drivers
L_0x1500d2c80 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001477180_0 .net *"_ivl_19", 23 0, L_0x1500d2c80;  1 drivers
L_0x1500d2cc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001477210_0 .net/2u *"_ivl_20", 31 0, L_0x1500d2cc8;  1 drivers
v0x6000014772a0_0 .net *"_ivl_22", 0 0, L_0x6000017d1720;  1 drivers
v0x600001477330_0 .net *"_ivl_25", 0 0, L_0x600000dc1570;  1 drivers
v0x6000014773c0_0 .net *"_ivl_26", 31 0, L_0x6000017d17c0;  1 drivers
L_0x1500d2d10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001477450_0 .net *"_ivl_29", 23 0, L_0x1500d2d10;  1 drivers
L_0x1500d2d58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014774e0_0 .net/2u *"_ivl_30", 31 0, L_0x1500d2d58;  1 drivers
v0x600001477570_0 .net *"_ivl_32", 0 0, L_0x6000017d15e0;  1 drivers
v0x600001477600_0 .net *"_ivl_36", 31 0, L_0x6000017d1680;  1 drivers
L_0x1500d2da0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001477690_0 .net *"_ivl_39", 23 0, L_0x1500d2da0;  1 drivers
L_0x1500d2de8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001477720_0 .net/2u *"_ivl_40", 31 0, L_0x1500d2de8;  1 drivers
v0x6000014777b0_0 .net *"_ivl_44", 31 0, L_0x6000017d1540;  1 drivers
L_0x1500d2e30 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001477840_0 .net *"_ivl_47", 23 0, L_0x1500d2e30;  1 drivers
L_0x1500d2e78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014778d0_0 .net/2u *"_ivl_48", 31 0, L_0x1500d2e78;  1 drivers
v0x600001477960_0 .net *"_ivl_52", 31 0, L_0x6000017d1400;  1 drivers
L_0x1500d2ec0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014779f0_0 .net *"_ivl_55", 23 0, L_0x1500d2ec0;  1 drivers
L_0x1500d2f08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001477a80_0 .net/2u *"_ivl_56", 31 0, L_0x1500d2f08;  1 drivers
L_0x1500d2f50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001477b10_0 .net/2u *"_ivl_76", 3 0, L_0x1500d2f50;  1 drivers
v0x600001477ba0_0 .net *"_ivl_78", 0 0, L_0x6000017d12c0;  1 drivers
v0x600001477c30_0 .net *"_ivl_8", 31 0, L_0x6000017d1a40;  1 drivers
L_0x1500d2f98 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600001477cc0_0 .net/2u *"_ivl_80", 3 0, L_0x1500d2f98;  1 drivers
v0x600001477d50_0 .net *"_ivl_82", 0 0, L_0x6000017d3020;  1 drivers
v0x600001477de0_0 .net *"_ivl_85", 0 0, L_0x600000dc1110;  1 drivers
L_0x1500d2fe0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001477e70_0 .net/2u *"_ivl_86", 3 0, L_0x1500d2fe0;  1 drivers
v0x600001477f00_0 .net *"_ivl_88", 0 0, L_0x6000017d2e40;  1 drivers
v0x600001470000_0 .net "all_done", 0 0, L_0x600000dc15e0;  1 drivers
v0x600001470090_0 .net "busy", 0 0, L_0x600000dc1180;  alias, 1 drivers
v0x600001470120_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000014701b0_0 .var "decoded_opcode", 7 0;
v0x600001470240_0 .var "decoded_subop", 7 0;
v0x6000014702d0_0 .net "dma_clear", 0 0, L_0x6000017d1220;  1 drivers
v0x600001470360_0 .net "dma_cmd", 127 0, v0x6000014703f0_0;  alias, 1 drivers
v0x6000014703f0_0 .var "dma_cmd_reg", 127 0;
v0x600001470480_0 .net "dma_done", 0 0, L_0x600000dec930;  alias, 1 drivers
v0x600001470510_0 .net "dma_ready", 0 0, L_0x6000017c3700;  alias, 1 drivers
v0x6000014705a0_0 .net "dma_valid", 0 0, L_0x600000dc1260;  alias, 1 drivers
v0x600001470630_0 .var "dma_valid_reg", 0 0;
v0x6000014706c0_0 .net "done", 0 0, v0x600001470750_0;  alias, 1 drivers
v0x600001470750_0 .var "done_reg", 0 0;
v0x6000014707e0_0 .net "error", 0 0, v0x600001470870_0;  alias, 1 drivers
v0x600001470870_0 .var "error_reg", 0 0;
v0x600001470900_0 .net "global_sync_in", 0 0, L_0x600000de1110;  alias, 1 drivers
v0x600001470990_0 .net "imem_addr", 19 0, L_0x600000dc1490;  alias, 1 drivers
v0x600001470a20_0 .var "imem_addr_reg", 19 0;
v0x600001470ab0_0 .net "imem_data", 127 0, v0x6000014119e0_0;  alias, 1 drivers
v0x600001470b40_0 .net "imem_re", 0 0, L_0x600000dc1500;  alias, 1 drivers
v0x600001470bd0_0 .var "imem_re_reg", 0 0;
v0x600001470c60_0 .net "imem_valid", 0 0, L_0x600000dc16c0;  alias, 1 drivers
v0x600001470cf0_0 .var "instr_reg", 127 0;
v0x600001470d80_0 .net "loop_count", 15 0, L_0x6000017d1ea0;  1 drivers
v0x600001470e10 .array "loop_counter", 3 0, 15 0;
v0x600001470ea0_0 .var "loop_sp", 1 0;
v0x600001470f30 .array "loop_start_addr", 3 0, 19 0;
v0x600001470fc0_0 .net "mxu_clear", 0 0, L_0x6000017d14a0;  1 drivers
v0x600001471050_0 .net "mxu_cmd", 127 0, v0x6000014710e0_0;  alias, 1 drivers
v0x6000014710e0_0 .var "mxu_cmd_reg", 127 0;
v0x600001471170_0 .net "mxu_done", 0 0, L_0x600000dec5b0;  alias, 1 drivers
v0x600001471200_0 .net "mxu_ready", 0 0, L_0x600000dec540;  alias, 1 drivers
v0x600001471290_0 .net "mxu_valid", 0 0, L_0x600000dc1420;  alias, 1 drivers
v0x600001471320_0 .var "mxu_valid_reg", 0 0;
v0x6000014713b0_0 .net "opcode", 7 0, L_0x6000017d1fe0;  1 drivers
v0x600001471440_0 .var "pc", 19 0;
v0x6000014714d0_0 .var "pending_dma", 7 0;
v0x600001471560_0 .var "pending_mxu", 7 0;
v0x6000014715f0_0 .var "pending_vpu", 7 0;
v0x600001471680_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001471710_0 .net "start", 0 0, L_0x6000017fc780;  alias, 1 drivers
v0x6000014717a0_0 .net "start_pc", 19 0, L_0x600000de12d0;  alias, 1 drivers
v0x600001471830_0 .var "state", 3 0;
v0x6000014718c0_0 .net "subop", 7 0, L_0x6000017d1d60;  1 drivers
v0x600001471950_0 .net "sync_grant", 0 0, L_0x6000017fc820;  alias, 1 drivers
v0x6000014719e0_0 .net "sync_mask", 7 0, L_0x6000017d19a0;  1 drivers
v0x600001471a70_0 .net "sync_request", 0 0, v0x600001471b00_0;  alias, 1 drivers
v0x600001471b00_0 .var "sync_request_reg", 0 0;
v0x600001471b90_0 .net "vpu_clear", 0 0, L_0x6000017d1360;  1 drivers
v0x600001471c20_0 .net "vpu_cmd", 127 0, v0x600001471cb0_0;  alias, 1 drivers
v0x600001471cb0_0 .var "vpu_cmd_reg", 127 0;
v0x600001471d40_0 .net "vpu_done", 0 0, L_0x600000dec700;  alias, 1 drivers
v0x600001471dd0_0 .net "vpu_ready", 0 0, L_0x6000017c30c0;  alias, 1 drivers
v0x600001471e60_0 .net "vpu_valid", 0 0, L_0x600000dc1340;  alias, 1 drivers
v0x600001471ef0_0 .var "vpu_valid_reg", 0 0;
L_0x6000017d1fe0 .part v0x6000014119e0_0, 120, 8;
L_0x6000017d1d60 .part v0x6000014119e0_0, 112, 8;
L_0x6000017d1ea0 .part v0x6000014119e0_0, 32, 16;
L_0x6000017d19a0 .part v0x6000014119e0_0, 104, 8;
L_0x6000017d1a40 .concat [ 8 24 0 0], v0x600001471560_0, L_0x1500d2bf0;
L_0x6000017d1860 .cmp/eq 32, L_0x6000017d1a40, L_0x1500d2c38;
L_0x6000017d1900 .concat [ 8 24 0 0], v0x6000014715f0_0, L_0x1500d2c80;
L_0x6000017d1720 .cmp/eq 32, L_0x6000017d1900, L_0x1500d2cc8;
L_0x6000017d17c0 .concat [ 8 24 0 0], v0x6000014714d0_0, L_0x1500d2d10;
L_0x6000017d15e0 .cmp/eq 32, L_0x6000017d17c0, L_0x1500d2d58;
L_0x6000017d1680 .concat [ 8 24 0 0], v0x600001471560_0, L_0x1500d2da0;
L_0x6000017d14a0 .cmp/eq 32, L_0x6000017d1680, L_0x1500d2de8;
L_0x6000017d1540 .concat [ 8 24 0 0], v0x6000014715f0_0, L_0x1500d2e30;
L_0x6000017d1360 .cmp/eq 32, L_0x6000017d1540, L_0x1500d2e78;
L_0x6000017d1400 .concat [ 8 24 0 0], v0x6000014714d0_0, L_0x1500d2ec0;
L_0x6000017d1220 .cmp/eq 32, L_0x6000017d1400, L_0x1500d2f08;
L_0x6000017d12c0 .cmp/ne 4, v0x600001471830_0, L_0x1500d2f50;
L_0x6000017d3020 .cmp/ne 4, v0x600001471830_0, L_0x1500d2f98;
L_0x6000017d2e40 .cmp/ne 4, v0x600001471830_0, L_0x1500d2fe0;
S_0x14efafec0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 212, 8 212 0, S_0x14efcfdb0;
 .timescale 0 0;
v0x600001476eb0_0 .var/i "i", 31 0;
S_0x14efb0030 .scope module, "mxu_array" "systolic_array" 6 296, 9 13 0, S_0x14efd2400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14efaa500 .param/l "ACC_WIDTH" 0 9 16, +C4<00000000000000000000000000100000>;
P_0x14efaa540 .param/l "ARRAY_SIZE" 0 9 14, +C4<00000000000000000000000000000100>;
P_0x14efaa580 .param/l "DATA_WIDTH" 0 9 15, +C4<00000000000000000000000000001000>;
P_0x14efaa5c0 .param/l "S_COMPUTE" 1 9 51, C4<010>;
P_0x14efaa600 .param/l "S_DONE" 1 9 53, C4<100>;
P_0x14efaa640 .param/l "S_DRAIN" 1 9 52, C4<011>;
P_0x14efaa680 .param/l "S_IDLE" 1 9 49, C4<000>;
P_0x14efaa6c0 .param/l "S_LOAD" 1 9 50, C4<001>;
L_0x600000dec0e0 .functor OR 1, L_0x6000017c0320, L_0x6000017c03c0, C4<0>, C4<0>;
L_0x600000dec150 .functor AND 1, L_0x6000017c0460, v0x600001412d00_0, C4<1>, C4<1>;
L_0x600000dec1c0 .functor AND 1, L_0x600000dec150, L_0x6000017c0500, C4<1>, C4<1>;
L_0x600000dec230 .functor OR 1, L_0x600000dec0e0, L_0x600000dec1c0, C4<0>, C4<0>;
L_0x600000dec2a0 .functor BUFZ 1, L_0x600000dec230, C4<0>, C4<0>, C4<0>;
L_0x600000dec310 .functor AND 1, L_0x6000017c05a0, L_0x6000017c0640, C4<1>, C4<1>;
L_0x600000dec380 .functor AND 1, L_0x6000017c0820, L_0x6000017c08c0, C4<1>, C4<1>;
L_0x600000dec3f0 .functor AND 1, L_0x600000dec380, L_0x6000017c0aa0, C4<1>, C4<1>;
v0x6000014187e0_0 .net *"_ivl_101", 0 0, L_0x6000017c0aa0;  1 drivers
L_0x1500d4d68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001418870_0 .net/2u *"_ivl_37", 2 0, L_0x1500d4d68;  1 drivers
v0x600001418900_0 .net *"_ivl_39", 0 0, L_0x6000017c0320;  1 drivers
L_0x1500d4db0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001418990_0 .net/2u *"_ivl_41", 2 0, L_0x1500d4db0;  1 drivers
v0x600001418a20_0 .net *"_ivl_43", 0 0, L_0x6000017c03c0;  1 drivers
v0x600001418ab0_0 .net *"_ivl_46", 0 0, L_0x600000dec0e0;  1 drivers
L_0x1500d4df8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001418b40_0 .net/2u *"_ivl_47", 2 0, L_0x1500d4df8;  1 drivers
v0x600001418bd0_0 .net *"_ivl_49", 0 0, L_0x6000017c0460;  1 drivers
v0x600001418c60_0 .net *"_ivl_52", 0 0, L_0x600000dec150;  1 drivers
v0x600001418cf0_0 .net *"_ivl_54", 0 0, L_0x6000017c0500;  1 drivers
v0x600001418d80_0 .net *"_ivl_56", 0 0, L_0x600000dec1c0;  1 drivers
L_0x1500d4e40 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001418e10_0 .net/2u *"_ivl_61", 2 0, L_0x1500d4e40;  1 drivers
v0x600001418ea0_0 .net *"_ivl_63", 0 0, L_0x6000017c05a0;  1 drivers
L_0x1500d4e88 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001418f30_0 .net/2u *"_ivl_65", 2 0, L_0x1500d4e88;  1 drivers
v0x600001418fc0_0 .net *"_ivl_67", 0 0, L_0x6000017c0640;  1 drivers
L_0x1500d4ed0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001419050_0 .net/2u *"_ivl_71", 2 0, L_0x1500d4ed0;  1 drivers
L_0x1500d4f18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014190e0_0 .net/2u *"_ivl_75", 2 0, L_0x1500d4f18;  1 drivers
L_0x1500d4fa8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001419170_0 .net/2u *"_ivl_81", 2 0, L_0x1500d4fa8;  1 drivers
v0x600001419200_0 .net *"_ivl_83", 0 0, L_0x6000017c0820;  1 drivers
v0x600001419290_0 .net *"_ivl_85", 0 0, L_0x6000017c08c0;  1 drivers
v0x600001419320_0 .net *"_ivl_88", 0 0, L_0x600000dec380;  1 drivers
v0x6000014193b0_0 .net *"_ivl_89", 31 0, L_0x6000017c0960;  1 drivers
L_0x1500d4ff0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001419440_0 .net *"_ivl_92", 15 0, L_0x1500d4ff0;  1 drivers
L_0x1500dbf98 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000014194d0_0 .net *"_ivl_93", 31 0, L_0x1500dbf98;  1 drivers
L_0x1500d5038 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001419560_0 .net/2u *"_ivl_97", 31 0, L_0x1500d5038;  1 drivers
v0x6000014195f0_0 .net *"_ivl_99", 31 0, L_0x6000017c0a00;  1 drivers
v0x600001419680_0 .net "act_data", 31 0, v0x600001410750_0;  1 drivers
v0x600001419710 .array "act_h", 19 0;
v0x600001419710_0 .net v0x600001419710 0, 7 0, L_0x600000dc0a80; 1 drivers
v0x600001419710_1 .net v0x600001419710 1, 7 0, v0x600001473060_0; 1 drivers
v0x600001419710_2 .net v0x600001419710 2, 7 0, v0x60000146c630_0; 1 drivers
v0x600001419710_3 .net v0x600001419710 3, 7 0, v0x60000146db90_0; 1 drivers
v0x600001419710_4 .net v0x600001419710 4, 7 0, v0x60000146f0f0_0; 1 drivers
v0x600001419710_5 .net v0x600001419710 5, 7 0, L_0x600000dc04d0; 1 drivers
v0x600001419710_6 .net v0x600001419710 6, 7 0, v0x6000014686c0_0; 1 drivers
v0x600001419710_7 .net v0x600001419710 7, 7 0, v0x600001469c20_0; 1 drivers
v0x600001419710_8 .net v0x600001419710 8, 7 0, v0x60000146b180_0; 1 drivers
v0x600001419710_9 .net v0x600001419710 9, 7 0, v0x600001464750_0; 1 drivers
v0x600001419710_10 .net v0x600001419710 10, 7 0, L_0x600000dc0070; 1 drivers
v0x600001419710_11 .net v0x600001419710 11, 7 0, v0x600001465cb0_0; 1 drivers
v0x600001419710_12 .net v0x600001419710 12, 7 0, v0x600001467210_0; 1 drivers
v0x600001419710_13 .net v0x600001419710 13, 7 0, v0x6000014607e0_0; 1 drivers
v0x600001419710_14 .net v0x600001419710 14, 7 0, v0x600001461d40_0; 1 drivers
v0x600001419710_15 .net v0x600001419710 15, 7 0, L_0x600000dc0620; 1 drivers
v0x600001419710_16 .net v0x600001419710 16, 7 0, v0x6000014632a0_0; 1 drivers
v0x600001419710_17 .net v0x600001419710 17, 7 0, v0x60000141c870_0; 1 drivers
v0x600001419710_18 .net v0x600001419710 18, 7 0, v0x60000141ddd0_0; 1 drivers
v0x600001419710_19 .net v0x600001419710 19, 7 0, v0x60000141f330_0; 1 drivers
v0x6000014197a0_0 .net "act_ready", 0 0, L_0x6000017c0780;  1 drivers
v0x600001419830_0 .net "act_valid", 0 0, v0x600001410870_0;  1 drivers
v0x6000014198c0_0 .net "busy", 0 0, L_0x600000dec310;  alias, 1 drivers
v0x600001419950_0 .net "cfg_k_tiles", 15 0, L_0x6000017d08c0;  alias, 1 drivers
L_0x1500d5080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000014199e0_0 .net "clear_acc", 0 0, L_0x1500d5080;  1 drivers
v0x600001419a70_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001419b00_0 .var "cycle_count", 15 0;
v0x600001419b90_0 .var "cycle_count_next", 15 0;
v0x600001471f80_5 .array/port v0x600001471f80, 5;
v0x600001419c20 .array "deskew_output", 3 0;
v0x600001419c20_0 .net v0x600001419c20 0, 31 0, v0x600001471f80_5; 1 drivers
v0x6000014720a0_3 .array/port v0x6000014720a0, 3;
v0x600001419c20_1 .net v0x600001419c20 1, 31 0, v0x6000014720a0_3; 1 drivers
v0x6000014721c0_1 .array/port v0x6000014721c0, 1;
v0x600001419c20_2 .net v0x600001419c20 2, 31 0, v0x6000014721c0_1; 1 drivers
v0x600001419c20_3 .net v0x600001419c20 3, 31 0, L_0x600000dff560; 1 drivers
v0x600001419cb0_0 .net "done", 0 0, L_0x6000017c06e0;  alias, 1 drivers
L_0x1500d4f60 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001419d40_0 .net "drain_delay", 15 0, L_0x1500d4f60;  1 drivers
v0x600001419dd0_0 .net "pe_enable", 0 0, L_0x600000dec230;  1 drivers
v0x600001419e60 .array "psum_bottom", 3 0;
v0x600001419e60_0 .net v0x600001419e60 0, 31 0, L_0x600000dfd1f0; 1 drivers
v0x600001419e60_1 .net v0x600001419e60 1, 31 0, L_0x600000dfc930; 1 drivers
v0x600001419e60_2 .net v0x600001419e60 2, 31 0, L_0x600000dfc070; 1 drivers
v0x600001419e60_3 .net v0x600001419e60 3, 31 0, L_0x600000dff5d0; 1 drivers
L_0x1500d3148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001419ef0 .array "psum_v", 19 0;
v0x600001419ef0_0 .net v0x600001419ef0 0, 31 0, L_0x1500d3148; 1 drivers
L_0x1500d3190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001419ef0_1 .net v0x600001419ef0 1, 31 0, L_0x1500d3190; 1 drivers
L_0x1500d31d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001419ef0_2 .net v0x600001419ef0 2, 31 0, L_0x1500d31d8; 1 drivers
L_0x1500d3220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001419ef0_3 .net v0x600001419ef0 3, 31 0, L_0x1500d3220; 1 drivers
v0x600001419ef0_4 .net v0x600001419ef0 4, 31 0, v0x600001473570_0; 1 drivers
v0x600001419ef0_5 .net v0x600001419ef0 5, 31 0, v0x60000146cb40_0; 1 drivers
v0x600001419ef0_6 .net v0x600001419ef0 6, 31 0, v0x60000146e0a0_0; 1 drivers
v0x600001419ef0_7 .net v0x600001419ef0 7, 31 0, v0x60000146f600_0; 1 drivers
v0x600001419ef0_8 .net v0x600001419ef0 8, 31 0, v0x600001468bd0_0; 1 drivers
v0x600001419ef0_9 .net v0x600001419ef0 9, 31 0, v0x60000146a130_0; 1 drivers
v0x600001419ef0_10 .net v0x600001419ef0 10, 31 0, v0x60000146b690_0; 1 drivers
v0x600001419ef0_11 .net v0x600001419ef0 11, 31 0, v0x600001464c60_0; 1 drivers
v0x600001419ef0_12 .net v0x600001419ef0 12, 31 0, v0x6000014661c0_0; 1 drivers
v0x600001419ef0_13 .net v0x600001419ef0 13, 31 0, v0x600001467720_0; 1 drivers
v0x600001419ef0_14 .net v0x600001419ef0 14, 31 0, v0x600001460cf0_0; 1 drivers
v0x600001419ef0_15 .net v0x600001419ef0 15, 31 0, v0x600001462250_0; 1 drivers
v0x600001419ef0_16 .net v0x600001419ef0 16, 31 0, v0x6000014637b0_0; 1 drivers
v0x600001419ef0_17 .net v0x600001419ef0 17, 31 0, v0x60000141cd80_0; 1 drivers
v0x600001419ef0_18 .net v0x600001419ef0 18, 31 0, v0x60000141e2e0_0; 1 drivers
v0x600001419ef0_19 .net v0x600001419ef0 19, 31 0, v0x60000141f840_0; 1 drivers
v0x600001419f80_0 .net "result_data", 127 0, L_0x6000017c0280;  alias, 1 drivers
L_0x1500d50c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000141a010_0 .net "result_ready", 0 0, L_0x1500d50c8;  1 drivers
v0x60000141a0a0_0 .net "result_valid", 0 0, L_0x600000dec3f0;  alias, 1 drivers
v0x60000141a130_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000141a1c0_0 .net "skew_enable", 0 0, L_0x600000dec2a0;  1 drivers
v0x60000141a250 .array "skew_input", 3 0;
v0x60000141a250_0 .net v0x60000141a250 0, 7 0, L_0x6000017d0780; 1 drivers
v0x60000141a250_1 .net v0x60000141a250 1, 7 0, L_0x6000017d0640; 1 drivers
v0x60000141a250_2 .net v0x60000141a250 2, 7 0, L_0x6000017d0500; 1 drivers
v0x60000141a250_3 .net v0x60000141a250 3, 7 0, L_0x6000017d03c0; 1 drivers
v0x60000141a2e0 .array "skew_output", 3 0;
v0x60000141a2e0_0 .net v0x60000141a2e0 0, 7 0, v0x6000014722e0_0; 1 drivers
v0x60000141a2e0_1 .net v0x60000141a2e0 1, 7 0, v0x6000014725b0_0; 1 drivers
v0x60000141a2e0_2 .net v0x60000141a2e0 2, 7 0, v0x600001472880_0; 1 drivers
v0x60000141a2e0_3 .net v0x60000141a2e0 3, 7 0, v0x600001472b50_0; 1 drivers
v0x60000141a370_0 .net "start", 0 0, v0x600001412d00_0;  1 drivers
v0x60000141a400_0 .var "state", 2 0;
v0x60000141a490_0 .var "state_next", 2 0;
v0x60000141a520_0 .net "weight_load_col", 1 0, v0x60000140c240_0;  1 drivers
v0x60000141a5b0_0 .net "weight_load_data", 31 0, L_0x6000017c0b40;  1 drivers
v0x60000141a640_0 .net "weight_load_en", 0 0, v0x60000140c2d0_0;  1 drivers
E_0x600003c96980/0 .event anyedge, v0x60000141a400_0, v0x600001419b00_0, v0x60000141a370_0, v0x60000141a640_0;
E_0x600003c96980/1 .event anyedge, v0x600001419950_0, v0x600001419d40_0;
E_0x600003c96980 .event/or E_0x600003c96980/0, E_0x600003c96980/1;
L_0x6000017d0960 .part v0x600001410750_0, 0, 8;
L_0x1500d3028 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017d0780 .functor MUXZ 8, L_0x1500d3028, L_0x6000017d0960, v0x600001410870_0, C4<>;
L_0x6000017d0820 .part v0x600001410750_0, 8, 8;
L_0x1500d3070 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017d0640 .functor MUXZ 8, L_0x1500d3070, L_0x6000017d0820, v0x600001410870_0, C4<>;
L_0x6000017d06e0 .part v0x600001410750_0, 16, 8;
L_0x1500d30b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017d0500 .functor MUXZ 8, L_0x1500d30b8, L_0x6000017d06e0, v0x600001410870_0, C4<>;
L_0x6000017d05a0 .part v0x600001410750_0, 24, 8;
L_0x1500d3100 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017d03c0 .functor MUXZ 8, L_0x1500d3100, L_0x6000017d05a0, v0x600001410870_0, C4<>;
L_0x6000017d0320 .part L_0x6000017c0b40, 0, 8;
L_0x6000017cf840 .part L_0x6000017c0b40, 0, 8;
L_0x6000017ce4e0 .part L_0x6000017c0b40, 0, 8;
L_0x6000017ce120 .part L_0x6000017c0b40, 0, 8;
L_0x6000017cf700 .part L_0x6000017c0b40, 8, 8;
L_0x6000017ccd20 .part L_0x6000017c0b40, 8, 8;
L_0x6000017cc640 .part L_0x6000017c0b40, 8, 8;
L_0x6000017cd400 .part L_0x6000017c0b40, 8, 8;
L_0x6000017c4280 .part L_0x6000017c0b40, 16, 8;
L_0x6000017c4aa0 .part L_0x6000017c0b40, 16, 8;
L_0x6000017c52c0 .part L_0x6000017c0b40, 16, 8;
L_0x6000017c5b80 .part L_0x6000017c0b40, 16, 8;
L_0x6000017c63a0 .part L_0x6000017c0b40, 24, 8;
L_0x6000017c6b20 .part L_0x6000017c0b40, 24, 8;
L_0x6000017c7340 .part L_0x6000017c0b40, 24, 8;
L_0x6000017c7b60 .part L_0x6000017c0b40, 24, 8;
L_0x6000017c0280 .concat8 [ 32 32 32 32], L_0x600000dff9c0, L_0x600000df3bf0, L_0x600000dec000, L_0x600000dec070;
L_0x6000017c0320 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4d68;
L_0x6000017c03c0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4db0;
L_0x6000017c0460 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4df8;
L_0x6000017c0500 .reduce/nor v0x60000140c2d0_0;
L_0x6000017c05a0 .cmp/ne 3, v0x60000141a400_0, L_0x1500d4e40;
L_0x6000017c0640 .cmp/ne 3, v0x60000141a400_0, L_0x1500d4e88;
L_0x6000017c06e0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4ed0;
L_0x6000017c0780 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4f18;
L_0x6000017c0820 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4fa8;
L_0x6000017c08c0 .cmp/ge 16, v0x600001419b00_0, L_0x1500d4f60;
L_0x6000017c0960 .concat [ 16 16 0 0], v0x600001419b00_0, L_0x1500d4ff0;
L_0x6000017c0a00 .arith/sum 32, L_0x1500dbf98, L_0x1500d5038;
L_0x6000017c0aa0 .cmp/gt 32, L_0x6000017c0a00, L_0x6000017c0960;
S_0x14efa8030 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 9 248, 9 248 0, S_0x14efb0030;
 .timescale 0 0;
P_0x6000008ba880 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000110>;
P_0x6000008ba8c0 .param/l "col" 1 9 248, +C4<00>;
L_0x600000dfd1f0 .functor BUFZ 32, v0x6000014637b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efa5860 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x14efa8030;
 .timescale 0 0;
v0x600001471f80 .array "delay_stages", 5 0, 31 0;
v0x600001472010_0 .var/i "i", 31 0;
S_0x14efa59d0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 9 248, 9 248 0, S_0x14efb0030;
 .timescale 0 0;
P_0x6000008ba900 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000100>;
P_0x6000008ba940 .param/l "col" 1 9 248, +C4<01>;
L_0x600000dfc930 .functor BUFZ 32, v0x60000141cd80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efa3210 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x14efa59d0;
 .timescale 0 0;
v0x6000014720a0 .array "delay_stages", 3 0, 31 0;
v0x600001472130_0 .var/i "i", 31 0;
S_0x14efa3380 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 9 248, 9 248 0, S_0x14efb0030;
 .timescale 0 0;
P_0x6000008ba980 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000010>;
P_0x6000008ba9c0 .param/l "col" 1 9 248, +C4<010>;
L_0x600000dfc070 .functor BUFZ 32, v0x60000141e2e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efa0bc0 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x14efa3380;
 .timescale 0 0;
v0x6000014721c0 .array "delay_stages", 1 0, 31 0;
v0x600001472250_0 .var/i "i", 31 0;
S_0x14efa0d30 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 9 248, 9 248 0, S_0x14efb0030;
 .timescale 0 0;
P_0x6000008baa00 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000000>;
P_0x6000008baa40 .param/l "col" 1 9 248, +C4<011>;
L_0x600000dff5d0 .functor BUFZ 32, v0x60000141f840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14ef9e570 .scope generate, "col_no_delay" "col_no_delay" 9 253, 9 253 0, S_0x14efa0d30;
 .timescale 0 0;
L_0x600000dff560 .functor BUFZ 32, L_0x600000dff5d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14ef9e6e0 .scope generate, "gen_skew[0]" "gen_skew[0]" 9 142, 9 142 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c96c00 .param/l "row" 1 9 142, +C4<00>;
v0x600001472370_0 .net *"_ivl_1", 7 0, L_0x6000017d0960;  1 drivers
v0x600001472400_0 .net/2u *"_ivl_2", 7 0, L_0x1500d3028;  1 drivers
S_0x14ef9bf20 .scope generate, "row0_skew" "row0_skew" 9 146, 9 146 0, S_0x14ef9e6e0;
 .timescale 0 0;
v0x6000014722e0_0 .var "out_reg", 7 0;
S_0x14ef9c090 .scope generate, "gen_skew[1]" "gen_skew[1]" 9 142, 9 142 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c96c80 .param/l "row" 1 9 142, +C4<01>;
v0x600001472640_0 .net *"_ivl_1", 7 0, L_0x6000017d0820;  1 drivers
v0x6000014726d0_0 .net/2u *"_ivl_2", 7 0, L_0x1500d3070;  1 drivers
S_0x14ef998d0 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x14ef9c090;
 .timescale 0 0;
v0x600001472490 .array "delay_stages", 0 0, 7 0;
v0x600001472520_0 .var/i "i", 31 0;
v0x6000014725b0_0 .var "out_reg", 7 0;
S_0x14ef99a40 .scope generate, "gen_skew[2]" "gen_skew[2]" 9 142, 9 142 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c96d00 .param/l "row" 1 9 142, +C4<010>;
v0x600001472910_0 .net *"_ivl_1", 7 0, L_0x6000017d06e0;  1 drivers
v0x6000014729a0_0 .net/2u *"_ivl_2", 7 0, L_0x1500d30b8;  1 drivers
S_0x14ef97280 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x14ef99a40;
 .timescale 0 0;
v0x600001472760 .array "delay_stages", 1 0, 7 0;
v0x6000014727f0_0 .var/i "i", 31 0;
v0x600001472880_0 .var "out_reg", 7 0;
S_0x14ef973f0 .scope generate, "gen_skew[3]" "gen_skew[3]" 9 142, 9 142 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c96d80 .param/l "row" 1 9 142, +C4<011>;
v0x600001472be0_0 .net *"_ivl_1", 7 0, L_0x6000017d05a0;  1 drivers
v0x600001472c70_0 .net/2u *"_ivl_2", 7 0, L_0x1500d3100;  1 drivers
S_0x14ef94c30 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x14ef973f0;
 .timescale 0 0;
v0x600001472a30 .array "delay_stages", 2 0, 7 0;
v0x600001472ac0_0 .var/i "i", 31 0;
v0x600001472b50_0 .var "out_reg", 7 0;
S_0x14ef94da0 .scope generate, "pe_row[0]" "pe_row[0]" 9 213, 9 213 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c96bc0 .param/l "row" 1 9 213, +C4<00>;
S_0x14ef925e0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x14ef94da0;
 .timescale 0 0;
P_0x600003c96e40 .param/l "col" 1 9 214, +C4<00>;
L_0x600000dc05b0 .functor AND 1, v0x60000140c2d0_0, L_0x6000017d0280, C4<1>, C4<1>;
L_0x600000dc0540 .functor AND 1, L_0x6000017d01e0, v0x600001412d00_0, C4<1>, C4<1>;
L_0x600000dc1f80 .functor OR 1, L_0x6000017d0140, L_0x600000dc0540, C4<0>, C4<0>;
L_0x600000dc09a0 .functor AND 1, L_0x1500d5080, L_0x600000dc1f80, C4<1>, C4<1>;
L_0x600000dcbe90 .functor AND 1, L_0x600000dc09a0, L_0x6000017d00a0, C4<1>, C4<1>;
v0x600001473840_0 .net *"_ivl_0", 2 0, L_0x6000017d0460;  1 drivers
L_0x1500d32f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014738d0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d32f8;  1 drivers
v0x600001473960_0 .net *"_ivl_13", 0 0, L_0x6000017d0140;  1 drivers
L_0x1500d3340 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014739f0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d3340;  1 drivers
v0x600001473a80_0 .net *"_ivl_17", 0 0, L_0x6000017d01e0;  1 drivers
v0x600001473b10_0 .net *"_ivl_20", 0 0, L_0x600000dc0540;  1 drivers
v0x600001473ba0_0 .net *"_ivl_22", 0 0, L_0x600000dc1f80;  1 drivers
v0x600001473c30_0 .net *"_ivl_24", 0 0, L_0x600000dc09a0;  1 drivers
v0x600001473cc0_0 .net *"_ivl_25", 31 0, L_0x6000017d0000;  1 drivers
L_0x1500d3388 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001473d50_0 .net *"_ivl_28", 15 0, L_0x1500d3388;  1 drivers
L_0x1500d33d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001473de0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d33d0;  1 drivers
L_0x1500d3268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001473e70_0 .net *"_ivl_3", 0 0, L_0x1500d3268;  1 drivers
v0x600001473f00_0 .net *"_ivl_31", 0 0, L_0x6000017d00a0;  1 drivers
L_0x1500d32b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000146c000_0 .net/2u *"_ivl_4", 2 0, L_0x1500d32b0;  1 drivers
v0x60000146c090_0 .net *"_ivl_6", 0 0, L_0x6000017d0280;  1 drivers
v0x60000146c120_0 .net "do_clear", 0 0, L_0x600000dcbe90;  1 drivers
v0x60000146c1b0_0 .net "load_weight", 0 0, L_0x600000dc05b0;  1 drivers
v0x60000146c240_0 .net "weight_in", 7 0, L_0x6000017d0320;  1 drivers
L_0x6000017d0460 .concat [ 2 1 0 0], v0x60000140c240_0, L_0x1500d3268;
L_0x6000017d0280 .cmp/eq 3, L_0x6000017d0460, L_0x1500d32b0;
L_0x6000017d0140 .cmp/eq 3, v0x60000141a400_0, L_0x1500d32f8;
L_0x6000017d01e0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d3340;
L_0x6000017d0000 .concat [ 16 16 0 0], v0x600001419b00_0, L_0x1500d3388;
L_0x6000017d00a0 .cmp/eq 32, L_0x6000017d0000, L_0x1500d33d0;
S_0x14ef92750 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef925e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bab00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bab40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001472d00_0 .net *"_ivl_11", 0 0, L_0x6000017d0d20;  1 drivers
v0x600001472d90_0 .net *"_ivl_12", 15 0, L_0x6000017d0b40;  1 drivers
v0x600001472e20_0 .net/s *"_ivl_4", 15 0, L_0x6000017d0dc0;  1 drivers
v0x600001472eb0_0 .net/s *"_ivl_6", 15 0, L_0x6000017d0e60;  1 drivers
v0x600001472f40_0 .net/s "a_signed", 7 0, v0x6000014730f0_0;  1 drivers
v0x600001472fd0_0 .net "act_in", 7 0, L_0x600000dc0a80;  alias, 1 drivers
v0x600001473060_0 .var "act_out", 7 0;
v0x6000014730f0_0 .var "act_reg", 7 0;
v0x600001473180_0 .net "clear_acc", 0 0, L_0x600000dcbe90;  alias, 1 drivers
v0x600001473210_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000014732a0_0 .net "enable", 0 0, L_0x600000dec230;  alias, 1 drivers
v0x600001473330_0 .net "load_weight", 0 0, L_0x600000dc05b0;  alias, 1 drivers
v0x6000014733c0_0 .net/s "product", 15 0, L_0x6000017d0c80;  1 drivers
v0x600001473450_0 .net/s "product_ext", 31 0, L_0x6000017d0be0;  1 drivers
v0x6000014734e0_0 .net "psum_in", 31 0, L_0x1500d3148;  alias, 1 drivers
v0x600001473570_0 .var "psum_out", 31 0;
v0x600001473600_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001473690_0 .net/s "w_signed", 7 0, v0x6000014737b0_0;  1 drivers
v0x600001473720_0 .net "weight_in", 7 0, L_0x6000017d0320;  alias, 1 drivers
v0x6000014737b0_0 .var "weight_reg", 7 0;
L_0x6000017d0dc0 .extend/s 16, v0x6000014730f0_0;
L_0x6000017d0e60 .extend/s 16, v0x6000014737b0_0;
L_0x6000017d0c80 .arith/mult 16, L_0x6000017d0dc0, L_0x6000017d0e60;
L_0x6000017d0d20 .part L_0x6000017d0c80, 15, 1;
LS_0x6000017d0b40_0_0 .concat [ 1 1 1 1], L_0x6000017d0d20, L_0x6000017d0d20, L_0x6000017d0d20, L_0x6000017d0d20;
LS_0x6000017d0b40_0_4 .concat [ 1 1 1 1], L_0x6000017d0d20, L_0x6000017d0d20, L_0x6000017d0d20, L_0x6000017d0d20;
LS_0x6000017d0b40_0_8 .concat [ 1 1 1 1], L_0x6000017d0d20, L_0x6000017d0d20, L_0x6000017d0d20, L_0x6000017d0d20;
LS_0x6000017d0b40_0_12 .concat [ 1 1 1 1], L_0x6000017d0d20, L_0x6000017d0d20, L_0x6000017d0d20, L_0x6000017d0d20;
L_0x6000017d0b40 .concat [ 4 4 4 4], LS_0x6000017d0b40_0_0, LS_0x6000017d0b40_0_4, LS_0x6000017d0b40_0_8, LS_0x6000017d0b40_0_12;
L_0x6000017d0be0 .concat [ 16 16 0 0], L_0x6000017d0c80, L_0x6000017d0b40;
S_0x14ef8ff90 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x14ef94da0;
 .timescale 0 0;
P_0x600003c96f40 .param/l "col" 1 9 214, +C4<01>;
L_0x600000dcbd40 .functor AND 1, v0x60000140c2d0_0, L_0x6000017d2a80, C4<1>, C4<1>;
L_0x600000dcbc60 .functor AND 1, L_0x6000017cf980, v0x600001412d00_0, C4<1>, C4<1>;
L_0x600000dcbcd0 .functor OR 1, L_0x6000017cf8e0, L_0x600000dcbc60, C4<0>, C4<0>;
L_0x600000dcb640 .functor AND 1, L_0x1500d5080, L_0x600000dcbcd0, C4<1>, C4<1>;
L_0x600000dcb6b0 .functor AND 1, L_0x600000dcb640, L_0x6000017cfac0, C4<1>, C4<1>;
v0x60000146ce10_0 .net *"_ivl_0", 2 0, L_0x6000017d29e0;  1 drivers
L_0x1500d34a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000146cea0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d34a8;  1 drivers
v0x60000146cf30_0 .net *"_ivl_13", 0 0, L_0x6000017cf8e0;  1 drivers
L_0x1500d34f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000146cfc0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d34f0;  1 drivers
v0x60000146d050_0 .net *"_ivl_17", 0 0, L_0x6000017cf980;  1 drivers
v0x60000146d0e0_0 .net *"_ivl_20", 0 0, L_0x600000dcbc60;  1 drivers
v0x60000146d170_0 .net *"_ivl_22", 0 0, L_0x600000dcbcd0;  1 drivers
v0x60000146d200_0 .net *"_ivl_24", 0 0, L_0x600000dcb640;  1 drivers
v0x60000146d290_0 .net *"_ivl_25", 31 0, L_0x6000017cfa20;  1 drivers
L_0x1500d3538 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000146d320_0 .net *"_ivl_28", 15 0, L_0x1500d3538;  1 drivers
L_0x1500d3580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000146d3b0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d3580;  1 drivers
L_0x1500d3418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000146d440_0 .net *"_ivl_3", 0 0, L_0x1500d3418;  1 drivers
v0x60000146d4d0_0 .net *"_ivl_31", 0 0, L_0x6000017cfac0;  1 drivers
L_0x1500d3460 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000146d560_0 .net/2u *"_ivl_4", 2 0, L_0x1500d3460;  1 drivers
v0x60000146d5f0_0 .net *"_ivl_6", 0 0, L_0x6000017d2a80;  1 drivers
v0x60000146d680_0 .net "do_clear", 0 0, L_0x600000dcb6b0;  1 drivers
v0x60000146d710_0 .net "load_weight", 0 0, L_0x600000dcbd40;  1 drivers
v0x60000146d7a0_0 .net "weight_in", 7 0, L_0x6000017cf840;  1 drivers
L_0x6000017d29e0 .concat [ 2 1 0 0], v0x60000140c240_0, L_0x1500d3418;
L_0x6000017d2a80 .cmp/eq 3, L_0x6000017d29e0, L_0x1500d3460;
L_0x6000017cf8e0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d34a8;
L_0x6000017cf980 .cmp/eq 3, v0x60000141a400_0, L_0x1500d34f0;
L_0x6000017cfa20 .concat [ 16 16 0 0], v0x600001419b00_0, L_0x1500d3538;
L_0x6000017cfac0 .cmp/eq 32, L_0x6000017cfa20, L_0x1500d3580;
S_0x14ef90100 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef8ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bab80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008babc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000146c2d0_0 .net *"_ivl_11", 0 0, L_0x6000017ce9e0;  1 drivers
v0x60000146c360_0 .net *"_ivl_12", 15 0, L_0x6000017ce760;  1 drivers
v0x60000146c3f0_0 .net/s *"_ivl_4", 15 0, L_0x6000017cfb60;  1 drivers
v0x60000146c480_0 .net/s *"_ivl_6", 15 0, L_0x6000017cfc00;  1 drivers
v0x60000146c510_0 .net/s "a_signed", 7 0, v0x60000146c6c0_0;  1 drivers
v0x60000146c5a0_0 .net "act_in", 7 0, v0x600001473060_0;  alias, 1 drivers
v0x60000146c630_0 .var "act_out", 7 0;
v0x60000146c6c0_0 .var "act_reg", 7 0;
v0x60000146c750_0 .net "clear_acc", 0 0, L_0x600000dcb6b0;  alias, 1 drivers
v0x60000146c7e0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000146c870_0 .net "enable", 0 0, L_0x600000dec230;  alias, 1 drivers
v0x60000146c900_0 .net "load_weight", 0 0, L_0x600000dcbd40;  alias, 1 drivers
v0x60000146c990_0 .net/s "product", 15 0, L_0x6000017ceb20;  1 drivers
v0x60000146ca20_0 .net/s "product_ext", 31 0, L_0x6000017cee40;  1 drivers
v0x60000146cab0_0 .net "psum_in", 31 0, L_0x1500d3190;  alias, 1 drivers
v0x60000146cb40_0 .var "psum_out", 31 0;
v0x60000146cbd0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000146cc60_0 .net/s "w_signed", 7 0, v0x60000146cd80_0;  1 drivers
v0x60000146ccf0_0 .net "weight_in", 7 0, L_0x6000017cf840;  alias, 1 drivers
v0x60000146cd80_0 .var "weight_reg", 7 0;
L_0x6000017cfb60 .extend/s 16, v0x60000146c6c0_0;
L_0x6000017cfc00 .extend/s 16, v0x60000146cd80_0;
L_0x6000017ceb20 .arith/mult 16, L_0x6000017cfb60, L_0x6000017cfc00;
L_0x6000017ce9e0 .part L_0x6000017ceb20, 15, 1;
LS_0x6000017ce760_0_0 .concat [ 1 1 1 1], L_0x6000017ce9e0, L_0x6000017ce9e0, L_0x6000017ce9e0, L_0x6000017ce9e0;
LS_0x6000017ce760_0_4 .concat [ 1 1 1 1], L_0x6000017ce9e0, L_0x6000017ce9e0, L_0x6000017ce9e0, L_0x6000017ce9e0;
LS_0x6000017ce760_0_8 .concat [ 1 1 1 1], L_0x6000017ce9e0, L_0x6000017ce9e0, L_0x6000017ce9e0, L_0x6000017ce9e0;
LS_0x6000017ce760_0_12 .concat [ 1 1 1 1], L_0x6000017ce9e0, L_0x6000017ce9e0, L_0x6000017ce9e0, L_0x6000017ce9e0;
L_0x6000017ce760 .concat [ 4 4 4 4], LS_0x6000017ce760_0_0, LS_0x6000017ce760_0_4, LS_0x6000017ce760_0_8, LS_0x6000017ce760_0_12;
L_0x6000017cee40 .concat [ 16 16 0 0], L_0x6000017ceb20, L_0x6000017ce760;
S_0x14ef8d940 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x14ef94da0;
 .timescale 0 0;
P_0x600003c97040 .param/l "col" 1 9 214, +C4<010>;
L_0x600000dcaed0 .functor AND 1, v0x60000140c2d0_0, L_0x6000017ced00, C4<1>, C4<1>;
L_0x600000dcac30 .functor AND 1, L_0x6000017ce1c0, v0x600001412d00_0, C4<1>, C4<1>;
L_0x600000dcaca0 .functor OR 1, L_0x6000017cebc0, L_0x600000dcac30, C4<0>, C4<0>;
L_0x600000dcab50 .functor AND 1, L_0x1500d5080, L_0x600000dcaca0, C4<1>, C4<1>;
L_0x600000dcabc0 .functor AND 1, L_0x600000dcab50, L_0x6000017ce260, C4<1>, C4<1>;
v0x60000146e370_0 .net *"_ivl_0", 3 0, L_0x6000017ce620;  1 drivers
L_0x1500d3658 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000146e400_0 .net/2u *"_ivl_11", 2 0, L_0x1500d3658;  1 drivers
v0x60000146e490_0 .net *"_ivl_13", 0 0, L_0x6000017cebc0;  1 drivers
L_0x1500d36a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000146e520_0 .net/2u *"_ivl_15", 2 0, L_0x1500d36a0;  1 drivers
v0x60000146e5b0_0 .net *"_ivl_17", 0 0, L_0x6000017ce1c0;  1 drivers
v0x60000146e640_0 .net *"_ivl_20", 0 0, L_0x600000dcac30;  1 drivers
v0x60000146e6d0_0 .net *"_ivl_22", 0 0, L_0x600000dcaca0;  1 drivers
v0x60000146e760_0 .net *"_ivl_24", 0 0, L_0x600000dcab50;  1 drivers
v0x60000146e7f0_0 .net *"_ivl_25", 31 0, L_0x6000017cea80;  1 drivers
L_0x1500d36e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000146e880_0 .net *"_ivl_28", 15 0, L_0x1500d36e8;  1 drivers
L_0x1500d3730 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000146e910_0 .net/2u *"_ivl_29", 31 0, L_0x1500d3730;  1 drivers
L_0x1500d35c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000146e9a0_0 .net *"_ivl_3", 1 0, L_0x1500d35c8;  1 drivers
v0x60000146ea30_0 .net *"_ivl_31", 0 0, L_0x6000017ce260;  1 drivers
L_0x1500d3610 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000146eac0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d3610;  1 drivers
v0x60000146eb50_0 .net *"_ivl_6", 0 0, L_0x6000017ced00;  1 drivers
v0x60000146ebe0_0 .net "do_clear", 0 0, L_0x600000dcabc0;  1 drivers
v0x60000146ec70_0 .net "load_weight", 0 0, L_0x600000dcaed0;  1 drivers
v0x60000146ed00_0 .net "weight_in", 7 0, L_0x6000017ce4e0;  1 drivers
L_0x6000017ce620 .concat [ 2 2 0 0], v0x60000140c240_0, L_0x1500d35c8;
L_0x6000017ced00 .cmp/eq 4, L_0x6000017ce620, L_0x1500d3610;
L_0x6000017cebc0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d3658;
L_0x6000017ce1c0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d36a0;
L_0x6000017cea80 .concat [ 16 16 0 0], v0x600001419b00_0, L_0x1500d36e8;
L_0x6000017ce260 .cmp/eq 32, L_0x6000017cea80, L_0x1500d3730;
S_0x14ef8dab0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef8d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bac00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bac40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000146d830_0 .net *"_ivl_11", 0 0, L_0x6000017ce3a0;  1 drivers
v0x60000146d8c0_0 .net *"_ivl_12", 15 0, L_0x6000017ce6c0;  1 drivers
v0x60000146d950_0 .net/s *"_ivl_4", 15 0, L_0x6000017ce940;  1 drivers
v0x60000146d9e0_0 .net/s *"_ivl_6", 15 0, L_0x6000017ce300;  1 drivers
v0x60000146da70_0 .net/s "a_signed", 7 0, v0x60000146dc20_0;  1 drivers
v0x60000146db00_0 .net "act_in", 7 0, v0x60000146c630_0;  alias, 1 drivers
v0x60000146db90_0 .var "act_out", 7 0;
v0x60000146dc20_0 .var "act_reg", 7 0;
v0x60000146dcb0_0 .net "clear_acc", 0 0, L_0x600000dcabc0;  alias, 1 drivers
v0x60000146dd40_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000146ddd0_0 .net "enable", 0 0, L_0x600000dec230;  alias, 1 drivers
v0x60000146de60_0 .net "load_weight", 0 0, L_0x600000dcaed0;  alias, 1 drivers
v0x60000146def0_0 .net/s "product", 15 0, L_0x6000017ce800;  1 drivers
v0x60000146df80_0 .net/s "product_ext", 31 0, L_0x6000017ce440;  1 drivers
v0x60000146e010_0 .net "psum_in", 31 0, L_0x1500d31d8;  alias, 1 drivers
v0x60000146e0a0_0 .var "psum_out", 31 0;
v0x60000146e130_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000146e1c0_0 .net/s "w_signed", 7 0, v0x60000146e2e0_0;  1 drivers
v0x60000146e250_0 .net "weight_in", 7 0, L_0x6000017ce4e0;  alias, 1 drivers
v0x60000146e2e0_0 .var "weight_reg", 7 0;
L_0x6000017ce940 .extend/s 16, v0x60000146dc20_0;
L_0x6000017ce300 .extend/s 16, v0x60000146e2e0_0;
L_0x6000017ce800 .arith/mult 16, L_0x6000017ce940, L_0x6000017ce300;
L_0x6000017ce3a0 .part L_0x6000017ce800, 15, 1;
LS_0x6000017ce6c0_0_0 .concat [ 1 1 1 1], L_0x6000017ce3a0, L_0x6000017ce3a0, L_0x6000017ce3a0, L_0x6000017ce3a0;
LS_0x6000017ce6c0_0_4 .concat [ 1 1 1 1], L_0x6000017ce3a0, L_0x6000017ce3a0, L_0x6000017ce3a0, L_0x6000017ce3a0;
LS_0x6000017ce6c0_0_8 .concat [ 1 1 1 1], L_0x6000017ce3a0, L_0x6000017ce3a0, L_0x6000017ce3a0, L_0x6000017ce3a0;
LS_0x6000017ce6c0_0_12 .concat [ 1 1 1 1], L_0x6000017ce3a0, L_0x6000017ce3a0, L_0x6000017ce3a0, L_0x6000017ce3a0;
L_0x6000017ce6c0 .concat [ 4 4 4 4], LS_0x6000017ce6c0_0_0, LS_0x6000017ce6c0_0_4, LS_0x6000017ce6c0_0_8, LS_0x6000017ce6c0_0_12;
L_0x6000017ce440 .concat [ 16 16 0 0], L_0x6000017ce800, L_0x6000017ce6c0;
S_0x14ef8b2f0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x14ef94da0;
 .timescale 0 0;
P_0x600003c97180 .param/l "col" 1 9 214, +C4<011>;
L_0x600000dca990 .functor AND 1, v0x60000140c2d0_0, L_0x6000017ce080, C4<1>, C4<1>;
L_0x600000dcaa00 .functor AND 1, L_0x6000017cdfe0, v0x600001412d00_0, C4<1>, C4<1>;
L_0x600000dca8b0 .functor OR 1, L_0x6000017cdf40, L_0x600000dcaa00, C4<0>, C4<0>;
L_0x600000dca920 .functor AND 1, L_0x1500d5080, L_0x600000dca8b0, C4<1>, C4<1>;
L_0x600000dca7d0 .functor AND 1, L_0x600000dca920, L_0x6000017cdea0, C4<1>, C4<1>;
v0x60000146f8d0_0 .net *"_ivl_0", 3 0, L_0x6000017ce580;  1 drivers
L_0x1500d3808 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000146f960_0 .net/2u *"_ivl_11", 2 0, L_0x1500d3808;  1 drivers
v0x60000146f9f0_0 .net *"_ivl_13", 0 0, L_0x6000017cdf40;  1 drivers
L_0x1500d3850 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000146fa80_0 .net/2u *"_ivl_15", 2 0, L_0x1500d3850;  1 drivers
v0x60000146fb10_0 .net *"_ivl_17", 0 0, L_0x6000017cdfe0;  1 drivers
v0x60000146fba0_0 .net *"_ivl_20", 0 0, L_0x600000dcaa00;  1 drivers
v0x60000146fc30_0 .net *"_ivl_22", 0 0, L_0x600000dca8b0;  1 drivers
v0x60000146fcc0_0 .net *"_ivl_24", 0 0, L_0x600000dca920;  1 drivers
v0x60000146fd50_0 .net *"_ivl_25", 31 0, L_0x6000017cde00;  1 drivers
L_0x1500d3898 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000146fde0_0 .net *"_ivl_28", 15 0, L_0x1500d3898;  1 drivers
L_0x1500d38e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000146fe70_0 .net/2u *"_ivl_29", 31 0, L_0x1500d38e0;  1 drivers
L_0x1500d3778 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000146ff00_0 .net *"_ivl_3", 1 0, L_0x1500d3778;  1 drivers
v0x600001468000_0 .net *"_ivl_31", 0 0, L_0x6000017cdea0;  1 drivers
L_0x1500d37c0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001468090_0 .net/2u *"_ivl_4", 3 0, L_0x1500d37c0;  1 drivers
v0x600001468120_0 .net *"_ivl_6", 0 0, L_0x6000017ce080;  1 drivers
v0x6000014681b0_0 .net "do_clear", 0 0, L_0x600000dca7d0;  1 drivers
v0x600001468240_0 .net "load_weight", 0 0, L_0x600000dca990;  1 drivers
v0x6000014682d0_0 .net "weight_in", 7 0, L_0x6000017ce120;  1 drivers
L_0x6000017ce580 .concat [ 2 2 0 0], v0x60000140c240_0, L_0x1500d3778;
L_0x6000017ce080 .cmp/eq 4, L_0x6000017ce580, L_0x1500d37c0;
L_0x6000017cdf40 .cmp/eq 3, v0x60000141a400_0, L_0x1500d3808;
L_0x6000017cdfe0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d3850;
L_0x6000017cde00 .concat [ 16 16 0 0], v0x600001419b00_0, L_0x1500d3898;
L_0x6000017cdea0 .cmp/eq 32, L_0x6000017cde00, L_0x1500d38e0;
S_0x14ef8b460 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef8b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bac80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bacc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000146ed90_0 .net *"_ivl_11", 0 0, L_0x6000017cdc20;  1 drivers
v0x60000146ee20_0 .net *"_ivl_12", 15 0, L_0x6000017cda40;  1 drivers
v0x60000146eeb0_0 .net/s *"_ivl_4", 15 0, L_0x6000017cdcc0;  1 drivers
v0x60000146ef40_0 .net/s *"_ivl_6", 15 0, L_0x6000017cdd60;  1 drivers
v0x60000146efd0_0 .net/s "a_signed", 7 0, v0x60000146f180_0;  1 drivers
v0x60000146f060_0 .net "act_in", 7 0, v0x60000146db90_0;  alias, 1 drivers
v0x60000146f0f0_0 .var "act_out", 7 0;
v0x60000146f180_0 .var "act_reg", 7 0;
v0x60000146f210_0 .net "clear_acc", 0 0, L_0x600000dca7d0;  alias, 1 drivers
v0x60000146f2a0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000146f330_0 .net "enable", 0 0, L_0x600000dec230;  alias, 1 drivers
v0x60000146f3c0_0 .net "load_weight", 0 0, L_0x600000dca990;  alias, 1 drivers
v0x60000146f450_0 .net/s "product", 15 0, L_0x6000017cdb80;  1 drivers
v0x60000146f4e0_0 .net/s "product_ext", 31 0, L_0x6000017cdae0;  1 drivers
v0x60000146f570_0 .net "psum_in", 31 0, L_0x1500d3220;  alias, 1 drivers
v0x60000146f600_0 .var "psum_out", 31 0;
v0x60000146f690_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000146f720_0 .net/s "w_signed", 7 0, v0x60000146f840_0;  1 drivers
v0x60000146f7b0_0 .net "weight_in", 7 0, L_0x6000017ce120;  alias, 1 drivers
v0x60000146f840_0 .var "weight_reg", 7 0;
L_0x6000017cdcc0 .extend/s 16, v0x60000146f180_0;
L_0x6000017cdd60 .extend/s 16, v0x60000146f840_0;
L_0x6000017cdb80 .arith/mult 16, L_0x6000017cdcc0, L_0x6000017cdd60;
L_0x6000017cdc20 .part L_0x6000017cdb80, 15, 1;
LS_0x6000017cda40_0_0 .concat [ 1 1 1 1], L_0x6000017cdc20, L_0x6000017cdc20, L_0x6000017cdc20, L_0x6000017cdc20;
LS_0x6000017cda40_0_4 .concat [ 1 1 1 1], L_0x6000017cdc20, L_0x6000017cdc20, L_0x6000017cdc20, L_0x6000017cdc20;
LS_0x6000017cda40_0_8 .concat [ 1 1 1 1], L_0x6000017cdc20, L_0x6000017cdc20, L_0x6000017cdc20, L_0x6000017cdc20;
LS_0x6000017cda40_0_12 .concat [ 1 1 1 1], L_0x6000017cdc20, L_0x6000017cdc20, L_0x6000017cdc20, L_0x6000017cdc20;
L_0x6000017cda40 .concat [ 4 4 4 4], LS_0x6000017cda40_0_0, LS_0x6000017cda40_0_4, LS_0x6000017cda40_0_8, LS_0x6000017cda40_0_12;
L_0x6000017cdae0 .concat [ 16 16 0 0], L_0x6000017cdb80, L_0x6000017cda40;
S_0x14f82ce40 .scope generate, "pe_row[1]" "pe_row[1]" 9 213, 9 213 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c97280 .param/l "row" 1 9 213, +C4<01>;
S_0x14ef88ca0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x14f82ce40;
 .timescale 0 0;
P_0x600003c97300 .param/l "col" 1 9 214, +C4<00>;
L_0x600000dca760 .functor AND 1, v0x60000140c2d0_0, L_0x6000017cd9a0, C4<1>, C4<1>;
L_0x600000dca680 .functor AND 1, L_0x6000017cf3e0, v0x600001412d00_0, C4<1>, C4<1>;
L_0x600000dca530 .functor OR 1, L_0x6000017cf520, L_0x600000dca680, C4<0>, C4<0>;
L_0x600000dca5a0 .functor AND 1, L_0x1500d5080, L_0x600000dca530, C4<1>, C4<1>;
L_0x600000dca450 .functor AND 1, L_0x600000dca5a0, L_0x6000017cf200, C4<1>, C4<1>;
v0x600001468ea0_0 .net *"_ivl_0", 2 0, L_0x6000017cd900;  1 drivers
L_0x1500d39b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001468f30_0 .net/2u *"_ivl_11", 2 0, L_0x1500d39b8;  1 drivers
v0x600001468fc0_0 .net *"_ivl_13", 0 0, L_0x6000017cf520;  1 drivers
L_0x1500d3a00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001469050_0 .net/2u *"_ivl_15", 2 0, L_0x1500d3a00;  1 drivers
v0x6000014690e0_0 .net *"_ivl_17", 0 0, L_0x6000017cf3e0;  1 drivers
v0x600001469170_0 .net *"_ivl_20", 0 0, L_0x600000dca680;  1 drivers
v0x600001469200_0 .net *"_ivl_22", 0 0, L_0x600000dca530;  1 drivers
v0x600001469290_0 .net *"_ivl_24", 0 0, L_0x600000dca5a0;  1 drivers
v0x600001469320_0 .net *"_ivl_25", 31 0, L_0x6000017cf480;  1 drivers
L_0x1500d3a48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014693b0_0 .net *"_ivl_28", 15 0, L_0x1500d3a48;  1 drivers
L_0x1500d3a90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001469440_0 .net/2u *"_ivl_29", 31 0, L_0x1500d3a90;  1 drivers
L_0x1500d3928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014694d0_0 .net *"_ivl_3", 0 0, L_0x1500d3928;  1 drivers
v0x600001469560_0 .net *"_ivl_31", 0 0, L_0x6000017cf200;  1 drivers
L_0x1500d3970 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014695f0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d3970;  1 drivers
v0x600001469680_0 .net *"_ivl_6", 0 0, L_0x6000017cd9a0;  1 drivers
v0x600001469710_0 .net "do_clear", 0 0, L_0x600000dca450;  1 drivers
v0x6000014697a0_0 .net "load_weight", 0 0, L_0x600000dca760;  1 drivers
v0x600001469830_0 .net "weight_in", 7 0, L_0x6000017cf700;  1 drivers
L_0x6000017cd900 .concat [ 2 1 0 0], v0x60000140c240_0, L_0x1500d3928;
L_0x6000017cd9a0 .cmp/eq 3, L_0x6000017cd900, L_0x1500d3970;
L_0x6000017cf520 .cmp/eq 3, v0x60000141a400_0, L_0x1500d39b8;
L_0x6000017cf3e0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d3a00;
L_0x6000017cf480 .concat [ 16 16 0 0], v0x600001419b00_0, L_0x1500d3a48;
L_0x6000017cf200 .cmp/eq 32, L_0x6000017cf480, L_0x1500d3a90;
S_0x14ef88e10 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef88ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bad00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bad40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001468360_0 .net *"_ivl_11", 0 0, L_0x6000017cd180;  1 drivers
v0x6000014683f0_0 .net *"_ivl_12", 15 0, L_0x6000017ccfa0;  1 drivers
v0x600001468480_0 .net/s *"_ivl_4", 15 0, L_0x6000017cd5e0;  1 drivers
v0x600001468510_0 .net/s *"_ivl_6", 15 0, L_0x6000017cd680;  1 drivers
v0x6000014685a0_0 .net/s "a_signed", 7 0, v0x600001468750_0;  1 drivers
v0x600001468630_0 .net "act_in", 7 0, L_0x600000dc04d0;  alias, 1 drivers
v0x6000014686c0_0 .var "act_out", 7 0;
v0x600001468750_0 .var "act_reg", 7 0;
v0x6000014687e0_0 .net "clear_acc", 0 0, L_0x600000dca450;  alias, 1 drivers
v0x600001468870_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001468900_0 .net "enable", 0 0, L_0x600000dec230;  alias, 1 drivers
v0x600001468990_0 .net "load_weight", 0 0, L_0x600000dca760;  alias, 1 drivers
v0x600001468a20_0 .net/s "product", 15 0, L_0x6000017cd0e0;  1 drivers
v0x600001468ab0_0 .net/s "product_ext", 31 0, L_0x6000017cd040;  1 drivers
v0x600001468b40_0 .net "psum_in", 31 0, v0x600001473570_0;  alias, 1 drivers
v0x600001468bd0_0 .var "psum_out", 31 0;
v0x600001468c60_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001468cf0_0 .net/s "w_signed", 7 0, v0x600001468e10_0;  1 drivers
v0x600001468d80_0 .net "weight_in", 7 0, L_0x6000017cf700;  alias, 1 drivers
v0x600001468e10_0 .var "weight_reg", 7 0;
L_0x6000017cd5e0 .extend/s 16, v0x600001468750_0;
L_0x6000017cd680 .extend/s 16, v0x600001468e10_0;
L_0x6000017cd0e0 .arith/mult 16, L_0x6000017cd5e0, L_0x6000017cd680;
L_0x6000017cd180 .part L_0x6000017cd0e0, 15, 1;
LS_0x6000017ccfa0_0_0 .concat [ 1 1 1 1], L_0x6000017cd180, L_0x6000017cd180, L_0x6000017cd180, L_0x6000017cd180;
LS_0x6000017ccfa0_0_4 .concat [ 1 1 1 1], L_0x6000017cd180, L_0x6000017cd180, L_0x6000017cd180, L_0x6000017cd180;
LS_0x6000017ccfa0_0_8 .concat [ 1 1 1 1], L_0x6000017cd180, L_0x6000017cd180, L_0x6000017cd180, L_0x6000017cd180;
LS_0x6000017ccfa0_0_12 .concat [ 1 1 1 1], L_0x6000017cd180, L_0x6000017cd180, L_0x6000017cd180, L_0x6000017cd180;
L_0x6000017ccfa0 .concat [ 4 4 4 4], LS_0x6000017ccfa0_0_0, LS_0x6000017ccfa0_0_4, LS_0x6000017ccfa0_0_8, LS_0x6000017ccfa0_0_12;
L_0x6000017cd040 .concat [ 16 16 0 0], L_0x6000017cd0e0, L_0x6000017ccfa0;
S_0x14ef86650 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x14f82ce40;
 .timescale 0 0;
P_0x600003c97140 .param/l "col" 1 9 214, +C4<01>;
L_0x600000dca3e0 .functor AND 1, v0x60000140c2d0_0, L_0x6000017ccf00, C4<1>, C4<1>;
L_0x600000dca290 .functor AND 1, L_0x6000017ccbe0, v0x600001412d00_0, C4<1>, C4<1>;
L_0x600000dca300 .functor OR 1, L_0x6000017ccdc0, L_0x600000dca290, C4<0>, C4<0>;
L_0x600000dca1b0 .functor AND 1, L_0x1500d5080, L_0x600000dca300, C4<1>, C4<1>;
L_0x600000dca220 .functor AND 1, L_0x600000dca1b0, L_0x6000017ccaa0, C4<1>, C4<1>;
v0x60000146a400_0 .net *"_ivl_0", 2 0, L_0x6000017cce60;  1 drivers
L_0x1500d3b68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000146a490_0 .net/2u *"_ivl_11", 2 0, L_0x1500d3b68;  1 drivers
v0x60000146a520_0 .net *"_ivl_13", 0 0, L_0x6000017ccdc0;  1 drivers
L_0x1500d3bb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000146a5b0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d3bb0;  1 drivers
v0x60000146a640_0 .net *"_ivl_17", 0 0, L_0x6000017ccbe0;  1 drivers
v0x60000146a6d0_0 .net *"_ivl_20", 0 0, L_0x600000dca290;  1 drivers
v0x60000146a760_0 .net *"_ivl_22", 0 0, L_0x600000dca300;  1 drivers
v0x60000146a7f0_0 .net *"_ivl_24", 0 0, L_0x600000dca1b0;  1 drivers
v0x60000146a880_0 .net *"_ivl_25", 31 0, L_0x6000017ccc80;  1 drivers
L_0x1500d3bf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000146a910_0 .net *"_ivl_28", 15 0, L_0x1500d3bf8;  1 drivers
L_0x1500d3c40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000146a9a0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d3c40;  1 drivers
L_0x1500d3ad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000146aa30_0 .net *"_ivl_3", 0 0, L_0x1500d3ad8;  1 drivers
v0x60000146aac0_0 .net *"_ivl_31", 0 0, L_0x6000017ccaa0;  1 drivers
L_0x1500d3b20 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000146ab50_0 .net/2u *"_ivl_4", 2 0, L_0x1500d3b20;  1 drivers
v0x60000146abe0_0 .net *"_ivl_6", 0 0, L_0x6000017ccf00;  1 drivers
v0x60000146ac70_0 .net "do_clear", 0 0, L_0x600000dca220;  1 drivers
v0x60000146ad00_0 .net "load_weight", 0 0, L_0x600000dca3e0;  1 drivers
v0x60000146ad90_0 .net "weight_in", 7 0, L_0x6000017ccd20;  1 drivers
L_0x6000017cce60 .concat [ 2 1 0 0], v0x60000140c240_0, L_0x1500d3ad8;
L_0x6000017ccf00 .cmp/eq 3, L_0x6000017cce60, L_0x1500d3b20;
L_0x6000017ccdc0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d3b68;
L_0x6000017ccbe0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d3bb0;
L_0x6000017ccc80 .concat [ 16 16 0 0], v0x600001419b00_0, L_0x1500d3bf8;
L_0x6000017ccaa0 .cmp/eq 32, L_0x6000017ccc80, L_0x1500d3c40;
S_0x14ef867c0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef86650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bad80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008badc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000014698c0_0 .net *"_ivl_11", 0 0, L_0x6000017cc820;  1 drivers
v0x600001469950_0 .net *"_ivl_12", 15 0, L_0x6000017cc8c0;  1 drivers
v0x6000014699e0_0 .net/s *"_ivl_4", 15 0, L_0x6000017ccb40;  1 drivers
v0x600001469a70_0 .net/s *"_ivl_6", 15 0, L_0x6000017cc960;  1 drivers
v0x600001469b00_0 .net/s "a_signed", 7 0, v0x600001469cb0_0;  1 drivers
v0x600001469b90_0 .net "act_in", 7 0, v0x6000014686c0_0;  alias, 1 drivers
v0x600001469c20_0 .var "act_out", 7 0;
v0x600001469cb0_0 .var "act_reg", 7 0;
v0x600001469d40_0 .net "clear_acc", 0 0, L_0x600000dca220;  alias, 1 drivers
v0x600001469dd0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001469e60_0 .net "enable", 0 0, L_0x600000dec230;  alias, 1 drivers
v0x600001469ef0_0 .net "load_weight", 0 0, L_0x600000dca3e0;  alias, 1 drivers
v0x600001469f80_0 .net/s "product", 15 0, L_0x6000017cca00;  1 drivers
v0x60000146a010_0 .net/s "product_ext", 31 0, L_0x6000017cc6e0;  1 drivers
v0x60000146a0a0_0 .net "psum_in", 31 0, v0x60000146cb40_0;  alias, 1 drivers
v0x60000146a130_0 .var "psum_out", 31 0;
v0x60000146a1c0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000146a250_0 .net/s "w_signed", 7 0, v0x60000146a370_0;  1 drivers
v0x60000146a2e0_0 .net "weight_in", 7 0, L_0x6000017ccd20;  alias, 1 drivers
v0x60000146a370_0 .var "weight_reg", 7 0;
L_0x6000017ccb40 .extend/s 16, v0x600001469cb0_0;
L_0x6000017cc960 .extend/s 16, v0x60000146a370_0;
L_0x6000017cca00 .arith/mult 16, L_0x6000017ccb40, L_0x6000017cc960;
L_0x6000017cc820 .part L_0x6000017cca00, 15, 1;
LS_0x6000017cc8c0_0_0 .concat [ 1 1 1 1], L_0x6000017cc820, L_0x6000017cc820, L_0x6000017cc820, L_0x6000017cc820;
LS_0x6000017cc8c0_0_4 .concat [ 1 1 1 1], L_0x6000017cc820, L_0x6000017cc820, L_0x6000017cc820, L_0x6000017cc820;
LS_0x6000017cc8c0_0_8 .concat [ 1 1 1 1], L_0x6000017cc820, L_0x6000017cc820, L_0x6000017cc820, L_0x6000017cc820;
LS_0x6000017cc8c0_0_12 .concat [ 1 1 1 1], L_0x6000017cc820, L_0x6000017cc820, L_0x6000017cc820, L_0x6000017cc820;
L_0x6000017cc8c0 .concat [ 4 4 4 4], LS_0x6000017cc8c0_0_0, LS_0x6000017cc8c0_0_4, LS_0x6000017cc8c0_0_8, LS_0x6000017cc8c0_0_12;
L_0x6000017cc6e0 .concat [ 16 16 0 0], L_0x6000017cca00, L_0x6000017cc8c0;
S_0x14ef6b570 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x14f82ce40;
 .timescale 0 0;
P_0x600003c974c0 .param/l "col" 1 9 214, +C4<010>;
L_0x600000dc9ff0 .functor AND 1, v0x60000140c2d0_0, L_0x6000017cc5a0, C4<1>, C4<1>;
L_0x600000dca610 .functor AND 1, L_0x6000017cc500, v0x600001412d00_0, C4<1>, C4<1>;
L_0x600000dca060 .functor OR 1, L_0x6000017cc460, L_0x600000dca610, C4<0>, C4<0>;
L_0x600000dcb480 .functor AND 1, L_0x1500d5080, L_0x600000dca060, C4<1>, C4<1>;
L_0x600000dcb100 .functor AND 1, L_0x600000dcb480, L_0x6000017cc3c0, C4<1>, C4<1>;
v0x60000146b960_0 .net *"_ivl_0", 3 0, L_0x6000017cc780;  1 drivers
L_0x1500d3d18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000146b9f0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d3d18;  1 drivers
v0x60000146ba80_0 .net *"_ivl_13", 0 0, L_0x6000017cc460;  1 drivers
L_0x1500d3d60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000146bb10_0 .net/2u *"_ivl_15", 2 0, L_0x1500d3d60;  1 drivers
v0x60000146bba0_0 .net *"_ivl_17", 0 0, L_0x6000017cc500;  1 drivers
v0x60000146bc30_0 .net *"_ivl_20", 0 0, L_0x600000dca610;  1 drivers
v0x60000146bcc0_0 .net *"_ivl_22", 0 0, L_0x600000dca060;  1 drivers
v0x60000146bd50_0 .net *"_ivl_24", 0 0, L_0x600000dcb480;  1 drivers
v0x60000146bde0_0 .net *"_ivl_25", 31 0, L_0x6000017cc320;  1 drivers
L_0x1500d3da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000146be70_0 .net *"_ivl_28", 15 0, L_0x1500d3da8;  1 drivers
L_0x1500d3df0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000146bf00_0 .net/2u *"_ivl_29", 31 0, L_0x1500d3df0;  1 drivers
L_0x1500d3c88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001464000_0 .net *"_ivl_3", 1 0, L_0x1500d3c88;  1 drivers
v0x600001464090_0 .net *"_ivl_31", 0 0, L_0x6000017cc3c0;  1 drivers
L_0x1500d3cd0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001464120_0 .net/2u *"_ivl_4", 3 0, L_0x1500d3cd0;  1 drivers
v0x6000014641b0_0 .net *"_ivl_6", 0 0, L_0x6000017cc5a0;  1 drivers
v0x600001464240_0 .net "do_clear", 0 0, L_0x600000dcb100;  1 drivers
v0x6000014642d0_0 .net "load_weight", 0 0, L_0x600000dc9ff0;  1 drivers
v0x600001464360_0 .net "weight_in", 7 0, L_0x6000017cc640;  1 drivers
L_0x6000017cc780 .concat [ 2 2 0 0], v0x60000140c240_0, L_0x1500d3c88;
L_0x6000017cc5a0 .cmp/eq 4, L_0x6000017cc780, L_0x1500d3cd0;
L_0x6000017cc460 .cmp/eq 3, v0x60000141a400_0, L_0x1500d3d18;
L_0x6000017cc500 .cmp/eq 3, v0x60000141a400_0, L_0x1500d3d60;
L_0x6000017cc320 .concat [ 16 16 0 0], v0x600001419b00_0, L_0x1500d3da8;
L_0x6000017cc3c0 .cmp/eq 32, L_0x6000017cc320, L_0x1500d3df0;
S_0x14ef6b6e0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef6b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bae80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008baec0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000146ae20_0 .net *"_ivl_11", 0 0, L_0x6000017cc140;  1 drivers
v0x60000146aeb0_0 .net *"_ivl_12", 15 0, L_0x6000017cc000;  1 drivers
v0x60000146af40_0 .net/s *"_ivl_4", 15 0, L_0x6000017cc1e0;  1 drivers
v0x60000146afd0_0 .net/s *"_ivl_6", 15 0, L_0x6000017cc280;  1 drivers
v0x60000146b060_0 .net/s "a_signed", 7 0, v0x60000146b210_0;  1 drivers
v0x60000146b0f0_0 .net "act_in", 7 0, v0x600001469c20_0;  alias, 1 drivers
v0x60000146b180_0 .var "act_out", 7 0;
v0x60000146b210_0 .var "act_reg", 7 0;
v0x60000146b2a0_0 .net "clear_acc", 0 0, L_0x600000dcb100;  alias, 1 drivers
v0x60000146b330_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000146b3c0_0 .net "enable", 0 0, L_0x600000dec230;  alias, 1 drivers
v0x60000146b450_0 .net "load_weight", 0 0, L_0x600000dc9ff0;  alias, 1 drivers
v0x60000146b4e0_0 .net/s "product", 15 0, L_0x6000017cc0a0;  1 drivers
v0x60000146b570_0 .net/s "product_ext", 31 0, L_0x6000017cd4a0;  1 drivers
v0x60000146b600_0 .net "psum_in", 31 0, v0x60000146e0a0_0;  alias, 1 drivers
v0x60000146b690_0 .var "psum_out", 31 0;
v0x60000146b720_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000146b7b0_0 .net/s "w_signed", 7 0, v0x60000146b8d0_0;  1 drivers
v0x60000146b840_0 .net "weight_in", 7 0, L_0x6000017cc640;  alias, 1 drivers
v0x60000146b8d0_0 .var "weight_reg", 7 0;
L_0x6000017cc1e0 .extend/s 16, v0x60000146b210_0;
L_0x6000017cc280 .extend/s 16, v0x60000146b8d0_0;
L_0x6000017cc0a0 .arith/mult 16, L_0x6000017cc1e0, L_0x6000017cc280;
L_0x6000017cc140 .part L_0x6000017cc0a0, 15, 1;
LS_0x6000017cc000_0_0 .concat [ 1 1 1 1], L_0x6000017cc140, L_0x6000017cc140, L_0x6000017cc140, L_0x6000017cc140;
LS_0x6000017cc000_0_4 .concat [ 1 1 1 1], L_0x6000017cc140, L_0x6000017cc140, L_0x6000017cc140, L_0x6000017cc140;
LS_0x6000017cc000_0_8 .concat [ 1 1 1 1], L_0x6000017cc140, L_0x6000017cc140, L_0x6000017cc140, L_0x6000017cc140;
LS_0x6000017cc000_0_12 .concat [ 1 1 1 1], L_0x6000017cc140, L_0x6000017cc140, L_0x6000017cc140, L_0x6000017cc140;
L_0x6000017cc000 .concat [ 4 4 4 4], LS_0x6000017cc000_0_0, LS_0x6000017cc000_0_4, LS_0x6000017cc000_0_8, LS_0x6000017cc000_0_12;
L_0x6000017cd4a0 .concat [ 16 16 0 0], L_0x6000017cc0a0, L_0x6000017cc000;
S_0x14ef65bb0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x14f82ce40;
 .timescale 0 0;
P_0x600003c975c0 .param/l "col" 1 9 214, +C4<011>;
L_0x600000dcafb0 .functor AND 1, v0x60000140c2d0_0, L_0x6000017cd360, C4<1>, C4<1>;
L_0x600000dc9a40 .functor AND 1, L_0x6000017cd2c0, v0x600001412d00_0, C4<1>, C4<1>;
L_0x600000dc9490 .functor OR 1, L_0x6000017cd220, L_0x600000dc9a40, C4<0>, C4<0>;
L_0x600000dc9030 .functor AND 1, L_0x1500d5080, L_0x600000dc9490, C4<1>, C4<1>;
L_0x600000dc8bd0 .functor AND 1, L_0x600000dc9030, L_0x6000017cf160, C4<1>, C4<1>;
v0x600001464f30_0 .net *"_ivl_0", 3 0, L_0x6000017cd540;  1 drivers
L_0x1500d3ec8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001464fc0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d3ec8;  1 drivers
v0x600001465050_0 .net *"_ivl_13", 0 0, L_0x6000017cd220;  1 drivers
L_0x1500d3f10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014650e0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d3f10;  1 drivers
v0x600001465170_0 .net *"_ivl_17", 0 0, L_0x6000017cd2c0;  1 drivers
v0x600001465200_0 .net *"_ivl_20", 0 0, L_0x600000dc9a40;  1 drivers
v0x600001465290_0 .net *"_ivl_22", 0 0, L_0x600000dc9490;  1 drivers
v0x600001465320_0 .net *"_ivl_24", 0 0, L_0x600000dc9030;  1 drivers
v0x6000014653b0_0 .net *"_ivl_25", 31 0, L_0x6000017cf0c0;  1 drivers
L_0x1500d3f58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001465440_0 .net *"_ivl_28", 15 0, L_0x1500d3f58;  1 drivers
L_0x1500d3fa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014654d0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d3fa0;  1 drivers
L_0x1500d3e38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001465560_0 .net *"_ivl_3", 1 0, L_0x1500d3e38;  1 drivers
v0x6000014655f0_0 .net *"_ivl_31", 0 0, L_0x6000017cf160;  1 drivers
L_0x1500d3e80 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001465680_0 .net/2u *"_ivl_4", 3 0, L_0x1500d3e80;  1 drivers
v0x600001465710_0 .net *"_ivl_6", 0 0, L_0x6000017cd360;  1 drivers
v0x6000014657a0_0 .net "do_clear", 0 0, L_0x600000dc8bd0;  1 drivers
v0x600001465830_0 .net "load_weight", 0 0, L_0x600000dcafb0;  1 drivers
v0x6000014658c0_0 .net "weight_in", 7 0, L_0x6000017cd400;  1 drivers
L_0x6000017cd540 .concat [ 2 2 0 0], v0x60000140c240_0, L_0x1500d3e38;
L_0x6000017cd360 .cmp/eq 4, L_0x6000017cd540, L_0x1500d3e80;
L_0x6000017cd220 .cmp/eq 3, v0x60000141a400_0, L_0x1500d3ec8;
L_0x6000017cd2c0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d3f10;
L_0x6000017cf0c0 .concat [ 16 16 0 0], v0x600001419b00_0, L_0x1500d3f58;
L_0x6000017cf160 .cmp/eq 32, L_0x6000017cf0c0, L_0x1500d3fa0;
S_0x14ef65d20 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef65bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008baf00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008baf40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000014643f0_0 .net *"_ivl_11", 0 0, L_0x6000017cfe80;  1 drivers
v0x600001464480_0 .net *"_ivl_12", 15 0, L_0x6000017c4000;  1 drivers
v0x600001464510_0 .net/s *"_ivl_4", 15 0, L_0x6000017cfca0;  1 drivers
v0x6000014645a0_0 .net/s *"_ivl_6", 15 0, L_0x6000017cfd40;  1 drivers
v0x600001464630_0 .net/s "a_signed", 7 0, v0x6000014647e0_0;  1 drivers
v0x6000014646c0_0 .net "act_in", 7 0, v0x60000146b180_0;  alias, 1 drivers
v0x600001464750_0 .var "act_out", 7 0;
v0x6000014647e0_0 .var "act_reg", 7 0;
v0x600001464870_0 .net "clear_acc", 0 0, L_0x600000dc8bd0;  alias, 1 drivers
v0x600001464900_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001464990_0 .net "enable", 0 0, L_0x600000dec230;  alias, 1 drivers
v0x600001464a20_0 .net "load_weight", 0 0, L_0x600000dcafb0;  alias, 1 drivers
v0x600001464ab0_0 .net/s "product", 15 0, L_0x6000017cfde0;  1 drivers
v0x600001464b40_0 .net/s "product_ext", 31 0, L_0x6000017c40a0;  1 drivers
v0x600001464bd0_0 .net "psum_in", 31 0, v0x60000146f600_0;  alias, 1 drivers
v0x600001464c60_0 .var "psum_out", 31 0;
v0x600001464cf0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001464d80_0 .net/s "w_signed", 7 0, v0x600001464ea0_0;  1 drivers
v0x600001464e10_0 .net "weight_in", 7 0, L_0x6000017cd400;  alias, 1 drivers
v0x600001464ea0_0 .var "weight_reg", 7 0;
L_0x6000017cfca0 .extend/s 16, v0x6000014647e0_0;
L_0x6000017cfd40 .extend/s 16, v0x600001464ea0_0;
L_0x6000017cfde0 .arith/mult 16, L_0x6000017cfca0, L_0x6000017cfd40;
L_0x6000017cfe80 .part L_0x6000017cfde0, 15, 1;
LS_0x6000017c4000_0_0 .concat [ 1 1 1 1], L_0x6000017cfe80, L_0x6000017cfe80, L_0x6000017cfe80, L_0x6000017cfe80;
LS_0x6000017c4000_0_4 .concat [ 1 1 1 1], L_0x6000017cfe80, L_0x6000017cfe80, L_0x6000017cfe80, L_0x6000017cfe80;
LS_0x6000017c4000_0_8 .concat [ 1 1 1 1], L_0x6000017cfe80, L_0x6000017cfe80, L_0x6000017cfe80, L_0x6000017cfe80;
LS_0x6000017c4000_0_12 .concat [ 1 1 1 1], L_0x6000017cfe80, L_0x6000017cfe80, L_0x6000017cfe80, L_0x6000017cfe80;
L_0x6000017c4000 .concat [ 4 4 4 4], LS_0x6000017c4000_0_0, LS_0x6000017c4000_0_4, LS_0x6000017c4000_0_8, LS_0x6000017c4000_0_12;
L_0x6000017c40a0 .concat [ 16 16 0 0], L_0x6000017cfde0, L_0x6000017c4000;
S_0x14f82a7f0 .scope generate, "pe_row[2]" "pe_row[2]" 9 213, 9 213 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c976c0 .param/l "row" 1 9 213, +C4<010>;
S_0x14ef63560 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x14f82a7f0;
 .timescale 0 0;
P_0x600003c97740 .param/l "col" 1 9 214, +C4<00>;
L_0x600000dc95e0 .functor AND 1, v0x60000140c2d0_0, L_0x6000017c41e0, C4<1>, C4<1>;
L_0x600000dc9570 .functor AND 1, L_0x6000017c43c0, v0x600001412d00_0, C4<1>, C4<1>;
L_0x600000dc9500 .functor OR 1, L_0x6000017c4320, L_0x600000dc9570, C4<0>, C4<0>;
L_0x600000dcaf40 .functor AND 1, L_0x1500d5080, L_0x600000dc9500, C4<1>, C4<1>;
L_0x600000dc9960 .functor AND 1, L_0x600000dcaf40, L_0x6000017c4500, C4<1>, C4<1>;
v0x600001466490_0 .net *"_ivl_0", 2 0, L_0x6000017c4140;  1 drivers
L_0x1500d4078 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001466520_0 .net/2u *"_ivl_11", 2 0, L_0x1500d4078;  1 drivers
v0x6000014665b0_0 .net *"_ivl_13", 0 0, L_0x6000017c4320;  1 drivers
L_0x1500d40c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001466640_0 .net/2u *"_ivl_15", 2 0, L_0x1500d40c0;  1 drivers
v0x6000014666d0_0 .net *"_ivl_17", 0 0, L_0x6000017c43c0;  1 drivers
v0x600001466760_0 .net *"_ivl_20", 0 0, L_0x600000dc9570;  1 drivers
v0x6000014667f0_0 .net *"_ivl_22", 0 0, L_0x600000dc9500;  1 drivers
v0x600001466880_0 .net *"_ivl_24", 0 0, L_0x600000dcaf40;  1 drivers
v0x600001466910_0 .net *"_ivl_25", 31 0, L_0x6000017c4460;  1 drivers
L_0x1500d4108 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014669a0_0 .net *"_ivl_28", 15 0, L_0x1500d4108;  1 drivers
L_0x1500d4150 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001466a30_0 .net/2u *"_ivl_29", 31 0, L_0x1500d4150;  1 drivers
L_0x1500d3fe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001466ac0_0 .net *"_ivl_3", 0 0, L_0x1500d3fe8;  1 drivers
v0x600001466b50_0 .net *"_ivl_31", 0 0, L_0x6000017c4500;  1 drivers
L_0x1500d4030 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001466be0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d4030;  1 drivers
v0x600001466c70_0 .net *"_ivl_6", 0 0, L_0x6000017c41e0;  1 drivers
v0x600001466d00_0 .net "do_clear", 0 0, L_0x600000dc9960;  1 drivers
v0x600001466d90_0 .net "load_weight", 0 0, L_0x600000dc95e0;  1 drivers
v0x600001466e20_0 .net "weight_in", 7 0, L_0x6000017c4280;  1 drivers
L_0x6000017c4140 .concat [ 2 1 0 0], v0x60000140c240_0, L_0x1500d3fe8;
L_0x6000017c41e0 .cmp/eq 3, L_0x6000017c4140, L_0x1500d4030;
L_0x6000017c4320 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4078;
L_0x6000017c43c0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d40c0;
L_0x6000017c4460 .concat [ 16 16 0 0], v0x600001419b00_0, L_0x1500d4108;
L_0x6000017c4500 .cmp/eq 32, L_0x6000017c4460, L_0x1500d4150;
S_0x14ef636d0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef63560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008baf80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bafc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001465950_0 .net *"_ivl_11", 0 0, L_0x6000017c4780;  1 drivers
v0x6000014659e0_0 .net *"_ivl_12", 15 0, L_0x6000017c4820;  1 drivers
v0x600001465a70_0 .net/s *"_ivl_4", 15 0, L_0x6000017c45a0;  1 drivers
v0x600001465b00_0 .net/s *"_ivl_6", 15 0, L_0x6000017c4640;  1 drivers
v0x600001465b90_0 .net/s "a_signed", 7 0, v0x600001465d40_0;  1 drivers
v0x600001465c20_0 .net "act_in", 7 0, L_0x600000dc0070;  alias, 1 drivers
v0x600001465cb0_0 .var "act_out", 7 0;
v0x600001465d40_0 .var "act_reg", 7 0;
v0x600001465dd0_0 .net "clear_acc", 0 0, L_0x600000dc9960;  alias, 1 drivers
v0x600001465e60_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001465ef0_0 .net "enable", 0 0, L_0x600000dec230;  alias, 1 drivers
v0x600001465f80_0 .net "load_weight", 0 0, L_0x600000dc95e0;  alias, 1 drivers
v0x600001466010_0 .net/s "product", 15 0, L_0x6000017c46e0;  1 drivers
v0x6000014660a0_0 .net/s "product_ext", 31 0, L_0x6000017c48c0;  1 drivers
v0x600001466130_0 .net "psum_in", 31 0, v0x600001468bd0_0;  alias, 1 drivers
v0x6000014661c0_0 .var "psum_out", 31 0;
v0x600001466250_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000014662e0_0 .net/s "w_signed", 7 0, v0x600001466400_0;  1 drivers
v0x600001466370_0 .net "weight_in", 7 0, L_0x6000017c4280;  alias, 1 drivers
v0x600001466400_0 .var "weight_reg", 7 0;
L_0x6000017c45a0 .extend/s 16, v0x600001465d40_0;
L_0x6000017c4640 .extend/s 16, v0x600001466400_0;
L_0x6000017c46e0 .arith/mult 16, L_0x6000017c45a0, L_0x6000017c4640;
L_0x6000017c4780 .part L_0x6000017c46e0, 15, 1;
LS_0x6000017c4820_0_0 .concat [ 1 1 1 1], L_0x6000017c4780, L_0x6000017c4780, L_0x6000017c4780, L_0x6000017c4780;
LS_0x6000017c4820_0_4 .concat [ 1 1 1 1], L_0x6000017c4780, L_0x6000017c4780, L_0x6000017c4780, L_0x6000017c4780;
LS_0x6000017c4820_0_8 .concat [ 1 1 1 1], L_0x6000017c4780, L_0x6000017c4780, L_0x6000017c4780, L_0x6000017c4780;
LS_0x6000017c4820_0_12 .concat [ 1 1 1 1], L_0x6000017c4780, L_0x6000017c4780, L_0x6000017c4780, L_0x6000017c4780;
L_0x6000017c4820 .concat [ 4 4 4 4], LS_0x6000017c4820_0_0, LS_0x6000017c4820_0_4, LS_0x6000017c4820_0_8, LS_0x6000017c4820_0_12;
L_0x6000017c48c0 .concat [ 16 16 0 0], L_0x6000017c46e0, L_0x6000017c4820;
S_0x14ef60f10 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x14f82a7f0;
 .timescale 0 0;
P_0x600003c97840 .param/l "col" 1 9 214, +C4<01>;
L_0x600000dcfa30 .functor AND 1, v0x60000140c2d0_0, L_0x6000017c4a00, C4<1>, C4<1>;
L_0x600000dcf5d0 .functor AND 1, L_0x6000017c4be0, v0x600001412d00_0, C4<1>, C4<1>;
L_0x600000dcf170 .functor OR 1, L_0x6000017c4b40, L_0x600000dcf5d0, C4<0>, C4<0>;
L_0x600000dced10 .functor AND 1, L_0x1500d5080, L_0x600000dcf170, C4<1>, C4<1>;
L_0x600000dce8b0 .functor AND 1, L_0x600000dced10, L_0x6000017c4d20, C4<1>, C4<1>;
v0x6000014679f0_0 .net *"_ivl_0", 2 0, L_0x6000017c4960;  1 drivers
L_0x1500d4228 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001467a80_0 .net/2u *"_ivl_11", 2 0, L_0x1500d4228;  1 drivers
v0x600001467b10_0 .net *"_ivl_13", 0 0, L_0x6000017c4b40;  1 drivers
L_0x1500d4270 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001467ba0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d4270;  1 drivers
v0x600001467c30_0 .net *"_ivl_17", 0 0, L_0x6000017c4be0;  1 drivers
v0x600001467cc0_0 .net *"_ivl_20", 0 0, L_0x600000dcf5d0;  1 drivers
v0x600001467d50_0 .net *"_ivl_22", 0 0, L_0x600000dcf170;  1 drivers
v0x600001467de0_0 .net *"_ivl_24", 0 0, L_0x600000dced10;  1 drivers
v0x600001467e70_0 .net *"_ivl_25", 31 0, L_0x6000017c4c80;  1 drivers
L_0x1500d42b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001467f00_0 .net *"_ivl_28", 15 0, L_0x1500d42b8;  1 drivers
L_0x1500d4300 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001460000_0 .net/2u *"_ivl_29", 31 0, L_0x1500d4300;  1 drivers
L_0x1500d4198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001460090_0 .net *"_ivl_3", 0 0, L_0x1500d4198;  1 drivers
v0x600001460120_0 .net *"_ivl_31", 0 0, L_0x6000017c4d20;  1 drivers
L_0x1500d41e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000014601b0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d41e0;  1 drivers
v0x600001460240_0 .net *"_ivl_6", 0 0, L_0x6000017c4a00;  1 drivers
v0x6000014602d0_0 .net "do_clear", 0 0, L_0x600000dce8b0;  1 drivers
v0x600001460360_0 .net "load_weight", 0 0, L_0x600000dcfa30;  1 drivers
v0x6000014603f0_0 .net "weight_in", 7 0, L_0x6000017c4aa0;  1 drivers
L_0x6000017c4960 .concat [ 2 1 0 0], v0x60000140c240_0, L_0x1500d4198;
L_0x6000017c4a00 .cmp/eq 3, L_0x6000017c4960, L_0x1500d41e0;
L_0x6000017c4b40 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4228;
L_0x6000017c4be0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4270;
L_0x6000017c4c80 .concat [ 16 16 0 0], v0x600001419b00_0, L_0x1500d42b8;
L_0x6000017c4d20 .cmp/eq 32, L_0x6000017c4c80, L_0x1500d4300;
S_0x14ef61080 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef60f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bb000 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bb040 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001466eb0_0 .net *"_ivl_11", 0 0, L_0x6000017c4fa0;  1 drivers
v0x600001466f40_0 .net *"_ivl_12", 15 0, L_0x6000017c5040;  1 drivers
v0x600001466fd0_0 .net/s *"_ivl_4", 15 0, L_0x6000017c4dc0;  1 drivers
v0x600001467060_0 .net/s *"_ivl_6", 15 0, L_0x6000017c4e60;  1 drivers
v0x6000014670f0_0 .net/s "a_signed", 7 0, v0x6000014672a0_0;  1 drivers
v0x600001467180_0 .net "act_in", 7 0, v0x600001465cb0_0;  alias, 1 drivers
v0x600001467210_0 .var "act_out", 7 0;
v0x6000014672a0_0 .var "act_reg", 7 0;
v0x600001467330_0 .net "clear_acc", 0 0, L_0x600000dce8b0;  alias, 1 drivers
v0x6000014673c0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001467450_0 .net "enable", 0 0, L_0x600000dec230;  alias, 1 drivers
v0x6000014674e0_0 .net "load_weight", 0 0, L_0x600000dcfa30;  alias, 1 drivers
v0x600001467570_0 .net/s "product", 15 0, L_0x6000017c4f00;  1 drivers
v0x600001467600_0 .net/s "product_ext", 31 0, L_0x6000017c50e0;  1 drivers
v0x600001467690_0 .net "psum_in", 31 0, v0x60000146a130_0;  alias, 1 drivers
v0x600001467720_0 .var "psum_out", 31 0;
v0x6000014677b0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001467840_0 .net/s "w_signed", 7 0, v0x600001467960_0;  1 drivers
v0x6000014678d0_0 .net "weight_in", 7 0, L_0x6000017c4aa0;  alias, 1 drivers
v0x600001467960_0 .var "weight_reg", 7 0;
L_0x6000017c4dc0 .extend/s 16, v0x6000014672a0_0;
L_0x6000017c4e60 .extend/s 16, v0x600001467960_0;
L_0x6000017c4f00 .arith/mult 16, L_0x6000017c4dc0, L_0x6000017c4e60;
L_0x6000017c4fa0 .part L_0x6000017c4f00, 15, 1;
LS_0x6000017c5040_0_0 .concat [ 1 1 1 1], L_0x6000017c4fa0, L_0x6000017c4fa0, L_0x6000017c4fa0, L_0x6000017c4fa0;
LS_0x6000017c5040_0_4 .concat [ 1 1 1 1], L_0x6000017c4fa0, L_0x6000017c4fa0, L_0x6000017c4fa0, L_0x6000017c4fa0;
LS_0x6000017c5040_0_8 .concat [ 1 1 1 1], L_0x6000017c4fa0, L_0x6000017c4fa0, L_0x6000017c4fa0, L_0x6000017c4fa0;
LS_0x6000017c5040_0_12 .concat [ 1 1 1 1], L_0x6000017c4fa0, L_0x6000017c4fa0, L_0x6000017c4fa0, L_0x6000017c4fa0;
L_0x6000017c5040 .concat [ 4 4 4 4], LS_0x6000017c5040_0_0, LS_0x6000017c5040_0_4, LS_0x6000017c5040_0_8, LS_0x6000017c5040_0_12;
L_0x6000017c50e0 .concat [ 16 16 0 0], L_0x6000017c4f00, L_0x6000017c5040;
S_0x14ef5e8c0 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x14f82a7f0;
 .timescale 0 0;
P_0x600003c97940 .param/l "col" 1 9 214, +C4<010>;
L_0x600000dcdb90 .functor AND 1, v0x60000140c2d0_0, L_0x6000017c5220, C4<1>, C4<1>;
L_0x600000dcd730 .functor AND 1, L_0x6000017c54a0, v0x600001412d00_0, C4<1>, C4<1>;
L_0x600000dcd2d0 .functor OR 1, L_0x6000017c5400, L_0x600000dcd730, C4<0>, C4<0>;
L_0x600000dcce70 .functor AND 1, L_0x1500d5080, L_0x600000dcd2d0, C4<1>, C4<1>;
L_0x600000dcce00 .functor AND 1, L_0x600000dcce70, L_0x6000017c55e0, C4<1>, C4<1>;
v0x600001460fc0_0 .net *"_ivl_0", 3 0, L_0x6000017c5180;  1 drivers
L_0x1500d43d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001461050_0 .net/2u *"_ivl_11", 2 0, L_0x1500d43d8;  1 drivers
v0x6000014610e0_0 .net *"_ivl_13", 0 0, L_0x6000017c5400;  1 drivers
L_0x1500d4420 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001461170_0 .net/2u *"_ivl_15", 2 0, L_0x1500d4420;  1 drivers
v0x600001461200_0 .net *"_ivl_17", 0 0, L_0x6000017c54a0;  1 drivers
v0x600001461290_0 .net *"_ivl_20", 0 0, L_0x600000dcd730;  1 drivers
v0x600001461320_0 .net *"_ivl_22", 0 0, L_0x600000dcd2d0;  1 drivers
v0x6000014613b0_0 .net *"_ivl_24", 0 0, L_0x600000dcce70;  1 drivers
v0x600001461440_0 .net *"_ivl_25", 31 0, L_0x6000017c5540;  1 drivers
L_0x1500d4468 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014614d0_0 .net *"_ivl_28", 15 0, L_0x1500d4468;  1 drivers
L_0x1500d44b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001461560_0 .net/2u *"_ivl_29", 31 0, L_0x1500d44b0;  1 drivers
L_0x1500d4348 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014615f0_0 .net *"_ivl_3", 1 0, L_0x1500d4348;  1 drivers
v0x600001461680_0 .net *"_ivl_31", 0 0, L_0x6000017c55e0;  1 drivers
L_0x1500d4390 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001461710_0 .net/2u *"_ivl_4", 3 0, L_0x1500d4390;  1 drivers
v0x6000014617a0_0 .net *"_ivl_6", 0 0, L_0x6000017c5220;  1 drivers
v0x600001461830_0 .net "do_clear", 0 0, L_0x600000dcce00;  1 drivers
v0x6000014618c0_0 .net "load_weight", 0 0, L_0x600000dcdb90;  1 drivers
v0x600001461950_0 .net "weight_in", 7 0, L_0x6000017c52c0;  1 drivers
L_0x6000017c5180 .concat [ 2 2 0 0], v0x60000140c240_0, L_0x1500d4348;
L_0x6000017c5220 .cmp/eq 4, L_0x6000017c5180, L_0x1500d4390;
L_0x6000017c5400 .cmp/eq 3, v0x60000141a400_0, L_0x1500d43d8;
L_0x6000017c54a0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4420;
L_0x6000017c5540 .concat [ 16 16 0 0], v0x600001419b00_0, L_0x1500d4468;
L_0x6000017c55e0 .cmp/eq 32, L_0x6000017c5540, L_0x1500d44b0;
S_0x14ef5ea30 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef5e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bae00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bae40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001460480_0 .net *"_ivl_11", 0 0, L_0x6000017c5860;  1 drivers
v0x600001460510_0 .net *"_ivl_12", 15 0, L_0x6000017c5900;  1 drivers
v0x6000014605a0_0 .net/s *"_ivl_4", 15 0, L_0x6000017c5680;  1 drivers
v0x600001460630_0 .net/s *"_ivl_6", 15 0, L_0x6000017c5720;  1 drivers
v0x6000014606c0_0 .net/s "a_signed", 7 0, v0x600001460870_0;  1 drivers
v0x600001460750_0 .net "act_in", 7 0, v0x600001467210_0;  alias, 1 drivers
v0x6000014607e0_0 .var "act_out", 7 0;
v0x600001460870_0 .var "act_reg", 7 0;
v0x600001460900_0 .net "clear_acc", 0 0, L_0x600000dcce00;  alias, 1 drivers
v0x600001460990_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001460a20_0 .net "enable", 0 0, L_0x600000dec230;  alias, 1 drivers
v0x600001460ab0_0 .net "load_weight", 0 0, L_0x600000dcdb90;  alias, 1 drivers
v0x600001460b40_0 .net/s "product", 15 0, L_0x6000017c57c0;  1 drivers
v0x600001460bd0_0 .net/s "product_ext", 31 0, L_0x6000017c59a0;  1 drivers
v0x600001460c60_0 .net "psum_in", 31 0, v0x60000146b690_0;  alias, 1 drivers
v0x600001460cf0_0 .var "psum_out", 31 0;
v0x600001460d80_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001460e10_0 .net/s "w_signed", 7 0, v0x600001460f30_0;  1 drivers
v0x600001460ea0_0 .net "weight_in", 7 0, L_0x6000017c52c0;  alias, 1 drivers
v0x600001460f30_0 .var "weight_reg", 7 0;
L_0x6000017c5680 .extend/s 16, v0x600001460870_0;
L_0x6000017c5720 .extend/s 16, v0x600001460f30_0;
L_0x6000017c57c0 .arith/mult 16, L_0x6000017c5680, L_0x6000017c5720;
L_0x6000017c5860 .part L_0x6000017c57c0, 15, 1;
LS_0x6000017c5900_0_0 .concat [ 1 1 1 1], L_0x6000017c5860, L_0x6000017c5860, L_0x6000017c5860, L_0x6000017c5860;
LS_0x6000017c5900_0_4 .concat [ 1 1 1 1], L_0x6000017c5860, L_0x6000017c5860, L_0x6000017c5860, L_0x6000017c5860;
LS_0x6000017c5900_0_8 .concat [ 1 1 1 1], L_0x6000017c5860, L_0x6000017c5860, L_0x6000017c5860, L_0x6000017c5860;
LS_0x6000017c5900_0_12 .concat [ 1 1 1 1], L_0x6000017c5860, L_0x6000017c5860, L_0x6000017c5860, L_0x6000017c5860;
L_0x6000017c5900 .concat [ 4 4 4 4], LS_0x6000017c5900_0_0, LS_0x6000017c5900_0_4, LS_0x6000017c5900_0_8, LS_0x6000017c5900_0_12;
L_0x6000017c59a0 .concat [ 16 16 0 0], L_0x6000017c57c0, L_0x6000017c5900;
S_0x14ef5c270 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x14f82a7f0;
 .timescale 0 0;
P_0x600003c97a40 .param/l "col" 1 9 214, +C4<011>;
L_0x600000dccc40 .functor AND 1, v0x60000140c2d0_0, L_0x6000017c5ae0, C4<1>, C4<1>;
L_0x600000dcccb0 .functor AND 1, L_0x6000017c5cc0, v0x600001412d00_0, C4<1>, C4<1>;
L_0x600000dcc4d0 .functor OR 1, L_0x6000017c5c20, L_0x600000dcccb0, C4<0>, C4<0>;
L_0x600000dcc540 .functor AND 1, L_0x1500d5080, L_0x600000dcc4d0, C4<1>, C4<1>;
L_0x600000dcc5b0 .functor AND 1, L_0x600000dcc540, L_0x6000017c5e00, C4<1>, C4<1>;
v0x600001462520_0 .net *"_ivl_0", 3 0, L_0x6000017c5a40;  1 drivers
L_0x1500d4588 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014625b0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d4588;  1 drivers
v0x600001462640_0 .net *"_ivl_13", 0 0, L_0x6000017c5c20;  1 drivers
L_0x1500d45d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014626d0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d45d0;  1 drivers
v0x600001462760_0 .net *"_ivl_17", 0 0, L_0x6000017c5cc0;  1 drivers
v0x6000014627f0_0 .net *"_ivl_20", 0 0, L_0x600000dcccb0;  1 drivers
v0x600001462880_0 .net *"_ivl_22", 0 0, L_0x600000dcc4d0;  1 drivers
v0x600001462910_0 .net *"_ivl_24", 0 0, L_0x600000dcc540;  1 drivers
v0x6000014629a0_0 .net *"_ivl_25", 31 0, L_0x6000017c5d60;  1 drivers
L_0x1500d4618 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001462a30_0 .net *"_ivl_28", 15 0, L_0x1500d4618;  1 drivers
L_0x1500d4660 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001462ac0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d4660;  1 drivers
L_0x1500d44f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001462b50_0 .net *"_ivl_3", 1 0, L_0x1500d44f8;  1 drivers
v0x600001462be0_0 .net *"_ivl_31", 0 0, L_0x6000017c5e00;  1 drivers
L_0x1500d4540 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001462c70_0 .net/2u *"_ivl_4", 3 0, L_0x1500d4540;  1 drivers
v0x600001462d00_0 .net *"_ivl_6", 0 0, L_0x6000017c5ae0;  1 drivers
v0x600001462d90_0 .net "do_clear", 0 0, L_0x600000dcc5b0;  1 drivers
v0x600001462e20_0 .net "load_weight", 0 0, L_0x600000dccc40;  1 drivers
v0x600001462eb0_0 .net "weight_in", 7 0, L_0x6000017c5b80;  1 drivers
L_0x6000017c5a40 .concat [ 2 2 0 0], v0x60000140c240_0, L_0x1500d44f8;
L_0x6000017c5ae0 .cmp/eq 4, L_0x6000017c5a40, L_0x1500d4540;
L_0x6000017c5c20 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4588;
L_0x6000017c5cc0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d45d0;
L_0x6000017c5d60 .concat [ 16 16 0 0], v0x600001419b00_0, L_0x1500d4618;
L_0x6000017c5e00 .cmp/eq 32, L_0x6000017c5d60, L_0x1500d4660;
S_0x14ef5c3e0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef5c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bb080 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bb0c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000014619e0_0 .net *"_ivl_11", 0 0, L_0x6000017c6080;  1 drivers
v0x600001461a70_0 .net *"_ivl_12", 15 0, L_0x6000017c6120;  1 drivers
v0x600001461b00_0 .net/s *"_ivl_4", 15 0, L_0x6000017c5ea0;  1 drivers
v0x600001461b90_0 .net/s *"_ivl_6", 15 0, L_0x6000017c5f40;  1 drivers
v0x600001461c20_0 .net/s "a_signed", 7 0, v0x600001461dd0_0;  1 drivers
v0x600001461cb0_0 .net "act_in", 7 0, v0x6000014607e0_0;  alias, 1 drivers
v0x600001461d40_0 .var "act_out", 7 0;
v0x600001461dd0_0 .var "act_reg", 7 0;
v0x600001461e60_0 .net "clear_acc", 0 0, L_0x600000dcc5b0;  alias, 1 drivers
v0x600001461ef0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001461f80_0 .net "enable", 0 0, L_0x600000dec230;  alias, 1 drivers
v0x600001462010_0 .net "load_weight", 0 0, L_0x600000dccc40;  alias, 1 drivers
v0x6000014620a0_0 .net/s "product", 15 0, L_0x6000017c5fe0;  1 drivers
v0x600001462130_0 .net/s "product_ext", 31 0, L_0x6000017c61c0;  1 drivers
v0x6000014621c0_0 .net "psum_in", 31 0, v0x600001464c60_0;  alias, 1 drivers
v0x600001462250_0 .var "psum_out", 31 0;
v0x6000014622e0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001462370_0 .net/s "w_signed", 7 0, v0x600001462490_0;  1 drivers
v0x600001462400_0 .net "weight_in", 7 0, L_0x6000017c5b80;  alias, 1 drivers
v0x600001462490_0 .var "weight_reg", 7 0;
L_0x6000017c5ea0 .extend/s 16, v0x600001461dd0_0;
L_0x6000017c5f40 .extend/s 16, v0x600001462490_0;
L_0x6000017c5fe0 .arith/mult 16, L_0x6000017c5ea0, L_0x6000017c5f40;
L_0x6000017c6080 .part L_0x6000017c5fe0, 15, 1;
LS_0x6000017c6120_0_0 .concat [ 1 1 1 1], L_0x6000017c6080, L_0x6000017c6080, L_0x6000017c6080, L_0x6000017c6080;
LS_0x6000017c6120_0_4 .concat [ 1 1 1 1], L_0x6000017c6080, L_0x6000017c6080, L_0x6000017c6080, L_0x6000017c6080;
LS_0x6000017c6120_0_8 .concat [ 1 1 1 1], L_0x6000017c6080, L_0x6000017c6080, L_0x6000017c6080, L_0x6000017c6080;
LS_0x6000017c6120_0_12 .concat [ 1 1 1 1], L_0x6000017c6080, L_0x6000017c6080, L_0x6000017c6080, L_0x6000017c6080;
L_0x6000017c6120 .concat [ 4 4 4 4], LS_0x6000017c6120_0_0, LS_0x6000017c6120_0_4, LS_0x6000017c6120_0_8, LS_0x6000017c6120_0_12;
L_0x6000017c61c0 .concat [ 16 16 0 0], L_0x6000017c5fe0, L_0x6000017c6120;
S_0x14ef59c20 .scope generate, "pe_row[3]" "pe_row[3]" 9 213, 9 213 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c97b40 .param/l "row" 1 9 213, +C4<011>;
S_0x14ef59d90 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x14ef59c20;
 .timescale 0 0;
P_0x600003c97bc0 .param/l "col" 1 9 214, +C4<00>;
L_0x600000dcc700 .functor AND 1, v0x60000140c2d0_0, L_0x6000017c6300, C4<1>, C4<1>;
L_0x600000dcc230 .functor AND 1, L_0x6000017c6440, v0x600001412d00_0, C4<1>, C4<1>;
L_0x600000dcc2a0 .functor OR 1, L_0x6000017c5360, L_0x600000dcc230, C4<0>, C4<0>;
L_0x600000dcc310 .functor AND 1, L_0x1500d5080, L_0x600000dcc2a0, C4<1>, C4<1>;
L_0x600000dcc3f0 .functor AND 1, L_0x600000dcc310, L_0x6000017c6580, C4<1>, C4<1>;
v0x600001463a80_0 .net *"_ivl_0", 2 0, L_0x6000017c6260;  1 drivers
L_0x1500d4738 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001463b10_0 .net/2u *"_ivl_11", 2 0, L_0x1500d4738;  1 drivers
v0x600001463ba0_0 .net *"_ivl_13", 0 0, L_0x6000017c5360;  1 drivers
L_0x1500d4780 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001463c30_0 .net/2u *"_ivl_15", 2 0, L_0x1500d4780;  1 drivers
v0x600001463cc0_0 .net *"_ivl_17", 0 0, L_0x6000017c6440;  1 drivers
v0x600001463d50_0 .net *"_ivl_20", 0 0, L_0x600000dcc230;  1 drivers
v0x600001463de0_0 .net *"_ivl_22", 0 0, L_0x600000dcc2a0;  1 drivers
v0x600001463e70_0 .net *"_ivl_24", 0 0, L_0x600000dcc310;  1 drivers
v0x600001463f00_0 .net *"_ivl_25", 31 0, L_0x6000017c64e0;  1 drivers
L_0x1500d47c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000141c000_0 .net *"_ivl_28", 15 0, L_0x1500d47c8;  1 drivers
L_0x1500d4810 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000141c090_0 .net/2u *"_ivl_29", 31 0, L_0x1500d4810;  1 drivers
L_0x1500d46a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000141c120_0 .net *"_ivl_3", 0 0, L_0x1500d46a8;  1 drivers
v0x60000141c1b0_0 .net *"_ivl_31", 0 0, L_0x6000017c6580;  1 drivers
L_0x1500d46f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000141c240_0 .net/2u *"_ivl_4", 2 0, L_0x1500d46f0;  1 drivers
v0x60000141c2d0_0 .net *"_ivl_6", 0 0, L_0x6000017c6300;  1 drivers
v0x60000141c360_0 .net "do_clear", 0 0, L_0x600000dcc3f0;  1 drivers
v0x60000141c3f0_0 .net "load_weight", 0 0, L_0x600000dcc700;  1 drivers
v0x60000141c480_0 .net "weight_in", 7 0, L_0x6000017c63a0;  1 drivers
L_0x6000017c6260 .concat [ 2 1 0 0], v0x60000140c240_0, L_0x1500d46a8;
L_0x6000017c6300 .cmp/eq 3, L_0x6000017c6260, L_0x1500d46f0;
L_0x6000017c5360 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4738;
L_0x6000017c6440 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4780;
L_0x6000017c64e0 .concat [ 16 16 0 0], v0x600001419b00_0, L_0x1500d47c8;
L_0x6000017c6580 .cmp/eq 32, L_0x6000017c64e0, L_0x1500d4810;
S_0x14ef575d0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef59d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bb100 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bb140 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001462f40_0 .net *"_ivl_11", 0 0, L_0x6000017c6800;  1 drivers
v0x600001462fd0_0 .net *"_ivl_12", 15 0, L_0x6000017c68a0;  1 drivers
v0x600001463060_0 .net/s *"_ivl_4", 15 0, L_0x6000017c6620;  1 drivers
v0x6000014630f0_0 .net/s *"_ivl_6", 15 0, L_0x6000017c66c0;  1 drivers
v0x600001463180_0 .net/s "a_signed", 7 0, v0x600001463330_0;  1 drivers
v0x600001463210_0 .net "act_in", 7 0, L_0x600000dc0620;  alias, 1 drivers
v0x6000014632a0_0 .var "act_out", 7 0;
v0x600001463330_0 .var "act_reg", 7 0;
v0x6000014633c0_0 .net "clear_acc", 0 0, L_0x600000dcc3f0;  alias, 1 drivers
v0x600001463450_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000014634e0_0 .net "enable", 0 0, L_0x600000dec230;  alias, 1 drivers
v0x600001463570_0 .net "load_weight", 0 0, L_0x600000dcc700;  alias, 1 drivers
v0x600001463600_0 .net/s "product", 15 0, L_0x6000017c6760;  1 drivers
v0x600001463690_0 .net/s "product_ext", 31 0, L_0x6000017c6940;  1 drivers
v0x600001463720_0 .net "psum_in", 31 0, v0x6000014661c0_0;  alias, 1 drivers
v0x6000014637b0_0 .var "psum_out", 31 0;
v0x600001463840_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000014638d0_0 .net/s "w_signed", 7 0, v0x6000014639f0_0;  1 drivers
v0x600001463960_0 .net "weight_in", 7 0, L_0x6000017c63a0;  alias, 1 drivers
v0x6000014639f0_0 .var "weight_reg", 7 0;
L_0x6000017c6620 .extend/s 16, v0x600001463330_0;
L_0x6000017c66c0 .extend/s 16, v0x6000014639f0_0;
L_0x6000017c6760 .arith/mult 16, L_0x6000017c6620, L_0x6000017c66c0;
L_0x6000017c6800 .part L_0x6000017c6760, 15, 1;
LS_0x6000017c68a0_0_0 .concat [ 1 1 1 1], L_0x6000017c6800, L_0x6000017c6800, L_0x6000017c6800, L_0x6000017c6800;
LS_0x6000017c68a0_0_4 .concat [ 1 1 1 1], L_0x6000017c6800, L_0x6000017c6800, L_0x6000017c6800, L_0x6000017c6800;
LS_0x6000017c68a0_0_8 .concat [ 1 1 1 1], L_0x6000017c6800, L_0x6000017c6800, L_0x6000017c6800, L_0x6000017c6800;
LS_0x6000017c68a0_0_12 .concat [ 1 1 1 1], L_0x6000017c6800, L_0x6000017c6800, L_0x6000017c6800, L_0x6000017c6800;
L_0x6000017c68a0 .concat [ 4 4 4 4], LS_0x6000017c68a0_0_0, LS_0x6000017c68a0_0_4, LS_0x6000017c68a0_0_8, LS_0x6000017c68a0_0_12;
L_0x6000017c6940 .concat [ 16 16 0 0], L_0x6000017c6760, L_0x6000017c68a0;
S_0x14ef57740 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x14ef59c20;
 .timescale 0 0;
P_0x600003c97cc0 .param/l "col" 1 9 214, +C4<01>;
L_0x600000dc7330 .functor AND 1, v0x60000140c2d0_0, L_0x6000017c6a80, C4<1>, C4<1>;
L_0x600000dc6ed0 .functor AND 1, L_0x6000017c6c60, v0x600001412d00_0, C4<1>, C4<1>;
L_0x600000dc6a70 .functor OR 1, L_0x6000017c6bc0, L_0x600000dc6ed0, C4<0>, C4<0>;
L_0x600000dc6610 .functor AND 1, L_0x1500d5080, L_0x600000dc6a70, C4<1>, C4<1>;
L_0x600000dc61b0 .functor AND 1, L_0x600000dc6610, L_0x6000017c6da0, C4<1>, C4<1>;
v0x60000141d050_0 .net *"_ivl_0", 2 0, L_0x6000017c69e0;  1 drivers
L_0x1500d48e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000141d0e0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d48e8;  1 drivers
v0x60000141d170_0 .net *"_ivl_13", 0 0, L_0x6000017c6bc0;  1 drivers
L_0x1500d4930 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000141d200_0 .net/2u *"_ivl_15", 2 0, L_0x1500d4930;  1 drivers
v0x60000141d290_0 .net *"_ivl_17", 0 0, L_0x6000017c6c60;  1 drivers
v0x60000141d320_0 .net *"_ivl_20", 0 0, L_0x600000dc6ed0;  1 drivers
v0x60000141d3b0_0 .net *"_ivl_22", 0 0, L_0x600000dc6a70;  1 drivers
v0x60000141d440_0 .net *"_ivl_24", 0 0, L_0x600000dc6610;  1 drivers
v0x60000141d4d0_0 .net *"_ivl_25", 31 0, L_0x6000017c6d00;  1 drivers
L_0x1500d4978 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000141d560_0 .net *"_ivl_28", 15 0, L_0x1500d4978;  1 drivers
L_0x1500d49c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000141d5f0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d49c0;  1 drivers
L_0x1500d4858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000141d680_0 .net *"_ivl_3", 0 0, L_0x1500d4858;  1 drivers
v0x60000141d710_0 .net *"_ivl_31", 0 0, L_0x6000017c6da0;  1 drivers
L_0x1500d48a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000141d7a0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d48a0;  1 drivers
v0x60000141d830_0 .net *"_ivl_6", 0 0, L_0x6000017c6a80;  1 drivers
v0x60000141d8c0_0 .net "do_clear", 0 0, L_0x600000dc61b0;  1 drivers
v0x60000141d950_0 .net "load_weight", 0 0, L_0x600000dc7330;  1 drivers
v0x60000141d9e0_0 .net "weight_in", 7 0, L_0x6000017c6b20;  1 drivers
L_0x6000017c69e0 .concat [ 2 1 0 0], v0x60000140c240_0, L_0x1500d4858;
L_0x6000017c6a80 .cmp/eq 3, L_0x6000017c69e0, L_0x1500d48a0;
L_0x6000017c6bc0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d48e8;
L_0x6000017c6c60 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4930;
L_0x6000017c6d00 .concat [ 16 16 0 0], v0x600001419b00_0, L_0x1500d4978;
L_0x6000017c6da0 .cmp/eq 32, L_0x6000017c6d00, L_0x1500d49c0;
S_0x14ef54f80 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef57740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bb180 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bb1c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000141c510_0 .net *"_ivl_11", 0 0, L_0x6000017c7020;  1 drivers
v0x60000141c5a0_0 .net *"_ivl_12", 15 0, L_0x6000017c70c0;  1 drivers
v0x60000141c630_0 .net/s *"_ivl_4", 15 0, L_0x6000017c6e40;  1 drivers
v0x60000141c6c0_0 .net/s *"_ivl_6", 15 0, L_0x6000017c6ee0;  1 drivers
v0x60000141c750_0 .net/s "a_signed", 7 0, v0x60000141c900_0;  1 drivers
v0x60000141c7e0_0 .net "act_in", 7 0, v0x6000014632a0_0;  alias, 1 drivers
v0x60000141c870_0 .var "act_out", 7 0;
v0x60000141c900_0 .var "act_reg", 7 0;
v0x60000141c990_0 .net "clear_acc", 0 0, L_0x600000dc61b0;  alias, 1 drivers
v0x60000141ca20_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000141cab0_0 .net "enable", 0 0, L_0x600000dec230;  alias, 1 drivers
v0x60000141cb40_0 .net "load_weight", 0 0, L_0x600000dc7330;  alias, 1 drivers
v0x60000141cbd0_0 .net/s "product", 15 0, L_0x6000017c6f80;  1 drivers
v0x60000141cc60_0 .net/s "product_ext", 31 0, L_0x6000017c7160;  1 drivers
v0x60000141ccf0_0 .net "psum_in", 31 0, v0x600001467720_0;  alias, 1 drivers
v0x60000141cd80_0 .var "psum_out", 31 0;
v0x60000141ce10_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000141cea0_0 .net/s "w_signed", 7 0, v0x60000141cfc0_0;  1 drivers
v0x60000141cf30_0 .net "weight_in", 7 0, L_0x6000017c6b20;  alias, 1 drivers
v0x60000141cfc0_0 .var "weight_reg", 7 0;
L_0x6000017c6e40 .extend/s 16, v0x60000141c900_0;
L_0x6000017c6ee0 .extend/s 16, v0x60000141cfc0_0;
L_0x6000017c6f80 .arith/mult 16, L_0x6000017c6e40, L_0x6000017c6ee0;
L_0x6000017c7020 .part L_0x6000017c6f80, 15, 1;
LS_0x6000017c70c0_0_0 .concat [ 1 1 1 1], L_0x6000017c7020, L_0x6000017c7020, L_0x6000017c7020, L_0x6000017c7020;
LS_0x6000017c70c0_0_4 .concat [ 1 1 1 1], L_0x6000017c7020, L_0x6000017c7020, L_0x6000017c7020, L_0x6000017c7020;
LS_0x6000017c70c0_0_8 .concat [ 1 1 1 1], L_0x6000017c7020, L_0x6000017c7020, L_0x6000017c7020, L_0x6000017c7020;
LS_0x6000017c70c0_0_12 .concat [ 1 1 1 1], L_0x6000017c7020, L_0x6000017c7020, L_0x6000017c7020, L_0x6000017c7020;
L_0x6000017c70c0 .concat [ 4 4 4 4], LS_0x6000017c70c0_0_0, LS_0x6000017c70c0_0_4, LS_0x6000017c70c0_0_8, LS_0x6000017c70c0_0_12;
L_0x6000017c7160 .concat [ 16 16 0 0], L_0x6000017c6f80, L_0x6000017c70c0;
S_0x14ef550f0 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x14ef59c20;
 .timescale 0 0;
P_0x600003c97dc0 .param/l "col" 1 9 214, +C4<010>;
L_0x600000dc5490 .functor AND 1, v0x60000140c2d0_0, L_0x6000017c72a0, C4<1>, C4<1>;
L_0x600000dc5030 .functor AND 1, L_0x6000017c7480, v0x600001412d00_0, C4<1>, C4<1>;
L_0x600000dc4bd0 .functor OR 1, L_0x6000017c73e0, L_0x600000dc5030, C4<0>, C4<0>;
L_0x600000dc4770 .functor AND 1, L_0x1500d5080, L_0x600000dc4bd0, C4<1>, C4<1>;
L_0x600000dc4310 .functor AND 1, L_0x600000dc4770, L_0x6000017c75c0, C4<1>, C4<1>;
v0x60000141e5b0_0 .net *"_ivl_0", 3 0, L_0x6000017c7200;  1 drivers
L_0x1500d4a98 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000141e640_0 .net/2u *"_ivl_11", 2 0, L_0x1500d4a98;  1 drivers
v0x60000141e6d0_0 .net *"_ivl_13", 0 0, L_0x6000017c73e0;  1 drivers
L_0x1500d4ae0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000141e760_0 .net/2u *"_ivl_15", 2 0, L_0x1500d4ae0;  1 drivers
v0x60000141e7f0_0 .net *"_ivl_17", 0 0, L_0x6000017c7480;  1 drivers
v0x60000141e880_0 .net *"_ivl_20", 0 0, L_0x600000dc5030;  1 drivers
v0x60000141e910_0 .net *"_ivl_22", 0 0, L_0x600000dc4bd0;  1 drivers
v0x60000141e9a0_0 .net *"_ivl_24", 0 0, L_0x600000dc4770;  1 drivers
v0x60000141ea30_0 .net *"_ivl_25", 31 0, L_0x6000017c7520;  1 drivers
L_0x1500d4b28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000141eac0_0 .net *"_ivl_28", 15 0, L_0x1500d4b28;  1 drivers
L_0x1500d4b70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000141eb50_0 .net/2u *"_ivl_29", 31 0, L_0x1500d4b70;  1 drivers
L_0x1500d4a08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000141ebe0_0 .net *"_ivl_3", 1 0, L_0x1500d4a08;  1 drivers
v0x60000141ec70_0 .net *"_ivl_31", 0 0, L_0x6000017c75c0;  1 drivers
L_0x1500d4a50 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000141ed00_0 .net/2u *"_ivl_4", 3 0, L_0x1500d4a50;  1 drivers
v0x60000141ed90_0 .net *"_ivl_6", 0 0, L_0x6000017c72a0;  1 drivers
v0x60000141ee20_0 .net "do_clear", 0 0, L_0x600000dc4310;  1 drivers
v0x60000141eeb0_0 .net "load_weight", 0 0, L_0x600000dc5490;  1 drivers
v0x60000141ef40_0 .net "weight_in", 7 0, L_0x6000017c7340;  1 drivers
L_0x6000017c7200 .concat [ 2 2 0 0], v0x60000140c240_0, L_0x1500d4a08;
L_0x6000017c72a0 .cmp/eq 4, L_0x6000017c7200, L_0x1500d4a50;
L_0x6000017c73e0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4a98;
L_0x6000017c7480 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4ae0;
L_0x6000017c7520 .concat [ 16 16 0 0], v0x600001419b00_0, L_0x1500d4b28;
L_0x6000017c75c0 .cmp/eq 32, L_0x6000017c7520, L_0x1500d4b70;
S_0x14ef52930 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef550f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bb200 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bb240 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000141da70_0 .net *"_ivl_11", 0 0, L_0x6000017c7840;  1 drivers
v0x60000141db00_0 .net *"_ivl_12", 15 0, L_0x6000017c78e0;  1 drivers
v0x60000141db90_0 .net/s *"_ivl_4", 15 0, L_0x6000017c7660;  1 drivers
v0x60000141dc20_0 .net/s *"_ivl_6", 15 0, L_0x6000017c7700;  1 drivers
v0x60000141dcb0_0 .net/s "a_signed", 7 0, v0x60000141de60_0;  1 drivers
v0x60000141dd40_0 .net "act_in", 7 0, v0x60000141c870_0;  alias, 1 drivers
v0x60000141ddd0_0 .var "act_out", 7 0;
v0x60000141de60_0 .var "act_reg", 7 0;
v0x60000141def0_0 .net "clear_acc", 0 0, L_0x600000dc4310;  alias, 1 drivers
v0x60000141df80_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000141e010_0 .net "enable", 0 0, L_0x600000dec230;  alias, 1 drivers
v0x60000141e0a0_0 .net "load_weight", 0 0, L_0x600000dc5490;  alias, 1 drivers
v0x60000141e130_0 .net/s "product", 15 0, L_0x6000017c77a0;  1 drivers
v0x60000141e1c0_0 .net/s "product_ext", 31 0, L_0x6000017c7980;  1 drivers
v0x60000141e250_0 .net "psum_in", 31 0, v0x600001460cf0_0;  alias, 1 drivers
v0x60000141e2e0_0 .var "psum_out", 31 0;
v0x60000141e370_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000141e400_0 .net/s "w_signed", 7 0, v0x60000141e520_0;  1 drivers
v0x60000141e490_0 .net "weight_in", 7 0, L_0x6000017c7340;  alias, 1 drivers
v0x60000141e520_0 .var "weight_reg", 7 0;
L_0x6000017c7660 .extend/s 16, v0x60000141de60_0;
L_0x6000017c7700 .extend/s 16, v0x60000141e520_0;
L_0x6000017c77a0 .arith/mult 16, L_0x6000017c7660, L_0x6000017c7700;
L_0x6000017c7840 .part L_0x6000017c77a0, 15, 1;
LS_0x6000017c78e0_0_0 .concat [ 1 1 1 1], L_0x6000017c7840, L_0x6000017c7840, L_0x6000017c7840, L_0x6000017c7840;
LS_0x6000017c78e0_0_4 .concat [ 1 1 1 1], L_0x6000017c7840, L_0x6000017c7840, L_0x6000017c7840, L_0x6000017c7840;
LS_0x6000017c78e0_0_8 .concat [ 1 1 1 1], L_0x6000017c7840, L_0x6000017c7840, L_0x6000017c7840, L_0x6000017c7840;
LS_0x6000017c78e0_0_12 .concat [ 1 1 1 1], L_0x6000017c7840, L_0x6000017c7840, L_0x6000017c7840, L_0x6000017c7840;
L_0x6000017c78e0 .concat [ 4 4 4 4], LS_0x6000017c78e0_0_0, LS_0x6000017c78e0_0_4, LS_0x6000017c78e0_0_8, LS_0x6000017c78e0_0_12;
L_0x6000017c7980 .concat [ 16 16 0 0], L_0x6000017c77a0, L_0x6000017c78e0;
S_0x14ef52aa0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x14ef59c20;
 .timescale 0 0;
P_0x600003c97ec0 .param/l "col" 1 9 214, +C4<011>;
L_0x600000dff090 .functor AND 1, v0x60000140c2d0_0, L_0x6000017c7ac0, C4<1>, C4<1>;
L_0x600000dfec30 .functor AND 1, L_0x6000017c7ca0, v0x600001412d00_0, C4<1>, C4<1>;
L_0x600000dfe7d0 .functor OR 1, L_0x6000017c7c00, L_0x600000dfec30, C4<0>, C4<0>;
L_0x600000dfe370 .functor AND 1, L_0x1500d5080, L_0x600000dfe7d0, C4<1>, C4<1>;
L_0x600000dfdf10 .functor AND 1, L_0x600000dfe370, L_0x6000017c7de0, C4<1>, C4<1>;
v0x60000141fb10_0 .net *"_ivl_0", 3 0, L_0x6000017c7a20;  1 drivers
L_0x1500d4c48 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000141fba0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d4c48;  1 drivers
v0x60000141fc30_0 .net *"_ivl_13", 0 0, L_0x6000017c7c00;  1 drivers
L_0x1500d4c90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000141fcc0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d4c90;  1 drivers
v0x60000141fd50_0 .net *"_ivl_17", 0 0, L_0x6000017c7ca0;  1 drivers
v0x60000141fde0_0 .net *"_ivl_20", 0 0, L_0x600000dfec30;  1 drivers
v0x60000141fe70_0 .net *"_ivl_22", 0 0, L_0x600000dfe7d0;  1 drivers
v0x60000141ff00_0 .net *"_ivl_24", 0 0, L_0x600000dfe370;  1 drivers
v0x600001418000_0 .net *"_ivl_25", 31 0, L_0x6000017c7d40;  1 drivers
L_0x1500d4cd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001418090_0 .net *"_ivl_28", 15 0, L_0x1500d4cd8;  1 drivers
L_0x1500d4d20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001418120_0 .net/2u *"_ivl_29", 31 0, L_0x1500d4d20;  1 drivers
L_0x1500d4bb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014181b0_0 .net *"_ivl_3", 1 0, L_0x1500d4bb8;  1 drivers
v0x600001418240_0 .net *"_ivl_31", 0 0, L_0x6000017c7de0;  1 drivers
L_0x1500d4c00 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000014182d0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d4c00;  1 drivers
v0x600001418360_0 .net *"_ivl_6", 0 0, L_0x6000017c7ac0;  1 drivers
v0x6000014183f0_0 .net "do_clear", 0 0, L_0x600000dfdf10;  1 drivers
v0x600001418480_0 .net "load_weight", 0 0, L_0x600000dff090;  1 drivers
v0x600001418510_0 .net "weight_in", 7 0, L_0x6000017c7b60;  1 drivers
L_0x6000017c7a20 .concat [ 2 2 0 0], v0x60000140c240_0, L_0x1500d4bb8;
L_0x6000017c7ac0 .cmp/eq 4, L_0x6000017c7a20, L_0x1500d4c00;
L_0x6000017c7c00 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4c48;
L_0x6000017c7ca0 .cmp/eq 3, v0x60000141a400_0, L_0x1500d4c90;
L_0x6000017c7d40 .concat [ 16 16 0 0], v0x600001419b00_0, L_0x1500d4cd8;
L_0x6000017c7de0 .cmp/eq 32, L_0x6000017c7d40, L_0x1500d4d20;
S_0x14ef502e0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef52aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bb280 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bb2c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000141efd0_0 .net *"_ivl_11", 0 0, L_0x6000017c00a0;  1 drivers
v0x60000141f060_0 .net *"_ivl_12", 15 0, L_0x6000017c0140;  1 drivers
v0x60000141f0f0_0 .net/s *"_ivl_4", 15 0, L_0x6000017c7e80;  1 drivers
v0x60000141f180_0 .net/s *"_ivl_6", 15 0, L_0x6000017c7f20;  1 drivers
v0x60000141f210_0 .net/s "a_signed", 7 0, v0x60000141f3c0_0;  1 drivers
v0x60000141f2a0_0 .net "act_in", 7 0, v0x60000141ddd0_0;  alias, 1 drivers
v0x60000141f330_0 .var "act_out", 7 0;
v0x60000141f3c0_0 .var "act_reg", 7 0;
v0x60000141f450_0 .net "clear_acc", 0 0, L_0x600000dfdf10;  alias, 1 drivers
v0x60000141f4e0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000141f570_0 .net "enable", 0 0, L_0x600000dec230;  alias, 1 drivers
v0x60000141f600_0 .net "load_weight", 0 0, L_0x600000dff090;  alias, 1 drivers
v0x60000141f690_0 .net/s "product", 15 0, L_0x6000017c0000;  1 drivers
v0x60000141f720_0 .net/s "product_ext", 31 0, L_0x6000017c01e0;  1 drivers
v0x60000141f7b0_0 .net "psum_in", 31 0, v0x600001462250_0;  alias, 1 drivers
v0x60000141f840_0 .var "psum_out", 31 0;
v0x60000141f8d0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000141f960_0 .net/s "w_signed", 7 0, v0x60000141fa80_0;  1 drivers
v0x60000141f9f0_0 .net "weight_in", 7 0, L_0x6000017c7b60;  alias, 1 drivers
v0x60000141fa80_0 .var "weight_reg", 7 0;
L_0x6000017c7e80 .extend/s 16, v0x60000141f3c0_0;
L_0x6000017c7f20 .extend/s 16, v0x60000141fa80_0;
L_0x6000017c0000 .arith/mult 16, L_0x6000017c7e80, L_0x6000017c7f20;
L_0x6000017c00a0 .part L_0x6000017c0000, 15, 1;
LS_0x6000017c0140_0_0 .concat [ 1 1 1 1], L_0x6000017c00a0, L_0x6000017c00a0, L_0x6000017c00a0, L_0x6000017c00a0;
LS_0x6000017c0140_0_4 .concat [ 1 1 1 1], L_0x6000017c00a0, L_0x6000017c00a0, L_0x6000017c00a0, L_0x6000017c00a0;
LS_0x6000017c0140_0_8 .concat [ 1 1 1 1], L_0x6000017c00a0, L_0x6000017c00a0, L_0x6000017c00a0, L_0x6000017c00a0;
LS_0x6000017c0140_0_12 .concat [ 1 1 1 1], L_0x6000017c00a0, L_0x6000017c00a0, L_0x6000017c00a0, L_0x6000017c00a0;
L_0x6000017c0140 .concat [ 4 4 4 4], LS_0x6000017c0140_0_0, LS_0x6000017c0140_0_4, LS_0x6000017c0140_0_8, LS_0x6000017c0140_0_12;
L_0x6000017c01e0 .concat [ 16 16 0 0], L_0x6000017c0000, L_0x6000017c0140;
S_0x14ef50450 .scope generate, "wire_col0[0]" "wire_col0[0]" 9 198, 9 198 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c97fc0 .param/l "row" 1 9 198, +C4<00>;
L_0x600000dc0a80 .functor BUFZ 8, v0x6000014722e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14ef4dc90 .scope generate, "wire_col0[1]" "wire_col0[1]" 9 198, 9 198 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c90040 .param/l "row" 1 9 198, +C4<01>;
L_0x600000dc04d0 .functor BUFZ 8, v0x6000014725b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14ef4de00 .scope generate, "wire_col0[2]" "wire_col0[2]" 9 198, 9 198 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c900c0 .param/l "row" 1 9 198, +C4<010>;
L_0x600000dc0070 .functor BUFZ 8, v0x600001472880_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14ef4b640 .scope generate, "wire_col0[3]" "wire_col0[3]" 9 198, 9 198 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c90140 .param/l "row" 1 9 198, +C4<011>;
L_0x600000dc0620 .functor BUFZ 8, v0x600001472b50_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14ef4b7b0 .scope generate, "wire_output[0]" "wire_output[0]" 9 279, 9 279 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c901c0 .param/l "col" 1 9 279, +C4<00>;
L_0x600000dff9c0 .functor BUFZ 32, v0x600001471f80_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000014185a0_0 .net *"_ivl_2", 31 0, L_0x600000dff9c0;  1 drivers
S_0x14ef48ff0 .scope generate, "wire_output[1]" "wire_output[1]" 9 279, 9 279 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c90240 .param/l "col" 1 9 279, +C4<01>;
L_0x600000df3bf0 .functor BUFZ 32, v0x6000014720a0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001418630_0 .net *"_ivl_2", 31 0, L_0x600000df3bf0;  1 drivers
S_0x14ef49160 .scope generate, "wire_output[2]" "wire_output[2]" 9 279, 9 279 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c902c0 .param/l "col" 1 9 279, +C4<010>;
L_0x600000dec000 .functor BUFZ 32, v0x6000014721c0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000014186c0_0 .net *"_ivl_2", 31 0, L_0x600000dec000;  1 drivers
S_0x14ef469a0 .scope generate, "wire_output[3]" "wire_output[3]" 9 279, 9 279 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c90340 .param/l "col" 1 9 279, +C4<011>;
L_0x600000dec070 .functor BUFZ 32, L_0x600000dff560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001418750_0 .net *"_ivl_2", 31 0, L_0x600000dec070;  1 drivers
S_0x14ef46b10 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 9 206, 9 206 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c903c0 .param/l "col" 1 9 206, +C4<00>;
S_0x14ef44350 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 9 206, 9 206 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c90440 .param/l "col" 1 9 206, +C4<01>;
S_0x14ef444c0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 9 206, 9 206 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c904c0 .param/l "col" 1 9 206, +C4<010>;
S_0x14ef41d00 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 9 206, 9 206 0, S_0x14efb0030;
 .timescale 0 0;
P_0x600003c90540 .param/l "col" 1 9 206, +C4<011>;
S_0x14ef41e70 .scope module, "sram_inst" "sram_subsystem" 6 480, 11 11 0, S_0x14efd2400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14f85ca10 .param/l "ADDR_WIDTH" 0 11 15, +C4<00000000000000000000000000010100>;
P_0x14f85ca50 .param/l "BANK_BITS" 1 11 69, +C4<00000000000000000000000000000010>;
P_0x14f85ca90 .param/l "BANK_DEPTH" 0 11 13, +C4<00000000000000000000000100000000>;
P_0x14f85cad0 .param/l "DATA_WIDTH" 0 11 14, +C4<00000000000000000000000100000000>;
P_0x14f85cb10 .param/l "NUM_BANKS" 0 11 12, +C4<00000000000000000000000000000100>;
P_0x14f85cb50 .param/l "WORD_BITS" 1 11 70, +C4<00000000000000000000000000001000>;
L_0x600000ded030 .functor BUFZ 256, v0x600001414ea0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ded0a0 .functor BUFZ 256, v0x6000014159e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ded110 .functor BUFZ 256, v0x6000014147e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x60000141bd50_0 .var/i "b", 31 0;
v0x60000141bde0 .array "bank_addr", 3 0, 7 0;
v0x60000141be70_0 .net "bank_dma", 1 0, L_0x6000017c3f20;  1 drivers
v0x60000141bf00_0 .var "bank_dma_d", 1 0;
v0x600001414000_0 .net "bank_mxu_a", 1 0, L_0x6000017c3d40;  1 drivers
v0x600001414090_0 .var "bank_mxu_a_d", 1 0;
v0x600001414120_0 .net "bank_mxu_o", 1 0, L_0x6000017c3de0;  1 drivers
v0x6000014141b0_0 .net "bank_mxu_w", 1 0, L_0x6000017c3ca0;  1 drivers
v0x600001414240_0 .var "bank_mxu_w_d", 1 0;
v0x6000014142d0 .array "bank_rdata", 3 0;
v0x6000014142d0_0 .net v0x6000014142d0 0, 255 0, v0x60000141a9a0_0; 1 drivers
v0x6000014142d0_1 .net v0x6000014142d0 1, 255 0, v0x60000141aeb0_0; 1 drivers
v0x6000014142d0_2 .net v0x6000014142d0 2, 255 0, v0x60000141b3c0_0; 1 drivers
v0x6000014142d0_3 .net v0x6000014142d0 3, 255 0, v0x60000141b8d0_0; 1 drivers
v0x600001414360_0 .var "bank_re", 3 0;
v0x6000014143f0_0 .net "bank_vpu", 1 0, L_0x6000017c3e80;  1 drivers
v0x600001414480_0 .var "bank_vpu_d", 1 0;
v0x600001414510 .array "bank_wdata", 3 0, 255 0;
v0x6000014145a0_0 .var "bank_we", 3 0;
v0x600001414630_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000014146c0_0 .net "dma_addr", 19 0, v0x6000014767f0_0;  alias, 1 drivers
v0x600001414750_0 .net "dma_rdata", 255 0, L_0x600000ded110;  alias, 1 drivers
v0x6000014147e0_0 .var "dma_rdata_reg", 255 0;
v0x600001414870_0 .net "dma_re", 0 0, L_0x600000decaf0;  alias, 1 drivers
v0x600001414900_0 .net "dma_ready", 0 0, L_0x6000017fc5a0;  alias, 1 drivers
v0x600001414990_0 .net "dma_wdata", 255 0, L_0x600000deca10;  alias, 1 drivers
v0x600001414a20_0 .net "dma_we", 0 0, L_0x600000deca80;  alias, 1 drivers
v0x600001414ab0_0 .var "grant_dma", 3 0;
v0x600001414b40_0 .var "grant_mxu_a", 3 0;
v0x600001414bd0_0 .var "grant_mxu_o", 3 0;
v0x600001414c60_0 .var "grant_mxu_w", 3 0;
v0x600001414cf0_0 .var "grant_vpu", 3 0;
v0x600001414d80_0 .net "mxu_a_addr", 19 0, L_0x6000017c0fa0;  alias, 1 drivers
v0x600001414e10_0 .net "mxu_a_rdata", 255 0, L_0x600000ded030;  alias, 1 drivers
v0x600001414ea0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600001414f30_0 .net "mxu_a_re", 0 0, L_0x6000017c1040;  alias, 1 drivers
v0x600001414fc0_0 .net "mxu_a_ready", 0 0, L_0x6000017fc460;  alias, 1 drivers
v0x600001415050_0 .net "mxu_o_addr", 19 0, L_0x6000017c1220;  alias, 1 drivers
v0x6000014150e0_0 .net "mxu_o_ready", 0 0, L_0x6000017fc500;  alias, 1 drivers
v0x600001415170_0 .net "mxu_o_wdata", 255 0, L_0x6000017c1400;  alias, 1 drivers
v0x600001415200_0 .net "mxu_o_we", 0 0, L_0x600000dec4d0;  alias, 1 drivers
v0x600001415290_0 .net "mxu_w_addr", 19 0, L_0x6000017c0d20;  alias, 1 drivers
v0x600001415320_0 .net "mxu_w_rdata", 255 0, v0x6000014153b0_0;  alias, 1 drivers
v0x6000014153b0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600001415440_0 .net "mxu_w_re", 0 0, L_0x6000017c0dc0;  alias, 1 drivers
v0x6000014154d0_0 .net "mxu_w_ready", 0 0, L_0x6000017fc320;  alias, 1 drivers
v0x600001415560_0 .var "req_dma", 3 0;
v0x6000014155f0_0 .var "req_mxu_a", 3 0;
v0x600001415680_0 .var "req_mxu_o", 3 0;
v0x600001415710_0 .var "req_mxu_w", 3 0;
v0x6000014157a0_0 .var "req_vpu", 3 0;
v0x600001415830_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000014158c0_0 .net "vpu_addr", 19 0, v0x600001416fd0_0;  alias, 1 drivers
v0x600001415950_0 .net "vpu_rdata", 255 0, L_0x600000ded0a0;  alias, 1 drivers
v0x6000014159e0_0 .var "vpu_rdata_reg", 255 0;
v0x600001415a70_0 .net "vpu_re", 0 0, L_0x600000dec8c0;  alias, 1 drivers
v0x600001415b00_0 .net "vpu_ready", 0 0, L_0x6000017fc3c0;  alias, 1 drivers
v0x600001415b90_0 .net "vpu_wdata", 255 0, L_0x600000dec7e0;  alias, 1 drivers
v0x600001415c20_0 .net "vpu_we", 0 0, L_0x600000dec850;  alias, 1 drivers
v0x600001415cb0_0 .net "word_dma", 7 0, L_0x6000017fc280;  1 drivers
v0x600001415d40_0 .net "word_mxu_a", 7 0, L_0x6000017fc0a0;  1 drivers
v0x600001415dd0_0 .net "word_mxu_o", 7 0, L_0x6000017fc140;  1 drivers
v0x600001415e60_0 .net "word_mxu_w", 7 0, L_0x6000017fc000;  1 drivers
v0x600001415ef0_0 .net "word_vpu", 7 0, L_0x6000017fc1e0;  1 drivers
E_0x600003c90d40/0 .event anyedge, v0x600001414240_0, v0x60000141a9a0_0, v0x60000141aeb0_0, v0x60000141b3c0_0;
E_0x600003c90d40/1 .event anyedge, v0x60000141b8d0_0, v0x600001414090_0, v0x600001414480_0, v0x60000141bf00_0;
E_0x600003c90d40 .event/or E_0x600003c90d40/0, E_0x600003c90d40/1;
E_0x600003c90dc0/0 .event anyedge, v0x600001415710_0, v0x6000014155f0_0, v0x600001415680_0, v0x6000014157a0_0;
E_0x600003c90dc0/1 .event anyedge, v0x600001415560_0, v0x600001414c60_0, v0x600001415e60_0, v0x600001414b40_0;
E_0x600003c90dc0/2 .event anyedge, v0x600001415d40_0, v0x600001414bd0_0, v0x600001415dd0_0, v0x600001415170_0;
E_0x600003c90dc0/3 .event anyedge, v0x600001414cf0_0, v0x600001415ef0_0, v0x600001415b90_0, v0x600001415c20_0;
E_0x600003c90dc0/4 .event anyedge, v0x600001415a70_0, v0x600001414ab0_0, v0x600001415cb0_0, v0x600001476ac0_0;
E_0x600003c90dc0/5 .event anyedge, v0x600001476be0_0, v0x600001476910_0;
E_0x600003c90dc0 .event/or E_0x600003c90dc0/0, E_0x600003c90dc0/1, E_0x600003c90dc0/2, E_0x600003c90dc0/3, E_0x600003c90dc0/4, E_0x600003c90dc0/5;
E_0x600003c90e00/0 .event anyedge, v0x600001415440_0, v0x6000014141b0_0, v0x600001414f30_0, v0x600001414000_0;
E_0x600003c90e00/1 .event anyedge, v0x600001415200_0, v0x600001414120_0, v0x600001415c20_0, v0x600001415a70_0;
E_0x600003c90e00/2 .event anyedge, v0x6000014143f0_0, v0x600001476be0_0, v0x600001476910_0, v0x60000141be70_0;
E_0x600003c90e00 .event/or E_0x600003c90e00/0, E_0x600003c90e00/1, E_0x600003c90e00/2;
L_0x6000017c37a0 .part v0x6000014145a0_0, 0, 1;
L_0x6000017c3840 .part v0x600001414360_0, 0, 1;
L_0x6000017c38e0 .part v0x6000014145a0_0, 1, 1;
L_0x6000017c3980 .part v0x600001414360_0, 1, 1;
L_0x6000017c3a20 .part v0x6000014145a0_0, 2, 1;
L_0x6000017c3ac0 .part v0x600001414360_0, 2, 1;
L_0x6000017c3b60 .part v0x6000014145a0_0, 3, 1;
L_0x6000017c3c00 .part v0x600001414360_0, 3, 1;
L_0x6000017c3ca0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000017c0d20 (v0x60000141bb10_0) S_0x14f830700;
L_0x6000017c3d40 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000017c0fa0 (v0x60000141bb10_0) S_0x14f830700;
L_0x6000017c3de0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000017c1220 (v0x60000141bb10_0) S_0x14f830700;
L_0x6000017c3e80 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600001416fd0_0 (v0x60000141bb10_0) S_0x14f830700;
L_0x6000017c3f20 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, v0x6000014767f0_0 (v0x60000141bb10_0) S_0x14f830700;
L_0x6000017fc000 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000017c0d20 (v0x60000141bc30_0) S_0x14f82df40;
L_0x6000017fc0a0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000017c0fa0 (v0x60000141bc30_0) S_0x14f82df40;
L_0x6000017fc140 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000017c1220 (v0x60000141bc30_0) S_0x14f82df40;
L_0x6000017fc1e0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, v0x600001416fd0_0 (v0x60000141bc30_0) S_0x14f82df40;
L_0x6000017fc280 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, v0x6000014767f0_0 (v0x60000141bc30_0) S_0x14f82df40;
L_0x6000017fc320 .part/v v0x600001414c60_0, L_0x6000017c3ca0, 1;
L_0x6000017fc460 .part/v v0x600001414b40_0, L_0x6000017c3d40, 1;
L_0x6000017fc500 .part/v v0x600001414bd0_0, L_0x6000017c3de0, 1;
L_0x6000017fc3c0 .part/v v0x600001414cf0_0, L_0x6000017c3e80, 1;
L_0x6000017fc5a0 .part/v v0x600001414ab0_0, L_0x6000017c3f20, 1;
S_0x14f85cb90 .scope generate, "bank_gen[0]" "bank_gen[0]" 11 184, 11 184 0, S_0x14ef41e70;
 .timescale 0 0;
P_0x600003c90e40 .param/l "i" 1 11 184, +C4<00>;
S_0x14f837880 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x14f85cb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008ba800 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x6000008ba840 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x60000141bde0_0 .array/port v0x60000141bde0, 0;
v0x60000141a760_0 .net "addr", 7 0, v0x60000141bde0_0;  1 drivers
v0x60000141a7f0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000141a880_0 .var/i "i", 31 0;
v0x60000141a910 .array "mem", 255 0, 255 0;
v0x60000141a9a0_0 .var "rdata", 255 0;
v0x60000141aa30_0 .net "re", 0 0, L_0x6000017c3840;  1 drivers
v0x600001414510_0 .array/port v0x600001414510, 0;
v0x60000141aac0_0 .net "wdata", 255 0, v0x600001414510_0;  1 drivers
v0x60000141ab50_0 .net "we", 0 0, L_0x6000017c37a0;  1 drivers
S_0x14f8379f0 .scope generate, "bank_gen[1]" "bank_gen[1]" 11 184, 11 184 0, S_0x14ef41e70;
 .timescale 0 0;
P_0x600003c90f80 .param/l "i" 1 11 184, +C4<01>;
S_0x14f835230 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x14f8379f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008bb300 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x6000008bb340 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x60000141bde0_1 .array/port v0x60000141bde0, 1;
v0x60000141ac70_0 .net "addr", 7 0, v0x60000141bde0_1;  1 drivers
v0x60000141ad00_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000141ad90_0 .var/i "i", 31 0;
v0x60000141ae20 .array "mem", 255 0, 255 0;
v0x60000141aeb0_0 .var "rdata", 255 0;
v0x60000141af40_0 .net "re", 0 0, L_0x6000017c3980;  1 drivers
v0x600001414510_1 .array/port v0x600001414510, 1;
v0x60000141afd0_0 .net "wdata", 255 0, v0x600001414510_1;  1 drivers
v0x60000141b060_0 .net "we", 0 0, L_0x6000017c38e0;  1 drivers
S_0x14f8353a0 .scope generate, "bank_gen[2]" "bank_gen[2]" 11 184, 11 184 0, S_0x14ef41e70;
 .timescale 0 0;
P_0x600003c910c0 .param/l "i" 1 11 184, +C4<010>;
S_0x14f832be0 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x14f8353a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008bb380 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x6000008bb3c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x60000141bde0_2 .array/port v0x60000141bde0, 2;
v0x60000141b180_0 .net "addr", 7 0, v0x60000141bde0_2;  1 drivers
v0x60000141b210_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000141b2a0_0 .var/i "i", 31 0;
v0x60000141b330 .array "mem", 255 0, 255 0;
v0x60000141b3c0_0 .var "rdata", 255 0;
v0x60000141b450_0 .net "re", 0 0, L_0x6000017c3ac0;  1 drivers
v0x600001414510_2 .array/port v0x600001414510, 2;
v0x60000141b4e0_0 .net "wdata", 255 0, v0x600001414510_2;  1 drivers
v0x60000141b570_0 .net "we", 0 0, L_0x6000017c3a20;  1 drivers
S_0x14f832d50 .scope generate, "bank_gen[3]" "bank_gen[3]" 11 184, 11 184 0, S_0x14ef41e70;
 .timescale 0 0;
P_0x600003c91200 .param/l "i" 1 11 184, +C4<011>;
S_0x14f830590 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x14f832d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008bb400 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x6000008bb440 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x60000141bde0_3 .array/port v0x60000141bde0, 3;
v0x60000141b690_0 .net "addr", 7 0, v0x60000141bde0_3;  1 drivers
v0x60000141b720_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000141b7b0_0 .var/i "i", 31 0;
v0x60000141b840 .array "mem", 255 0, 255 0;
v0x60000141b8d0_0 .var "rdata", 255 0;
v0x60000141b960_0 .net "re", 0 0, L_0x6000017c3c00;  1 drivers
v0x600001414510_3 .array/port v0x600001414510, 3;
v0x60000141b9f0_0 .net "wdata", 255 0, v0x600001414510_3;  1 drivers
v0x60000141ba80_0 .net "we", 0 0, L_0x6000017c3b60;  1 drivers
S_0x14f830700 .scope function.vec4.s2, "get_bank" "get_bank" 11 73, 11 73 0, S_0x14ef41e70;
 .timescale 0 0;
v0x60000141bb10_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14f830700
TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x60000141bb10_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x60000141bb10_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14f82df40 .scope function.vec4.s8, "get_word" "get_word" 11 81, 11 81 0, S_0x14ef41e70;
 .timescale 0 0;
v0x60000141bc30_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14f82df40
TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x60000141bc30_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14f82e0b0 .scope module, "vpu_inst" "vector_unit" 6 407, 12 17 0, S_0x14efd2400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14f030600 .param/l "DATA_WIDTH" 0 12 19, +C4<00000000000000000000000000010000>;
P_0x14f030640 .param/l "LANES" 0 12 18, +C4<00000000000000000000000000010000>;
P_0x14f030680 .param/l "REDUCE_STAGES" 1 12 181, +C4<00000000000000000000000000000100>;
P_0x14f0306c0 .param/l "SRAM_ADDR_W" 0 12 21, +C4<00000000000000000000000000010100>;
P_0x14f030700 .param/l "S_DECODE" 1 12 92, C4<001>;
P_0x14f030740 .param/l "S_DONE" 1 12 97, C4<110>;
P_0x14f030780 .param/l "S_EXECUTE" 1 12 93, C4<010>;
P_0x14f0307c0 .param/l "S_IDLE" 1 12 91, C4<000>;
P_0x14f030800 .param/l "S_MEM_WAIT" 1 12 94, C4<011>;
P_0x14f030840 .param/l "S_REDUCE" 1 12 95, C4<100>;
P_0x14f030880 .param/l "S_WRITEBACK" 1 12 96, C4<101>;
P_0x14f0308c0 .param/l "VOP_ADD" 1 12 59, C4<00000001>;
P_0x14f030900 .param/l "VOP_BCAST" 1 12 73, C4<00110010>;
P_0x14f030940 .param/l "VOP_GELU" 1 12 64, C4<00010001>;
P_0x14f030980 .param/l "VOP_LOAD" 1 12 71, C4<00110000>;
P_0x14f0309c0 .param/l "VOP_MADD" 1 12 62, C4<00000100>;
P_0x14f030a00 .param/l "VOP_MAX" 1 12 69, C4<00100001>;
P_0x14f030a40 .param/l "VOP_MIN" 1 12 70, C4<00100010>;
P_0x14f030a80 .param/l "VOP_MOV" 1 12 74, C4<00110011>;
P_0x14f030ac0 .param/l "VOP_MUL" 1 12 61, C4<00000011>;
P_0x14f030b00 .param/l "VOP_RELU" 1 12 63, C4<00010000>;
P_0x14f030b40 .param/l "VOP_SIGMOID" 1 12 66, C4<00010011>;
P_0x14f030b80 .param/l "VOP_SILU" 1 12 65, C4<00010010>;
P_0x14f030bc0 .param/l "VOP_STORE" 1 12 72, C4<00110001>;
P_0x14f030c00 .param/l "VOP_SUB" 1 12 60, C4<00000010>;
P_0x14f030c40 .param/l "VOP_SUM" 1 12 68, C4<00100000>;
P_0x14f030c80 .param/l "VOP_TANH" 1 12 67, C4<00010100>;
P_0x14f030cc0 .param/l "VOP_ZERO" 1 12 75, C4<00110100>;
P_0x14f030d00 .param/l "VREG_COUNT" 0 12 20, +C4<00000000000000000000000000100000>;
L_0x600000dec620 .functor BUFZ 256, L_0x6000017c2e40, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dec690 .functor BUFZ 256, L_0x6000017c2f80, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dec700 .functor BUFZ 1, v0x600001416880_0, C4<0>, C4<0>, C4<0>;
L_0x600000dec7e0 .functor BUFZ 256, v0x600001417330_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dec850 .functor BUFZ 1, v0x600001417450_0, C4<0>, C4<0>, C4<0>;
L_0x600000dec8c0 .functor BUFZ 1, v0x600001417180_0, C4<0>, C4<0>, C4<0>;
v0x600001415f80_0 .net *"_ivl_48", 255 0, L_0x6000017c2e40;  1 drivers
v0x600001416010_0 .net *"_ivl_50", 6 0, L_0x6000017c2ee0;  1 drivers
L_0x1500d5428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014160a0_0 .net *"_ivl_53", 1 0, L_0x1500d5428;  1 drivers
v0x600001416130_0 .net *"_ivl_56", 255 0, L_0x6000017c2f80;  1 drivers
v0x6000014161c0_0 .net *"_ivl_58", 6 0, L_0x6000017c3020;  1 drivers
L_0x1500d5470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001416250_0 .net *"_ivl_61", 1 0, L_0x1500d5470;  1 drivers
L_0x1500d54b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014162e0_0 .net/2u *"_ivl_64", 2 0, L_0x1500d54b8;  1 drivers
v0x600001416370_0 .var "addr_reg", 19 0;
v0x600001416400_0 .var "alu_result", 255 0;
v0x600001416490_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001416520_0 .net "cmd", 127 0, v0x600001471cb0_0;  alias, 1 drivers
v0x6000014165b0_0 .net "cmd_done", 0 0, L_0x600000dec700;  alias, 1 drivers
v0x600001416640_0 .net "cmd_ready", 0 0, L_0x6000017c30c0;  alias, 1 drivers
v0x6000014166d0_0 .var "cmd_reg", 127 0;
v0x600001416760_0 .net "cmd_valid", 0 0, L_0x600000dc1340;  alias, 1 drivers
v0x6000014167f0_0 .net "count", 15 0, L_0x6000017c2da0;  1 drivers
v0x600001416880_0 .var "done_reg", 0 0;
v0x600001416910_0 .var "elem_count", 15 0;
v0x6000014169a0_0 .net "imm", 15 0, L_0x6000017c2c60;  1 drivers
v0x600001416a30_0 .var/i "lane", 31 0;
v0x600001416ac0 .array "lane_a", 15 0;
v0x600001416ac0_0 .net v0x600001416ac0 0, 15 0, L_0x6000017c1540; 1 drivers
v0x600001416ac0_1 .net v0x600001416ac0 1, 15 0, L_0x6000017c1680; 1 drivers
v0x600001416ac0_2 .net v0x600001416ac0 2, 15 0, L_0x6000017c17c0; 1 drivers
v0x600001416ac0_3 .net v0x600001416ac0 3, 15 0, L_0x6000017c1900; 1 drivers
v0x600001416ac0_4 .net v0x600001416ac0 4, 15 0, L_0x6000017c1a40; 1 drivers
v0x600001416ac0_5 .net v0x600001416ac0 5, 15 0, L_0x6000017c1b80; 1 drivers
v0x600001416ac0_6 .net v0x600001416ac0 6, 15 0, L_0x6000017c1cc0; 1 drivers
v0x600001416ac0_7 .net v0x600001416ac0 7, 15 0, L_0x6000017c1e00; 1 drivers
v0x600001416ac0_8 .net v0x600001416ac0 8, 15 0, L_0x6000017c1f40; 1 drivers
v0x600001416ac0_9 .net v0x600001416ac0 9, 15 0, L_0x6000017c2080; 1 drivers
v0x600001416ac0_10 .net v0x600001416ac0 10, 15 0, L_0x6000017c2260; 1 drivers
v0x600001416ac0_11 .net v0x600001416ac0 11, 15 0, L_0x6000017c2300; 1 drivers
v0x600001416ac0_12 .net v0x600001416ac0 12, 15 0, L_0x6000017c2440; 1 drivers
v0x600001416ac0_13 .net v0x600001416ac0 13, 15 0, L_0x6000017c2580; 1 drivers
v0x600001416ac0_14 .net v0x600001416ac0 14, 15 0, L_0x6000017c26c0; 1 drivers
v0x600001416ac0_15 .net v0x600001416ac0 15, 15 0, L_0x6000017c2800; 1 drivers
v0x600001416b50 .array "lane_b", 15 0;
v0x600001416b50_0 .net v0x600001416b50 0, 15 0, L_0x6000017c15e0; 1 drivers
v0x600001416b50_1 .net v0x600001416b50 1, 15 0, L_0x6000017c1720; 1 drivers
v0x600001416b50_2 .net v0x600001416b50 2, 15 0, L_0x6000017c1860; 1 drivers
v0x600001416b50_3 .net v0x600001416b50 3, 15 0, L_0x6000017c19a0; 1 drivers
v0x600001416b50_4 .net v0x600001416b50 4, 15 0, L_0x6000017c1ae0; 1 drivers
v0x600001416b50_5 .net v0x600001416b50 5, 15 0, L_0x6000017c1c20; 1 drivers
v0x600001416b50_6 .net v0x600001416b50 6, 15 0, L_0x6000017c1d60; 1 drivers
v0x600001416b50_7 .net v0x600001416b50 7, 15 0, L_0x6000017c1ea0; 1 drivers
v0x600001416b50_8 .net v0x600001416b50 8, 15 0, L_0x6000017c1fe0; 1 drivers
v0x600001416b50_9 .net v0x600001416b50 9, 15 0, L_0x6000017c21c0; 1 drivers
v0x600001416b50_10 .net v0x600001416b50 10, 15 0, L_0x6000017c2120; 1 drivers
v0x600001416b50_11 .net v0x600001416b50 11, 15 0, L_0x6000017c23a0; 1 drivers
v0x600001416b50_12 .net v0x600001416b50 12, 15 0, L_0x6000017c24e0; 1 drivers
v0x600001416b50_13 .net v0x600001416b50 13, 15 0, L_0x6000017c2620; 1 drivers
v0x600001416b50_14 .net v0x600001416b50 14, 15 0, L_0x6000017c2760; 1 drivers
v0x600001416b50_15 .net v0x600001416b50 15, 15 0, L_0x6000017c28a0; 1 drivers
v0x600001416be0 .array "lane_result", 15 0, 15 0;
v0x600001416c70_0 .net "mem_addr", 19 0, L_0x6000017c2d00;  1 drivers
v0x600001416d00_0 .net "opcode", 7 0, L_0x6000017c2940;  1 drivers
v0x600001416d90_0 .var "reduce_result", 15 0;
v0x600001416e20 .array "reduce_tree", 79 0, 15 0;
v0x600001416eb0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001416f40_0 .net "sram_addr", 19 0, v0x600001416fd0_0;  alias, 1 drivers
v0x600001416fd0_0 .var "sram_addr_reg", 19 0;
v0x600001417060_0 .net "sram_rdata", 255 0, L_0x600000ded0a0;  alias, 1 drivers
v0x6000014170f0_0 .net "sram_re", 0 0, L_0x600000dec8c0;  alias, 1 drivers
v0x600001417180_0 .var "sram_re_reg", 0 0;
v0x600001417210_0 .net "sram_ready", 0 0, L_0x6000017fc3c0;  alias, 1 drivers
v0x6000014172a0_0 .net "sram_wdata", 255 0, L_0x600000dec7e0;  alias, 1 drivers
v0x600001417330_0 .var "sram_wdata_reg", 255 0;
v0x6000014173c0_0 .net "sram_we", 0 0, L_0x600000dec850;  alias, 1 drivers
v0x600001417450_0 .var "sram_we_reg", 0 0;
v0x6000014174e0_0 .var/i "stage", 31 0;
v0x600001417570_0 .var "state", 2 0;
v0x600001417600_0 .net "subop", 7 0, L_0x6000017c29e0;  1 drivers
v0x600001417690_0 .net "vd", 4 0, L_0x6000017c2a80;  1 drivers
v0x600001417720 .array "vrf", 31 0, 255 0;
v0x6000014177b0_0 .net "vs1", 4 0, L_0x6000017c2b20;  1 drivers
v0x600001417840_0 .net "vs1_data", 255 0, L_0x600000dec620;  1 drivers
v0x6000014178d0_0 .net "vs2", 4 0, L_0x6000017c2bc0;  1 drivers
v0x600001417960_0 .net "vs2_data", 255 0, L_0x600000dec690;  1 drivers
E_0x600003c91b00/0 .event anyedge, v0x600001416ac0_0, v0x600001416ac0_1, v0x600001416ac0_2, v0x600001416ac0_3;
E_0x600003c91b00/1 .event anyedge, v0x600001416ac0_4, v0x600001416ac0_5, v0x600001416ac0_6, v0x600001416ac0_7;
E_0x600003c91b00/2 .event anyedge, v0x600001416ac0_8, v0x600001416ac0_9, v0x600001416ac0_10, v0x600001416ac0_11;
E_0x600003c91b00/3 .event anyedge, v0x600001416ac0_12, v0x600001416ac0_13, v0x600001416ac0_14, v0x600001416ac0_15;
v0x600001416e20_0 .array/port v0x600001416e20, 0;
v0x600001416e20_1 .array/port v0x600001416e20, 1;
v0x600001416e20_2 .array/port v0x600001416e20, 2;
E_0x600003c91b00/4 .event anyedge, v0x600001417600_0, v0x600001416e20_0, v0x600001416e20_1, v0x600001416e20_2;
v0x600001416e20_3 .array/port v0x600001416e20, 3;
v0x600001416e20_4 .array/port v0x600001416e20, 4;
v0x600001416e20_5 .array/port v0x600001416e20, 5;
v0x600001416e20_6 .array/port v0x600001416e20, 6;
E_0x600003c91b00/5 .event anyedge, v0x600001416e20_3, v0x600001416e20_4, v0x600001416e20_5, v0x600001416e20_6;
v0x600001416e20_7 .array/port v0x600001416e20, 7;
v0x600001416e20_8 .array/port v0x600001416e20, 8;
v0x600001416e20_9 .array/port v0x600001416e20, 9;
v0x600001416e20_10 .array/port v0x600001416e20, 10;
E_0x600003c91b00/6 .event anyedge, v0x600001416e20_7, v0x600001416e20_8, v0x600001416e20_9, v0x600001416e20_10;
v0x600001416e20_11 .array/port v0x600001416e20, 11;
v0x600001416e20_12 .array/port v0x600001416e20, 12;
v0x600001416e20_13 .array/port v0x600001416e20, 13;
v0x600001416e20_14 .array/port v0x600001416e20, 14;
E_0x600003c91b00/7 .event anyedge, v0x600001416e20_11, v0x600001416e20_12, v0x600001416e20_13, v0x600001416e20_14;
v0x600001416e20_15 .array/port v0x600001416e20, 15;
v0x600001416e20_16 .array/port v0x600001416e20, 16;
v0x600001416e20_17 .array/port v0x600001416e20, 17;
v0x600001416e20_18 .array/port v0x600001416e20, 18;
E_0x600003c91b00/8 .event anyedge, v0x600001416e20_15, v0x600001416e20_16, v0x600001416e20_17, v0x600001416e20_18;
v0x600001416e20_19 .array/port v0x600001416e20, 19;
v0x600001416e20_20 .array/port v0x600001416e20, 20;
v0x600001416e20_21 .array/port v0x600001416e20, 21;
v0x600001416e20_22 .array/port v0x600001416e20, 22;
E_0x600003c91b00/9 .event anyedge, v0x600001416e20_19, v0x600001416e20_20, v0x600001416e20_21, v0x600001416e20_22;
v0x600001416e20_23 .array/port v0x600001416e20, 23;
v0x600001416e20_24 .array/port v0x600001416e20, 24;
v0x600001416e20_25 .array/port v0x600001416e20, 25;
v0x600001416e20_26 .array/port v0x600001416e20, 26;
E_0x600003c91b00/10 .event anyedge, v0x600001416e20_23, v0x600001416e20_24, v0x600001416e20_25, v0x600001416e20_26;
v0x600001416e20_27 .array/port v0x600001416e20, 27;
v0x600001416e20_28 .array/port v0x600001416e20, 28;
v0x600001416e20_29 .array/port v0x600001416e20, 29;
v0x600001416e20_30 .array/port v0x600001416e20, 30;
E_0x600003c91b00/11 .event anyedge, v0x600001416e20_27, v0x600001416e20_28, v0x600001416e20_29, v0x600001416e20_30;
v0x600001416e20_31 .array/port v0x600001416e20, 31;
v0x600001416e20_32 .array/port v0x600001416e20, 32;
v0x600001416e20_33 .array/port v0x600001416e20, 33;
v0x600001416e20_34 .array/port v0x600001416e20, 34;
E_0x600003c91b00/12 .event anyedge, v0x600001416e20_31, v0x600001416e20_32, v0x600001416e20_33, v0x600001416e20_34;
v0x600001416e20_35 .array/port v0x600001416e20, 35;
v0x600001416e20_36 .array/port v0x600001416e20, 36;
v0x600001416e20_37 .array/port v0x600001416e20, 37;
v0x600001416e20_38 .array/port v0x600001416e20, 38;
E_0x600003c91b00/13 .event anyedge, v0x600001416e20_35, v0x600001416e20_36, v0x600001416e20_37, v0x600001416e20_38;
v0x600001416e20_39 .array/port v0x600001416e20, 39;
v0x600001416e20_40 .array/port v0x600001416e20, 40;
v0x600001416e20_41 .array/port v0x600001416e20, 41;
v0x600001416e20_42 .array/port v0x600001416e20, 42;
E_0x600003c91b00/14 .event anyedge, v0x600001416e20_39, v0x600001416e20_40, v0x600001416e20_41, v0x600001416e20_42;
v0x600001416e20_43 .array/port v0x600001416e20, 43;
v0x600001416e20_44 .array/port v0x600001416e20, 44;
v0x600001416e20_45 .array/port v0x600001416e20, 45;
v0x600001416e20_46 .array/port v0x600001416e20, 46;
E_0x600003c91b00/15 .event anyedge, v0x600001416e20_43, v0x600001416e20_44, v0x600001416e20_45, v0x600001416e20_46;
v0x600001416e20_47 .array/port v0x600001416e20, 47;
v0x600001416e20_48 .array/port v0x600001416e20, 48;
v0x600001416e20_49 .array/port v0x600001416e20, 49;
v0x600001416e20_50 .array/port v0x600001416e20, 50;
E_0x600003c91b00/16 .event anyedge, v0x600001416e20_47, v0x600001416e20_48, v0x600001416e20_49, v0x600001416e20_50;
v0x600001416e20_51 .array/port v0x600001416e20, 51;
v0x600001416e20_52 .array/port v0x600001416e20, 52;
v0x600001416e20_53 .array/port v0x600001416e20, 53;
v0x600001416e20_54 .array/port v0x600001416e20, 54;
E_0x600003c91b00/17 .event anyedge, v0x600001416e20_51, v0x600001416e20_52, v0x600001416e20_53, v0x600001416e20_54;
v0x600001416e20_55 .array/port v0x600001416e20, 55;
v0x600001416e20_56 .array/port v0x600001416e20, 56;
v0x600001416e20_57 .array/port v0x600001416e20, 57;
v0x600001416e20_58 .array/port v0x600001416e20, 58;
E_0x600003c91b00/18 .event anyedge, v0x600001416e20_55, v0x600001416e20_56, v0x600001416e20_57, v0x600001416e20_58;
v0x600001416e20_59 .array/port v0x600001416e20, 59;
v0x600001416e20_60 .array/port v0x600001416e20, 60;
v0x600001416e20_61 .array/port v0x600001416e20, 61;
v0x600001416e20_62 .array/port v0x600001416e20, 62;
E_0x600003c91b00/19 .event anyedge, v0x600001416e20_59, v0x600001416e20_60, v0x600001416e20_61, v0x600001416e20_62;
v0x600001416e20_63 .array/port v0x600001416e20, 63;
v0x600001416e20_64 .array/port v0x600001416e20, 64;
v0x600001416e20_65 .array/port v0x600001416e20, 65;
v0x600001416e20_66 .array/port v0x600001416e20, 66;
E_0x600003c91b00/20 .event anyedge, v0x600001416e20_63, v0x600001416e20_64, v0x600001416e20_65, v0x600001416e20_66;
v0x600001416e20_67 .array/port v0x600001416e20, 67;
v0x600001416e20_68 .array/port v0x600001416e20, 68;
v0x600001416e20_69 .array/port v0x600001416e20, 69;
v0x600001416e20_70 .array/port v0x600001416e20, 70;
E_0x600003c91b00/21 .event anyedge, v0x600001416e20_67, v0x600001416e20_68, v0x600001416e20_69, v0x600001416e20_70;
v0x600001416e20_71 .array/port v0x600001416e20, 71;
v0x600001416e20_72 .array/port v0x600001416e20, 72;
v0x600001416e20_73 .array/port v0x600001416e20, 73;
v0x600001416e20_74 .array/port v0x600001416e20, 74;
E_0x600003c91b00/22 .event anyedge, v0x600001416e20_71, v0x600001416e20_72, v0x600001416e20_73, v0x600001416e20_74;
v0x600001416e20_75 .array/port v0x600001416e20, 75;
v0x600001416e20_76 .array/port v0x600001416e20, 76;
v0x600001416e20_77 .array/port v0x600001416e20, 77;
v0x600001416e20_78 .array/port v0x600001416e20, 78;
E_0x600003c91b00/23 .event anyedge, v0x600001416e20_75, v0x600001416e20_76, v0x600001416e20_77, v0x600001416e20_78;
v0x600001416e20_79 .array/port v0x600001416e20, 79;
E_0x600003c91b00/24 .event anyedge, v0x600001416e20_79;
E_0x600003c91b00 .event/or E_0x600003c91b00/0, E_0x600003c91b00/1, E_0x600003c91b00/2, E_0x600003c91b00/3, E_0x600003c91b00/4, E_0x600003c91b00/5, E_0x600003c91b00/6, E_0x600003c91b00/7, E_0x600003c91b00/8, E_0x600003c91b00/9, E_0x600003c91b00/10, E_0x600003c91b00/11, E_0x600003c91b00/12, E_0x600003c91b00/13, E_0x600003c91b00/14, E_0x600003c91b00/15, E_0x600003c91b00/16, E_0x600003c91b00/17, E_0x600003c91b00/18, E_0x600003c91b00/19, E_0x600003c91b00/20, E_0x600003c91b00/21, E_0x600003c91b00/22, E_0x600003c91b00/23, E_0x600003c91b00/24;
L_0x6000017c1540 .part L_0x600000dec620, 0, 16;
L_0x6000017c15e0 .part L_0x600000dec690, 0, 16;
L_0x6000017c1680 .part L_0x600000dec620, 16, 16;
L_0x6000017c1720 .part L_0x600000dec690, 16, 16;
L_0x6000017c17c0 .part L_0x600000dec620, 32, 16;
L_0x6000017c1860 .part L_0x600000dec690, 32, 16;
L_0x6000017c1900 .part L_0x600000dec620, 48, 16;
L_0x6000017c19a0 .part L_0x600000dec690, 48, 16;
L_0x6000017c1a40 .part L_0x600000dec620, 64, 16;
L_0x6000017c1ae0 .part L_0x600000dec690, 64, 16;
L_0x6000017c1b80 .part L_0x600000dec620, 80, 16;
L_0x6000017c1c20 .part L_0x600000dec690, 80, 16;
L_0x6000017c1cc0 .part L_0x600000dec620, 96, 16;
L_0x6000017c1d60 .part L_0x600000dec690, 96, 16;
L_0x6000017c1e00 .part L_0x600000dec620, 112, 16;
L_0x6000017c1ea0 .part L_0x600000dec690, 112, 16;
L_0x6000017c1f40 .part L_0x600000dec620, 128, 16;
L_0x6000017c1fe0 .part L_0x600000dec690, 128, 16;
L_0x6000017c2080 .part L_0x600000dec620, 144, 16;
L_0x6000017c21c0 .part L_0x600000dec690, 144, 16;
L_0x6000017c2260 .part L_0x600000dec620, 160, 16;
L_0x6000017c2120 .part L_0x600000dec690, 160, 16;
L_0x6000017c2300 .part L_0x600000dec620, 176, 16;
L_0x6000017c23a0 .part L_0x600000dec690, 176, 16;
L_0x6000017c2440 .part L_0x600000dec620, 192, 16;
L_0x6000017c24e0 .part L_0x600000dec690, 192, 16;
L_0x6000017c2580 .part L_0x600000dec620, 208, 16;
L_0x6000017c2620 .part L_0x600000dec690, 208, 16;
L_0x6000017c26c0 .part L_0x600000dec620, 224, 16;
L_0x6000017c2760 .part L_0x600000dec690, 224, 16;
L_0x6000017c2800 .part L_0x600000dec620, 240, 16;
L_0x6000017c28a0 .part L_0x600000dec690, 240, 16;
L_0x6000017c2940 .part v0x600001471cb0_0, 120, 8;
L_0x6000017c29e0 .part v0x600001471cb0_0, 112, 8;
L_0x6000017c2a80 .part v0x600001471cb0_0, 112, 5;
L_0x6000017c2b20 .part v0x600001471cb0_0, 107, 5;
L_0x6000017c2bc0 .part v0x600001471cb0_0, 102, 5;
L_0x6000017c2c60 .part v0x600001471cb0_0, 32, 16;
L_0x6000017c2d00 .part v0x600001471cb0_0, 76, 20;
L_0x6000017c2da0 .part v0x600001471cb0_0, 48, 16;
L_0x6000017c2e40 .array/port v0x600001417720, L_0x6000017c2ee0;
L_0x6000017c2ee0 .concat [ 5 2 0 0], L_0x6000017c2b20, L_0x1500d5428;
L_0x6000017c2f80 .array/port v0x600001417720, L_0x6000017c3020;
L_0x6000017c3020 .concat [ 5 2 0 0], L_0x6000017c2bc0, L_0x1500d5470;
L_0x6000017c30c0 .cmp/eq 3, v0x600001417570_0, L_0x1500d54b8;
S_0x14f826c50 .scope generate, "lane_extract[0]" "lane_extract[0]" 12 117, 12 117 0, S_0x14f82e0b0;
 .timescale 0 0;
P_0x600003c91b40 .param/l "i" 1 12 117, +C4<00>;
v0x600001416be0_0 .array/port v0x600001416be0, 0;
v0x600001416be0_1 .array/port v0x600001416be0, 1;
v0x600001416be0_2 .array/port v0x600001416be0, 2;
v0x600001416be0_3 .array/port v0x600001416be0, 3;
E_0x600003c91bc0/0 .event anyedge, v0x600001416be0_0, v0x600001416be0_1, v0x600001416be0_2, v0x600001416be0_3;
v0x600001416be0_4 .array/port v0x600001416be0, 4;
v0x600001416be0_5 .array/port v0x600001416be0, 5;
v0x600001416be0_6 .array/port v0x600001416be0, 6;
v0x600001416be0_7 .array/port v0x600001416be0, 7;
E_0x600003c91bc0/1 .event anyedge, v0x600001416be0_4, v0x600001416be0_5, v0x600001416be0_6, v0x600001416be0_7;
v0x600001416be0_8 .array/port v0x600001416be0, 8;
v0x600001416be0_9 .array/port v0x600001416be0, 9;
v0x600001416be0_10 .array/port v0x600001416be0, 10;
v0x600001416be0_11 .array/port v0x600001416be0, 11;
E_0x600003c91bc0/2 .event anyedge, v0x600001416be0_8, v0x600001416be0_9, v0x600001416be0_10, v0x600001416be0_11;
v0x600001416be0_12 .array/port v0x600001416be0, 12;
v0x600001416be0_13 .array/port v0x600001416be0, 13;
v0x600001416be0_14 .array/port v0x600001416be0, 14;
v0x600001416be0_15 .array/port v0x600001416be0, 15;
E_0x600003c91bc0/3 .event anyedge, v0x600001416be0_12, v0x600001416be0_13, v0x600001416be0_14, v0x600001416be0_15;
E_0x600003c91bc0 .event/or E_0x600003c91bc0/0, E_0x600003c91bc0/1, E_0x600003c91bc0/2, E_0x600003c91bc0/3;
E_0x600003c91c00/0 .event anyedge, v0x600001417600_0, v0x600001416ac0_0, v0x600001416ac0_1, v0x600001416ac0_2;
E_0x600003c91c00/1 .event anyedge, v0x600001416ac0_3, v0x600001416ac0_4, v0x600001416ac0_5, v0x600001416ac0_6;
E_0x600003c91c00/2 .event anyedge, v0x600001416ac0_7, v0x600001416ac0_8, v0x600001416ac0_9, v0x600001416ac0_10;
E_0x600003c91c00/3 .event anyedge, v0x600001416ac0_11, v0x600001416ac0_12, v0x600001416ac0_13, v0x600001416ac0_14;
E_0x600003c91c00/4 .event anyedge, v0x600001416ac0_15, v0x600001416b50_0, v0x600001416b50_1, v0x600001416b50_2;
E_0x600003c91c00/5 .event anyedge, v0x600001416b50_3, v0x600001416b50_4, v0x600001416b50_5, v0x600001416b50_6;
E_0x600003c91c00/6 .event anyedge, v0x600001416b50_7, v0x600001416b50_8, v0x600001416b50_9, v0x600001416b50_10;
E_0x600003c91c00/7 .event anyedge, v0x600001416b50_11, v0x600001416b50_12, v0x600001416b50_13, v0x600001416b50_14;
E_0x600003c91c00/8 .event anyedge, v0x600001416b50_15, v0x6000014169a0_0;
E_0x600003c91c00 .event/or E_0x600003c91c00/0, E_0x600003c91c00/1, E_0x600003c91c00/2, E_0x600003c91c00/3, E_0x600003c91c00/4, E_0x600003c91c00/5, E_0x600003c91c00/6, E_0x600003c91c00/7, E_0x600003c91c00/8;
S_0x14f826dc0 .scope generate, "lane_extract[1]" "lane_extract[1]" 12 117, 12 117 0, S_0x14f82e0b0;
 .timescale 0 0;
P_0x600003c91c40 .param/l "i" 1 12 117, +C4<01>;
S_0x14f824600 .scope generate, "lane_extract[2]" "lane_extract[2]" 12 117, 12 117 0, S_0x14f82e0b0;
 .timescale 0 0;
P_0x600003c91cc0 .param/l "i" 1 12 117, +C4<010>;
S_0x14f824770 .scope generate, "lane_extract[3]" "lane_extract[3]" 12 117, 12 117 0, S_0x14f82e0b0;
 .timescale 0 0;
P_0x600003c91d40 .param/l "i" 1 12 117, +C4<011>;
S_0x14f821fb0 .scope generate, "lane_extract[4]" "lane_extract[4]" 12 117, 12 117 0, S_0x14f82e0b0;
 .timescale 0 0;
P_0x600003c91e00 .param/l "i" 1 12 117, +C4<0100>;
S_0x14f822120 .scope generate, "lane_extract[5]" "lane_extract[5]" 12 117, 12 117 0, S_0x14f82e0b0;
 .timescale 0 0;
P_0x600003c91e80 .param/l "i" 1 12 117, +C4<0101>;
S_0x14f81f960 .scope generate, "lane_extract[6]" "lane_extract[6]" 12 117, 12 117 0, S_0x14f82e0b0;
 .timescale 0 0;
P_0x600003c91f00 .param/l "i" 1 12 117, +C4<0110>;
S_0x14f81fad0 .scope generate, "lane_extract[7]" "lane_extract[7]" 12 117, 12 117 0, S_0x14f82e0b0;
 .timescale 0 0;
P_0x600003c91f80 .param/l "i" 1 12 117, +C4<0111>;
S_0x14f81d310 .scope generate, "lane_extract[8]" "lane_extract[8]" 12 117, 12 117 0, S_0x14f82e0b0;
 .timescale 0 0;
P_0x600003c91dc0 .param/l "i" 1 12 117, +C4<01000>;
S_0x14f81d480 .scope generate, "lane_extract[9]" "lane_extract[9]" 12 117, 12 117 0, S_0x14f82e0b0;
 .timescale 0 0;
P_0x600003c92040 .param/l "i" 1 12 117, +C4<01001>;
S_0x14f81acc0 .scope generate, "lane_extract[10]" "lane_extract[10]" 12 117, 12 117 0, S_0x14f82e0b0;
 .timescale 0 0;
P_0x600003c920c0 .param/l "i" 1 12 117, +C4<01010>;
S_0x14f81ae30 .scope generate, "lane_extract[11]" "lane_extract[11]" 12 117, 12 117 0, S_0x14f82e0b0;
 .timescale 0 0;
P_0x600003c92140 .param/l "i" 1 12 117, +C4<01011>;
S_0x14f818670 .scope generate, "lane_extract[12]" "lane_extract[12]" 12 117, 12 117 0, S_0x14f82e0b0;
 .timescale 0 0;
P_0x600003c921c0 .param/l "i" 1 12 117, +C4<01100>;
S_0x14f8187e0 .scope generate, "lane_extract[13]" "lane_extract[13]" 12 117, 12 117 0, S_0x14f82e0b0;
 .timescale 0 0;
P_0x600003c92240 .param/l "i" 1 12 117, +C4<01101>;
S_0x14f816020 .scope generate, "lane_extract[14]" "lane_extract[14]" 12 117, 12 117 0, S_0x14f82e0b0;
 .timescale 0 0;
P_0x600003c922c0 .param/l "i" 1 12 117, +C4<01110>;
S_0x14f816190 .scope generate, "lane_extract[15]" "lane_extract[15]" 12 117, 12 117 0, S_0x14f82e0b0;
 .timescale 0 0;
P_0x600003c92340 .param/l "i" 1 12 117, +C4<01111>;
S_0x14ef75240 .scope generate, "tpc_gen[2]" "tpc_gen[2]" 4 212, 4 212 0, S_0x14ef6e4f0;
 .timescale 0 0;
P_0x600003c928c0 .param/l "t" 1 4 212, +C4<010>;
v0x60000142bd50_0 .net/2u *"_ivl_28", 0 0, L_0x1500d8320;  1 drivers
v0x60000142bde0_0 .net/2u *"_ivl_30", 0 0, L_0x1500d8368;  1 drivers
S_0x14f846d10 .scope module, "tpc_inst" "tensor_processing_cluster" 4 226, 6 15 0, S_0x14ef75240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x14f021c00 .param/l "ACC_WIDTH" 0 6 19, +C4<00000000000000000000000000100000>;
P_0x14f021c40 .param/l "ARRAY_SIZE" 0 6 17, +C4<00000000000000000000000000000100>;
P_0x14f021c80 .param/l "DATA_WIDTH" 0 6 18, +C4<00000000000000000000000000001000>;
P_0x14f021cc0 .param/l "EXT_ADDR_W" 0 6 32, +C4<00000000000000000000000000101000>;
P_0x14f021d00 .param/l "EXT_DATA_W" 0 6 33, +C4<00000000000000000000000100000000>;
P_0x14f021d40 .param/l "MXU_COMPUTE" 1 6 250, C4<010>;
P_0x14f021d80 .param/l "MXU_DONE" 1 6 252, C4<100>;
P_0x14f021dc0 .param/l "MXU_DRAIN" 1 6 251, C4<011>;
P_0x14f021e00 .param/l "MXU_IDLE" 1 6 248, C4<000>;
P_0x14f021e40 .param/l "MXU_LOAD_W" 1 6 249, C4<001>;
P_0x14f021e80 .param/l "SRAM_ADDR_W" 0 6 29, +C4<00000000000000000000000000010100>;
P_0x14f021ec0 .param/l "SRAM_BANKS" 0 6 26, +C4<00000000000000000000000000000100>;
P_0x14f021f00 .param/l "SRAM_DEPTH" 0 6 27, +C4<00000000000000000000000100000000>;
P_0x14f021f40 .param/l "SRAM_WIDTH" 0 6 28, +C4<00000000000000000000000100000000>;
P_0x14f021f80 .param/l "TPC_ID" 0 6 36, +C4<00000000000000000000000000000010>;
P_0x14f021fc0 .param/l "VPU_DATA_W" 0 6 23, +C4<00000000000000000000000000010000>;
P_0x14f022000 .param/l "VPU_LANES" 0 6 22, +C4<00000000000000000000000000010000>;
L_0x600000ded2d0 .functor BUFZ 1, v0x6000014294d0_0, C4<0>, C4<0>, C4<0>;
L_0x600000de9730 .functor OR 1, L_0x6000017f77a0, L_0x6000017f7980, C4<0>, C4<0>;
L_0x600000de97a0 .functor AND 1, L_0x600000de96c0, L_0x600000de9730, C4<1>, C4<1>;
L_0x600000de9810 .functor BUFZ 1, v0x60000142a520_0, C4<0>, C4<0>, C4<0>;
L_0x600000de9880 .functor BUFZ 1, v0x60000142a010_0, C4<0>, C4<0>, C4<0>;
L_0x600000dea450 .functor AND 1, L_0x6000017f2d00, L_0x6000017f2a80, C4<1>, C4<1>;
L_0x600000dea4c0 .functor AND 1, L_0x600000dea450, L_0x6000017f2b20, C4<1>, C4<1>;
v0x60000142f450_0 .net *"_ivl_24", 19 0, L_0x6000017f70c0;  1 drivers
L_0x1500d7cf0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000142f4e0_0 .net *"_ivl_27", 3 0, L_0x1500d7cf0;  1 drivers
v0x60000142f570_0 .net *"_ivl_28", 19 0, L_0x6000017f7160;  1 drivers
L_0x1500d7d38 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000142f600_0 .net *"_ivl_31", 14 0, L_0x1500d7d38;  1 drivers
L_0x1500d7d80 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000142f690_0 .net/2u *"_ivl_34", 2 0, L_0x1500d7d80;  1 drivers
v0x60000142f720_0 .net *"_ivl_38", 19 0, L_0x6000017f7340;  1 drivers
L_0x1500d7dc8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000142f7b0_0 .net *"_ivl_41", 3 0, L_0x1500d7dc8;  1 drivers
v0x60000142f840_0 .net *"_ivl_42", 19 0, L_0x6000017f73e0;  1 drivers
L_0x1500d7e10 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000142f8d0_0 .net *"_ivl_45", 3 0, L_0x1500d7e10;  1 drivers
L_0x1500d7e58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000142f960_0 .net/2u *"_ivl_48", 2 0, L_0x1500d7e58;  1 drivers
v0x60000142f9f0_0 .net *"_ivl_52", 19 0, L_0x6000017f75c0;  1 drivers
L_0x1500d7ea0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000142fa80_0 .net *"_ivl_55", 3 0, L_0x1500d7ea0;  1 drivers
v0x60000142fb10_0 .net *"_ivl_56", 19 0, L_0x6000017f7660;  1 drivers
L_0x1500d7ee8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000142fba0_0 .net *"_ivl_59", 3 0, L_0x1500d7ee8;  1 drivers
L_0x1500d7f30 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60000142fc30_0 .net *"_ivl_63", 127 0, L_0x1500d7f30;  1 drivers
v0x60000142fcc0_0 .net *"_ivl_65", 127 0, L_0x6000017f7840;  1 drivers
L_0x1500d7f78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000142fd50_0 .net/2u *"_ivl_68", 2 0, L_0x1500d7f78;  1 drivers
v0x60000142fde0_0 .net *"_ivl_70", 0 0, L_0x6000017f77a0;  1 drivers
L_0x1500d7fc0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000142fe70_0 .net/2u *"_ivl_72", 2 0, L_0x1500d7fc0;  1 drivers
v0x60000142ff00_0 .net *"_ivl_74", 0 0, L_0x6000017f7980;  1 drivers
v0x600001428000_0 .net *"_ivl_77", 0 0, L_0x600000de9730;  1 drivers
v0x600001428090_0 .net *"_ivl_87", 0 0, L_0x600000dea450;  1 drivers
v0x600001428120_0 .net *"_ivl_89", 0 0, L_0x6000017f2b20;  1 drivers
v0x6000014281b0_0 .var "act_data_d", 31 0;
v0x600001428240_0 .var "act_valid_d", 0 0;
v0x6000014282d0_0 .var "act_valid_d2", 0 0;
v0x600001428360_0 .net "axi_araddr", 39 0, L_0x600000dea0d0;  alias, 1 drivers
v0x6000014283f0_0 .net "axi_arlen", 7 0, L_0x600000dea140;  alias, 1 drivers
v0x600001428480_0 .net "axi_arready", 0 0, L_0x6000017f3020;  1 drivers
v0x600001428510_0 .net "axi_arvalid", 0 0, v0x60000140c870_0;  1 drivers
v0x6000014285a0_0 .net "axi_awaddr", 39 0, L_0x600000de9e30;  alias, 1 drivers
v0x600001428630_0 .net "axi_awlen", 7 0, L_0x600000de9ea0;  alias, 1 drivers
v0x6000014286c0_0 .net "axi_awready", 0 0, L_0x6000017f2e40;  1 drivers
v0x600001428750_0 .net "axi_awvalid", 0 0, v0x60000140cc60_0;  1 drivers
v0x6000014287e0_0 .net "axi_bready", 0 0, L_0x1500d8128;  1 drivers
v0x600001428870_0 .net "axi_bresp", 1 0, L_0x600000de0000;  alias, 1 drivers
v0x600001428900_0 .net "axi_bvalid", 0 0, L_0x6000017f2f80;  1 drivers
v0x600001428990_0 .net "axi_rdata", 255 0, L_0x600000de0150;  alias, 1 drivers
v0x600001428a20_0 .net "axi_rlast", 0 0, L_0x6000017f30c0;  1 drivers
v0x600001428ab0_0 .net "axi_rready", 0 0, v0x60000140d050_0;  1 drivers
v0x600001428b40_0 .net "axi_rvalid", 0 0, L_0x6000017f3160;  1 drivers
v0x600001428bd0_0 .net "axi_wdata", 255 0, L_0x600000de9f80;  alias, 1 drivers
v0x600001428c60_0 .net "axi_wlast", 0 0, v0x60000140d320_0;  1 drivers
v0x600001428cf0_0 .net "axi_wready", 0 0, L_0x6000017f2ee0;  1 drivers
v0x600001428d80_0 .net "axi_wvalid", 0 0, v0x60000140d4d0_0;  1 drivers
v0x600001428e10_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001428ea0_0 .net "dma_lcp_done", 0 0, L_0x600000de9c00;  1 drivers
v0x600001428f30_0 .net "dma_lcp_ready", 0 0, L_0x6000017f1b80;  1 drivers
v0x600001428fc0_0 .net "dma_sram_addr", 19 0, v0x60000140e250_0;  1 drivers
v0x600001429050_0 .net "dma_sram_rdata", 255 0, L_0x600000dea3e0;  1 drivers
v0x6000014290e0_0 .net "dma_sram_re", 0 0, L_0x600000de9dc0;  1 drivers
v0x600001429170_0 .net "dma_sram_ready", 0 0, L_0x6000017f29e0;  1 drivers
v0x600001429200_0 .net "dma_sram_wdata", 255 0, L_0x600000de9ce0;  1 drivers
v0x600001429290_0 .net "dma_sram_we", 0 0, L_0x600000de9d50;  1 drivers
v0x600001429320_0 .net "global_sync_in", 0 0, L_0x600000de1110;  alias, 1 drivers
v0x6000014293b0 .array "instr_mem", 4095 0, 127 0;
v0x600001429440_0 .var "instr_rdata_reg", 127 0;
v0x6000014294d0_0 .var "instr_valid_reg", 0 0;
v0x600001429560_0 .net "lcp_dma_cmd", 127 0, v0x60000140fde0_0;  1 drivers
v0x6000014295f0_0 .net "lcp_dma_valid", 0 0, L_0x600000ded730;  1 drivers
v0x600001429680_0 .net "lcp_imem_addr", 19 0, L_0x600000ded420;  1 drivers
v0x600001429710_0 .net "lcp_imem_data", 127 0, v0x600001429440_0;  1 drivers
v0x6000014297a0_0 .net "lcp_imem_re", 0 0, L_0x600000ded490;  1 drivers
v0x600001429830_0 .net "lcp_imem_valid", 0 0, L_0x600000ded2d0;  1 drivers
v0x6000014298c0_0 .net "lcp_mxu_cmd", 127 0, v0x600001408b40_0;  1 drivers
v0x600001429950_0 .net "lcp_mxu_valid", 0 0, L_0x600000ded570;  1 drivers
v0x6000014299e0_0 .net "lcp_vpu_cmd", 127 0, v0x600001409710_0;  1 drivers
v0x600001429a70_0 .net "lcp_vpu_valid", 0 0, L_0x600000ded650;  1 drivers
v0x600001429b00_0 .net "mxu_a_addr", 19 0, L_0x6000017f7480;  1 drivers
v0x600001429b90_0 .net "mxu_a_rdata", 255 0, L_0x600000dea300;  1 drivers
v0x600001429c20_0 .net "mxu_a_re", 0 0, L_0x6000017f7520;  1 drivers
v0x600001429cb0_0 .net "mxu_a_ready", 0 0, L_0x6000017f28a0;  1 drivers
v0x600001429d40_0 .net "mxu_cfg_k", 15 0, L_0x6000017fdea0;  1 drivers
v0x600001429dd0_0 .net "mxu_cfg_m", 15 0, L_0x6000017fdd60;  1 drivers
v0x600001429e60_0 .net "mxu_cfg_n", 15 0, L_0x6000017fde00;  1 drivers
v0x600001429ef0_0 .var "mxu_col_cnt", 4 0;
v0x600001429f80_0 .var "mxu_cycle_cnt", 15 0;
v0x60000142a010_0 .var "mxu_done_reg", 0 0;
v0x60000142a0a0_0 .net "mxu_dst_addr", 15 0, L_0x6000017fdb80;  1 drivers
v0x60000142a130_0 .net "mxu_lcp_done", 0 0, L_0x600000de9880;  1 drivers
v0x60000142a1c0_0 .net "mxu_lcp_ready", 0 0, L_0x600000de9810;  1 drivers
v0x60000142a250_0 .net "mxu_o_addr", 19 0, L_0x6000017f7700;  1 drivers
v0x60000142a2e0_0 .net "mxu_o_ready", 0 0, L_0x6000017f2940;  1 drivers
v0x60000142a370_0 .net "mxu_o_wdata", 255 0, L_0x6000017f78e0;  1 drivers
v0x60000142a400_0 .net "mxu_o_we", 0 0, L_0x600000de97a0;  1 drivers
v0x60000142a490_0 .var "mxu_out_cnt", 15 0;
v0x60000142a520_0 .var "mxu_ready_reg", 0 0;
v0x60000142a5b0_0 .net "mxu_src0_addr", 15 0, L_0x6000017fdc20;  1 drivers
v0x60000142a640_0 .net "mxu_src1_addr", 15 0, L_0x6000017fdcc0;  1 drivers
v0x60000142a6d0_0 .var "mxu_start_array", 0 0;
v0x60000142a760_0 .var "mxu_start_array_d", 0 0;
v0x60000142a7f0_0 .var "mxu_state", 2 0;
v0x60000142a880_0 .net "mxu_subop", 7 0, L_0x6000017fdae0;  1 drivers
v0x60000142a910_0 .net "mxu_w_addr", 19 0, L_0x6000017f7200;  1 drivers
v0x60000142a9a0_0 .net "mxu_w_rdata", 255 0, v0x60000142ce10_0;  1 drivers
v0x60000142aa30_0 .net "mxu_w_re", 0 0, L_0x6000017f72a0;  1 drivers
v0x60000142aac0_0 .net "mxu_w_ready", 0 0, L_0x6000017f2760;  1 drivers
v0x60000142ab50_0 .net "noc_data_write", 0 0, L_0x600000dea4c0;  1 drivers
v0x60000142abe0_0 .net "noc_rx_addr", 19 0, L_0x1500d82d8;  alias, 1 drivers
v0x60000142ac70_0 .net "noc_rx_data", 255 0, L_0x1500d8290;  alias, 1 drivers
v0x60000142ad00_0 .net "noc_rx_is_instr", 0 0, L_0x6000017f2da0;  1 drivers
v0x60000142ad90_0 .net "noc_rx_ready", 0 0, L_0x6000017f2a80;  1 drivers
v0x60000142ae20_0 .net "noc_rx_valid", 0 0, L_0x6000017f2d00;  1 drivers
L_0x1500d81b8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000142aeb0_0 .net "noc_tx_addr", 19 0, L_0x1500d81b8;  1 drivers
L_0x1500d8170 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000142af40_0 .net "noc_tx_data", 255 0, L_0x1500d8170;  1 drivers
L_0x1500d8248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000142afd0_0 .net "noc_tx_ready", 0 0, L_0x1500d8248;  1 drivers
L_0x1500d8200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000142b060_0 .net "noc_tx_valid", 0 0, L_0x1500d8200;  1 drivers
v0x60000142b0f0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000142b180_0 .net "sync_grant", 0 0, L_0x6000017f2c60;  1 drivers
v0x60000142b210_0 .net "sync_request", 0 0, v0x600001409560_0;  1 drivers
v0x60000142b2a0_0 .net "systolic_busy", 0 0, L_0x600000de95e0;  1 drivers
v0x60000142b330_0 .net "systolic_done", 0 0, L_0x6000017f6bc0;  1 drivers
v0x60000142b3c0_0 .net "systolic_result", 127 0, L_0x6000017f6760;  1 drivers
v0x60000142b450_0 .net "systolic_result_valid", 0 0, L_0x600000de96c0;  1 drivers
v0x60000142b4e0_0 .net "tpc_busy", 0 0, L_0x600000ded810;  1 drivers
v0x60000142b570_0 .net "tpc_done", 0 0, v0x6000014081b0_0;  1 drivers
v0x60000142b600_0 .net "tpc_error", 0 0, v0x6000014082d0_0;  1 drivers
v0x60000142b690_0 .net "tpc_start", 0 0, L_0x6000017f2bc0;  1 drivers
v0x60000142b720_0 .net "tpc_start_pc", 19 0, L_0x600000de1340;  alias, 1 drivers
v0x60000142b7b0_0 .net "vpu_lcp_done", 0 0, L_0x600000de99d0;  1 drivers
v0x60000142b840_0 .net "vpu_lcp_ready", 0 0, L_0x6000017f1540;  1 drivers
v0x60000142b8d0_0 .net "vpu_sram_addr", 19 0, v0x60000142ea30_0;  1 drivers
v0x60000142b960_0 .net "vpu_sram_rdata", 255 0, L_0x600000dea370;  1 drivers
v0x60000142b9f0_0 .net "vpu_sram_re", 0 0, L_0x600000de9b90;  1 drivers
v0x60000142ba80_0 .net "vpu_sram_ready", 0 0, L_0x6000017f2800;  1 drivers
v0x60000142bb10_0 .net "vpu_sram_wdata", 255 0, L_0x600000de9ab0;  1 drivers
v0x60000142bba0_0 .net "vpu_sram_we", 0 0, L_0x600000de9b20;  1 drivers
v0x60000142bc30_0 .var "weight_load_col_d", 1 0;
v0x60000142bcc0_0 .var "weight_load_en_d", 0 0;
L_0x6000017fdae0 .part v0x600001408b40_0, 112, 8;
L_0x6000017fdb80 .part v0x600001408b40_0, 96, 16;
L_0x6000017fdc20 .part v0x600001408b40_0, 80, 16;
L_0x6000017fdcc0 .part v0x600001408b40_0, 64, 16;
L_0x6000017fdd60 .part v0x600001408b40_0, 48, 16;
L_0x6000017fde00 .part v0x600001408b40_0, 32, 16;
L_0x6000017fdea0 .part v0x600001408b40_0, 16, 16;
L_0x6000017f7020 .part v0x60000142ce10_0, 0, 32;
L_0x6000017f70c0 .concat [ 16 4 0 0], L_0x6000017fdcc0, L_0x1500d7cf0;
L_0x6000017f7160 .concat [ 5 15 0 0], v0x600001429ef0_0, L_0x1500d7d38;
L_0x6000017f7200 .arith/sum 20, L_0x6000017f70c0, L_0x6000017f7160;
L_0x6000017f72a0 .cmp/eq 3, v0x60000142a7f0_0, L_0x1500d7d80;
L_0x6000017f7340 .concat [ 16 4 0 0], L_0x6000017fdc20, L_0x1500d7dc8;
L_0x6000017f73e0 .concat [ 16 4 0 0], v0x600001429f80_0, L_0x1500d7e10;
L_0x6000017f7480 .arith/sum 20, L_0x6000017f7340, L_0x6000017f73e0;
L_0x6000017f7520 .cmp/eq 3, v0x60000142a7f0_0, L_0x1500d7e58;
L_0x6000017f75c0 .concat [ 16 4 0 0], L_0x6000017fdb80, L_0x1500d7ea0;
L_0x6000017f7660 .concat [ 16 4 0 0], v0x60000142a490_0, L_0x1500d7ee8;
L_0x6000017f7700 .arith/sum 20, L_0x6000017f75c0, L_0x6000017f7660;
L_0x6000017f7840 .part L_0x6000017f6760, 0, 128;
L_0x6000017f78e0 .concat [ 128 128 0 0], L_0x6000017f7840, L_0x1500d7f30;
L_0x6000017f77a0 .cmp/eq 3, v0x60000142a7f0_0, L_0x1500d7f78;
L_0x6000017f7980 .cmp/eq 3, v0x60000142a7f0_0, L_0x1500d7fc0;
L_0x6000017f2a80 .reduce/nor L_0x600000ded810;
L_0x6000017f2b20 .reduce/nor L_0x6000017f2da0;
S_0x14f846e80 .scope module, "dma_inst" "dma_engine" 6 431, 7 16 0, S_0x14f846d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14f022200 .param/l "DATA_WIDTH" 0 7 19, +C4<00000000000000000000000100000000>;
P_0x14f022240 .param/l "DMA_COPY" 1 7 103, C4<00000011>;
P_0x14f022280 .param/l "DMA_LOAD" 1 7 101, C4<00000001>;
P_0x14f0222c0 .param/l "DMA_STORE" 1 7 102, C4<00000010>;
P_0x14f022300 .param/l "EXT_ADDR_W" 0 7 17, +C4<00000000000000000000000000101000>;
P_0x14f022340 .param/l "INT_ADDR_W" 0 7 18, +C4<00000000000000000000000000010100>;
P_0x14f022380 .param/l "MAX_BURST" 0 7 20, +C4<00000000000000000000000000010000>;
P_0x14f0223c0 .param/l "S_DECODE" 1 7 110, C4<0001>;
P_0x14f022400 .param/l "S_DONE" 1 7 119, C4<1010>;
P_0x14f022440 .param/l "S_IDLE" 1 7 109, C4<0000>;
P_0x14f022480 .param/l "S_LOAD_ADDR" 1 7 111, C4<0010>;
P_0x14f0224c0 .param/l "S_LOAD_DATA" 1 7 112, C4<0011>;
P_0x14f022500 .param/l "S_LOAD_WRITE" 1 7 113, C4<0100>;
P_0x14f022540 .param/l "S_NEXT_ROW" 1 7 118, C4<1001>;
P_0x14f022580 .param/l "S_STORE_ADDR" 1 7 115, C4<0110>;
P_0x14f0225c0 .param/l "S_STORE_DATA" 1 7 116, C4<0111>;
P_0x14f022600 .param/l "S_STORE_READ" 1 7 114, C4<0101>;
P_0x14f022640 .param/l "S_STORE_RESP" 1 7 117, C4<1000>;
L_0x600000de9c00 .functor BUFZ 1, v0x60000140dd40_0, C4<0>, C4<0>, C4<0>;
L_0x600000de9ce0 .functor BUFZ 256, v0x60000140e5b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000de9d50 .functor BUFZ 1, v0x60000140e6d0_0, C4<0>, C4<0>, C4<0>;
L_0x600000de9dc0 .functor BUFZ 1, v0x60000140e400_0, C4<0>, C4<0>, C4<0>;
L_0x600000de9e30 .functor BUFZ 40, v0x60000140c990_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000de9ea0 .functor BUFZ 8, v0x60000140cab0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000de9f80 .functor BUFZ 256, v0x60000140d200_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dea0d0 .functor BUFZ 40, v0x60000140c5a0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000dea140 .functor BUFZ 8, v0x60000140c6c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1500d80e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000140c480_0 .net/2u *"_ivl_18", 3 0, L_0x1500d80e0;  1 drivers
v0x60000140c510_0 .net "axi_araddr", 39 0, L_0x600000dea0d0;  alias, 1 drivers
v0x60000140c5a0_0 .var "axi_araddr_reg", 39 0;
v0x60000140c630_0 .net "axi_arlen", 7 0, L_0x600000dea140;  alias, 1 drivers
v0x60000140c6c0_0 .var "axi_arlen_reg", 7 0;
v0x60000140c750_0 .net "axi_arready", 0 0, L_0x6000017f3020;  alias, 1 drivers
v0x60000140c7e0_0 .net "axi_arvalid", 0 0, v0x60000140c870_0;  alias, 1 drivers
v0x60000140c870_0 .var "axi_arvalid_reg", 0 0;
v0x60000140c900_0 .net "axi_awaddr", 39 0, L_0x600000de9e30;  alias, 1 drivers
v0x60000140c990_0 .var "axi_awaddr_reg", 39 0;
v0x60000140ca20_0 .net "axi_awlen", 7 0, L_0x600000de9ea0;  alias, 1 drivers
v0x60000140cab0_0 .var "axi_awlen_reg", 7 0;
v0x60000140cb40_0 .net "axi_awready", 0 0, L_0x6000017f2e40;  alias, 1 drivers
v0x60000140cbd0_0 .net "axi_awvalid", 0 0, v0x60000140cc60_0;  alias, 1 drivers
v0x60000140cc60_0 .var "axi_awvalid_reg", 0 0;
v0x60000140ccf0_0 .net "axi_bready", 0 0, L_0x1500d8128;  alias, 1 drivers
v0x60000140cd80_0 .net "axi_bresp", 1 0, L_0x600000de0000;  alias, 1 drivers
v0x60000140ce10_0 .net "axi_bvalid", 0 0, L_0x6000017f2f80;  alias, 1 drivers
v0x60000140cea0_0 .net "axi_rdata", 255 0, L_0x600000de0150;  alias, 1 drivers
v0x60000140cf30_0 .net "axi_rlast", 0 0, L_0x6000017f30c0;  alias, 1 drivers
v0x60000140cfc0_0 .net "axi_rready", 0 0, v0x60000140d050_0;  alias, 1 drivers
v0x60000140d050_0 .var "axi_rready_reg", 0 0;
v0x60000140d0e0_0 .net "axi_rvalid", 0 0, L_0x6000017f3160;  alias, 1 drivers
v0x60000140d170_0 .net "axi_wdata", 255 0, L_0x600000de9f80;  alias, 1 drivers
v0x60000140d200_0 .var "axi_wdata_reg", 255 0;
v0x60000140d290_0 .net "axi_wlast", 0 0, v0x60000140d320_0;  alias, 1 drivers
v0x60000140d320_0 .var "axi_wlast_reg", 0 0;
v0x60000140d3b0_0 .net "axi_wready", 0 0, L_0x6000017f2ee0;  alias, 1 drivers
v0x60000140d440_0 .net "axi_wvalid", 0 0, v0x60000140d4d0_0;  alias, 1 drivers
v0x60000140d4d0_0 .var "axi_wvalid_reg", 0 0;
v0x60000140d560_0 .var "burst_count", 7 0;
v0x60000140d5f0_0 .var "burst_len", 7 0;
v0x60000140d680_0 .net "cfg_cols", 11 0, L_0x6000017f1860;  1 drivers
v0x60000140d710_0 .net "cfg_rows", 11 0, L_0x6000017f17c0;  1 drivers
v0x60000140d7a0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000140d830_0 .net "cmd", 127 0, v0x60000140fde0_0;  alias, 1 drivers
v0x60000140d8c0_0 .net "cmd_done", 0 0, L_0x600000de9c00;  alias, 1 drivers
v0x60000140d950_0 .net "cmd_ready", 0 0, L_0x6000017f1b80;  alias, 1 drivers
v0x60000140d9e0_0 .var "cmd_reg", 127 0;
v0x60000140da70_0 .net "cmd_valid", 0 0, L_0x600000ded730;  alias, 1 drivers
v0x60000140db00_0 .var "col_count", 11 0;
v0x60000140db90_0 .var "data_buf", 255 0;
v0x60000140dc20_0 .net "do_transpose", 0 0, L_0x6000017f1a40;  1 drivers
v0x60000140dcb0_0 .net "do_zero_pad", 0 0, L_0x6000017f1ae0;  1 drivers
v0x60000140dd40_0 .var "done_reg", 0 0;
v0x60000140ddd0_0 .net "dst_stride", 11 0, L_0x6000017f19a0;  1 drivers
v0x60000140de60_0 .net "ext_addr", 39 0, L_0x6000017f1680;  1 drivers
v0x60000140def0_0 .var "ext_ptr", 39 0;
v0x60000140df80_0 .net "int_addr", 19 0, L_0x6000017f1720;  1 drivers
v0x60000140e010_0 .var "int_ptr", 19 0;
v0x60000140e0a0_0 .var "row_count", 11 0;
v0x60000140e130_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000140e1c0_0 .net "sram_addr", 19 0, v0x60000140e250_0;  alias, 1 drivers
v0x60000140e250_0 .var "sram_addr_reg", 19 0;
v0x60000140e2e0_0 .net "sram_rdata", 255 0, L_0x600000dea3e0;  alias, 1 drivers
v0x60000140e370_0 .net "sram_re", 0 0, L_0x600000de9dc0;  alias, 1 drivers
v0x60000140e400_0 .var "sram_re_reg", 0 0;
v0x60000140e490_0 .net "sram_ready", 0 0, L_0x6000017f29e0;  alias, 1 drivers
v0x60000140e520_0 .net "sram_wdata", 255 0, L_0x600000de9ce0;  alias, 1 drivers
v0x60000140e5b0_0 .var "sram_wdata_reg", 255 0;
v0x60000140e640_0 .net "sram_we", 0 0, L_0x600000de9d50;  alias, 1 drivers
v0x60000140e6d0_0 .var "sram_we_reg", 0 0;
v0x60000140e760_0 .net "src_stride", 11 0, L_0x6000017f1900;  1 drivers
v0x60000140e7f0_0 .var "state", 3 0;
v0x60000140e880_0 .net "subop", 7 0, L_0x6000017f15e0;  1 drivers
L_0x6000017f15e0 .part v0x60000140fde0_0, 112, 8;
L_0x6000017f1680 .part v0x60000140fde0_0, 72, 40;
L_0x6000017f1720 .part v0x60000140fde0_0, 52, 20;
L_0x6000017f17c0 .part v0x60000140fde0_0, 40, 12;
L_0x6000017f1860 .part v0x60000140fde0_0, 28, 12;
L_0x6000017f1900 .part v0x60000140fde0_0, 16, 12;
L_0x6000017f19a0 .part v0x60000140fde0_0, 4, 12;
L_0x6000017f1a40 .part v0x60000140fde0_0, 0, 1;
L_0x6000017f1ae0 .part v0x60000140fde0_0, 1, 1;
L_0x6000017f1b80 .cmp/eq 4, v0x60000140e7f0_0, L_0x1500d80e0;
S_0x14efc24e0 .scope module, "lcp_inst" "local_cmd_processor" 6 193, 8 12 0, S_0x14f846d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14f022800 .param/l "INSTR_DEPTH" 0 8 14, +C4<00000000000000000001000000000000>;
P_0x14f022840 .param/l "INSTR_WIDTH" 0 8 13, +C4<00000000000000000000000010000000>;
P_0x14f022880 .param/l "MAX_LOOP_NEST" 0 8 15, +C4<00000000000000000000000000000100>;
P_0x14f0228c0 .param/l "OP_BARRIER" 1 8 87, C4<00000111>;
P_0x14f022900 .param/l "OP_DMA" 1 8 83, C4<00000011>;
P_0x14f022940 .param/l "OP_ENDLOOP" 1 8 86, C4<00000110>;
P_0x14f022980 .param/l "OP_HALT" 1 8 88, C4<11111111>;
P_0x14f0229c0 .param/l "OP_LOOP" 1 8 85, C4<00000101>;
P_0x14f022a00 .param/l "OP_NOP" 1 8 80, C4<00000000>;
P_0x14f022a40 .param/l "OP_SYNC" 1 8 84, C4<00000100>;
P_0x14f022a80 .param/l "OP_TENSOR" 1 8 81, C4<00000001>;
P_0x14f022ac0 .param/l "OP_VECTOR" 1 8 82, C4<00000010>;
P_0x14f022b00 .param/l "SRAM_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x14f022b40 .param/l "SYNC_ALL" 1 8 94, C4<11111111>;
P_0x14f022b80 .param/l "SYNC_DMA" 1 8 93, C4<00000011>;
P_0x14f022bc0 .param/l "SYNC_MXU" 1 8 91, C4<00000001>;
P_0x14f022c00 .param/l "SYNC_VPU" 1 8 92, C4<00000010>;
P_0x14f022c40 .param/l "S_BARRIER" 1 8 107, C4<0111>;
P_0x14f022c80 .param/l "S_CHECK_DEP" 1 8 104, C4<0100>;
P_0x14f022cc0 .param/l "S_DECODE" 1 8 103, C4<0011>;
P_0x14f022d00 .param/l "S_ERROR" 1 8 109, C4<1001>;
P_0x14f022d40 .param/l "S_FETCH" 1 8 101, C4<0001>;
P_0x14f022d80 .param/l "S_FETCH_WAIT" 1 8 102, C4<0010>;
P_0x14f022dc0 .param/l "S_HALTED" 1 8 108, C4<1000>;
P_0x14f022e00 .param/l "S_IDLE" 1 8 100, C4<0000>;
P_0x14f022e40 .param/l "S_ISSUE" 1 8 105, C4<0101>;
P_0x14f022e80 .param/l "S_WAIT_SYNC" 1 8 106, C4<0110>;
L_0x600000ded340 .functor AND 1, L_0x6000017fd180, L_0x6000017fd2c0, C4<1>, C4<1>;
L_0x600000ded3b0 .functor AND 1, L_0x600000ded340, L_0x6000017fd400, C4<1>, C4<1>;
L_0x600000ded420 .functor BUFZ 20, v0x600001408480_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000ded490 .functor BUFZ 1, v0x600001408630_0, C4<0>, C4<0>, C4<0>;
L_0x600000ded570 .functor BUFZ 1, v0x600001408d80_0, C4<0>, C4<0>, C4<0>;
L_0x600000ded650 .functor BUFZ 1, v0x600001409950_0, C4<0>, C4<0>, C4<0>;
L_0x600000ded730 .functor BUFZ 1, v0x600001408090_0, C4<0>, C4<0>, C4<0>;
L_0x600000ded7a0 .functor AND 1, L_0x6000017fd860, L_0x6000017fd900, C4<1>, C4<1>;
L_0x600000ded810 .functor AND 1, L_0x600000ded7a0, L_0x6000017fd9a0, C4<1>, C4<1>;
L_0x1500d57d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000140e9a0_0 .net *"_ivl_11", 23 0, L_0x1500d57d0;  1 drivers
L_0x1500d5818 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000140ea30_0 .net/2u *"_ivl_12", 31 0, L_0x1500d5818;  1 drivers
v0x60000140eac0_0 .net *"_ivl_14", 0 0, L_0x6000017fd180;  1 drivers
v0x60000140eb50_0 .net *"_ivl_16", 31 0, L_0x6000017fd220;  1 drivers
L_0x1500d5860 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000140ebe0_0 .net *"_ivl_19", 23 0, L_0x1500d5860;  1 drivers
L_0x1500d58a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000140ec70_0 .net/2u *"_ivl_20", 31 0, L_0x1500d58a8;  1 drivers
v0x60000140ed00_0 .net *"_ivl_22", 0 0, L_0x6000017fd2c0;  1 drivers
v0x60000140ed90_0 .net *"_ivl_25", 0 0, L_0x600000ded340;  1 drivers
v0x60000140ee20_0 .net *"_ivl_26", 31 0, L_0x6000017fd360;  1 drivers
L_0x1500d58f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000140eeb0_0 .net *"_ivl_29", 23 0, L_0x1500d58f0;  1 drivers
L_0x1500d5938 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000140ef40_0 .net/2u *"_ivl_30", 31 0, L_0x1500d5938;  1 drivers
v0x60000140efd0_0 .net *"_ivl_32", 0 0, L_0x6000017fd400;  1 drivers
v0x60000140f060_0 .net *"_ivl_36", 31 0, L_0x6000017fd4a0;  1 drivers
L_0x1500d5980 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000140f0f0_0 .net *"_ivl_39", 23 0, L_0x1500d5980;  1 drivers
L_0x1500d59c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000140f180_0 .net/2u *"_ivl_40", 31 0, L_0x1500d59c8;  1 drivers
v0x60000140f210_0 .net *"_ivl_44", 31 0, L_0x6000017fd5e0;  1 drivers
L_0x1500d5a10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000140f2a0_0 .net *"_ivl_47", 23 0, L_0x1500d5a10;  1 drivers
L_0x1500d5a58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000140f330_0 .net/2u *"_ivl_48", 31 0, L_0x1500d5a58;  1 drivers
v0x60000140f3c0_0 .net *"_ivl_52", 31 0, L_0x6000017fd720;  1 drivers
L_0x1500d5aa0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000140f450_0 .net *"_ivl_55", 23 0, L_0x1500d5aa0;  1 drivers
L_0x1500d5ae8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000140f4e0_0 .net/2u *"_ivl_56", 31 0, L_0x1500d5ae8;  1 drivers
L_0x1500d5b30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000140f570_0 .net/2u *"_ivl_76", 3 0, L_0x1500d5b30;  1 drivers
v0x60000140f600_0 .net *"_ivl_78", 0 0, L_0x6000017fd860;  1 drivers
v0x60000140f690_0 .net *"_ivl_8", 31 0, L_0x6000017fd0e0;  1 drivers
L_0x1500d5b78 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000140f720_0 .net/2u *"_ivl_80", 3 0, L_0x1500d5b78;  1 drivers
v0x60000140f7b0_0 .net *"_ivl_82", 0 0, L_0x6000017fd900;  1 drivers
v0x60000140f840_0 .net *"_ivl_85", 0 0, L_0x600000ded7a0;  1 drivers
L_0x1500d5bc0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000140f8d0_0 .net/2u *"_ivl_86", 3 0, L_0x1500d5bc0;  1 drivers
v0x60000140f960_0 .net *"_ivl_88", 0 0, L_0x6000017fd9a0;  1 drivers
v0x60000140f9f0_0 .net "all_done", 0 0, L_0x600000ded3b0;  1 drivers
v0x60000140fa80_0 .net "busy", 0 0, L_0x600000ded810;  alias, 1 drivers
v0x60000140fb10_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000140fba0_0 .var "decoded_opcode", 7 0;
v0x60000140fc30_0 .var "decoded_subop", 7 0;
v0x60000140fcc0_0 .net "dma_clear", 0 0, L_0x6000017fd7c0;  1 drivers
v0x60000140fd50_0 .net "dma_cmd", 127 0, v0x60000140fde0_0;  alias, 1 drivers
v0x60000140fde0_0 .var "dma_cmd_reg", 127 0;
v0x60000140fe70_0 .net "dma_done", 0 0, L_0x600000de9c00;  alias, 1 drivers
v0x60000140ff00_0 .net "dma_ready", 0 0, L_0x6000017f1b80;  alias, 1 drivers
v0x600001408000_0 .net "dma_valid", 0 0, L_0x600000ded730;  alias, 1 drivers
v0x600001408090_0 .var "dma_valid_reg", 0 0;
v0x600001408120_0 .net "done", 0 0, v0x6000014081b0_0;  alias, 1 drivers
v0x6000014081b0_0 .var "done_reg", 0 0;
v0x600001408240_0 .net "error", 0 0, v0x6000014082d0_0;  alias, 1 drivers
v0x6000014082d0_0 .var "error_reg", 0 0;
v0x600001408360_0 .net "global_sync_in", 0 0, L_0x600000de1110;  alias, 1 drivers
v0x6000014083f0_0 .net "imem_addr", 19 0, L_0x600000ded420;  alias, 1 drivers
v0x600001408480_0 .var "imem_addr_reg", 19 0;
v0x600001408510_0 .net "imem_data", 127 0, v0x600001429440_0;  alias, 1 drivers
v0x6000014085a0_0 .net "imem_re", 0 0, L_0x600000ded490;  alias, 1 drivers
v0x600001408630_0 .var "imem_re_reg", 0 0;
v0x6000014086c0_0 .net "imem_valid", 0 0, L_0x600000ded2d0;  alias, 1 drivers
v0x600001408750_0 .var "instr_reg", 127 0;
v0x6000014087e0_0 .net "loop_count", 15 0, L_0x6000017fcfa0;  1 drivers
v0x600001408870 .array "loop_counter", 3 0, 15 0;
v0x600001408900_0 .var "loop_sp", 1 0;
v0x600001408990 .array "loop_start_addr", 3 0, 19 0;
v0x600001408a20_0 .net "mxu_clear", 0 0, L_0x6000017fd540;  1 drivers
v0x600001408ab0_0 .net "mxu_cmd", 127 0, v0x600001408b40_0;  alias, 1 drivers
v0x600001408b40_0 .var "mxu_cmd_reg", 127 0;
v0x600001408bd0_0 .net "mxu_done", 0 0, L_0x600000de9880;  alias, 1 drivers
v0x600001408c60_0 .net "mxu_ready", 0 0, L_0x600000de9810;  alias, 1 drivers
v0x600001408cf0_0 .net "mxu_valid", 0 0, L_0x600000ded570;  alias, 1 drivers
v0x600001408d80_0 .var "mxu_valid_reg", 0 0;
v0x600001408e10_0 .net "opcode", 7 0, L_0x6000017fce60;  1 drivers
v0x600001408ea0_0 .var "pc", 19 0;
v0x600001408f30_0 .var "pending_dma", 7 0;
v0x600001408fc0_0 .var "pending_mxu", 7 0;
v0x600001409050_0 .var "pending_vpu", 7 0;
v0x6000014090e0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001409170_0 .net "start", 0 0, L_0x6000017f2bc0;  alias, 1 drivers
v0x600001409200_0 .net "start_pc", 19 0, L_0x600000de1340;  alias, 1 drivers
v0x600001409290_0 .var "state", 3 0;
v0x600001409320_0 .net "subop", 7 0, L_0x6000017fcf00;  1 drivers
v0x6000014093b0_0 .net "sync_grant", 0 0, L_0x6000017f2c60;  alias, 1 drivers
v0x600001409440_0 .net "sync_mask", 7 0, L_0x6000017fd040;  1 drivers
v0x6000014094d0_0 .net "sync_request", 0 0, v0x600001409560_0;  alias, 1 drivers
v0x600001409560_0 .var "sync_request_reg", 0 0;
v0x6000014095f0_0 .net "vpu_clear", 0 0, L_0x6000017fd680;  1 drivers
v0x600001409680_0 .net "vpu_cmd", 127 0, v0x600001409710_0;  alias, 1 drivers
v0x600001409710_0 .var "vpu_cmd_reg", 127 0;
v0x6000014097a0_0 .net "vpu_done", 0 0, L_0x600000de99d0;  alias, 1 drivers
v0x600001409830_0 .net "vpu_ready", 0 0, L_0x6000017f1540;  alias, 1 drivers
v0x6000014098c0_0 .net "vpu_valid", 0 0, L_0x600000ded650;  alias, 1 drivers
v0x600001409950_0 .var "vpu_valid_reg", 0 0;
L_0x6000017fce60 .part v0x600001429440_0, 120, 8;
L_0x6000017fcf00 .part v0x600001429440_0, 112, 8;
L_0x6000017fcfa0 .part v0x600001429440_0, 32, 16;
L_0x6000017fd040 .part v0x600001429440_0, 104, 8;
L_0x6000017fd0e0 .concat [ 8 24 0 0], v0x600001408fc0_0, L_0x1500d57d0;
L_0x6000017fd180 .cmp/eq 32, L_0x6000017fd0e0, L_0x1500d5818;
L_0x6000017fd220 .concat [ 8 24 0 0], v0x600001409050_0, L_0x1500d5860;
L_0x6000017fd2c0 .cmp/eq 32, L_0x6000017fd220, L_0x1500d58a8;
L_0x6000017fd360 .concat [ 8 24 0 0], v0x600001408f30_0, L_0x1500d58f0;
L_0x6000017fd400 .cmp/eq 32, L_0x6000017fd360, L_0x1500d5938;
L_0x6000017fd4a0 .concat [ 8 24 0 0], v0x600001408fc0_0, L_0x1500d5980;
L_0x6000017fd540 .cmp/eq 32, L_0x6000017fd4a0, L_0x1500d59c8;
L_0x6000017fd5e0 .concat [ 8 24 0 0], v0x600001409050_0, L_0x1500d5a10;
L_0x6000017fd680 .cmp/eq 32, L_0x6000017fd5e0, L_0x1500d5a58;
L_0x6000017fd720 .concat [ 8 24 0 0], v0x600001408f30_0, L_0x1500d5aa0;
L_0x6000017fd7c0 .cmp/eq 32, L_0x6000017fd720, L_0x1500d5ae8;
L_0x6000017fd860 .cmp/ne 4, v0x600001409290_0, L_0x1500d5b30;
L_0x6000017fd900 .cmp/ne 4, v0x600001409290_0, L_0x1500d5b78;
L_0x6000017fd9a0 .cmp/ne 4, v0x600001409290_0, L_0x1500d5bc0;
S_0x14efc0440 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 212, 8 212 0, S_0x14efc24e0;
 .timescale 0 0;
v0x60000140e910_0 .var/i "i", 31 0;
S_0x14efc05b0 .scope module, "mxu_array" "systolic_array" 6 296, 9 13 0, S_0x14f846d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14efc0720 .param/l "ACC_WIDTH" 0 9 16, +C4<00000000000000000000000000100000>;
P_0x14efc0760 .param/l "ARRAY_SIZE" 0 9 14, +C4<00000000000000000000000000000100>;
P_0x14efc07a0 .param/l "DATA_WIDTH" 0 9 15, +C4<00000000000000000000000000001000>;
P_0x14efc07e0 .param/l "S_COMPUTE" 1 9 51, C4<010>;
P_0x14efc0820 .param/l "S_DONE" 1 9 53, C4<100>;
P_0x14efc0860 .param/l "S_DRAIN" 1 9 52, C4<011>;
P_0x14efc08a0 .param/l "S_IDLE" 1 9 49, C4<000>;
P_0x14efc08e0 .param/l "S_LOAD" 1 9 50, C4<001>;
L_0x600000de93b0 .functor OR 1, L_0x6000017f6800, L_0x6000017f68a0, C4<0>, C4<0>;
L_0x600000de9420 .functor AND 1, L_0x6000017f6940, v0x60000142a760_0, C4<1>, C4<1>;
L_0x600000de9490 .functor AND 1, L_0x600000de9420, L_0x6000017f69e0, C4<1>, C4<1>;
L_0x600000de9500 .functor OR 1, L_0x600000de93b0, L_0x600000de9490, C4<0>, C4<0>;
L_0x600000de9570 .functor BUFZ 1, L_0x600000de9500, C4<0>, C4<0>, C4<0>;
L_0x600000de95e0 .functor AND 1, L_0x6000017f6a80, L_0x6000017f6b20, C4<1>, C4<1>;
L_0x600000de9650 .functor AND 1, L_0x6000017f6d00, L_0x6000017f6da0, C4<1>, C4<1>;
L_0x600000de96c0 .functor AND 1, L_0x600000de9650, L_0x6000017f6f80, C4<1>, C4<1>;
v0x600001430240_0 .net *"_ivl_101", 0 0, L_0x6000017f6f80;  1 drivers
L_0x1500d7948 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014302d0_0 .net/2u *"_ivl_37", 2 0, L_0x1500d7948;  1 drivers
v0x600001430360_0 .net *"_ivl_39", 0 0, L_0x6000017f6800;  1 drivers
L_0x1500d7990 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000014303f0_0 .net/2u *"_ivl_41", 2 0, L_0x1500d7990;  1 drivers
v0x600001430480_0 .net *"_ivl_43", 0 0, L_0x6000017f68a0;  1 drivers
v0x600001430510_0 .net *"_ivl_46", 0 0, L_0x600000de93b0;  1 drivers
L_0x1500d79d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014305a0_0 .net/2u *"_ivl_47", 2 0, L_0x1500d79d8;  1 drivers
v0x600001430630_0 .net *"_ivl_49", 0 0, L_0x6000017f6940;  1 drivers
v0x6000014306c0_0 .net *"_ivl_52", 0 0, L_0x600000de9420;  1 drivers
v0x600001430750_0 .net *"_ivl_54", 0 0, L_0x6000017f69e0;  1 drivers
v0x6000014307e0_0 .net *"_ivl_56", 0 0, L_0x600000de9490;  1 drivers
L_0x1500d7a20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001430870_0 .net/2u *"_ivl_61", 2 0, L_0x1500d7a20;  1 drivers
v0x600001430900_0 .net *"_ivl_63", 0 0, L_0x6000017f6a80;  1 drivers
L_0x1500d7a68 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001430990_0 .net/2u *"_ivl_65", 2 0, L_0x1500d7a68;  1 drivers
v0x600001430a20_0 .net *"_ivl_67", 0 0, L_0x6000017f6b20;  1 drivers
L_0x1500d7ab0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001430ab0_0 .net/2u *"_ivl_71", 2 0, L_0x1500d7ab0;  1 drivers
L_0x1500d7af8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001430b40_0 .net/2u *"_ivl_75", 2 0, L_0x1500d7af8;  1 drivers
L_0x1500d7b88 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001430bd0_0 .net/2u *"_ivl_81", 2 0, L_0x1500d7b88;  1 drivers
v0x600001430c60_0 .net *"_ivl_83", 0 0, L_0x6000017f6d00;  1 drivers
v0x600001430cf0_0 .net *"_ivl_85", 0 0, L_0x6000017f6da0;  1 drivers
v0x600001430d80_0 .net *"_ivl_88", 0 0, L_0x600000de9650;  1 drivers
v0x600001430e10_0 .net *"_ivl_89", 31 0, L_0x6000017f6e40;  1 drivers
L_0x1500d7bd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001430ea0_0 .net *"_ivl_92", 15 0, L_0x1500d7bd0;  1 drivers
L_0x1500dbfe0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001430f30_0 .net *"_ivl_93", 31 0, L_0x1500dbfe0;  1 drivers
L_0x1500d7c18 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001430fc0_0 .net/2u *"_ivl_97", 31 0, L_0x1500d7c18;  1 drivers
v0x600001431050_0 .net *"_ivl_99", 31 0, L_0x6000017f6ee0;  1 drivers
v0x6000014310e0_0 .net "act_data", 31 0, v0x6000014281b0_0;  1 drivers
v0x600001431170 .array "act_h", 19 0;
v0x600001431170_0 .net v0x600001431170 0, 7 0, L_0x600000dedb90; 1 drivers
v0x600001431170_1 .net v0x600001431170 1, 7 0, v0x60000140aac0_0; 1 drivers
v0x600001431170_2 .net v0x600001431170 2, 7 0, v0x600001404090_0; 1 drivers
v0x600001431170_3 .net v0x600001431170 3, 7 0, v0x6000014055f0_0; 1 drivers
v0x600001431170_4 .net v0x600001431170 4, 7 0, v0x600001406b50_0; 1 drivers
v0x600001431170_5 .net v0x600001431170 5, 7 0, L_0x600000dedc00; 1 drivers
v0x600001431170_6 .net v0x600001431170 6, 7 0, v0x600001400120_0; 1 drivers
v0x600001431170_7 .net v0x600001431170 7, 7 0, v0x600001401680_0; 1 drivers
v0x600001431170_8 .net v0x600001431170 8, 7 0, v0x600001402be0_0; 1 drivers
v0x600001431170_9 .net v0x600001431170 9, 7 0, v0x60000143c1b0_0; 1 drivers
v0x600001431170_10 .net v0x600001431170 10, 7 0, L_0x600000dedc70; 1 drivers
v0x600001431170_11 .net v0x600001431170 11, 7 0, v0x60000143d710_0; 1 drivers
v0x600001431170_12 .net v0x600001431170 12, 7 0, v0x60000143ec70_0; 1 drivers
v0x600001431170_13 .net v0x600001431170 13, 7 0, v0x600001438240_0; 1 drivers
v0x600001431170_14 .net v0x600001431170 14, 7 0, v0x6000014397a0_0; 1 drivers
v0x600001431170_15 .net v0x600001431170 15, 7 0, L_0x600000dedce0; 1 drivers
v0x600001431170_16 .net v0x600001431170 16, 7 0, v0x60000143ad00_0; 1 drivers
v0x600001431170_17 .net v0x600001431170 17, 7 0, v0x6000014342d0_0; 1 drivers
v0x600001431170_18 .net v0x600001431170 18, 7 0, v0x600001435830_0; 1 drivers
v0x600001431170_19 .net v0x600001431170 19, 7 0, v0x600001436d90_0; 1 drivers
v0x600001431200_0 .net "act_ready", 0 0, L_0x6000017f6c60;  1 drivers
v0x600001431290_0 .net "act_valid", 0 0, v0x6000014282d0_0;  1 drivers
v0x600001431320_0 .net "busy", 0 0, L_0x600000de95e0;  alias, 1 drivers
v0x6000014313b0_0 .net "cfg_k_tiles", 15 0, L_0x6000017fdea0;  alias, 1 drivers
L_0x1500d7c60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001431440_0 .net "clear_acc", 0 0, L_0x1500d7c60;  1 drivers
v0x6000014314d0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001431560_0 .var "cycle_count", 15 0;
v0x6000014315f0_0 .var "cycle_count_next", 15 0;
v0x6000014099e0_5 .array/port v0x6000014099e0, 5;
v0x600001431680 .array "deskew_output", 3 0;
v0x600001431680_0 .net v0x600001431680 0, 31 0, v0x6000014099e0_5; 1 drivers
v0x600001409b00_3 .array/port v0x600001409b00, 3;
v0x600001431680_1 .net v0x600001431680 1, 31 0, v0x600001409b00_3; 1 drivers
v0x600001409c20_1 .array/port v0x600001409c20, 1;
v0x600001431680_2 .net v0x600001431680 2, 31 0, v0x600001409c20_1; 1 drivers
v0x600001431680_3 .net v0x600001431680 3, 31 0, L_0x600000de9180; 1 drivers
v0x600001431710_0 .net "done", 0 0, L_0x6000017f6bc0;  alias, 1 drivers
L_0x1500d7b40 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000014317a0_0 .net "drain_delay", 15 0, L_0x1500d7b40;  1 drivers
v0x600001431830_0 .net "pe_enable", 0 0, L_0x600000de9500;  1 drivers
v0x6000014318c0 .array "psum_bottom", 3 0;
v0x6000014318c0_0 .net v0x6000014318c0 0, 31 0, L_0x600000de8e70; 1 drivers
v0x6000014318c0_1 .net v0x6000014318c0 1, 31 0, L_0x600000de8f50; 1 drivers
v0x6000014318c0_2 .net v0x6000014318c0 2, 31 0, L_0x600000de9030; 1 drivers
v0x6000014318c0_3 .net v0x6000014318c0 3, 31 0, L_0x600000de9110; 1 drivers
L_0x1500d5d28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001431950 .array "psum_v", 19 0;
v0x600001431950_0 .net v0x600001431950 0, 31 0, L_0x1500d5d28; 1 drivers
L_0x1500d5d70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001431950_1 .net v0x600001431950 1, 31 0, L_0x1500d5d70; 1 drivers
L_0x1500d5db8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001431950_2 .net v0x600001431950 2, 31 0, L_0x1500d5db8; 1 drivers
L_0x1500d5e00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001431950_3 .net v0x600001431950 3, 31 0, L_0x1500d5e00; 1 drivers
v0x600001431950_4 .net v0x600001431950 4, 31 0, v0x60000140afd0_0; 1 drivers
v0x600001431950_5 .net v0x600001431950 5, 31 0, v0x6000014045a0_0; 1 drivers
v0x600001431950_6 .net v0x600001431950 6, 31 0, v0x600001405b00_0; 1 drivers
v0x600001431950_7 .net v0x600001431950 7, 31 0, v0x600001407060_0; 1 drivers
v0x600001431950_8 .net v0x600001431950 8, 31 0, v0x600001400630_0; 1 drivers
v0x600001431950_9 .net v0x600001431950 9, 31 0, v0x600001401b90_0; 1 drivers
v0x600001431950_10 .net v0x600001431950 10, 31 0, v0x6000014030f0_0; 1 drivers
v0x600001431950_11 .net v0x600001431950 11, 31 0, v0x60000143c6c0_0; 1 drivers
v0x600001431950_12 .net v0x600001431950 12, 31 0, v0x60000143dc20_0; 1 drivers
v0x600001431950_13 .net v0x600001431950 13, 31 0, v0x60000143f180_0; 1 drivers
v0x600001431950_14 .net v0x600001431950 14, 31 0, v0x600001438750_0; 1 drivers
v0x600001431950_15 .net v0x600001431950 15, 31 0, v0x600001439cb0_0; 1 drivers
v0x600001431950_16 .net v0x600001431950 16, 31 0, v0x60000143b210_0; 1 drivers
v0x600001431950_17 .net v0x600001431950 17, 31 0, v0x6000014347e0_0; 1 drivers
v0x600001431950_18 .net v0x600001431950 18, 31 0, v0x600001435d40_0; 1 drivers
v0x600001431950_19 .net v0x600001431950 19, 31 0, v0x6000014372a0_0; 1 drivers
v0x6000014319e0_0 .net "result_data", 127 0, L_0x6000017f6760;  alias, 1 drivers
L_0x1500d7ca8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001431a70_0 .net "result_ready", 0 0, L_0x1500d7ca8;  1 drivers
v0x600001431b00_0 .net "result_valid", 0 0, L_0x600000de96c0;  alias, 1 drivers
v0x600001431b90_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001431c20_0 .net "skew_enable", 0 0, L_0x600000de9570;  1 drivers
v0x600001431cb0 .array "skew_input", 3 0;
v0x600001431cb0_0 .net v0x600001431cb0 0, 7 0, L_0x6000017fdfe0; 1 drivers
v0x600001431cb0_1 .net v0x600001431cb0 1, 7 0, L_0x6000017fe120; 1 drivers
v0x600001431cb0_2 .net v0x600001431cb0 2, 7 0, L_0x6000017fe260; 1 drivers
v0x600001431cb0_3 .net v0x600001431cb0 3, 7 0, L_0x6000017fe3a0; 1 drivers
v0x600001431d40 .array "skew_output", 3 0;
v0x600001431d40_0 .net v0x600001431d40 0, 7 0, v0x600001409d40_0; 1 drivers
v0x600001431d40_1 .net v0x600001431d40 1, 7 0, v0x60000140a010_0; 1 drivers
v0x600001431d40_2 .net v0x600001431d40 2, 7 0, v0x60000140a2e0_0; 1 drivers
v0x600001431d40_3 .net v0x600001431d40 3, 7 0, v0x60000140a5b0_0; 1 drivers
v0x600001431dd0_0 .net "start", 0 0, v0x60000142a760_0;  1 drivers
v0x600001431e60_0 .var "state", 2 0;
v0x600001431ef0_0 .var "state_next", 2 0;
v0x600001431f80_0 .net "weight_load_col", 1 0, v0x60000142bc30_0;  1 drivers
v0x600001432010_0 .net "weight_load_data", 31 0, L_0x6000017f7020;  1 drivers
v0x6000014320a0_0 .net "weight_load_en", 0 0, v0x60000142bcc0_0;  1 drivers
E_0x600003c93ac0/0 .event anyedge, v0x600001431e60_0, v0x600001431560_0, v0x600001431dd0_0, v0x6000014320a0_0;
E_0x600003c93ac0/1 .event anyedge, v0x6000014313b0_0, v0x6000014317a0_0;
E_0x600003c93ac0 .event/or E_0x600003c93ac0/0, E_0x600003c93ac0/1;
L_0x6000017fdf40 .part v0x6000014281b0_0, 0, 8;
L_0x1500d5c08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017fdfe0 .functor MUXZ 8, L_0x1500d5c08, L_0x6000017fdf40, v0x6000014282d0_0, C4<>;
L_0x6000017fe080 .part v0x6000014281b0_0, 8, 8;
L_0x1500d5c50 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017fe120 .functor MUXZ 8, L_0x1500d5c50, L_0x6000017fe080, v0x6000014282d0_0, C4<>;
L_0x6000017fe1c0 .part v0x6000014281b0_0, 16, 8;
L_0x1500d5c98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017fe260 .functor MUXZ 8, L_0x1500d5c98, L_0x6000017fe1c0, v0x6000014282d0_0, C4<>;
L_0x6000017fe300 .part v0x6000014281b0_0, 24, 8;
L_0x1500d5ce0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017fe3a0 .functor MUXZ 8, L_0x1500d5ce0, L_0x6000017fe300, v0x6000014282d0_0, C4<>;
L_0x6000017fe580 .part L_0x6000017f7020, 0, 8;
L_0x6000017feda0 .part L_0x6000017f7020, 0, 8;
L_0x6000017ff5c0 .part L_0x6000017f7020, 0, 8;
L_0x6000017ffde0 .part L_0x6000017f7020, 0, 8;
L_0x6000017f8640 .part L_0x6000017f7020, 8, 8;
L_0x6000017f8e60 .part L_0x6000017f7020, 8, 8;
L_0x6000017f9680 .part L_0x6000017f7020, 8, 8;
L_0x6000017f9ea0 .part L_0x6000017f7020, 8, 8;
L_0x6000017fa6c0 .part L_0x6000017f7020, 16, 8;
L_0x6000017faee0 .part L_0x6000017f7020, 16, 8;
L_0x6000017fb700 .part L_0x6000017f7020, 16, 8;
L_0x6000017f4000 .part L_0x6000017f7020, 16, 8;
L_0x6000017f4820 .part L_0x6000017f7020, 24, 8;
L_0x6000017f5040 .part L_0x6000017f7020, 24, 8;
L_0x6000017f5860 .part L_0x6000017f7020, 24, 8;
L_0x6000017f6080 .part L_0x6000017f7020, 24, 8;
L_0x6000017f6760 .concat8 [ 32 32 32 32], L_0x600000de91f0, L_0x600000de9260, L_0x600000de92d0, L_0x600000de9340;
L_0x6000017f6800 .cmp/eq 3, v0x600001431e60_0, L_0x1500d7948;
L_0x6000017f68a0 .cmp/eq 3, v0x600001431e60_0, L_0x1500d7990;
L_0x6000017f6940 .cmp/eq 3, v0x600001431e60_0, L_0x1500d79d8;
L_0x6000017f69e0 .reduce/nor v0x60000142bcc0_0;
L_0x6000017f6a80 .cmp/ne 3, v0x600001431e60_0, L_0x1500d7a20;
L_0x6000017f6b20 .cmp/ne 3, v0x600001431e60_0, L_0x1500d7a68;
L_0x6000017f6bc0 .cmp/eq 3, v0x600001431e60_0, L_0x1500d7ab0;
L_0x6000017f6c60 .cmp/eq 3, v0x600001431e60_0, L_0x1500d7af8;
L_0x6000017f6d00 .cmp/eq 3, v0x600001431e60_0, L_0x1500d7b88;
L_0x6000017f6da0 .cmp/ge 16, v0x600001431560_0, L_0x1500d7b40;
L_0x6000017f6e40 .concat [ 16 16 0 0], v0x600001431560_0, L_0x1500d7bd0;
L_0x6000017f6ee0 .arith/sum 32, L_0x1500dbfe0, L_0x1500d7c18;
L_0x6000017f6f80 .cmp/gt 32, L_0x6000017f6ee0, L_0x6000017f6e40;
S_0x14efc0aa0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 9 248, 9 248 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x6000008bb880 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000110>;
P_0x6000008bb8c0 .param/l "col" 1 9 248, +C4<00>;
L_0x600000de8e70 .functor BUFZ 32, v0x60000143b210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efc0c10 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x14efc0aa0;
 .timescale 0 0;
v0x6000014099e0 .array "delay_stages", 5 0, 31 0;
v0x600001409a70_0 .var/i "i", 31 0;
S_0x14efc0d80 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 9 248, 9 248 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x6000008bb900 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000100>;
P_0x6000008bb940 .param/l "col" 1 9 248, +C4<01>;
L_0x600000de8f50 .functor BUFZ 32, v0x6000014347e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efc0ef0 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x14efc0d80;
 .timescale 0 0;
v0x600001409b00 .array "delay_stages", 3 0, 31 0;
v0x600001409b90_0 .var/i "i", 31 0;
S_0x14efc1060 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 9 248, 9 248 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x6000008bb980 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000010>;
P_0x6000008bb9c0 .param/l "col" 1 9 248, +C4<010>;
L_0x600000de9030 .functor BUFZ 32, v0x600001435d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efc11d0 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x14efc1060;
 .timescale 0 0;
v0x600001409c20 .array "delay_stages", 1 0, 31 0;
v0x600001409cb0_0 .var/i "i", 31 0;
S_0x14efc1340 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 9 248, 9 248 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x6000008bba00 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000000>;
P_0x6000008bba40 .param/l "col" 1 9 248, +C4<011>;
L_0x600000de9110 .functor BUFZ 32, v0x6000014372a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efc14b0 .scope generate, "col_no_delay" "col_no_delay" 9 253, 9 253 0, S_0x14efc1340;
 .timescale 0 0;
L_0x600000de9180 .functor BUFZ 32, L_0x600000de9110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efc1620 .scope generate, "gen_skew[0]" "gen_skew[0]" 9 142, 9 142 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c93d40 .param/l "row" 1 9 142, +C4<00>;
v0x600001409dd0_0 .net *"_ivl_1", 7 0, L_0x6000017fdf40;  1 drivers
v0x600001409e60_0 .net/2u *"_ivl_2", 7 0, L_0x1500d5c08;  1 drivers
S_0x14efc1790 .scope generate, "row0_skew" "row0_skew" 9 146, 9 146 0, S_0x14efc1620;
 .timescale 0 0;
v0x600001409d40_0 .var "out_reg", 7 0;
S_0x14efc1900 .scope generate, "gen_skew[1]" "gen_skew[1]" 9 142, 9 142 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c93dc0 .param/l "row" 1 9 142, +C4<01>;
v0x60000140a0a0_0 .net *"_ivl_1", 7 0, L_0x6000017fe080;  1 drivers
v0x60000140a130_0 .net/2u *"_ivl_2", 7 0, L_0x1500d5c50;  1 drivers
S_0x14efc1a70 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x14efc1900;
 .timescale 0 0;
v0x600001409ef0 .array "delay_stages", 0 0, 7 0;
v0x600001409f80_0 .var/i "i", 31 0;
v0x60000140a010_0 .var "out_reg", 7 0;
S_0x14ef7d510 .scope generate, "gen_skew[2]" "gen_skew[2]" 9 142, 9 142 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c93e40 .param/l "row" 1 9 142, +C4<010>;
v0x60000140a370_0 .net *"_ivl_1", 7 0, L_0x6000017fe1c0;  1 drivers
v0x60000140a400_0 .net/2u *"_ivl_2", 7 0, L_0x1500d5c98;  1 drivers
S_0x14ef7d680 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x14ef7d510;
 .timescale 0 0;
v0x60000140a1c0 .array "delay_stages", 1 0, 7 0;
v0x60000140a250_0 .var/i "i", 31 0;
v0x60000140a2e0_0 .var "out_reg", 7 0;
S_0x14ef7d7f0 .scope generate, "gen_skew[3]" "gen_skew[3]" 9 142, 9 142 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c93ec0 .param/l "row" 1 9 142, +C4<011>;
v0x60000140a640_0 .net *"_ivl_1", 7 0, L_0x6000017fe300;  1 drivers
v0x60000140a6d0_0 .net/2u *"_ivl_2", 7 0, L_0x1500d5ce0;  1 drivers
S_0x14ef7d960 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x14ef7d7f0;
 .timescale 0 0;
v0x60000140a490 .array "delay_stages", 2 0, 7 0;
v0x60000140a520_0 .var/i "i", 31 0;
v0x60000140a5b0_0 .var "out_reg", 7 0;
S_0x14ef7dad0 .scope generate, "pe_row[0]" "pe_row[0]" 9 213, 9 213 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c93d00 .param/l "row" 1 9 213, +C4<00>;
S_0x14ef7b880 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x14ef7dad0;
 .timescale 0 0;
P_0x600003c93f80 .param/l "col" 1 9 214, +C4<00>;
L_0x600000dedd50 .functor AND 1, v0x60000142bcc0_0, L_0x6000017fe4e0, C4<1>, C4<1>;
L_0x600000deddc0 .functor AND 1, L_0x6000017fe6c0, v0x60000142a760_0, C4<1>, C4<1>;
L_0x600000dede30 .functor OR 1, L_0x6000017fe620, L_0x600000deddc0, C4<0>, C4<0>;
L_0x600000dedea0 .functor AND 1, L_0x1500d7c60, L_0x600000dede30, C4<1>, C4<1>;
L_0x600000dedf10 .functor AND 1, L_0x600000dedea0, L_0x6000017fe800, C4<1>, C4<1>;
v0x60000140b2a0_0 .net *"_ivl_0", 2 0, L_0x6000017fe440;  1 drivers
L_0x1500d5ed8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000140b330_0 .net/2u *"_ivl_11", 2 0, L_0x1500d5ed8;  1 drivers
v0x60000140b3c0_0 .net *"_ivl_13", 0 0, L_0x6000017fe620;  1 drivers
L_0x1500d5f20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000140b450_0 .net/2u *"_ivl_15", 2 0, L_0x1500d5f20;  1 drivers
v0x60000140b4e0_0 .net *"_ivl_17", 0 0, L_0x6000017fe6c0;  1 drivers
v0x60000140b570_0 .net *"_ivl_20", 0 0, L_0x600000deddc0;  1 drivers
v0x60000140b600_0 .net *"_ivl_22", 0 0, L_0x600000dede30;  1 drivers
v0x60000140b690_0 .net *"_ivl_24", 0 0, L_0x600000dedea0;  1 drivers
v0x60000140b720_0 .net *"_ivl_25", 31 0, L_0x6000017fe760;  1 drivers
L_0x1500d5f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000140b7b0_0 .net *"_ivl_28", 15 0, L_0x1500d5f68;  1 drivers
L_0x1500d5fb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000140b840_0 .net/2u *"_ivl_29", 31 0, L_0x1500d5fb0;  1 drivers
L_0x1500d5e48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000140b8d0_0 .net *"_ivl_3", 0 0, L_0x1500d5e48;  1 drivers
v0x60000140b960_0 .net *"_ivl_31", 0 0, L_0x6000017fe800;  1 drivers
L_0x1500d5e90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000140b9f0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d5e90;  1 drivers
v0x60000140ba80_0 .net *"_ivl_6", 0 0, L_0x6000017fe4e0;  1 drivers
v0x60000140bb10_0 .net "do_clear", 0 0, L_0x600000dedf10;  1 drivers
v0x60000140bba0_0 .net "load_weight", 0 0, L_0x600000dedd50;  1 drivers
v0x60000140bc30_0 .net "weight_in", 7 0, L_0x6000017fe580;  1 drivers
L_0x6000017fe440 .concat [ 2 1 0 0], v0x60000142bc30_0, L_0x1500d5e48;
L_0x6000017fe4e0 .cmp/eq 3, L_0x6000017fe440, L_0x1500d5e90;
L_0x6000017fe620 .cmp/eq 3, v0x600001431e60_0, L_0x1500d5ed8;
L_0x6000017fe6c0 .cmp/eq 3, v0x600001431e60_0, L_0x1500d5f20;
L_0x6000017fe760 .concat [ 16 16 0 0], v0x600001431560_0, L_0x1500d5f68;
L_0x6000017fe800 .cmp/eq 32, L_0x6000017fe760, L_0x1500d5fb0;
S_0x14ef7b9f0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef7b880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bbb00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bbb40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000140a760_0 .net *"_ivl_11", 0 0, L_0x6000017fea80;  1 drivers
v0x60000140a7f0_0 .net *"_ivl_12", 15 0, L_0x6000017feb20;  1 drivers
v0x60000140a880_0 .net/s *"_ivl_4", 15 0, L_0x6000017fe8a0;  1 drivers
v0x60000140a910_0 .net/s *"_ivl_6", 15 0, L_0x6000017fe940;  1 drivers
v0x60000140a9a0_0 .net/s "a_signed", 7 0, v0x60000140ab50_0;  1 drivers
v0x60000140aa30_0 .net "act_in", 7 0, L_0x600000dedb90;  alias, 1 drivers
v0x60000140aac0_0 .var "act_out", 7 0;
v0x60000140ab50_0 .var "act_reg", 7 0;
v0x60000140abe0_0 .net "clear_acc", 0 0, L_0x600000dedf10;  alias, 1 drivers
v0x60000140ac70_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000140ad00_0 .net "enable", 0 0, L_0x600000de9500;  alias, 1 drivers
v0x60000140ad90_0 .net "load_weight", 0 0, L_0x600000dedd50;  alias, 1 drivers
v0x60000140ae20_0 .net/s "product", 15 0, L_0x6000017fe9e0;  1 drivers
v0x60000140aeb0_0 .net/s "product_ext", 31 0, L_0x6000017febc0;  1 drivers
v0x60000140af40_0 .net "psum_in", 31 0, L_0x1500d5d28;  alias, 1 drivers
v0x60000140afd0_0 .var "psum_out", 31 0;
v0x60000140b060_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000140b0f0_0 .net/s "w_signed", 7 0, v0x60000140b210_0;  1 drivers
v0x60000140b180_0 .net "weight_in", 7 0, L_0x6000017fe580;  alias, 1 drivers
v0x60000140b210_0 .var "weight_reg", 7 0;
L_0x6000017fe8a0 .extend/s 16, v0x60000140ab50_0;
L_0x6000017fe940 .extend/s 16, v0x60000140b210_0;
L_0x6000017fe9e0 .arith/mult 16, L_0x6000017fe8a0, L_0x6000017fe940;
L_0x6000017fea80 .part L_0x6000017fe9e0, 15, 1;
LS_0x6000017feb20_0_0 .concat [ 1 1 1 1], L_0x6000017fea80, L_0x6000017fea80, L_0x6000017fea80, L_0x6000017fea80;
LS_0x6000017feb20_0_4 .concat [ 1 1 1 1], L_0x6000017fea80, L_0x6000017fea80, L_0x6000017fea80, L_0x6000017fea80;
LS_0x6000017feb20_0_8 .concat [ 1 1 1 1], L_0x6000017fea80, L_0x6000017fea80, L_0x6000017fea80, L_0x6000017fea80;
LS_0x6000017feb20_0_12 .concat [ 1 1 1 1], L_0x6000017fea80, L_0x6000017fea80, L_0x6000017fea80, L_0x6000017fea80;
L_0x6000017feb20 .concat [ 4 4 4 4], LS_0x6000017feb20_0_0, LS_0x6000017feb20_0_4, LS_0x6000017feb20_0_8, LS_0x6000017feb20_0_12;
L_0x6000017febc0 .concat [ 16 16 0 0], L_0x6000017fe9e0, L_0x6000017feb20;
S_0x14ef7bb60 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x14ef7dad0;
 .timescale 0 0;
P_0x600003c8c000 .param/l "col" 1 9 214, +C4<01>;
L_0x600000dee060 .functor AND 1, v0x60000142bcc0_0, L_0x6000017fed00, C4<1>, C4<1>;
L_0x600000dee0d0 .functor AND 1, L_0x6000017feee0, v0x60000142a760_0, C4<1>, C4<1>;
L_0x600000dee140 .functor OR 1, L_0x6000017fee40, L_0x600000dee0d0, C4<0>, C4<0>;
L_0x600000dee1b0 .functor AND 1, L_0x1500d7c60, L_0x600000dee140, C4<1>, C4<1>;
L_0x600000dee220 .functor AND 1, L_0x600000dee1b0, L_0x6000017ff020, C4<1>, C4<1>;
v0x600001404870_0 .net *"_ivl_0", 2 0, L_0x6000017fec60;  1 drivers
L_0x1500d6088 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001404900_0 .net/2u *"_ivl_11", 2 0, L_0x1500d6088;  1 drivers
v0x600001404990_0 .net *"_ivl_13", 0 0, L_0x6000017fee40;  1 drivers
L_0x1500d60d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001404a20_0 .net/2u *"_ivl_15", 2 0, L_0x1500d60d0;  1 drivers
v0x600001404ab0_0 .net *"_ivl_17", 0 0, L_0x6000017feee0;  1 drivers
v0x600001404b40_0 .net *"_ivl_20", 0 0, L_0x600000dee0d0;  1 drivers
v0x600001404bd0_0 .net *"_ivl_22", 0 0, L_0x600000dee140;  1 drivers
v0x600001404c60_0 .net *"_ivl_24", 0 0, L_0x600000dee1b0;  1 drivers
v0x600001404cf0_0 .net *"_ivl_25", 31 0, L_0x6000017fef80;  1 drivers
L_0x1500d6118 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001404d80_0 .net *"_ivl_28", 15 0, L_0x1500d6118;  1 drivers
L_0x1500d6160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001404e10_0 .net/2u *"_ivl_29", 31 0, L_0x1500d6160;  1 drivers
L_0x1500d5ff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001404ea0_0 .net *"_ivl_3", 0 0, L_0x1500d5ff8;  1 drivers
v0x600001404f30_0 .net *"_ivl_31", 0 0, L_0x6000017ff020;  1 drivers
L_0x1500d6040 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001404fc0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d6040;  1 drivers
v0x600001405050_0 .net *"_ivl_6", 0 0, L_0x6000017fed00;  1 drivers
v0x6000014050e0_0 .net "do_clear", 0 0, L_0x600000dee220;  1 drivers
v0x600001405170_0 .net "load_weight", 0 0, L_0x600000dee060;  1 drivers
v0x600001405200_0 .net "weight_in", 7 0, L_0x6000017feda0;  1 drivers
L_0x6000017fec60 .concat [ 2 1 0 0], v0x60000142bc30_0, L_0x1500d5ff8;
L_0x6000017fed00 .cmp/eq 3, L_0x6000017fec60, L_0x1500d6040;
L_0x6000017fee40 .cmp/eq 3, v0x600001431e60_0, L_0x1500d6088;
L_0x6000017feee0 .cmp/eq 3, v0x600001431e60_0, L_0x1500d60d0;
L_0x6000017fef80 .concat [ 16 16 0 0], v0x600001431560_0, L_0x1500d6118;
L_0x6000017ff020 .cmp/eq 32, L_0x6000017fef80, L_0x1500d6160;
S_0x14ef7bcd0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef7bb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bbb80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bbbc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000140bcc0_0 .net *"_ivl_11", 0 0, L_0x6000017ff2a0;  1 drivers
v0x60000140bd50_0 .net *"_ivl_12", 15 0, L_0x6000017ff340;  1 drivers
v0x60000140bde0_0 .net/s *"_ivl_4", 15 0, L_0x6000017ff0c0;  1 drivers
v0x60000140be70_0 .net/s *"_ivl_6", 15 0, L_0x6000017ff160;  1 drivers
v0x60000140bf00_0 .net/s "a_signed", 7 0, v0x600001404120_0;  1 drivers
v0x600001404000_0 .net "act_in", 7 0, v0x60000140aac0_0;  alias, 1 drivers
v0x600001404090_0 .var "act_out", 7 0;
v0x600001404120_0 .var "act_reg", 7 0;
v0x6000014041b0_0 .net "clear_acc", 0 0, L_0x600000dee220;  alias, 1 drivers
v0x600001404240_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000014042d0_0 .net "enable", 0 0, L_0x600000de9500;  alias, 1 drivers
v0x600001404360_0 .net "load_weight", 0 0, L_0x600000dee060;  alias, 1 drivers
v0x6000014043f0_0 .net/s "product", 15 0, L_0x6000017ff200;  1 drivers
v0x600001404480_0 .net/s "product_ext", 31 0, L_0x6000017ff3e0;  1 drivers
v0x600001404510_0 .net "psum_in", 31 0, L_0x1500d5d70;  alias, 1 drivers
v0x6000014045a0_0 .var "psum_out", 31 0;
v0x600001404630_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000014046c0_0 .net/s "w_signed", 7 0, v0x6000014047e0_0;  1 drivers
v0x600001404750_0 .net "weight_in", 7 0, L_0x6000017feda0;  alias, 1 drivers
v0x6000014047e0_0 .var "weight_reg", 7 0;
L_0x6000017ff0c0 .extend/s 16, v0x600001404120_0;
L_0x6000017ff160 .extend/s 16, v0x6000014047e0_0;
L_0x6000017ff200 .arith/mult 16, L_0x6000017ff0c0, L_0x6000017ff160;
L_0x6000017ff2a0 .part L_0x6000017ff200, 15, 1;
LS_0x6000017ff340_0_0 .concat [ 1 1 1 1], L_0x6000017ff2a0, L_0x6000017ff2a0, L_0x6000017ff2a0, L_0x6000017ff2a0;
LS_0x6000017ff340_0_4 .concat [ 1 1 1 1], L_0x6000017ff2a0, L_0x6000017ff2a0, L_0x6000017ff2a0, L_0x6000017ff2a0;
LS_0x6000017ff340_0_8 .concat [ 1 1 1 1], L_0x6000017ff2a0, L_0x6000017ff2a0, L_0x6000017ff2a0, L_0x6000017ff2a0;
LS_0x6000017ff340_0_12 .concat [ 1 1 1 1], L_0x6000017ff2a0, L_0x6000017ff2a0, L_0x6000017ff2a0, L_0x6000017ff2a0;
L_0x6000017ff340 .concat [ 4 4 4 4], LS_0x6000017ff340_0_0, LS_0x6000017ff340_0_4, LS_0x6000017ff340_0_8, LS_0x6000017ff340_0_12;
L_0x6000017ff3e0 .concat [ 16 16 0 0], L_0x6000017ff200, L_0x6000017ff340;
S_0x14ef7be40 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x14ef7dad0;
 .timescale 0 0;
P_0x600003c8c100 .param/l "col" 1 9 214, +C4<010>;
L_0x600000dee370 .functor AND 1, v0x60000142bcc0_0, L_0x6000017ff520, C4<1>, C4<1>;
L_0x600000dee3e0 .functor AND 1, L_0x6000017ff700, v0x60000142a760_0, C4<1>, C4<1>;
L_0x600000dee450 .functor OR 1, L_0x6000017ff660, L_0x600000dee3e0, C4<0>, C4<0>;
L_0x600000dee4c0 .functor AND 1, L_0x1500d7c60, L_0x600000dee450, C4<1>, C4<1>;
L_0x600000dee530 .functor AND 1, L_0x600000dee4c0, L_0x6000017ff840, C4<1>, C4<1>;
v0x600001405dd0_0 .net *"_ivl_0", 3 0, L_0x6000017ff480;  1 drivers
L_0x1500d6238 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001405e60_0 .net/2u *"_ivl_11", 2 0, L_0x1500d6238;  1 drivers
v0x600001405ef0_0 .net *"_ivl_13", 0 0, L_0x6000017ff660;  1 drivers
L_0x1500d6280 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001405f80_0 .net/2u *"_ivl_15", 2 0, L_0x1500d6280;  1 drivers
v0x600001406010_0 .net *"_ivl_17", 0 0, L_0x6000017ff700;  1 drivers
v0x6000014060a0_0 .net *"_ivl_20", 0 0, L_0x600000dee3e0;  1 drivers
v0x600001406130_0 .net *"_ivl_22", 0 0, L_0x600000dee450;  1 drivers
v0x6000014061c0_0 .net *"_ivl_24", 0 0, L_0x600000dee4c0;  1 drivers
v0x600001406250_0 .net *"_ivl_25", 31 0, L_0x6000017ff7a0;  1 drivers
L_0x1500d62c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014062e0_0 .net *"_ivl_28", 15 0, L_0x1500d62c8;  1 drivers
L_0x1500d6310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001406370_0 .net/2u *"_ivl_29", 31 0, L_0x1500d6310;  1 drivers
L_0x1500d61a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001406400_0 .net *"_ivl_3", 1 0, L_0x1500d61a8;  1 drivers
v0x600001406490_0 .net *"_ivl_31", 0 0, L_0x6000017ff840;  1 drivers
L_0x1500d61f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001406520_0 .net/2u *"_ivl_4", 3 0, L_0x1500d61f0;  1 drivers
v0x6000014065b0_0 .net *"_ivl_6", 0 0, L_0x6000017ff520;  1 drivers
v0x600001406640_0 .net "do_clear", 0 0, L_0x600000dee530;  1 drivers
v0x6000014066d0_0 .net "load_weight", 0 0, L_0x600000dee370;  1 drivers
v0x600001406760_0 .net "weight_in", 7 0, L_0x6000017ff5c0;  1 drivers
L_0x6000017ff480 .concat [ 2 2 0 0], v0x60000142bc30_0, L_0x1500d61a8;
L_0x6000017ff520 .cmp/eq 4, L_0x6000017ff480, L_0x1500d61f0;
L_0x6000017ff660 .cmp/eq 3, v0x600001431e60_0, L_0x1500d6238;
L_0x6000017ff700 .cmp/eq 3, v0x600001431e60_0, L_0x1500d6280;
L_0x6000017ff7a0 .concat [ 16 16 0 0], v0x600001431560_0, L_0x1500d62c8;
L_0x6000017ff840 .cmp/eq 32, L_0x6000017ff7a0, L_0x1500d6310;
S_0x14ef7bfb0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef7be40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bbc00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bbc40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001405290_0 .net *"_ivl_11", 0 0, L_0x6000017ffac0;  1 drivers
v0x600001405320_0 .net *"_ivl_12", 15 0, L_0x6000017ffb60;  1 drivers
v0x6000014053b0_0 .net/s *"_ivl_4", 15 0, L_0x6000017ff8e0;  1 drivers
v0x600001405440_0 .net/s *"_ivl_6", 15 0, L_0x6000017ff980;  1 drivers
v0x6000014054d0_0 .net/s "a_signed", 7 0, v0x600001405680_0;  1 drivers
v0x600001405560_0 .net "act_in", 7 0, v0x600001404090_0;  alias, 1 drivers
v0x6000014055f0_0 .var "act_out", 7 0;
v0x600001405680_0 .var "act_reg", 7 0;
v0x600001405710_0 .net "clear_acc", 0 0, L_0x600000dee530;  alias, 1 drivers
v0x6000014057a0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001405830_0 .net "enable", 0 0, L_0x600000de9500;  alias, 1 drivers
v0x6000014058c0_0 .net "load_weight", 0 0, L_0x600000dee370;  alias, 1 drivers
v0x600001405950_0 .net/s "product", 15 0, L_0x6000017ffa20;  1 drivers
v0x6000014059e0_0 .net/s "product_ext", 31 0, L_0x6000017ffc00;  1 drivers
v0x600001405a70_0 .net "psum_in", 31 0, L_0x1500d5db8;  alias, 1 drivers
v0x600001405b00_0 .var "psum_out", 31 0;
v0x600001405b90_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001405c20_0 .net/s "w_signed", 7 0, v0x600001405d40_0;  1 drivers
v0x600001405cb0_0 .net "weight_in", 7 0, L_0x6000017ff5c0;  alias, 1 drivers
v0x600001405d40_0 .var "weight_reg", 7 0;
L_0x6000017ff8e0 .extend/s 16, v0x600001405680_0;
L_0x6000017ff980 .extend/s 16, v0x600001405d40_0;
L_0x6000017ffa20 .arith/mult 16, L_0x6000017ff8e0, L_0x6000017ff980;
L_0x6000017ffac0 .part L_0x6000017ffa20, 15, 1;
LS_0x6000017ffb60_0_0 .concat [ 1 1 1 1], L_0x6000017ffac0, L_0x6000017ffac0, L_0x6000017ffac0, L_0x6000017ffac0;
LS_0x6000017ffb60_0_4 .concat [ 1 1 1 1], L_0x6000017ffac0, L_0x6000017ffac0, L_0x6000017ffac0, L_0x6000017ffac0;
LS_0x6000017ffb60_0_8 .concat [ 1 1 1 1], L_0x6000017ffac0, L_0x6000017ffac0, L_0x6000017ffac0, L_0x6000017ffac0;
LS_0x6000017ffb60_0_12 .concat [ 1 1 1 1], L_0x6000017ffac0, L_0x6000017ffac0, L_0x6000017ffac0, L_0x6000017ffac0;
L_0x6000017ffb60 .concat [ 4 4 4 4], LS_0x6000017ffb60_0_0, LS_0x6000017ffb60_0_4, LS_0x6000017ffb60_0_8, LS_0x6000017ffb60_0_12;
L_0x6000017ffc00 .concat [ 16 16 0 0], L_0x6000017ffa20, L_0x6000017ffb60;
S_0x14ef7c120 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x14ef7dad0;
 .timescale 0 0;
P_0x600003c8c240 .param/l "col" 1 9 214, +C4<011>;
L_0x600000dee680 .functor AND 1, v0x60000142bcc0_0, L_0x6000017ffd40, C4<1>, C4<1>;
L_0x600000dee6f0 .functor AND 1, L_0x6000017fff20, v0x60000142a760_0, C4<1>, C4<1>;
L_0x600000dee760 .functor OR 1, L_0x6000017ffe80, L_0x600000dee6f0, C4<0>, C4<0>;
L_0x600000dee7d0 .functor AND 1, L_0x1500d7c60, L_0x600000dee760, C4<1>, C4<1>;
L_0x600000dee840 .functor AND 1, L_0x600000dee7d0, L_0x6000017f80a0, C4<1>, C4<1>;
v0x600001407330_0 .net *"_ivl_0", 3 0, L_0x6000017ffca0;  1 drivers
L_0x1500d63e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014073c0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d63e8;  1 drivers
v0x600001407450_0 .net *"_ivl_13", 0 0, L_0x6000017ffe80;  1 drivers
L_0x1500d6430 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014074e0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d6430;  1 drivers
v0x600001407570_0 .net *"_ivl_17", 0 0, L_0x6000017fff20;  1 drivers
v0x600001407600_0 .net *"_ivl_20", 0 0, L_0x600000dee6f0;  1 drivers
v0x600001407690_0 .net *"_ivl_22", 0 0, L_0x600000dee760;  1 drivers
v0x600001407720_0 .net *"_ivl_24", 0 0, L_0x600000dee7d0;  1 drivers
v0x6000014077b0_0 .net *"_ivl_25", 31 0, L_0x6000017f8000;  1 drivers
L_0x1500d6478 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001407840_0 .net *"_ivl_28", 15 0, L_0x1500d6478;  1 drivers
L_0x1500d64c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014078d0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d64c0;  1 drivers
L_0x1500d6358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001407960_0 .net *"_ivl_3", 1 0, L_0x1500d6358;  1 drivers
v0x6000014079f0_0 .net *"_ivl_31", 0 0, L_0x6000017f80a0;  1 drivers
L_0x1500d63a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001407a80_0 .net/2u *"_ivl_4", 3 0, L_0x1500d63a0;  1 drivers
v0x600001407b10_0 .net *"_ivl_6", 0 0, L_0x6000017ffd40;  1 drivers
v0x600001407ba0_0 .net "do_clear", 0 0, L_0x600000dee840;  1 drivers
v0x600001407c30_0 .net "load_weight", 0 0, L_0x600000dee680;  1 drivers
v0x600001407cc0_0 .net "weight_in", 7 0, L_0x6000017ffde0;  1 drivers
L_0x6000017ffca0 .concat [ 2 2 0 0], v0x60000142bc30_0, L_0x1500d6358;
L_0x6000017ffd40 .cmp/eq 4, L_0x6000017ffca0, L_0x1500d63a0;
L_0x6000017ffe80 .cmp/eq 3, v0x600001431e60_0, L_0x1500d63e8;
L_0x6000017fff20 .cmp/eq 3, v0x600001431e60_0, L_0x1500d6430;
L_0x6000017f8000 .concat [ 16 16 0 0], v0x600001431560_0, L_0x1500d6478;
L_0x6000017f80a0 .cmp/eq 32, L_0x6000017f8000, L_0x1500d64c0;
S_0x14ef7c290 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef7c120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bbc80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bbcc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000014067f0_0 .net *"_ivl_11", 0 0, L_0x6000017f8320;  1 drivers
v0x600001406880_0 .net *"_ivl_12", 15 0, L_0x6000017f83c0;  1 drivers
v0x600001406910_0 .net/s *"_ivl_4", 15 0, L_0x6000017f8140;  1 drivers
v0x6000014069a0_0 .net/s *"_ivl_6", 15 0, L_0x6000017f81e0;  1 drivers
v0x600001406a30_0 .net/s "a_signed", 7 0, v0x600001406be0_0;  1 drivers
v0x600001406ac0_0 .net "act_in", 7 0, v0x6000014055f0_0;  alias, 1 drivers
v0x600001406b50_0 .var "act_out", 7 0;
v0x600001406be0_0 .var "act_reg", 7 0;
v0x600001406c70_0 .net "clear_acc", 0 0, L_0x600000dee840;  alias, 1 drivers
v0x600001406d00_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001406d90_0 .net "enable", 0 0, L_0x600000de9500;  alias, 1 drivers
v0x600001406e20_0 .net "load_weight", 0 0, L_0x600000dee680;  alias, 1 drivers
v0x600001406eb0_0 .net/s "product", 15 0, L_0x6000017f8280;  1 drivers
v0x600001406f40_0 .net/s "product_ext", 31 0, L_0x6000017f8460;  1 drivers
v0x600001406fd0_0 .net "psum_in", 31 0, L_0x1500d5e00;  alias, 1 drivers
v0x600001407060_0 .var "psum_out", 31 0;
v0x6000014070f0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001407180_0 .net/s "w_signed", 7 0, v0x6000014072a0_0;  1 drivers
v0x600001407210_0 .net "weight_in", 7 0, L_0x6000017ffde0;  alias, 1 drivers
v0x6000014072a0_0 .var "weight_reg", 7 0;
L_0x6000017f8140 .extend/s 16, v0x600001406be0_0;
L_0x6000017f81e0 .extend/s 16, v0x6000014072a0_0;
L_0x6000017f8280 .arith/mult 16, L_0x6000017f8140, L_0x6000017f81e0;
L_0x6000017f8320 .part L_0x6000017f8280, 15, 1;
LS_0x6000017f83c0_0_0 .concat [ 1 1 1 1], L_0x6000017f8320, L_0x6000017f8320, L_0x6000017f8320, L_0x6000017f8320;
LS_0x6000017f83c0_0_4 .concat [ 1 1 1 1], L_0x6000017f8320, L_0x6000017f8320, L_0x6000017f8320, L_0x6000017f8320;
LS_0x6000017f83c0_0_8 .concat [ 1 1 1 1], L_0x6000017f8320, L_0x6000017f8320, L_0x6000017f8320, L_0x6000017f8320;
LS_0x6000017f83c0_0_12 .concat [ 1 1 1 1], L_0x6000017f8320, L_0x6000017f8320, L_0x6000017f8320, L_0x6000017f8320;
L_0x6000017f83c0 .concat [ 4 4 4 4], LS_0x6000017f83c0_0_0, LS_0x6000017f83c0_0_4, LS_0x6000017f83c0_0_8, LS_0x6000017f83c0_0_12;
L_0x6000017f8460 .concat [ 16 16 0 0], L_0x6000017f8280, L_0x6000017f83c0;
S_0x14ef7c400 .scope generate, "pe_row[1]" "pe_row[1]" 9 213, 9 213 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c8c340 .param/l "row" 1 9 213, +C4<01>;
S_0x14ef7c570 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x14ef7c400;
 .timescale 0 0;
P_0x600003c8c3c0 .param/l "col" 1 9 214, +C4<00>;
L_0x600000dee990 .functor AND 1, v0x60000142bcc0_0, L_0x6000017f85a0, C4<1>, C4<1>;
L_0x600000deea70 .functor AND 1, L_0x6000017f8780, v0x60000142a760_0, C4<1>, C4<1>;
L_0x600000deeae0 .functor OR 1, L_0x6000017f86e0, L_0x600000deea70, C4<0>, C4<0>;
L_0x600000deeb50 .functor AND 1, L_0x1500d7c60, L_0x600000deeae0, C4<1>, C4<1>;
L_0x600000deebc0 .functor AND 1, L_0x600000deeb50, L_0x6000017f88c0, C4<1>, C4<1>;
v0x600001400900_0 .net *"_ivl_0", 2 0, L_0x6000017f8500;  1 drivers
L_0x1500d6598 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001400990_0 .net/2u *"_ivl_11", 2 0, L_0x1500d6598;  1 drivers
v0x600001400a20_0 .net *"_ivl_13", 0 0, L_0x6000017f86e0;  1 drivers
L_0x1500d65e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001400ab0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d65e0;  1 drivers
v0x600001400b40_0 .net *"_ivl_17", 0 0, L_0x6000017f8780;  1 drivers
v0x600001400bd0_0 .net *"_ivl_20", 0 0, L_0x600000deea70;  1 drivers
v0x600001400c60_0 .net *"_ivl_22", 0 0, L_0x600000deeae0;  1 drivers
v0x600001400cf0_0 .net *"_ivl_24", 0 0, L_0x600000deeb50;  1 drivers
v0x600001400d80_0 .net *"_ivl_25", 31 0, L_0x6000017f8820;  1 drivers
L_0x1500d6628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001400e10_0 .net *"_ivl_28", 15 0, L_0x1500d6628;  1 drivers
L_0x1500d6670 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001400ea0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d6670;  1 drivers
L_0x1500d6508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001400f30_0 .net *"_ivl_3", 0 0, L_0x1500d6508;  1 drivers
v0x600001400fc0_0 .net *"_ivl_31", 0 0, L_0x6000017f88c0;  1 drivers
L_0x1500d6550 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001401050_0 .net/2u *"_ivl_4", 2 0, L_0x1500d6550;  1 drivers
v0x6000014010e0_0 .net *"_ivl_6", 0 0, L_0x6000017f85a0;  1 drivers
v0x600001401170_0 .net "do_clear", 0 0, L_0x600000deebc0;  1 drivers
v0x600001401200_0 .net "load_weight", 0 0, L_0x600000dee990;  1 drivers
v0x600001401290_0 .net "weight_in", 7 0, L_0x6000017f8640;  1 drivers
L_0x6000017f8500 .concat [ 2 1 0 0], v0x60000142bc30_0, L_0x1500d6508;
L_0x6000017f85a0 .cmp/eq 3, L_0x6000017f8500, L_0x1500d6550;
L_0x6000017f86e0 .cmp/eq 3, v0x600001431e60_0, L_0x1500d6598;
L_0x6000017f8780 .cmp/eq 3, v0x600001431e60_0, L_0x1500d65e0;
L_0x6000017f8820 .concat [ 16 16 0 0], v0x600001431560_0, L_0x1500d6628;
L_0x6000017f88c0 .cmp/eq 32, L_0x6000017f8820, L_0x1500d6670;
S_0x14ef7c6e0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef7c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bbd00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bbd40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001407d50_0 .net *"_ivl_11", 0 0, L_0x6000017f8b40;  1 drivers
v0x600001407de0_0 .net *"_ivl_12", 15 0, L_0x6000017f8be0;  1 drivers
v0x600001407e70_0 .net/s *"_ivl_4", 15 0, L_0x6000017f8960;  1 drivers
v0x600001407f00_0 .net/s *"_ivl_6", 15 0, L_0x6000017f8a00;  1 drivers
v0x600001400000_0 .net/s "a_signed", 7 0, v0x6000014001b0_0;  1 drivers
v0x600001400090_0 .net "act_in", 7 0, L_0x600000dedc00;  alias, 1 drivers
v0x600001400120_0 .var "act_out", 7 0;
v0x6000014001b0_0 .var "act_reg", 7 0;
v0x600001400240_0 .net "clear_acc", 0 0, L_0x600000deebc0;  alias, 1 drivers
v0x6000014002d0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001400360_0 .net "enable", 0 0, L_0x600000de9500;  alias, 1 drivers
v0x6000014003f0_0 .net "load_weight", 0 0, L_0x600000dee990;  alias, 1 drivers
v0x600001400480_0 .net/s "product", 15 0, L_0x6000017f8aa0;  1 drivers
v0x600001400510_0 .net/s "product_ext", 31 0, L_0x6000017f8c80;  1 drivers
v0x6000014005a0_0 .net "psum_in", 31 0, v0x60000140afd0_0;  alias, 1 drivers
v0x600001400630_0 .var "psum_out", 31 0;
v0x6000014006c0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001400750_0 .net/s "w_signed", 7 0, v0x600001400870_0;  1 drivers
v0x6000014007e0_0 .net "weight_in", 7 0, L_0x6000017f8640;  alias, 1 drivers
v0x600001400870_0 .var "weight_reg", 7 0;
L_0x6000017f8960 .extend/s 16, v0x6000014001b0_0;
L_0x6000017f8a00 .extend/s 16, v0x600001400870_0;
L_0x6000017f8aa0 .arith/mult 16, L_0x6000017f8960, L_0x6000017f8a00;
L_0x6000017f8b40 .part L_0x6000017f8aa0, 15, 1;
LS_0x6000017f8be0_0_0 .concat [ 1 1 1 1], L_0x6000017f8b40, L_0x6000017f8b40, L_0x6000017f8b40, L_0x6000017f8b40;
LS_0x6000017f8be0_0_4 .concat [ 1 1 1 1], L_0x6000017f8b40, L_0x6000017f8b40, L_0x6000017f8b40, L_0x6000017f8b40;
LS_0x6000017f8be0_0_8 .concat [ 1 1 1 1], L_0x6000017f8b40, L_0x6000017f8b40, L_0x6000017f8b40, L_0x6000017f8b40;
LS_0x6000017f8be0_0_12 .concat [ 1 1 1 1], L_0x6000017f8b40, L_0x6000017f8b40, L_0x6000017f8b40, L_0x6000017f8b40;
L_0x6000017f8be0 .concat [ 4 4 4 4], LS_0x6000017f8be0_0_0, LS_0x6000017f8be0_0_4, LS_0x6000017f8be0_0_8, LS_0x6000017f8be0_0_12;
L_0x6000017f8c80 .concat [ 16 16 0 0], L_0x6000017f8aa0, L_0x6000017f8be0;
S_0x14ef7c850 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x14ef7c400;
 .timescale 0 0;
P_0x600003c8c200 .param/l "col" 1 9 214, +C4<01>;
L_0x600000deed10 .functor AND 1, v0x60000142bcc0_0, L_0x6000017f8dc0, C4<1>, C4<1>;
L_0x600000deed80 .functor AND 1, L_0x6000017f8fa0, v0x60000142a760_0, C4<1>, C4<1>;
L_0x600000deedf0 .functor OR 1, L_0x6000017f8f00, L_0x600000deed80, C4<0>, C4<0>;
L_0x600000deee60 .functor AND 1, L_0x1500d7c60, L_0x600000deedf0, C4<1>, C4<1>;
L_0x600000deeed0 .functor AND 1, L_0x600000deee60, L_0x6000017f90e0, C4<1>, C4<1>;
v0x600001401e60_0 .net *"_ivl_0", 2 0, L_0x6000017f8d20;  1 drivers
L_0x1500d6748 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001401ef0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d6748;  1 drivers
v0x600001401f80_0 .net *"_ivl_13", 0 0, L_0x6000017f8f00;  1 drivers
L_0x1500d6790 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001402010_0 .net/2u *"_ivl_15", 2 0, L_0x1500d6790;  1 drivers
v0x6000014020a0_0 .net *"_ivl_17", 0 0, L_0x6000017f8fa0;  1 drivers
v0x600001402130_0 .net *"_ivl_20", 0 0, L_0x600000deed80;  1 drivers
v0x6000014021c0_0 .net *"_ivl_22", 0 0, L_0x600000deedf0;  1 drivers
v0x600001402250_0 .net *"_ivl_24", 0 0, L_0x600000deee60;  1 drivers
v0x6000014022e0_0 .net *"_ivl_25", 31 0, L_0x6000017f9040;  1 drivers
L_0x1500d67d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001402370_0 .net *"_ivl_28", 15 0, L_0x1500d67d8;  1 drivers
L_0x1500d6820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001402400_0 .net/2u *"_ivl_29", 31 0, L_0x1500d6820;  1 drivers
L_0x1500d66b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001402490_0 .net *"_ivl_3", 0 0, L_0x1500d66b8;  1 drivers
v0x600001402520_0 .net *"_ivl_31", 0 0, L_0x6000017f90e0;  1 drivers
L_0x1500d6700 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000014025b0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d6700;  1 drivers
v0x600001402640_0 .net *"_ivl_6", 0 0, L_0x6000017f8dc0;  1 drivers
v0x6000014026d0_0 .net "do_clear", 0 0, L_0x600000deeed0;  1 drivers
v0x600001402760_0 .net "load_weight", 0 0, L_0x600000deed10;  1 drivers
v0x6000014027f0_0 .net "weight_in", 7 0, L_0x6000017f8e60;  1 drivers
L_0x6000017f8d20 .concat [ 2 1 0 0], v0x60000142bc30_0, L_0x1500d66b8;
L_0x6000017f8dc0 .cmp/eq 3, L_0x6000017f8d20, L_0x1500d6700;
L_0x6000017f8f00 .cmp/eq 3, v0x600001431e60_0, L_0x1500d6748;
L_0x6000017f8fa0 .cmp/eq 3, v0x600001431e60_0, L_0x1500d6790;
L_0x6000017f9040 .concat [ 16 16 0 0], v0x600001431560_0, L_0x1500d67d8;
L_0x6000017f90e0 .cmp/eq 32, L_0x6000017f9040, L_0x1500d6820;
S_0x14ef7c9c0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef7c850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bbd80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bbdc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001401320_0 .net *"_ivl_11", 0 0, L_0x6000017f9360;  1 drivers
v0x6000014013b0_0 .net *"_ivl_12", 15 0, L_0x6000017f9400;  1 drivers
v0x600001401440_0 .net/s *"_ivl_4", 15 0, L_0x6000017f9180;  1 drivers
v0x6000014014d0_0 .net/s *"_ivl_6", 15 0, L_0x6000017f9220;  1 drivers
v0x600001401560_0 .net/s "a_signed", 7 0, v0x600001401710_0;  1 drivers
v0x6000014015f0_0 .net "act_in", 7 0, v0x600001400120_0;  alias, 1 drivers
v0x600001401680_0 .var "act_out", 7 0;
v0x600001401710_0 .var "act_reg", 7 0;
v0x6000014017a0_0 .net "clear_acc", 0 0, L_0x600000deeed0;  alias, 1 drivers
v0x600001401830_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000014018c0_0 .net "enable", 0 0, L_0x600000de9500;  alias, 1 drivers
v0x600001401950_0 .net "load_weight", 0 0, L_0x600000deed10;  alias, 1 drivers
v0x6000014019e0_0 .net/s "product", 15 0, L_0x6000017f92c0;  1 drivers
v0x600001401a70_0 .net/s "product_ext", 31 0, L_0x6000017f94a0;  1 drivers
v0x600001401b00_0 .net "psum_in", 31 0, v0x6000014045a0_0;  alias, 1 drivers
v0x600001401b90_0 .var "psum_out", 31 0;
v0x600001401c20_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001401cb0_0 .net/s "w_signed", 7 0, v0x600001401dd0_0;  1 drivers
v0x600001401d40_0 .net "weight_in", 7 0, L_0x6000017f8e60;  alias, 1 drivers
v0x600001401dd0_0 .var "weight_reg", 7 0;
L_0x6000017f9180 .extend/s 16, v0x600001401710_0;
L_0x6000017f9220 .extend/s 16, v0x600001401dd0_0;
L_0x6000017f92c0 .arith/mult 16, L_0x6000017f9180, L_0x6000017f9220;
L_0x6000017f9360 .part L_0x6000017f92c0, 15, 1;
LS_0x6000017f9400_0_0 .concat [ 1 1 1 1], L_0x6000017f9360, L_0x6000017f9360, L_0x6000017f9360, L_0x6000017f9360;
LS_0x6000017f9400_0_4 .concat [ 1 1 1 1], L_0x6000017f9360, L_0x6000017f9360, L_0x6000017f9360, L_0x6000017f9360;
LS_0x6000017f9400_0_8 .concat [ 1 1 1 1], L_0x6000017f9360, L_0x6000017f9360, L_0x6000017f9360, L_0x6000017f9360;
LS_0x6000017f9400_0_12 .concat [ 1 1 1 1], L_0x6000017f9360, L_0x6000017f9360, L_0x6000017f9360, L_0x6000017f9360;
L_0x6000017f9400 .concat [ 4 4 4 4], LS_0x6000017f9400_0_0, LS_0x6000017f9400_0_4, LS_0x6000017f9400_0_8, LS_0x6000017f9400_0_12;
L_0x6000017f94a0 .concat [ 16 16 0 0], L_0x6000017f92c0, L_0x6000017f9400;
S_0x14ef7cb30 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x14ef7c400;
 .timescale 0 0;
P_0x600003c8c580 .param/l "col" 1 9 214, +C4<010>;
L_0x600000def020 .functor AND 1, v0x60000142bcc0_0, L_0x6000017f95e0, C4<1>, C4<1>;
L_0x600000deea00 .functor AND 1, L_0x6000017f97c0, v0x60000142a760_0, C4<1>, C4<1>;
L_0x600000def090 .functor OR 1, L_0x6000017f9720, L_0x600000deea00, C4<0>, C4<0>;
L_0x600000def100 .functor AND 1, L_0x1500d7c60, L_0x600000def090, C4<1>, C4<1>;
L_0x600000def170 .functor AND 1, L_0x600000def100, L_0x6000017f9900, C4<1>, C4<1>;
v0x6000014033c0_0 .net *"_ivl_0", 3 0, L_0x6000017f9540;  1 drivers
L_0x1500d68f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001403450_0 .net/2u *"_ivl_11", 2 0, L_0x1500d68f8;  1 drivers
v0x6000014034e0_0 .net *"_ivl_13", 0 0, L_0x6000017f9720;  1 drivers
L_0x1500d6940 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001403570_0 .net/2u *"_ivl_15", 2 0, L_0x1500d6940;  1 drivers
v0x600001403600_0 .net *"_ivl_17", 0 0, L_0x6000017f97c0;  1 drivers
v0x600001403690_0 .net *"_ivl_20", 0 0, L_0x600000deea00;  1 drivers
v0x600001403720_0 .net *"_ivl_22", 0 0, L_0x600000def090;  1 drivers
v0x6000014037b0_0 .net *"_ivl_24", 0 0, L_0x600000def100;  1 drivers
v0x600001403840_0 .net *"_ivl_25", 31 0, L_0x6000017f9860;  1 drivers
L_0x1500d6988 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014038d0_0 .net *"_ivl_28", 15 0, L_0x1500d6988;  1 drivers
L_0x1500d69d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001403960_0 .net/2u *"_ivl_29", 31 0, L_0x1500d69d0;  1 drivers
L_0x1500d6868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014039f0_0 .net *"_ivl_3", 1 0, L_0x1500d6868;  1 drivers
v0x600001403a80_0 .net *"_ivl_31", 0 0, L_0x6000017f9900;  1 drivers
L_0x1500d68b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001403b10_0 .net/2u *"_ivl_4", 3 0, L_0x1500d68b0;  1 drivers
v0x600001403ba0_0 .net *"_ivl_6", 0 0, L_0x6000017f95e0;  1 drivers
v0x600001403c30_0 .net "do_clear", 0 0, L_0x600000def170;  1 drivers
v0x600001403cc0_0 .net "load_weight", 0 0, L_0x600000def020;  1 drivers
v0x600001403d50_0 .net "weight_in", 7 0, L_0x6000017f9680;  1 drivers
L_0x6000017f9540 .concat [ 2 2 0 0], v0x60000142bc30_0, L_0x1500d6868;
L_0x6000017f95e0 .cmp/eq 4, L_0x6000017f9540, L_0x1500d68b0;
L_0x6000017f9720 .cmp/eq 3, v0x600001431e60_0, L_0x1500d68f8;
L_0x6000017f97c0 .cmp/eq 3, v0x600001431e60_0, L_0x1500d6940;
L_0x6000017f9860 .concat [ 16 16 0 0], v0x600001431560_0, L_0x1500d6988;
L_0x6000017f9900 .cmp/eq 32, L_0x6000017f9860, L_0x1500d69d0;
S_0x14ef7cca0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef7cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bbe80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bbec0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001402880_0 .net *"_ivl_11", 0 0, L_0x6000017f9b80;  1 drivers
v0x600001402910_0 .net *"_ivl_12", 15 0, L_0x6000017f9c20;  1 drivers
v0x6000014029a0_0 .net/s *"_ivl_4", 15 0, L_0x6000017f99a0;  1 drivers
v0x600001402a30_0 .net/s *"_ivl_6", 15 0, L_0x6000017f9a40;  1 drivers
v0x600001402ac0_0 .net/s "a_signed", 7 0, v0x600001402c70_0;  1 drivers
v0x600001402b50_0 .net "act_in", 7 0, v0x600001401680_0;  alias, 1 drivers
v0x600001402be0_0 .var "act_out", 7 0;
v0x600001402c70_0 .var "act_reg", 7 0;
v0x600001402d00_0 .net "clear_acc", 0 0, L_0x600000def170;  alias, 1 drivers
v0x600001402d90_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001402e20_0 .net "enable", 0 0, L_0x600000de9500;  alias, 1 drivers
v0x600001402eb0_0 .net "load_weight", 0 0, L_0x600000def020;  alias, 1 drivers
v0x600001402f40_0 .net/s "product", 15 0, L_0x6000017f9ae0;  1 drivers
v0x600001402fd0_0 .net/s "product_ext", 31 0, L_0x6000017f9cc0;  1 drivers
v0x600001403060_0 .net "psum_in", 31 0, v0x600001405b00_0;  alias, 1 drivers
v0x6000014030f0_0 .var "psum_out", 31 0;
v0x600001403180_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001403210_0 .net/s "w_signed", 7 0, v0x600001403330_0;  1 drivers
v0x6000014032a0_0 .net "weight_in", 7 0, L_0x6000017f9680;  alias, 1 drivers
v0x600001403330_0 .var "weight_reg", 7 0;
L_0x6000017f99a0 .extend/s 16, v0x600001402c70_0;
L_0x6000017f9a40 .extend/s 16, v0x600001403330_0;
L_0x6000017f9ae0 .arith/mult 16, L_0x6000017f99a0, L_0x6000017f9a40;
L_0x6000017f9b80 .part L_0x6000017f9ae0, 15, 1;
LS_0x6000017f9c20_0_0 .concat [ 1 1 1 1], L_0x6000017f9b80, L_0x6000017f9b80, L_0x6000017f9b80, L_0x6000017f9b80;
LS_0x6000017f9c20_0_4 .concat [ 1 1 1 1], L_0x6000017f9b80, L_0x6000017f9b80, L_0x6000017f9b80, L_0x6000017f9b80;
LS_0x6000017f9c20_0_8 .concat [ 1 1 1 1], L_0x6000017f9b80, L_0x6000017f9b80, L_0x6000017f9b80, L_0x6000017f9b80;
LS_0x6000017f9c20_0_12 .concat [ 1 1 1 1], L_0x6000017f9b80, L_0x6000017f9b80, L_0x6000017f9b80, L_0x6000017f9b80;
L_0x6000017f9c20 .concat [ 4 4 4 4], LS_0x6000017f9c20_0_0, LS_0x6000017f9c20_0_4, LS_0x6000017f9c20_0_8, LS_0x6000017f9c20_0_12;
L_0x6000017f9cc0 .concat [ 16 16 0 0], L_0x6000017f9ae0, L_0x6000017f9c20;
S_0x14ef7ce10 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x14ef7c400;
 .timescale 0 0;
P_0x600003c8c680 .param/l "col" 1 9 214, +C4<011>;
L_0x600000def2c0 .functor AND 1, v0x60000142bcc0_0, L_0x6000017f9e00, C4<1>, C4<1>;
L_0x600000def330 .functor AND 1, L_0x6000017f9fe0, v0x60000142a760_0, C4<1>, C4<1>;
L_0x600000def3a0 .functor OR 1, L_0x6000017f9f40, L_0x600000def330, C4<0>, C4<0>;
L_0x600000def410 .functor AND 1, L_0x1500d7c60, L_0x600000def3a0, C4<1>, C4<1>;
L_0x600000def480 .functor AND 1, L_0x600000def410, L_0x6000017fa120, C4<1>, C4<1>;
v0x60000143c990_0 .net *"_ivl_0", 3 0, L_0x6000017f9d60;  1 drivers
L_0x1500d6aa8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000143ca20_0 .net/2u *"_ivl_11", 2 0, L_0x1500d6aa8;  1 drivers
v0x60000143cab0_0 .net *"_ivl_13", 0 0, L_0x6000017f9f40;  1 drivers
L_0x1500d6af0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000143cb40_0 .net/2u *"_ivl_15", 2 0, L_0x1500d6af0;  1 drivers
v0x60000143cbd0_0 .net *"_ivl_17", 0 0, L_0x6000017f9fe0;  1 drivers
v0x60000143cc60_0 .net *"_ivl_20", 0 0, L_0x600000def330;  1 drivers
v0x60000143ccf0_0 .net *"_ivl_22", 0 0, L_0x600000def3a0;  1 drivers
v0x60000143cd80_0 .net *"_ivl_24", 0 0, L_0x600000def410;  1 drivers
v0x60000143ce10_0 .net *"_ivl_25", 31 0, L_0x6000017fa080;  1 drivers
L_0x1500d6b38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000143cea0_0 .net *"_ivl_28", 15 0, L_0x1500d6b38;  1 drivers
L_0x1500d6b80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000143cf30_0 .net/2u *"_ivl_29", 31 0, L_0x1500d6b80;  1 drivers
L_0x1500d6a18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000143cfc0_0 .net *"_ivl_3", 1 0, L_0x1500d6a18;  1 drivers
v0x60000143d050_0 .net *"_ivl_31", 0 0, L_0x6000017fa120;  1 drivers
L_0x1500d6a60 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000143d0e0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d6a60;  1 drivers
v0x60000143d170_0 .net *"_ivl_6", 0 0, L_0x6000017f9e00;  1 drivers
v0x60000143d200_0 .net "do_clear", 0 0, L_0x600000def480;  1 drivers
v0x60000143d290_0 .net "load_weight", 0 0, L_0x600000def2c0;  1 drivers
v0x60000143d320_0 .net "weight_in", 7 0, L_0x6000017f9ea0;  1 drivers
L_0x6000017f9d60 .concat [ 2 2 0 0], v0x60000142bc30_0, L_0x1500d6a18;
L_0x6000017f9e00 .cmp/eq 4, L_0x6000017f9d60, L_0x1500d6a60;
L_0x6000017f9f40 .cmp/eq 3, v0x600001431e60_0, L_0x1500d6aa8;
L_0x6000017f9fe0 .cmp/eq 3, v0x600001431e60_0, L_0x1500d6af0;
L_0x6000017fa080 .concat [ 16 16 0 0], v0x600001431560_0, L_0x1500d6b38;
L_0x6000017fa120 .cmp/eq 32, L_0x6000017fa080, L_0x1500d6b80;
S_0x14ef7cf80 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14ef7ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bbf00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bbf40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001403de0_0 .net *"_ivl_11", 0 0, L_0x6000017fa3a0;  1 drivers
v0x600001403e70_0 .net *"_ivl_12", 15 0, L_0x6000017fa440;  1 drivers
v0x600001403f00_0 .net/s *"_ivl_4", 15 0, L_0x6000017fa1c0;  1 drivers
v0x60000143c000_0 .net/s *"_ivl_6", 15 0, L_0x6000017fa260;  1 drivers
v0x60000143c090_0 .net/s "a_signed", 7 0, v0x60000143c240_0;  1 drivers
v0x60000143c120_0 .net "act_in", 7 0, v0x600001402be0_0;  alias, 1 drivers
v0x60000143c1b0_0 .var "act_out", 7 0;
v0x60000143c240_0 .var "act_reg", 7 0;
v0x60000143c2d0_0 .net "clear_acc", 0 0, L_0x600000def480;  alias, 1 drivers
v0x60000143c360_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000143c3f0_0 .net "enable", 0 0, L_0x600000de9500;  alias, 1 drivers
v0x60000143c480_0 .net "load_weight", 0 0, L_0x600000def2c0;  alias, 1 drivers
v0x60000143c510_0 .net/s "product", 15 0, L_0x6000017fa300;  1 drivers
v0x60000143c5a0_0 .net/s "product_ext", 31 0, L_0x6000017fa4e0;  1 drivers
v0x60000143c630_0 .net "psum_in", 31 0, v0x600001407060_0;  alias, 1 drivers
v0x60000143c6c0_0 .var "psum_out", 31 0;
v0x60000143c750_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000143c7e0_0 .net/s "w_signed", 7 0, v0x60000143c900_0;  1 drivers
v0x60000143c870_0 .net "weight_in", 7 0, L_0x6000017f9ea0;  alias, 1 drivers
v0x60000143c900_0 .var "weight_reg", 7 0;
L_0x6000017fa1c0 .extend/s 16, v0x60000143c240_0;
L_0x6000017fa260 .extend/s 16, v0x60000143c900_0;
L_0x6000017fa300 .arith/mult 16, L_0x6000017fa1c0, L_0x6000017fa260;
L_0x6000017fa3a0 .part L_0x6000017fa300, 15, 1;
LS_0x6000017fa440_0_0 .concat [ 1 1 1 1], L_0x6000017fa3a0, L_0x6000017fa3a0, L_0x6000017fa3a0, L_0x6000017fa3a0;
LS_0x6000017fa440_0_4 .concat [ 1 1 1 1], L_0x6000017fa3a0, L_0x6000017fa3a0, L_0x6000017fa3a0, L_0x6000017fa3a0;
LS_0x6000017fa440_0_8 .concat [ 1 1 1 1], L_0x6000017fa3a0, L_0x6000017fa3a0, L_0x6000017fa3a0, L_0x6000017fa3a0;
LS_0x6000017fa440_0_12 .concat [ 1 1 1 1], L_0x6000017fa3a0, L_0x6000017fa3a0, L_0x6000017fa3a0, L_0x6000017fa3a0;
L_0x6000017fa440 .concat [ 4 4 4 4], LS_0x6000017fa440_0_0, LS_0x6000017fa440_0_4, LS_0x6000017fa440_0_8, LS_0x6000017fa440_0_12;
L_0x6000017fa4e0 .concat [ 16 16 0 0], L_0x6000017fa300, L_0x6000017fa440;
S_0x14ef7d0f0 .scope generate, "pe_row[2]" "pe_row[2]" 9 213, 9 213 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c8c780 .param/l "row" 1 9 213, +C4<010>;
S_0x14eff6f20 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x14ef7d0f0;
 .timescale 0 0;
P_0x600003c8c800 .param/l "col" 1 9 214, +C4<00>;
L_0x600000def5d0 .functor AND 1, v0x60000142bcc0_0, L_0x6000017fa620, C4<1>, C4<1>;
L_0x600000def640 .functor AND 1, L_0x6000017fa800, v0x60000142a760_0, C4<1>, C4<1>;
L_0x600000def6b0 .functor OR 1, L_0x6000017fa760, L_0x600000def640, C4<0>, C4<0>;
L_0x600000def720 .functor AND 1, L_0x1500d7c60, L_0x600000def6b0, C4<1>, C4<1>;
L_0x600000def790 .functor AND 1, L_0x600000def720, L_0x6000017fa940, C4<1>, C4<1>;
v0x60000143def0_0 .net *"_ivl_0", 2 0, L_0x6000017fa580;  1 drivers
L_0x1500d6c58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000143df80_0 .net/2u *"_ivl_11", 2 0, L_0x1500d6c58;  1 drivers
v0x60000143e010_0 .net *"_ivl_13", 0 0, L_0x6000017fa760;  1 drivers
L_0x1500d6ca0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000143e0a0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d6ca0;  1 drivers
v0x60000143e130_0 .net *"_ivl_17", 0 0, L_0x6000017fa800;  1 drivers
v0x60000143e1c0_0 .net *"_ivl_20", 0 0, L_0x600000def640;  1 drivers
v0x60000143e250_0 .net *"_ivl_22", 0 0, L_0x600000def6b0;  1 drivers
v0x60000143e2e0_0 .net *"_ivl_24", 0 0, L_0x600000def720;  1 drivers
v0x60000143e370_0 .net *"_ivl_25", 31 0, L_0x6000017fa8a0;  1 drivers
L_0x1500d6ce8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000143e400_0 .net *"_ivl_28", 15 0, L_0x1500d6ce8;  1 drivers
L_0x1500d6d30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000143e490_0 .net/2u *"_ivl_29", 31 0, L_0x1500d6d30;  1 drivers
L_0x1500d6bc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000143e520_0 .net *"_ivl_3", 0 0, L_0x1500d6bc8;  1 drivers
v0x60000143e5b0_0 .net *"_ivl_31", 0 0, L_0x6000017fa940;  1 drivers
L_0x1500d6c10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000143e640_0 .net/2u *"_ivl_4", 2 0, L_0x1500d6c10;  1 drivers
v0x60000143e6d0_0 .net *"_ivl_6", 0 0, L_0x6000017fa620;  1 drivers
v0x60000143e760_0 .net "do_clear", 0 0, L_0x600000def790;  1 drivers
v0x60000143e7f0_0 .net "load_weight", 0 0, L_0x600000def5d0;  1 drivers
v0x60000143e880_0 .net "weight_in", 7 0, L_0x6000017fa6c0;  1 drivers
L_0x6000017fa580 .concat [ 2 1 0 0], v0x60000142bc30_0, L_0x1500d6bc8;
L_0x6000017fa620 .cmp/eq 3, L_0x6000017fa580, L_0x1500d6c10;
L_0x6000017fa760 .cmp/eq 3, v0x600001431e60_0, L_0x1500d6c58;
L_0x6000017fa800 .cmp/eq 3, v0x600001431e60_0, L_0x1500d6ca0;
L_0x6000017fa8a0 .concat [ 16 16 0 0], v0x600001431560_0, L_0x1500d6ce8;
L_0x6000017fa940 .cmp/eq 32, L_0x6000017fa8a0, L_0x1500d6d30;
S_0x14eff7090 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14eff6f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bbf80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bbfc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000143d3b0_0 .net *"_ivl_11", 0 0, L_0x6000017fabc0;  1 drivers
v0x60000143d440_0 .net *"_ivl_12", 15 0, L_0x6000017fac60;  1 drivers
v0x60000143d4d0_0 .net/s *"_ivl_4", 15 0, L_0x6000017fa9e0;  1 drivers
v0x60000143d560_0 .net/s *"_ivl_6", 15 0, L_0x6000017faa80;  1 drivers
v0x60000143d5f0_0 .net/s "a_signed", 7 0, v0x60000143d7a0_0;  1 drivers
v0x60000143d680_0 .net "act_in", 7 0, L_0x600000dedc70;  alias, 1 drivers
v0x60000143d710_0 .var "act_out", 7 0;
v0x60000143d7a0_0 .var "act_reg", 7 0;
v0x60000143d830_0 .net "clear_acc", 0 0, L_0x600000def790;  alias, 1 drivers
v0x60000143d8c0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000143d950_0 .net "enable", 0 0, L_0x600000de9500;  alias, 1 drivers
v0x60000143d9e0_0 .net "load_weight", 0 0, L_0x600000def5d0;  alias, 1 drivers
v0x60000143da70_0 .net/s "product", 15 0, L_0x6000017fab20;  1 drivers
v0x60000143db00_0 .net/s "product_ext", 31 0, L_0x6000017fad00;  1 drivers
v0x60000143db90_0 .net "psum_in", 31 0, v0x600001400630_0;  alias, 1 drivers
v0x60000143dc20_0 .var "psum_out", 31 0;
v0x60000143dcb0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000143dd40_0 .net/s "w_signed", 7 0, v0x60000143de60_0;  1 drivers
v0x60000143ddd0_0 .net "weight_in", 7 0, L_0x6000017fa6c0;  alias, 1 drivers
v0x60000143de60_0 .var "weight_reg", 7 0;
L_0x6000017fa9e0 .extend/s 16, v0x60000143d7a0_0;
L_0x6000017faa80 .extend/s 16, v0x60000143de60_0;
L_0x6000017fab20 .arith/mult 16, L_0x6000017fa9e0, L_0x6000017faa80;
L_0x6000017fabc0 .part L_0x6000017fab20, 15, 1;
LS_0x6000017fac60_0_0 .concat [ 1 1 1 1], L_0x6000017fabc0, L_0x6000017fabc0, L_0x6000017fabc0, L_0x6000017fabc0;
LS_0x6000017fac60_0_4 .concat [ 1 1 1 1], L_0x6000017fabc0, L_0x6000017fabc0, L_0x6000017fabc0, L_0x6000017fabc0;
LS_0x6000017fac60_0_8 .concat [ 1 1 1 1], L_0x6000017fabc0, L_0x6000017fabc0, L_0x6000017fabc0, L_0x6000017fabc0;
LS_0x6000017fac60_0_12 .concat [ 1 1 1 1], L_0x6000017fabc0, L_0x6000017fabc0, L_0x6000017fabc0, L_0x6000017fabc0;
L_0x6000017fac60 .concat [ 4 4 4 4], LS_0x6000017fac60_0_0, LS_0x6000017fac60_0_4, LS_0x6000017fac60_0_8, LS_0x6000017fac60_0_12;
L_0x6000017fad00 .concat [ 16 16 0 0], L_0x6000017fab20, L_0x6000017fac60;
S_0x14eff7200 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x14ef7d0f0;
 .timescale 0 0;
P_0x600003c8c900 .param/l "col" 1 9 214, +C4<01>;
L_0x600000def8e0 .functor AND 1, v0x60000142bcc0_0, L_0x6000017fae40, C4<1>, C4<1>;
L_0x600000def950 .functor AND 1, L_0x6000017fb020, v0x60000142a760_0, C4<1>, C4<1>;
L_0x600000def9c0 .functor OR 1, L_0x6000017faf80, L_0x600000def950, C4<0>, C4<0>;
L_0x600000defa30 .functor AND 1, L_0x1500d7c60, L_0x600000def9c0, C4<1>, C4<1>;
L_0x600000defaa0 .functor AND 1, L_0x600000defa30, L_0x6000017fb160, C4<1>, C4<1>;
v0x60000143f450_0 .net *"_ivl_0", 2 0, L_0x6000017fada0;  1 drivers
L_0x1500d6e08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000143f4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d6e08;  1 drivers
v0x60000143f570_0 .net *"_ivl_13", 0 0, L_0x6000017faf80;  1 drivers
L_0x1500d6e50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000143f600_0 .net/2u *"_ivl_15", 2 0, L_0x1500d6e50;  1 drivers
v0x60000143f690_0 .net *"_ivl_17", 0 0, L_0x6000017fb020;  1 drivers
v0x60000143f720_0 .net *"_ivl_20", 0 0, L_0x600000def950;  1 drivers
v0x60000143f7b0_0 .net *"_ivl_22", 0 0, L_0x600000def9c0;  1 drivers
v0x60000143f840_0 .net *"_ivl_24", 0 0, L_0x600000defa30;  1 drivers
v0x60000143f8d0_0 .net *"_ivl_25", 31 0, L_0x6000017fb0c0;  1 drivers
L_0x1500d6e98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000143f960_0 .net *"_ivl_28", 15 0, L_0x1500d6e98;  1 drivers
L_0x1500d6ee0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000143f9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d6ee0;  1 drivers
L_0x1500d6d78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000143fa80_0 .net *"_ivl_3", 0 0, L_0x1500d6d78;  1 drivers
v0x60000143fb10_0 .net *"_ivl_31", 0 0, L_0x6000017fb160;  1 drivers
L_0x1500d6dc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000143fba0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d6dc0;  1 drivers
v0x60000143fc30_0 .net *"_ivl_6", 0 0, L_0x6000017fae40;  1 drivers
v0x60000143fcc0_0 .net "do_clear", 0 0, L_0x600000defaa0;  1 drivers
v0x60000143fd50_0 .net "load_weight", 0 0, L_0x600000def8e0;  1 drivers
v0x60000143fde0_0 .net "weight_in", 7 0, L_0x6000017faee0;  1 drivers
L_0x6000017fada0 .concat [ 2 1 0 0], v0x60000142bc30_0, L_0x1500d6d78;
L_0x6000017fae40 .cmp/eq 3, L_0x6000017fada0, L_0x1500d6dc0;
L_0x6000017faf80 .cmp/eq 3, v0x600001431e60_0, L_0x1500d6e08;
L_0x6000017fb020 .cmp/eq 3, v0x600001431e60_0, L_0x1500d6e50;
L_0x6000017fb0c0 .concat [ 16 16 0 0], v0x600001431560_0, L_0x1500d6e98;
L_0x6000017fb160 .cmp/eq 32, L_0x6000017fb0c0, L_0x1500d6ee0;
S_0x14eff7370 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14eff7200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000089b480 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x60000089b4c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000143e910_0 .net *"_ivl_11", 0 0, L_0x6000017fb3e0;  1 drivers
v0x60000143e9a0_0 .net *"_ivl_12", 15 0, L_0x6000017fb480;  1 drivers
v0x60000143ea30_0 .net/s *"_ivl_4", 15 0, L_0x6000017fb200;  1 drivers
v0x60000143eac0_0 .net/s *"_ivl_6", 15 0, L_0x6000017fb2a0;  1 drivers
v0x60000143eb50_0 .net/s "a_signed", 7 0, v0x60000143ed00_0;  1 drivers
v0x60000143ebe0_0 .net "act_in", 7 0, v0x60000143d710_0;  alias, 1 drivers
v0x60000143ec70_0 .var "act_out", 7 0;
v0x60000143ed00_0 .var "act_reg", 7 0;
v0x60000143ed90_0 .net "clear_acc", 0 0, L_0x600000defaa0;  alias, 1 drivers
v0x60000143ee20_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000143eeb0_0 .net "enable", 0 0, L_0x600000de9500;  alias, 1 drivers
v0x60000143ef40_0 .net "load_weight", 0 0, L_0x600000def8e0;  alias, 1 drivers
v0x60000143efd0_0 .net/s "product", 15 0, L_0x6000017fb340;  1 drivers
v0x60000143f060_0 .net/s "product_ext", 31 0, L_0x6000017fb520;  1 drivers
v0x60000143f0f0_0 .net "psum_in", 31 0, v0x600001401b90_0;  alias, 1 drivers
v0x60000143f180_0 .var "psum_out", 31 0;
v0x60000143f210_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000143f2a0_0 .net/s "w_signed", 7 0, v0x60000143f3c0_0;  1 drivers
v0x60000143f330_0 .net "weight_in", 7 0, L_0x6000017faee0;  alias, 1 drivers
v0x60000143f3c0_0 .var "weight_reg", 7 0;
L_0x6000017fb200 .extend/s 16, v0x60000143ed00_0;
L_0x6000017fb2a0 .extend/s 16, v0x60000143f3c0_0;
L_0x6000017fb340 .arith/mult 16, L_0x6000017fb200, L_0x6000017fb2a0;
L_0x6000017fb3e0 .part L_0x6000017fb340, 15, 1;
LS_0x6000017fb480_0_0 .concat [ 1 1 1 1], L_0x6000017fb3e0, L_0x6000017fb3e0, L_0x6000017fb3e0, L_0x6000017fb3e0;
LS_0x6000017fb480_0_4 .concat [ 1 1 1 1], L_0x6000017fb3e0, L_0x6000017fb3e0, L_0x6000017fb3e0, L_0x6000017fb3e0;
LS_0x6000017fb480_0_8 .concat [ 1 1 1 1], L_0x6000017fb3e0, L_0x6000017fb3e0, L_0x6000017fb3e0, L_0x6000017fb3e0;
LS_0x6000017fb480_0_12 .concat [ 1 1 1 1], L_0x6000017fb3e0, L_0x6000017fb3e0, L_0x6000017fb3e0, L_0x6000017fb3e0;
L_0x6000017fb480 .concat [ 4 4 4 4], LS_0x6000017fb480_0_0, LS_0x6000017fb480_0_4, LS_0x6000017fb480_0_8, LS_0x6000017fb480_0_12;
L_0x6000017fb520 .concat [ 16 16 0 0], L_0x6000017fb340, L_0x6000017fb480;
S_0x14efc6480 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x14ef7d0f0;
 .timescale 0 0;
P_0x600003c8ca00 .param/l "col" 1 9 214, +C4<010>;
L_0x600000defbf0 .functor AND 1, v0x60000142bcc0_0, L_0x6000017fb660, C4<1>, C4<1>;
L_0x600000defc60 .functor AND 1, L_0x6000017fb8e0, v0x60000142a760_0, C4<1>, C4<1>;
L_0x600000defcd0 .functor OR 1, L_0x6000017fb840, L_0x600000defc60, C4<0>, C4<0>;
L_0x600000defd40 .functor AND 1, L_0x1500d7c60, L_0x600000defcd0, C4<1>, C4<1>;
L_0x600000defdb0 .functor AND 1, L_0x600000defd40, L_0x6000017fba20, C4<1>, C4<1>;
v0x600001438a20_0 .net *"_ivl_0", 3 0, L_0x6000017fb5c0;  1 drivers
L_0x1500d6fb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001438ab0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d6fb8;  1 drivers
v0x600001438b40_0 .net *"_ivl_13", 0 0, L_0x6000017fb840;  1 drivers
L_0x1500d7000 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001438bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d7000;  1 drivers
v0x600001438c60_0 .net *"_ivl_17", 0 0, L_0x6000017fb8e0;  1 drivers
v0x600001438cf0_0 .net *"_ivl_20", 0 0, L_0x600000defc60;  1 drivers
v0x600001438d80_0 .net *"_ivl_22", 0 0, L_0x600000defcd0;  1 drivers
v0x600001438e10_0 .net *"_ivl_24", 0 0, L_0x600000defd40;  1 drivers
v0x600001438ea0_0 .net *"_ivl_25", 31 0, L_0x6000017fb980;  1 drivers
L_0x1500d7048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001438f30_0 .net *"_ivl_28", 15 0, L_0x1500d7048;  1 drivers
L_0x1500d7090 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001438fc0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d7090;  1 drivers
L_0x1500d6f28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001439050_0 .net *"_ivl_3", 1 0, L_0x1500d6f28;  1 drivers
v0x6000014390e0_0 .net *"_ivl_31", 0 0, L_0x6000017fba20;  1 drivers
L_0x1500d6f70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001439170_0 .net/2u *"_ivl_4", 3 0, L_0x1500d6f70;  1 drivers
v0x600001439200_0 .net *"_ivl_6", 0 0, L_0x6000017fb660;  1 drivers
v0x600001439290_0 .net "do_clear", 0 0, L_0x600000defdb0;  1 drivers
v0x600001439320_0 .net "load_weight", 0 0, L_0x600000defbf0;  1 drivers
v0x6000014393b0_0 .net "weight_in", 7 0, L_0x6000017fb700;  1 drivers
L_0x6000017fb5c0 .concat [ 2 2 0 0], v0x60000142bc30_0, L_0x1500d6f28;
L_0x6000017fb660 .cmp/eq 4, L_0x6000017fb5c0, L_0x1500d6f70;
L_0x6000017fb840 .cmp/eq 3, v0x600001431e60_0, L_0x1500d6fb8;
L_0x6000017fb8e0 .cmp/eq 3, v0x600001431e60_0, L_0x1500d7000;
L_0x6000017fb980 .concat [ 16 16 0 0], v0x600001431560_0, L_0x1500d7048;
L_0x6000017fba20 .cmp/eq 32, L_0x6000017fb980, L_0x1500d7090;
S_0x14efc65f0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efc6480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008dc400 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008dc440 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000143fe70_0 .net *"_ivl_11", 0 0, L_0x6000017fbca0;  1 drivers
v0x60000143ff00_0 .net *"_ivl_12", 15 0, L_0x6000017fbd40;  1 drivers
v0x600001438000_0 .net/s *"_ivl_4", 15 0, L_0x6000017fbac0;  1 drivers
v0x600001438090_0 .net/s *"_ivl_6", 15 0, L_0x6000017fbb60;  1 drivers
v0x600001438120_0 .net/s "a_signed", 7 0, v0x6000014382d0_0;  1 drivers
v0x6000014381b0_0 .net "act_in", 7 0, v0x60000143ec70_0;  alias, 1 drivers
v0x600001438240_0 .var "act_out", 7 0;
v0x6000014382d0_0 .var "act_reg", 7 0;
v0x600001438360_0 .net "clear_acc", 0 0, L_0x600000defdb0;  alias, 1 drivers
v0x6000014383f0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001438480_0 .net "enable", 0 0, L_0x600000de9500;  alias, 1 drivers
v0x600001438510_0 .net "load_weight", 0 0, L_0x600000defbf0;  alias, 1 drivers
v0x6000014385a0_0 .net/s "product", 15 0, L_0x6000017fbc00;  1 drivers
v0x600001438630_0 .net/s "product_ext", 31 0, L_0x6000017fbde0;  1 drivers
v0x6000014386c0_0 .net "psum_in", 31 0, v0x6000014030f0_0;  alias, 1 drivers
v0x600001438750_0 .var "psum_out", 31 0;
v0x6000014387e0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001438870_0 .net/s "w_signed", 7 0, v0x600001438990_0;  1 drivers
v0x600001438900_0 .net "weight_in", 7 0, L_0x6000017fb700;  alias, 1 drivers
v0x600001438990_0 .var "weight_reg", 7 0;
L_0x6000017fbac0 .extend/s 16, v0x6000014382d0_0;
L_0x6000017fbb60 .extend/s 16, v0x600001438990_0;
L_0x6000017fbc00 .arith/mult 16, L_0x6000017fbac0, L_0x6000017fbb60;
L_0x6000017fbca0 .part L_0x6000017fbc00, 15, 1;
LS_0x6000017fbd40_0_0 .concat [ 1 1 1 1], L_0x6000017fbca0, L_0x6000017fbca0, L_0x6000017fbca0, L_0x6000017fbca0;
LS_0x6000017fbd40_0_4 .concat [ 1 1 1 1], L_0x6000017fbca0, L_0x6000017fbca0, L_0x6000017fbca0, L_0x6000017fbca0;
LS_0x6000017fbd40_0_8 .concat [ 1 1 1 1], L_0x6000017fbca0, L_0x6000017fbca0, L_0x6000017fbca0, L_0x6000017fbca0;
LS_0x6000017fbd40_0_12 .concat [ 1 1 1 1], L_0x6000017fbca0, L_0x6000017fbca0, L_0x6000017fbca0, L_0x6000017fbca0;
L_0x6000017fbd40 .concat [ 4 4 4 4], LS_0x6000017fbd40_0_0, LS_0x6000017fbd40_0_4, LS_0x6000017fbd40_0_8, LS_0x6000017fbd40_0_12;
L_0x6000017fbde0 .concat [ 16 16 0 0], L_0x6000017fbc00, L_0x6000017fbd40;
S_0x14efc6760 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x14ef7d0f0;
 .timescale 0 0;
P_0x600003c8cb00 .param/l "col" 1 9 214, +C4<011>;
L_0x600000deff00 .functor AND 1, v0x60000142bcc0_0, L_0x6000017fbf20, C4<1>, C4<1>;
L_0x600000deff70 .functor AND 1, L_0x6000017f4140, v0x60000142a760_0, C4<1>, C4<1>;
L_0x600000de8000 .functor OR 1, L_0x6000017f40a0, L_0x600000deff70, C4<0>, C4<0>;
L_0x600000de8070 .functor AND 1, L_0x1500d7c60, L_0x600000de8000, C4<1>, C4<1>;
L_0x600000de80e0 .functor AND 1, L_0x600000de8070, L_0x6000017f4280, C4<1>, C4<1>;
v0x600001439f80_0 .net *"_ivl_0", 3 0, L_0x6000017fbe80;  1 drivers
L_0x1500d7168 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000143a010_0 .net/2u *"_ivl_11", 2 0, L_0x1500d7168;  1 drivers
v0x60000143a0a0_0 .net *"_ivl_13", 0 0, L_0x6000017f40a0;  1 drivers
L_0x1500d71b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000143a130_0 .net/2u *"_ivl_15", 2 0, L_0x1500d71b0;  1 drivers
v0x60000143a1c0_0 .net *"_ivl_17", 0 0, L_0x6000017f4140;  1 drivers
v0x60000143a250_0 .net *"_ivl_20", 0 0, L_0x600000deff70;  1 drivers
v0x60000143a2e0_0 .net *"_ivl_22", 0 0, L_0x600000de8000;  1 drivers
v0x60000143a370_0 .net *"_ivl_24", 0 0, L_0x600000de8070;  1 drivers
v0x60000143a400_0 .net *"_ivl_25", 31 0, L_0x6000017f41e0;  1 drivers
L_0x1500d71f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000143a490_0 .net *"_ivl_28", 15 0, L_0x1500d71f8;  1 drivers
L_0x1500d7240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000143a520_0 .net/2u *"_ivl_29", 31 0, L_0x1500d7240;  1 drivers
L_0x1500d70d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000143a5b0_0 .net *"_ivl_3", 1 0, L_0x1500d70d8;  1 drivers
v0x60000143a640_0 .net *"_ivl_31", 0 0, L_0x6000017f4280;  1 drivers
L_0x1500d7120 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000143a6d0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d7120;  1 drivers
v0x60000143a760_0 .net *"_ivl_6", 0 0, L_0x6000017fbf20;  1 drivers
v0x60000143a7f0_0 .net "do_clear", 0 0, L_0x600000de80e0;  1 drivers
v0x60000143a880_0 .net "load_weight", 0 0, L_0x600000deff00;  1 drivers
v0x60000143a910_0 .net "weight_in", 7 0, L_0x6000017f4000;  1 drivers
L_0x6000017fbe80 .concat [ 2 2 0 0], v0x60000142bc30_0, L_0x1500d70d8;
L_0x6000017fbf20 .cmp/eq 4, L_0x6000017fbe80, L_0x1500d7120;
L_0x6000017f40a0 .cmp/eq 3, v0x600001431e60_0, L_0x1500d7168;
L_0x6000017f4140 .cmp/eq 3, v0x600001431e60_0, L_0x1500d71b0;
L_0x6000017f41e0 .concat [ 16 16 0 0], v0x600001431560_0, L_0x1500d71f8;
L_0x6000017f4280 .cmp/eq 32, L_0x6000017f41e0, L_0x1500d7240;
S_0x14efc68d0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efc6760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008bbe00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008bbe40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001439440_0 .net *"_ivl_11", 0 0, L_0x6000017f4500;  1 drivers
v0x6000014394d0_0 .net *"_ivl_12", 15 0, L_0x6000017f45a0;  1 drivers
v0x600001439560_0 .net/s *"_ivl_4", 15 0, L_0x6000017f4320;  1 drivers
v0x6000014395f0_0 .net/s *"_ivl_6", 15 0, L_0x6000017f43c0;  1 drivers
v0x600001439680_0 .net/s "a_signed", 7 0, v0x600001439830_0;  1 drivers
v0x600001439710_0 .net "act_in", 7 0, v0x600001438240_0;  alias, 1 drivers
v0x6000014397a0_0 .var "act_out", 7 0;
v0x600001439830_0 .var "act_reg", 7 0;
v0x6000014398c0_0 .net "clear_acc", 0 0, L_0x600000de80e0;  alias, 1 drivers
v0x600001439950_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000014399e0_0 .net "enable", 0 0, L_0x600000de9500;  alias, 1 drivers
v0x600001439a70_0 .net "load_weight", 0 0, L_0x600000deff00;  alias, 1 drivers
v0x600001439b00_0 .net/s "product", 15 0, L_0x6000017f4460;  1 drivers
v0x600001439b90_0 .net/s "product_ext", 31 0, L_0x6000017f4640;  1 drivers
v0x600001439c20_0 .net "psum_in", 31 0, v0x60000143c6c0_0;  alias, 1 drivers
v0x600001439cb0_0 .var "psum_out", 31 0;
v0x600001439d40_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001439dd0_0 .net/s "w_signed", 7 0, v0x600001439ef0_0;  1 drivers
v0x600001439e60_0 .net "weight_in", 7 0, L_0x6000017f4000;  alias, 1 drivers
v0x600001439ef0_0 .var "weight_reg", 7 0;
L_0x6000017f4320 .extend/s 16, v0x600001439830_0;
L_0x6000017f43c0 .extend/s 16, v0x600001439ef0_0;
L_0x6000017f4460 .arith/mult 16, L_0x6000017f4320, L_0x6000017f43c0;
L_0x6000017f4500 .part L_0x6000017f4460, 15, 1;
LS_0x6000017f45a0_0_0 .concat [ 1 1 1 1], L_0x6000017f4500, L_0x6000017f4500, L_0x6000017f4500, L_0x6000017f4500;
LS_0x6000017f45a0_0_4 .concat [ 1 1 1 1], L_0x6000017f4500, L_0x6000017f4500, L_0x6000017f4500, L_0x6000017f4500;
LS_0x6000017f45a0_0_8 .concat [ 1 1 1 1], L_0x6000017f4500, L_0x6000017f4500, L_0x6000017f4500, L_0x6000017f4500;
LS_0x6000017f45a0_0_12 .concat [ 1 1 1 1], L_0x6000017f4500, L_0x6000017f4500, L_0x6000017f4500, L_0x6000017f4500;
L_0x6000017f45a0 .concat [ 4 4 4 4], LS_0x6000017f45a0_0_0, LS_0x6000017f45a0_0_4, LS_0x6000017f45a0_0_8, LS_0x6000017f45a0_0_12;
L_0x6000017f4640 .concat [ 16 16 0 0], L_0x6000017f4460, L_0x6000017f45a0;
S_0x14efc7530 .scope generate, "pe_row[3]" "pe_row[3]" 9 213, 9 213 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c8cc00 .param/l "row" 1 9 213, +C4<011>;
S_0x14efc76a0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x14efc7530;
 .timescale 0 0;
P_0x600003c8cc80 .param/l "col" 1 9 214, +C4<00>;
L_0x600000de8230 .functor AND 1, v0x60000142bcc0_0, L_0x6000017f4780, C4<1>, C4<1>;
L_0x600000de82a0 .functor AND 1, L_0x6000017f4960, v0x60000142a760_0, C4<1>, C4<1>;
L_0x600000de8310 .functor OR 1, L_0x6000017f48c0, L_0x600000de82a0, C4<0>, C4<0>;
L_0x600000de8380 .functor AND 1, L_0x1500d7c60, L_0x600000de8310, C4<1>, C4<1>;
L_0x600000de83f0 .functor AND 1, L_0x600000de8380, L_0x6000017f4aa0, C4<1>, C4<1>;
v0x60000143b4e0_0 .net *"_ivl_0", 2 0, L_0x6000017f46e0;  1 drivers
L_0x1500d7318 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000143b570_0 .net/2u *"_ivl_11", 2 0, L_0x1500d7318;  1 drivers
v0x60000143b600_0 .net *"_ivl_13", 0 0, L_0x6000017f48c0;  1 drivers
L_0x1500d7360 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000143b690_0 .net/2u *"_ivl_15", 2 0, L_0x1500d7360;  1 drivers
v0x60000143b720_0 .net *"_ivl_17", 0 0, L_0x6000017f4960;  1 drivers
v0x60000143b7b0_0 .net *"_ivl_20", 0 0, L_0x600000de82a0;  1 drivers
v0x60000143b840_0 .net *"_ivl_22", 0 0, L_0x600000de8310;  1 drivers
v0x60000143b8d0_0 .net *"_ivl_24", 0 0, L_0x600000de8380;  1 drivers
v0x60000143b960_0 .net *"_ivl_25", 31 0, L_0x6000017f4a00;  1 drivers
L_0x1500d73a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000143b9f0_0 .net *"_ivl_28", 15 0, L_0x1500d73a8;  1 drivers
L_0x1500d73f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000143ba80_0 .net/2u *"_ivl_29", 31 0, L_0x1500d73f0;  1 drivers
L_0x1500d7288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000143bb10_0 .net *"_ivl_3", 0 0, L_0x1500d7288;  1 drivers
v0x60000143bba0_0 .net *"_ivl_31", 0 0, L_0x6000017f4aa0;  1 drivers
L_0x1500d72d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000143bc30_0 .net/2u *"_ivl_4", 2 0, L_0x1500d72d0;  1 drivers
v0x60000143bcc0_0 .net *"_ivl_6", 0 0, L_0x6000017f4780;  1 drivers
v0x60000143bd50_0 .net "do_clear", 0 0, L_0x600000de83f0;  1 drivers
v0x60000143bde0_0 .net "load_weight", 0 0, L_0x600000de8230;  1 drivers
v0x60000143be70_0 .net "weight_in", 7 0, L_0x6000017f4820;  1 drivers
L_0x6000017f46e0 .concat [ 2 1 0 0], v0x60000142bc30_0, L_0x1500d7288;
L_0x6000017f4780 .cmp/eq 3, L_0x6000017f46e0, L_0x1500d72d0;
L_0x6000017f48c0 .cmp/eq 3, v0x600001431e60_0, L_0x1500d7318;
L_0x6000017f4960 .cmp/eq 3, v0x600001431e60_0, L_0x1500d7360;
L_0x6000017f4a00 .concat [ 16 16 0 0], v0x600001431560_0, L_0x1500d73a8;
L_0x6000017f4aa0 .cmp/eq 32, L_0x6000017f4a00, L_0x1500d73f0;
S_0x14efc7810 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efc76a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b4000 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b4040 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000143a9a0_0 .net *"_ivl_11", 0 0, L_0x6000017f4d20;  1 drivers
v0x60000143aa30_0 .net *"_ivl_12", 15 0, L_0x6000017f4dc0;  1 drivers
v0x60000143aac0_0 .net/s *"_ivl_4", 15 0, L_0x6000017f4b40;  1 drivers
v0x60000143ab50_0 .net/s *"_ivl_6", 15 0, L_0x6000017f4be0;  1 drivers
v0x60000143abe0_0 .net/s "a_signed", 7 0, v0x60000143ad90_0;  1 drivers
v0x60000143ac70_0 .net "act_in", 7 0, L_0x600000dedce0;  alias, 1 drivers
v0x60000143ad00_0 .var "act_out", 7 0;
v0x60000143ad90_0 .var "act_reg", 7 0;
v0x60000143ae20_0 .net "clear_acc", 0 0, L_0x600000de83f0;  alias, 1 drivers
v0x60000143aeb0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000143af40_0 .net "enable", 0 0, L_0x600000de9500;  alias, 1 drivers
v0x60000143afd0_0 .net "load_weight", 0 0, L_0x600000de8230;  alias, 1 drivers
v0x60000143b060_0 .net/s "product", 15 0, L_0x6000017f4c80;  1 drivers
v0x60000143b0f0_0 .net/s "product_ext", 31 0, L_0x6000017f4e60;  1 drivers
v0x60000143b180_0 .net "psum_in", 31 0, v0x60000143dc20_0;  alias, 1 drivers
v0x60000143b210_0 .var "psum_out", 31 0;
v0x60000143b2a0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000143b330_0 .net/s "w_signed", 7 0, v0x60000143b450_0;  1 drivers
v0x60000143b3c0_0 .net "weight_in", 7 0, L_0x6000017f4820;  alias, 1 drivers
v0x60000143b450_0 .var "weight_reg", 7 0;
L_0x6000017f4b40 .extend/s 16, v0x60000143ad90_0;
L_0x6000017f4be0 .extend/s 16, v0x60000143b450_0;
L_0x6000017f4c80 .arith/mult 16, L_0x6000017f4b40, L_0x6000017f4be0;
L_0x6000017f4d20 .part L_0x6000017f4c80, 15, 1;
LS_0x6000017f4dc0_0_0 .concat [ 1 1 1 1], L_0x6000017f4d20, L_0x6000017f4d20, L_0x6000017f4d20, L_0x6000017f4d20;
LS_0x6000017f4dc0_0_4 .concat [ 1 1 1 1], L_0x6000017f4d20, L_0x6000017f4d20, L_0x6000017f4d20, L_0x6000017f4d20;
LS_0x6000017f4dc0_0_8 .concat [ 1 1 1 1], L_0x6000017f4d20, L_0x6000017f4d20, L_0x6000017f4d20, L_0x6000017f4d20;
LS_0x6000017f4dc0_0_12 .concat [ 1 1 1 1], L_0x6000017f4d20, L_0x6000017f4d20, L_0x6000017f4d20, L_0x6000017f4d20;
L_0x6000017f4dc0 .concat [ 4 4 4 4], LS_0x6000017f4dc0_0_0, LS_0x6000017f4dc0_0_4, LS_0x6000017f4dc0_0_8, LS_0x6000017f4dc0_0_12;
L_0x6000017f4e60 .concat [ 16 16 0 0], L_0x6000017f4c80, L_0x6000017f4dc0;
S_0x14efc7980 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x14efc7530;
 .timescale 0 0;
P_0x600003c8cd80 .param/l "col" 1 9 214, +C4<01>;
L_0x600000de8540 .functor AND 1, v0x60000142bcc0_0, L_0x6000017f4fa0, C4<1>, C4<1>;
L_0x600000de85b0 .functor AND 1, L_0x6000017f5180, v0x60000142a760_0, C4<1>, C4<1>;
L_0x600000de8620 .functor OR 1, L_0x6000017f50e0, L_0x600000de85b0, C4<0>, C4<0>;
L_0x600000de8690 .functor AND 1, L_0x1500d7c60, L_0x600000de8620, C4<1>, C4<1>;
L_0x600000de8700 .functor AND 1, L_0x600000de8690, L_0x6000017f52c0, C4<1>, C4<1>;
v0x600001434ab0_0 .net *"_ivl_0", 2 0, L_0x6000017f4f00;  1 drivers
L_0x1500d74c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001434b40_0 .net/2u *"_ivl_11", 2 0, L_0x1500d74c8;  1 drivers
v0x600001434bd0_0 .net *"_ivl_13", 0 0, L_0x6000017f50e0;  1 drivers
L_0x1500d7510 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001434c60_0 .net/2u *"_ivl_15", 2 0, L_0x1500d7510;  1 drivers
v0x600001434cf0_0 .net *"_ivl_17", 0 0, L_0x6000017f5180;  1 drivers
v0x600001434d80_0 .net *"_ivl_20", 0 0, L_0x600000de85b0;  1 drivers
v0x600001434e10_0 .net *"_ivl_22", 0 0, L_0x600000de8620;  1 drivers
v0x600001434ea0_0 .net *"_ivl_24", 0 0, L_0x600000de8690;  1 drivers
v0x600001434f30_0 .net *"_ivl_25", 31 0, L_0x6000017f5220;  1 drivers
L_0x1500d7558 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001434fc0_0 .net *"_ivl_28", 15 0, L_0x1500d7558;  1 drivers
L_0x1500d75a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001435050_0 .net/2u *"_ivl_29", 31 0, L_0x1500d75a0;  1 drivers
L_0x1500d7438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014350e0_0 .net *"_ivl_3", 0 0, L_0x1500d7438;  1 drivers
v0x600001435170_0 .net *"_ivl_31", 0 0, L_0x6000017f52c0;  1 drivers
L_0x1500d7480 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001435200_0 .net/2u *"_ivl_4", 2 0, L_0x1500d7480;  1 drivers
v0x600001435290_0 .net *"_ivl_6", 0 0, L_0x6000017f4fa0;  1 drivers
v0x600001435320_0 .net "do_clear", 0 0, L_0x600000de8700;  1 drivers
v0x6000014353b0_0 .net "load_weight", 0 0, L_0x600000de8540;  1 drivers
v0x600001435440_0 .net "weight_in", 7 0, L_0x6000017f5040;  1 drivers
L_0x6000017f4f00 .concat [ 2 1 0 0], v0x60000142bc30_0, L_0x1500d7438;
L_0x6000017f4fa0 .cmp/eq 3, L_0x6000017f4f00, L_0x1500d7480;
L_0x6000017f50e0 .cmp/eq 3, v0x600001431e60_0, L_0x1500d74c8;
L_0x6000017f5180 .cmp/eq 3, v0x600001431e60_0, L_0x1500d7510;
L_0x6000017f5220 .concat [ 16 16 0 0], v0x600001431560_0, L_0x1500d7558;
L_0x6000017f52c0 .cmp/eq 32, L_0x6000017f5220, L_0x1500d75a0;
S_0x14effd990 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efc7980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b4080 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b40c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000143bf00_0 .net *"_ivl_11", 0 0, L_0x6000017f5540;  1 drivers
v0x600001434000_0 .net *"_ivl_12", 15 0, L_0x6000017f55e0;  1 drivers
v0x600001434090_0 .net/s *"_ivl_4", 15 0, L_0x6000017f5360;  1 drivers
v0x600001434120_0 .net/s *"_ivl_6", 15 0, L_0x6000017f5400;  1 drivers
v0x6000014341b0_0 .net/s "a_signed", 7 0, v0x600001434360_0;  1 drivers
v0x600001434240_0 .net "act_in", 7 0, v0x60000143ad00_0;  alias, 1 drivers
v0x6000014342d0_0 .var "act_out", 7 0;
v0x600001434360_0 .var "act_reg", 7 0;
v0x6000014343f0_0 .net "clear_acc", 0 0, L_0x600000de8700;  alias, 1 drivers
v0x600001434480_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001434510_0 .net "enable", 0 0, L_0x600000de9500;  alias, 1 drivers
v0x6000014345a0_0 .net "load_weight", 0 0, L_0x600000de8540;  alias, 1 drivers
v0x600001434630_0 .net/s "product", 15 0, L_0x6000017f54a0;  1 drivers
v0x6000014346c0_0 .net/s "product_ext", 31 0, L_0x6000017f5680;  1 drivers
v0x600001434750_0 .net "psum_in", 31 0, v0x60000143f180_0;  alias, 1 drivers
v0x6000014347e0_0 .var "psum_out", 31 0;
v0x600001434870_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001434900_0 .net/s "w_signed", 7 0, v0x600001434a20_0;  1 drivers
v0x600001434990_0 .net "weight_in", 7 0, L_0x6000017f5040;  alias, 1 drivers
v0x600001434a20_0 .var "weight_reg", 7 0;
L_0x6000017f5360 .extend/s 16, v0x600001434360_0;
L_0x6000017f5400 .extend/s 16, v0x600001434a20_0;
L_0x6000017f54a0 .arith/mult 16, L_0x6000017f5360, L_0x6000017f5400;
L_0x6000017f5540 .part L_0x6000017f54a0, 15, 1;
LS_0x6000017f55e0_0_0 .concat [ 1 1 1 1], L_0x6000017f5540, L_0x6000017f5540, L_0x6000017f5540, L_0x6000017f5540;
LS_0x6000017f55e0_0_4 .concat [ 1 1 1 1], L_0x6000017f5540, L_0x6000017f5540, L_0x6000017f5540, L_0x6000017f5540;
LS_0x6000017f55e0_0_8 .concat [ 1 1 1 1], L_0x6000017f5540, L_0x6000017f5540, L_0x6000017f5540, L_0x6000017f5540;
LS_0x6000017f55e0_0_12 .concat [ 1 1 1 1], L_0x6000017f5540, L_0x6000017f5540, L_0x6000017f5540, L_0x6000017f5540;
L_0x6000017f55e0 .concat [ 4 4 4 4], LS_0x6000017f55e0_0_0, LS_0x6000017f55e0_0_4, LS_0x6000017f55e0_0_8, LS_0x6000017f55e0_0_12;
L_0x6000017f5680 .concat [ 16 16 0 0], L_0x6000017f54a0, L_0x6000017f55e0;
S_0x14effdb00 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x14efc7530;
 .timescale 0 0;
P_0x600003c8ce80 .param/l "col" 1 9 214, +C4<010>;
L_0x600000de8850 .functor AND 1, v0x60000142bcc0_0, L_0x6000017f57c0, C4<1>, C4<1>;
L_0x600000de88c0 .functor AND 1, L_0x6000017f59a0, v0x60000142a760_0, C4<1>, C4<1>;
L_0x600000de8930 .functor OR 1, L_0x6000017f5900, L_0x600000de88c0, C4<0>, C4<0>;
L_0x600000de89a0 .functor AND 1, L_0x1500d7c60, L_0x600000de8930, C4<1>, C4<1>;
L_0x600000de8a10 .functor AND 1, L_0x600000de89a0, L_0x6000017f5ae0, C4<1>, C4<1>;
v0x600001436010_0 .net *"_ivl_0", 3 0, L_0x6000017f5720;  1 drivers
L_0x1500d7678 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014360a0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d7678;  1 drivers
v0x600001436130_0 .net *"_ivl_13", 0 0, L_0x6000017f5900;  1 drivers
L_0x1500d76c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014361c0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d76c0;  1 drivers
v0x600001436250_0 .net *"_ivl_17", 0 0, L_0x6000017f59a0;  1 drivers
v0x6000014362e0_0 .net *"_ivl_20", 0 0, L_0x600000de88c0;  1 drivers
v0x600001436370_0 .net *"_ivl_22", 0 0, L_0x600000de8930;  1 drivers
v0x600001436400_0 .net *"_ivl_24", 0 0, L_0x600000de89a0;  1 drivers
v0x600001436490_0 .net *"_ivl_25", 31 0, L_0x6000017f5a40;  1 drivers
L_0x1500d7708 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001436520_0 .net *"_ivl_28", 15 0, L_0x1500d7708;  1 drivers
L_0x1500d7750 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014365b0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d7750;  1 drivers
L_0x1500d75e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001436640_0 .net *"_ivl_3", 1 0, L_0x1500d75e8;  1 drivers
v0x6000014366d0_0 .net *"_ivl_31", 0 0, L_0x6000017f5ae0;  1 drivers
L_0x1500d7630 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001436760_0 .net/2u *"_ivl_4", 3 0, L_0x1500d7630;  1 drivers
v0x6000014367f0_0 .net *"_ivl_6", 0 0, L_0x6000017f57c0;  1 drivers
v0x600001436880_0 .net "do_clear", 0 0, L_0x600000de8a10;  1 drivers
v0x600001436910_0 .net "load_weight", 0 0, L_0x600000de8850;  1 drivers
v0x6000014369a0_0 .net "weight_in", 7 0, L_0x6000017f5860;  1 drivers
L_0x6000017f5720 .concat [ 2 2 0 0], v0x60000142bc30_0, L_0x1500d75e8;
L_0x6000017f57c0 .cmp/eq 4, L_0x6000017f5720, L_0x1500d7630;
L_0x6000017f5900 .cmp/eq 3, v0x600001431e60_0, L_0x1500d7678;
L_0x6000017f59a0 .cmp/eq 3, v0x600001431e60_0, L_0x1500d76c0;
L_0x6000017f5a40 .concat [ 16 16 0 0], v0x600001431560_0, L_0x1500d7708;
L_0x6000017f5ae0 .cmp/eq 32, L_0x6000017f5a40, L_0x1500d7750;
S_0x14effdc70 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14effdb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b4100 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b4140 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000014354d0_0 .net *"_ivl_11", 0 0, L_0x6000017f5d60;  1 drivers
v0x600001435560_0 .net *"_ivl_12", 15 0, L_0x6000017f5e00;  1 drivers
v0x6000014355f0_0 .net/s *"_ivl_4", 15 0, L_0x6000017f5b80;  1 drivers
v0x600001435680_0 .net/s *"_ivl_6", 15 0, L_0x6000017f5c20;  1 drivers
v0x600001435710_0 .net/s "a_signed", 7 0, v0x6000014358c0_0;  1 drivers
v0x6000014357a0_0 .net "act_in", 7 0, v0x6000014342d0_0;  alias, 1 drivers
v0x600001435830_0 .var "act_out", 7 0;
v0x6000014358c0_0 .var "act_reg", 7 0;
v0x600001435950_0 .net "clear_acc", 0 0, L_0x600000de8a10;  alias, 1 drivers
v0x6000014359e0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001435a70_0 .net "enable", 0 0, L_0x600000de9500;  alias, 1 drivers
v0x600001435b00_0 .net "load_weight", 0 0, L_0x600000de8850;  alias, 1 drivers
v0x600001435b90_0 .net/s "product", 15 0, L_0x6000017f5cc0;  1 drivers
v0x600001435c20_0 .net/s "product_ext", 31 0, L_0x6000017f5ea0;  1 drivers
v0x600001435cb0_0 .net "psum_in", 31 0, v0x600001438750_0;  alias, 1 drivers
v0x600001435d40_0 .var "psum_out", 31 0;
v0x600001435dd0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001435e60_0 .net/s "w_signed", 7 0, v0x600001435f80_0;  1 drivers
v0x600001435ef0_0 .net "weight_in", 7 0, L_0x6000017f5860;  alias, 1 drivers
v0x600001435f80_0 .var "weight_reg", 7 0;
L_0x6000017f5b80 .extend/s 16, v0x6000014358c0_0;
L_0x6000017f5c20 .extend/s 16, v0x600001435f80_0;
L_0x6000017f5cc0 .arith/mult 16, L_0x6000017f5b80, L_0x6000017f5c20;
L_0x6000017f5d60 .part L_0x6000017f5cc0, 15, 1;
LS_0x6000017f5e00_0_0 .concat [ 1 1 1 1], L_0x6000017f5d60, L_0x6000017f5d60, L_0x6000017f5d60, L_0x6000017f5d60;
LS_0x6000017f5e00_0_4 .concat [ 1 1 1 1], L_0x6000017f5d60, L_0x6000017f5d60, L_0x6000017f5d60, L_0x6000017f5d60;
LS_0x6000017f5e00_0_8 .concat [ 1 1 1 1], L_0x6000017f5d60, L_0x6000017f5d60, L_0x6000017f5d60, L_0x6000017f5d60;
LS_0x6000017f5e00_0_12 .concat [ 1 1 1 1], L_0x6000017f5d60, L_0x6000017f5d60, L_0x6000017f5d60, L_0x6000017f5d60;
L_0x6000017f5e00 .concat [ 4 4 4 4], LS_0x6000017f5e00_0_0, LS_0x6000017f5e00_0_4, LS_0x6000017f5e00_0_8, LS_0x6000017f5e00_0_12;
L_0x6000017f5ea0 .concat [ 16 16 0 0], L_0x6000017f5cc0, L_0x6000017f5e00;
S_0x14eff7b90 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x14efc7530;
 .timescale 0 0;
P_0x600003c8cf80 .param/l "col" 1 9 214, +C4<011>;
L_0x600000de8b60 .functor AND 1, v0x60000142bcc0_0, L_0x6000017f5fe0, C4<1>, C4<1>;
L_0x600000de8bd0 .functor AND 1, L_0x6000017f61c0, v0x60000142a760_0, C4<1>, C4<1>;
L_0x600000de8c40 .functor OR 1, L_0x6000017f6120, L_0x600000de8bd0, C4<0>, C4<0>;
L_0x600000de8cb0 .functor AND 1, L_0x1500d7c60, L_0x600000de8c40, C4<1>, C4<1>;
L_0x600000de8d20 .functor AND 1, L_0x600000de8cb0, L_0x6000017f6300, C4<1>, C4<1>;
v0x600001437570_0 .net *"_ivl_0", 3 0, L_0x6000017f5f40;  1 drivers
L_0x1500d7828 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001437600_0 .net/2u *"_ivl_11", 2 0, L_0x1500d7828;  1 drivers
v0x600001437690_0 .net *"_ivl_13", 0 0, L_0x6000017f6120;  1 drivers
L_0x1500d7870 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001437720_0 .net/2u *"_ivl_15", 2 0, L_0x1500d7870;  1 drivers
v0x6000014377b0_0 .net *"_ivl_17", 0 0, L_0x6000017f61c0;  1 drivers
v0x600001437840_0 .net *"_ivl_20", 0 0, L_0x600000de8bd0;  1 drivers
v0x6000014378d0_0 .net *"_ivl_22", 0 0, L_0x600000de8c40;  1 drivers
v0x600001437960_0 .net *"_ivl_24", 0 0, L_0x600000de8cb0;  1 drivers
v0x6000014379f0_0 .net *"_ivl_25", 31 0, L_0x6000017f6260;  1 drivers
L_0x1500d78b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001437a80_0 .net *"_ivl_28", 15 0, L_0x1500d78b8;  1 drivers
L_0x1500d7900 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001437b10_0 .net/2u *"_ivl_29", 31 0, L_0x1500d7900;  1 drivers
L_0x1500d7798 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001437ba0_0 .net *"_ivl_3", 1 0, L_0x1500d7798;  1 drivers
v0x600001437c30_0 .net *"_ivl_31", 0 0, L_0x6000017f6300;  1 drivers
L_0x1500d77e0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001437cc0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d77e0;  1 drivers
v0x600001437d50_0 .net *"_ivl_6", 0 0, L_0x6000017f5fe0;  1 drivers
v0x600001437de0_0 .net "do_clear", 0 0, L_0x600000de8d20;  1 drivers
v0x600001437e70_0 .net "load_weight", 0 0, L_0x600000de8b60;  1 drivers
v0x600001437f00_0 .net "weight_in", 7 0, L_0x6000017f6080;  1 drivers
L_0x6000017f5f40 .concat [ 2 2 0 0], v0x60000142bc30_0, L_0x1500d7798;
L_0x6000017f5fe0 .cmp/eq 4, L_0x6000017f5f40, L_0x1500d77e0;
L_0x6000017f6120 .cmp/eq 3, v0x600001431e60_0, L_0x1500d7828;
L_0x6000017f61c0 .cmp/eq 3, v0x600001431e60_0, L_0x1500d7870;
L_0x6000017f6260 .concat [ 16 16 0 0], v0x600001431560_0, L_0x1500d78b8;
L_0x6000017f6300 .cmp/eq 32, L_0x6000017f6260, L_0x1500d7900;
S_0x14eff7d00 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14eff7b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b4180 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b41c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001436a30_0 .net *"_ivl_11", 0 0, L_0x6000017f6580;  1 drivers
v0x600001436ac0_0 .net *"_ivl_12", 15 0, L_0x6000017f6620;  1 drivers
v0x600001436b50_0 .net/s *"_ivl_4", 15 0, L_0x6000017f63a0;  1 drivers
v0x600001436be0_0 .net/s *"_ivl_6", 15 0, L_0x6000017f6440;  1 drivers
v0x600001436c70_0 .net/s "a_signed", 7 0, v0x600001436e20_0;  1 drivers
v0x600001436d00_0 .net "act_in", 7 0, v0x600001435830_0;  alias, 1 drivers
v0x600001436d90_0 .var "act_out", 7 0;
v0x600001436e20_0 .var "act_reg", 7 0;
v0x600001436eb0_0 .net "clear_acc", 0 0, L_0x600000de8d20;  alias, 1 drivers
v0x600001436f40_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001436fd0_0 .net "enable", 0 0, L_0x600000de9500;  alias, 1 drivers
v0x600001437060_0 .net "load_weight", 0 0, L_0x600000de8b60;  alias, 1 drivers
v0x6000014370f0_0 .net/s "product", 15 0, L_0x6000017f64e0;  1 drivers
v0x600001437180_0 .net/s "product_ext", 31 0, L_0x6000017f66c0;  1 drivers
v0x600001437210_0 .net "psum_in", 31 0, v0x600001439cb0_0;  alias, 1 drivers
v0x6000014372a0_0 .var "psum_out", 31 0;
v0x600001437330_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000014373c0_0 .net/s "w_signed", 7 0, v0x6000014374e0_0;  1 drivers
v0x600001437450_0 .net "weight_in", 7 0, L_0x6000017f6080;  alias, 1 drivers
v0x6000014374e0_0 .var "weight_reg", 7 0;
L_0x6000017f63a0 .extend/s 16, v0x600001436e20_0;
L_0x6000017f6440 .extend/s 16, v0x6000014374e0_0;
L_0x6000017f64e0 .arith/mult 16, L_0x6000017f63a0, L_0x6000017f6440;
L_0x6000017f6580 .part L_0x6000017f64e0, 15, 1;
LS_0x6000017f6620_0_0 .concat [ 1 1 1 1], L_0x6000017f6580, L_0x6000017f6580, L_0x6000017f6580, L_0x6000017f6580;
LS_0x6000017f6620_0_4 .concat [ 1 1 1 1], L_0x6000017f6580, L_0x6000017f6580, L_0x6000017f6580, L_0x6000017f6580;
LS_0x6000017f6620_0_8 .concat [ 1 1 1 1], L_0x6000017f6580, L_0x6000017f6580, L_0x6000017f6580, L_0x6000017f6580;
LS_0x6000017f6620_0_12 .concat [ 1 1 1 1], L_0x6000017f6580, L_0x6000017f6580, L_0x6000017f6580, L_0x6000017f6580;
L_0x6000017f6620 .concat [ 4 4 4 4], LS_0x6000017f6620_0_0, LS_0x6000017f6620_0_4, LS_0x6000017f6620_0_8, LS_0x6000017f6620_0_12;
L_0x6000017f66c0 .concat [ 16 16 0 0], L_0x6000017f64e0, L_0x6000017f6620;
S_0x14eff7e70 .scope generate, "wire_col0[0]" "wire_col0[0]" 9 198, 9 198 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c8d080 .param/l "row" 1 9 198, +C4<00>;
L_0x600000dedb90 .functor BUFZ 8, v0x600001409d40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14eff7fe0 .scope generate, "wire_col0[1]" "wire_col0[1]" 9 198, 9 198 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c8d100 .param/l "row" 1 9 198, +C4<01>;
L_0x600000dedc00 .functor BUFZ 8, v0x60000140a010_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14eff8150 .scope generate, "wire_col0[2]" "wire_col0[2]" 9 198, 9 198 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c8d180 .param/l "row" 1 9 198, +C4<010>;
L_0x600000dedc70 .functor BUFZ 8, v0x60000140a2e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14eff82c0 .scope generate, "wire_col0[3]" "wire_col0[3]" 9 198, 9 198 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c8d200 .param/l "row" 1 9 198, +C4<011>;
L_0x600000dedce0 .functor BUFZ 8, v0x60000140a5b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14eff8430 .scope generate, "wire_output[0]" "wire_output[0]" 9 279, 9 279 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c8d280 .param/l "col" 1 9 279, +C4<00>;
L_0x600000de91f0 .functor BUFZ 32, v0x6000014099e0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001430000_0 .net *"_ivl_2", 31 0, L_0x600000de91f0;  1 drivers
S_0x14eff85a0 .scope generate, "wire_output[1]" "wire_output[1]" 9 279, 9 279 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c8d300 .param/l "col" 1 9 279, +C4<01>;
L_0x600000de9260 .functor BUFZ 32, v0x600001409b00_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001430090_0 .net *"_ivl_2", 31 0, L_0x600000de9260;  1 drivers
S_0x14eff8710 .scope generate, "wire_output[2]" "wire_output[2]" 9 279, 9 279 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c8d380 .param/l "col" 1 9 279, +C4<010>;
L_0x600000de92d0 .functor BUFZ 32, v0x600001409c20_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001430120_0 .net *"_ivl_2", 31 0, L_0x600000de92d0;  1 drivers
S_0x14eff8880 .scope generate, "wire_output[3]" "wire_output[3]" 9 279, 9 279 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c8d400 .param/l "col" 1 9 279, +C4<011>;
L_0x600000de9340 .functor BUFZ 32, L_0x600000de9180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000014301b0_0 .net *"_ivl_2", 31 0, L_0x600000de9340;  1 drivers
S_0x14eff89f0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 9 206, 9 206 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c8d480 .param/l "col" 1 9 206, +C4<00>;
S_0x14eff8b60 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 9 206, 9 206 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c8d500 .param/l "col" 1 9 206, +C4<01>;
S_0x14eff8cd0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 9 206, 9 206 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c8d580 .param/l "col" 1 9 206, +C4<010>;
S_0x14eff8e40 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 9 206, 9 206 0, S_0x14efc05b0;
 .timescale 0 0;
P_0x600003c8d600 .param/l "col" 1 9 206, +C4<011>;
S_0x14eff93b0 .scope module, "sram_inst" "sram_subsystem" 6 480, 11 11 0, S_0x14f846d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14eff9520 .param/l "ADDR_WIDTH" 0 11 15, +C4<00000000000000000000000000010100>;
P_0x14eff9560 .param/l "BANK_BITS" 1 11 69, +C4<00000000000000000000000000000010>;
P_0x14eff95a0 .param/l "BANK_DEPTH" 0 11 13, +C4<00000000000000000000000100000000>;
P_0x14eff95e0 .param/l "DATA_WIDTH" 0 11 14, +C4<00000000000000000000000100000000>;
P_0x14eff9620 .param/l "NUM_BANKS" 0 11 12, +C4<00000000000000000000000000000100>;
P_0x14eff9660 .param/l "WORD_BITS" 1 11 70, +C4<00000000000000000000000000001000>;
L_0x600000dea300 .functor BUFZ 256, v0x60000142c900_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dea370 .functor BUFZ 256, v0x60000142d440_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dea3e0 .functor BUFZ 256, v0x60000142c240_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000014337b0_0 .var/i "b", 31 0;
v0x600001433840 .array "bank_addr", 3 0, 7 0;
v0x6000014338d0_0 .net "bank_dma", 1 0, L_0x6000017f23a0;  1 drivers
v0x600001433960_0 .var "bank_dma_d", 1 0;
v0x6000014339f0_0 .net "bank_mxu_a", 1 0, L_0x6000017f21c0;  1 drivers
v0x600001433a80_0 .var "bank_mxu_a_d", 1 0;
v0x600001433b10_0 .net "bank_mxu_o", 1 0, L_0x6000017f2260;  1 drivers
v0x600001433ba0_0 .net "bank_mxu_w", 1 0, L_0x6000017f2120;  1 drivers
v0x600001433c30_0 .var "bank_mxu_w_d", 1 0;
v0x600001433cc0 .array "bank_rdata", 3 0;
v0x600001433cc0_0 .net v0x600001433cc0 0, 255 0, v0x600001432400_0; 1 drivers
v0x600001433cc0_1 .net v0x600001433cc0 1, 255 0, v0x600001432910_0; 1 drivers
v0x600001433cc0_2 .net v0x600001433cc0 2, 255 0, v0x600001432e20_0; 1 drivers
v0x600001433cc0_3 .net v0x600001433cc0 3, 255 0, v0x600001433330_0; 1 drivers
v0x600001433d50_0 .var "bank_re", 3 0;
v0x600001433de0_0 .net "bank_vpu", 1 0, L_0x6000017f2300;  1 drivers
v0x600001433e70_0 .var "bank_vpu_d", 1 0;
v0x600001433f00 .array "bank_wdata", 3 0, 255 0;
v0x60000142c000_0 .var "bank_we", 3 0;
v0x60000142c090_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000142c120_0 .net "dma_addr", 19 0, v0x60000140e250_0;  alias, 1 drivers
v0x60000142c1b0_0 .net "dma_rdata", 255 0, L_0x600000dea3e0;  alias, 1 drivers
v0x60000142c240_0 .var "dma_rdata_reg", 255 0;
v0x60000142c2d0_0 .net "dma_re", 0 0, L_0x600000de9dc0;  alias, 1 drivers
v0x60000142c360_0 .net "dma_ready", 0 0, L_0x6000017f29e0;  alias, 1 drivers
v0x60000142c3f0_0 .net "dma_wdata", 255 0, L_0x600000de9ce0;  alias, 1 drivers
v0x60000142c480_0 .net "dma_we", 0 0, L_0x600000de9d50;  alias, 1 drivers
v0x60000142c510_0 .var "grant_dma", 3 0;
v0x60000142c5a0_0 .var "grant_mxu_a", 3 0;
v0x60000142c630_0 .var "grant_mxu_o", 3 0;
v0x60000142c6c0_0 .var "grant_mxu_w", 3 0;
v0x60000142c750_0 .var "grant_vpu", 3 0;
v0x60000142c7e0_0 .net "mxu_a_addr", 19 0, L_0x6000017f7480;  alias, 1 drivers
v0x60000142c870_0 .net "mxu_a_rdata", 255 0, L_0x600000dea300;  alias, 1 drivers
v0x60000142c900_0 .var "mxu_a_rdata_reg", 255 0;
v0x60000142c990_0 .net "mxu_a_re", 0 0, L_0x6000017f7520;  alias, 1 drivers
v0x60000142ca20_0 .net "mxu_a_ready", 0 0, L_0x6000017f28a0;  alias, 1 drivers
v0x60000142cab0_0 .net "mxu_o_addr", 19 0, L_0x6000017f7700;  alias, 1 drivers
v0x60000142cb40_0 .net "mxu_o_ready", 0 0, L_0x6000017f2940;  alias, 1 drivers
v0x60000142cbd0_0 .net "mxu_o_wdata", 255 0, L_0x6000017f78e0;  alias, 1 drivers
v0x60000142cc60_0 .net "mxu_o_we", 0 0, L_0x600000de97a0;  alias, 1 drivers
v0x60000142ccf0_0 .net "mxu_w_addr", 19 0, L_0x6000017f7200;  alias, 1 drivers
v0x60000142cd80_0 .net "mxu_w_rdata", 255 0, v0x60000142ce10_0;  alias, 1 drivers
v0x60000142ce10_0 .var "mxu_w_rdata_reg", 255 0;
v0x60000142cea0_0 .net "mxu_w_re", 0 0, L_0x6000017f72a0;  alias, 1 drivers
v0x60000142cf30_0 .net "mxu_w_ready", 0 0, L_0x6000017f2760;  alias, 1 drivers
v0x60000142cfc0_0 .var "req_dma", 3 0;
v0x60000142d050_0 .var "req_mxu_a", 3 0;
v0x60000142d0e0_0 .var "req_mxu_o", 3 0;
v0x60000142d170_0 .var "req_mxu_w", 3 0;
v0x60000142d200_0 .var "req_vpu", 3 0;
v0x60000142d290_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000142d320_0 .net "vpu_addr", 19 0, v0x60000142ea30_0;  alias, 1 drivers
v0x60000142d3b0_0 .net "vpu_rdata", 255 0, L_0x600000dea370;  alias, 1 drivers
v0x60000142d440_0 .var "vpu_rdata_reg", 255 0;
v0x60000142d4d0_0 .net "vpu_re", 0 0, L_0x600000de9b90;  alias, 1 drivers
v0x60000142d560_0 .net "vpu_ready", 0 0, L_0x6000017f2800;  alias, 1 drivers
v0x60000142d5f0_0 .net "vpu_wdata", 255 0, L_0x600000de9ab0;  alias, 1 drivers
v0x60000142d680_0 .net "vpu_we", 0 0, L_0x600000de9b20;  alias, 1 drivers
v0x60000142d710_0 .net "word_dma", 7 0, L_0x6000017f26c0;  1 drivers
v0x60000142d7a0_0 .net "word_mxu_a", 7 0, L_0x6000017f24e0;  1 drivers
v0x60000142d830_0 .net "word_mxu_o", 7 0, L_0x6000017f2580;  1 drivers
v0x60000142d8c0_0 .net "word_mxu_w", 7 0, L_0x6000017f2440;  1 drivers
v0x60000142d950_0 .net "word_vpu", 7 0, L_0x6000017f2620;  1 drivers
E_0x600003c8de00/0 .event anyedge, v0x600001433c30_0, v0x600001432400_0, v0x600001432910_0, v0x600001432e20_0;
E_0x600003c8de00/1 .event anyedge, v0x600001433330_0, v0x600001433a80_0, v0x600001433e70_0, v0x600001433960_0;
E_0x600003c8de00 .event/or E_0x600003c8de00/0, E_0x600003c8de00/1;
E_0x600003c8de80/0 .event anyedge, v0x60000142d170_0, v0x60000142d050_0, v0x60000142d0e0_0, v0x60000142d200_0;
E_0x600003c8de80/1 .event anyedge, v0x60000142cfc0_0, v0x60000142c6c0_0, v0x60000142d8c0_0, v0x60000142c5a0_0;
E_0x600003c8de80/2 .event anyedge, v0x60000142d7a0_0, v0x60000142c630_0, v0x60000142d830_0, v0x60000142cbd0_0;
E_0x600003c8de80/3 .event anyedge, v0x60000142c750_0, v0x60000142d950_0, v0x60000142d5f0_0, v0x60000142d680_0;
E_0x600003c8de80/4 .event anyedge, v0x60000142d4d0_0, v0x60000142c510_0, v0x60000142d710_0, v0x60000140e520_0;
E_0x600003c8de80/5 .event anyedge, v0x60000140e640_0, v0x60000140e370_0;
E_0x600003c8de80 .event/or E_0x600003c8de80/0, E_0x600003c8de80/1, E_0x600003c8de80/2, E_0x600003c8de80/3, E_0x600003c8de80/4, E_0x600003c8de80/5;
E_0x600003c8dec0/0 .event anyedge, v0x60000142cea0_0, v0x600001433ba0_0, v0x60000142c990_0, v0x6000014339f0_0;
E_0x600003c8dec0/1 .event anyedge, v0x60000142cc60_0, v0x600001433b10_0, v0x60000142d680_0, v0x60000142d4d0_0;
E_0x600003c8dec0/2 .event anyedge, v0x600001433de0_0, v0x60000140e640_0, v0x60000140e370_0, v0x6000014338d0_0;
E_0x600003c8dec0 .event/or E_0x600003c8dec0/0, E_0x600003c8dec0/1, E_0x600003c8dec0/2;
L_0x6000017f1c20 .part v0x60000142c000_0, 0, 1;
L_0x6000017f1cc0 .part v0x600001433d50_0, 0, 1;
L_0x6000017f1d60 .part v0x60000142c000_0, 1, 1;
L_0x6000017f1e00 .part v0x600001433d50_0, 1, 1;
L_0x6000017f1ea0 .part v0x60000142c000_0, 2, 1;
L_0x6000017f1f40 .part v0x600001433d50_0, 2, 1;
L_0x6000017f1fe0 .part v0x60000142c000_0, 3, 1;
L_0x6000017f2080 .part v0x600001433d50_0, 3, 1;
L_0x6000017f2120 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000017f7200 (v0x600001433570_0) S_0x14effa490;
L_0x6000017f21c0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000017f7480 (v0x600001433570_0) S_0x14effa490;
L_0x6000017f2260 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000017f7700 (v0x600001433570_0) S_0x14effa490;
L_0x6000017f2300 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, v0x60000142ea30_0 (v0x600001433570_0) S_0x14effa490;
L_0x6000017f23a0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, v0x60000140e250_0 (v0x600001433570_0) S_0x14effa490;
L_0x6000017f2440 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000017f7200 (v0x600001433690_0) S_0x14effa600;
L_0x6000017f24e0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000017f7480 (v0x600001433690_0) S_0x14effa600;
L_0x6000017f2580 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000017f7700 (v0x600001433690_0) S_0x14effa600;
L_0x6000017f2620 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, v0x60000142ea30_0 (v0x600001433690_0) S_0x14effa600;
L_0x6000017f26c0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, v0x60000140e250_0 (v0x600001433690_0) S_0x14effa600;
L_0x6000017f2760 .part/v v0x60000142c6c0_0, L_0x6000017f2120, 1;
L_0x6000017f28a0 .part/v v0x60000142c5a0_0, L_0x6000017f21c0, 1;
L_0x6000017f2940 .part/v v0x60000142c630_0, L_0x6000017f2260, 1;
L_0x6000017f2800 .part/v v0x60000142c750_0, L_0x6000017f2300, 1;
L_0x6000017f29e0 .part/v v0x60000142c510_0, L_0x6000017f23a0, 1;
S_0x14eff9910 .scope generate, "bank_gen[0]" "bank_gen[0]" 11 184, 11 184 0, S_0x14eff93b0;
 .timescale 0 0;
P_0x600003c8df00 .param/l "i" 1 11 184, +C4<00>;
S_0x14eff9a80 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x14eff9910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008b4280 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x6000008b42c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x600001433840_0 .array/port v0x600001433840, 0;
v0x6000014321c0_0 .net "addr", 7 0, v0x600001433840_0;  1 drivers
v0x600001432250_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000014322e0_0 .var/i "i", 31 0;
v0x600001432370 .array "mem", 255 0, 255 0;
v0x600001432400_0 .var "rdata", 255 0;
v0x600001432490_0 .net "re", 0 0, L_0x6000017f1cc0;  1 drivers
v0x600001433f00_0 .array/port v0x600001433f00, 0;
v0x600001432520_0 .net "wdata", 255 0, v0x600001433f00_0;  1 drivers
v0x6000014325b0_0 .net "we", 0 0, L_0x6000017f1c20;  1 drivers
S_0x14eff9bf0 .scope generate, "bank_gen[1]" "bank_gen[1]" 11 184, 11 184 0, S_0x14eff93b0;
 .timescale 0 0;
P_0x600003c8e040 .param/l "i" 1 11 184, +C4<01>;
S_0x14eff9d60 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x14eff9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008b4300 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x6000008b4340 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x600001433840_1 .array/port v0x600001433840, 1;
v0x6000014326d0_0 .net "addr", 7 0, v0x600001433840_1;  1 drivers
v0x600001432760_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000014327f0_0 .var/i "i", 31 0;
v0x600001432880 .array "mem", 255 0, 255 0;
v0x600001432910_0 .var "rdata", 255 0;
v0x6000014329a0_0 .net "re", 0 0, L_0x6000017f1e00;  1 drivers
v0x600001433f00_1 .array/port v0x600001433f00, 1;
v0x600001432a30_0 .net "wdata", 255 0, v0x600001433f00_1;  1 drivers
v0x600001432ac0_0 .net "we", 0 0, L_0x6000017f1d60;  1 drivers
S_0x14eff9ed0 .scope generate, "bank_gen[2]" "bank_gen[2]" 11 184, 11 184 0, S_0x14eff93b0;
 .timescale 0 0;
P_0x600003c8e180 .param/l "i" 1 11 184, +C4<010>;
S_0x14effa040 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x14eff9ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008b4380 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x6000008b43c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x600001433840_2 .array/port v0x600001433840, 2;
v0x600001432be0_0 .net "addr", 7 0, v0x600001433840_2;  1 drivers
v0x600001432c70_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001432d00_0 .var/i "i", 31 0;
v0x600001432d90 .array "mem", 255 0, 255 0;
v0x600001432e20_0 .var "rdata", 255 0;
v0x600001432eb0_0 .net "re", 0 0, L_0x6000017f1f40;  1 drivers
v0x600001433f00_2 .array/port v0x600001433f00, 2;
v0x600001432f40_0 .net "wdata", 255 0, v0x600001433f00_2;  1 drivers
v0x600001432fd0_0 .net "we", 0 0, L_0x6000017f1ea0;  1 drivers
S_0x14effa1b0 .scope generate, "bank_gen[3]" "bank_gen[3]" 11 184, 11 184 0, S_0x14eff93b0;
 .timescale 0 0;
P_0x600003c8e2c0 .param/l "i" 1 11 184, +C4<011>;
S_0x14effa320 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x14effa1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008b4400 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x6000008b4440 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x600001433840_3 .array/port v0x600001433840, 3;
v0x6000014330f0_0 .net "addr", 7 0, v0x600001433840_3;  1 drivers
v0x600001433180_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001433210_0 .var/i "i", 31 0;
v0x6000014332a0 .array "mem", 255 0, 255 0;
v0x600001433330_0 .var "rdata", 255 0;
v0x6000014333c0_0 .net "re", 0 0, L_0x6000017f2080;  1 drivers
v0x600001433f00_3 .array/port v0x600001433f00, 3;
v0x600001433450_0 .net "wdata", 255 0, v0x600001433f00_3;  1 drivers
v0x6000014334e0_0 .net "we", 0 0, L_0x6000017f1fe0;  1 drivers
S_0x14effa490 .scope function.vec4.s2, "get_bank" "get_bank" 11 73, 11 73 0, S_0x14eff93b0;
 .timescale 0 0;
v0x600001433570_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14effa490
TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x600001433570_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600001433570_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14effa600 .scope function.vec4.s8, "get_word" "get_word" 11 81, 11 81 0, S_0x14eff93b0;
 .timescale 0 0;
v0x600001433690_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14effa600
TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x600001433690_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14effa970 .scope module, "vpu_inst" "vector_unit" 6 407, 12 17 0, S_0x14f846d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14f024000 .param/l "DATA_WIDTH" 0 12 19, +C4<00000000000000000000000000010000>;
P_0x14f024040 .param/l "LANES" 0 12 18, +C4<00000000000000000000000000010000>;
P_0x14f024080 .param/l "REDUCE_STAGES" 1 12 181, +C4<00000000000000000000000000000100>;
P_0x14f0240c0 .param/l "SRAM_ADDR_W" 0 12 21, +C4<00000000000000000000000000010100>;
P_0x14f024100 .param/l "S_DECODE" 1 12 92, C4<001>;
P_0x14f024140 .param/l "S_DONE" 1 12 97, C4<110>;
P_0x14f024180 .param/l "S_EXECUTE" 1 12 93, C4<010>;
P_0x14f0241c0 .param/l "S_IDLE" 1 12 91, C4<000>;
P_0x14f024200 .param/l "S_MEM_WAIT" 1 12 94, C4<011>;
P_0x14f024240 .param/l "S_REDUCE" 1 12 95, C4<100>;
P_0x14f024280 .param/l "S_WRITEBACK" 1 12 96, C4<101>;
P_0x14f0242c0 .param/l "VOP_ADD" 1 12 59, C4<00000001>;
P_0x14f024300 .param/l "VOP_BCAST" 1 12 73, C4<00110010>;
P_0x14f024340 .param/l "VOP_GELU" 1 12 64, C4<00010001>;
P_0x14f024380 .param/l "VOP_LOAD" 1 12 71, C4<00110000>;
P_0x14f0243c0 .param/l "VOP_MADD" 1 12 62, C4<00000100>;
P_0x14f024400 .param/l "VOP_MAX" 1 12 69, C4<00100001>;
P_0x14f024440 .param/l "VOP_MIN" 1 12 70, C4<00100010>;
P_0x14f024480 .param/l "VOP_MOV" 1 12 74, C4<00110011>;
P_0x14f0244c0 .param/l "VOP_MUL" 1 12 61, C4<00000011>;
P_0x14f024500 .param/l "VOP_RELU" 1 12 63, C4<00010000>;
P_0x14f024540 .param/l "VOP_SIGMOID" 1 12 66, C4<00010011>;
P_0x14f024580 .param/l "VOP_SILU" 1 12 65, C4<00010010>;
P_0x14f0245c0 .param/l "VOP_STORE" 1 12 72, C4<00110001>;
P_0x14f024600 .param/l "VOP_SUB" 1 12 60, C4<00000010>;
P_0x14f024640 .param/l "VOP_SUM" 1 12 68, C4<00100000>;
P_0x14f024680 .param/l "VOP_TANH" 1 12 67, C4<00010100>;
P_0x14f0246c0 .param/l "VOP_ZERO" 1 12 75, C4<00110100>;
P_0x14f024700 .param/l "VREG_COUNT" 0 12 20, +C4<00000000000000000000000000100000>;
L_0x600000de98f0 .functor BUFZ 256, L_0x6000017f12c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000de9960 .functor BUFZ 256, L_0x6000017f1400, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000de99d0 .functor BUFZ 1, v0x60000142e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x600000de9ab0 .functor BUFZ 256, v0x60000142ed90_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000de9b20 .functor BUFZ 1, v0x60000142eeb0_0, C4<0>, C4<0>, C4<0>;
L_0x600000de9b90 .functor BUFZ 1, v0x60000142ebe0_0, C4<0>, C4<0>, C4<0>;
v0x60000142d9e0_0 .net *"_ivl_48", 255 0, L_0x6000017f12c0;  1 drivers
v0x60000142da70_0 .net *"_ivl_50", 6 0, L_0x6000017f1360;  1 drivers
L_0x1500d8008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000142db00_0 .net *"_ivl_53", 1 0, L_0x1500d8008;  1 drivers
v0x60000142db90_0 .net *"_ivl_56", 255 0, L_0x6000017f1400;  1 drivers
v0x60000142dc20_0 .net *"_ivl_58", 6 0, L_0x6000017f14a0;  1 drivers
L_0x1500d8050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000142dcb0_0 .net *"_ivl_61", 1 0, L_0x1500d8050;  1 drivers
L_0x1500d8098 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000142dd40_0 .net/2u *"_ivl_64", 2 0, L_0x1500d8098;  1 drivers
v0x60000142ddd0_0 .var "addr_reg", 19 0;
v0x60000142de60_0 .var "alu_result", 255 0;
v0x60000142def0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x60000142df80_0 .net "cmd", 127 0, v0x600001409710_0;  alias, 1 drivers
v0x60000142e010_0 .net "cmd_done", 0 0, L_0x600000de99d0;  alias, 1 drivers
v0x60000142e0a0_0 .net "cmd_ready", 0 0, L_0x6000017f1540;  alias, 1 drivers
v0x60000142e130_0 .var "cmd_reg", 127 0;
v0x60000142e1c0_0 .net "cmd_valid", 0 0, L_0x600000ded650;  alias, 1 drivers
v0x60000142e250_0 .net "count", 15 0, L_0x6000017f1220;  1 drivers
v0x60000142e2e0_0 .var "done_reg", 0 0;
v0x60000142e370_0 .var "elem_count", 15 0;
v0x60000142e400_0 .net "imm", 15 0, L_0x6000017f10e0;  1 drivers
v0x60000142e490_0 .var/i "lane", 31 0;
v0x60000142e520 .array "lane_a", 15 0;
v0x60000142e520_0 .net v0x60000142e520 0, 15 0, L_0x6000017f7a20; 1 drivers
v0x60000142e520_1 .net v0x60000142e520 1, 15 0, L_0x6000017f7b60; 1 drivers
v0x60000142e520_2 .net v0x60000142e520 2, 15 0, L_0x6000017f7ca0; 1 drivers
v0x60000142e520_3 .net v0x60000142e520 3, 15 0, L_0x6000017f7de0; 1 drivers
v0x60000142e520_4 .net v0x60000142e520 4, 15 0, L_0x6000017f7f20; 1 drivers
v0x60000142e520_5 .net v0x60000142e520 5, 15 0, L_0x6000017f0000; 1 drivers
v0x60000142e520_6 .net v0x60000142e520 6, 15 0, L_0x6000017f0140; 1 drivers
v0x60000142e520_7 .net v0x60000142e520 7, 15 0, L_0x6000017f0280; 1 drivers
v0x60000142e520_8 .net v0x60000142e520 8, 15 0, L_0x6000017f03c0; 1 drivers
v0x60000142e520_9 .net v0x60000142e520 9, 15 0, L_0x6000017f0500; 1 drivers
v0x60000142e520_10 .net v0x60000142e520 10, 15 0, L_0x6000017f06e0; 1 drivers
v0x60000142e520_11 .net v0x60000142e520 11, 15 0, L_0x6000017f0780; 1 drivers
v0x60000142e520_12 .net v0x60000142e520 12, 15 0, L_0x6000017f08c0; 1 drivers
v0x60000142e520_13 .net v0x60000142e520 13, 15 0, L_0x6000017f0a00; 1 drivers
v0x60000142e520_14 .net v0x60000142e520 14, 15 0, L_0x6000017f0b40; 1 drivers
v0x60000142e520_15 .net v0x60000142e520 15, 15 0, L_0x6000017f0c80; 1 drivers
v0x60000142e5b0 .array "lane_b", 15 0;
v0x60000142e5b0_0 .net v0x60000142e5b0 0, 15 0, L_0x6000017f7ac0; 1 drivers
v0x60000142e5b0_1 .net v0x60000142e5b0 1, 15 0, L_0x6000017f7c00; 1 drivers
v0x60000142e5b0_2 .net v0x60000142e5b0 2, 15 0, L_0x6000017f7d40; 1 drivers
v0x60000142e5b0_3 .net v0x60000142e5b0 3, 15 0, L_0x6000017f7e80; 1 drivers
v0x60000142e5b0_4 .net v0x60000142e5b0 4, 15 0, L_0x6000017fb7a0; 1 drivers
v0x60000142e5b0_5 .net v0x60000142e5b0 5, 15 0, L_0x6000017f00a0; 1 drivers
v0x60000142e5b0_6 .net v0x60000142e5b0 6, 15 0, L_0x6000017f01e0; 1 drivers
v0x60000142e5b0_7 .net v0x60000142e5b0 7, 15 0, L_0x6000017f0320; 1 drivers
v0x60000142e5b0_8 .net v0x60000142e5b0 8, 15 0, L_0x6000017f0460; 1 drivers
v0x60000142e5b0_9 .net v0x60000142e5b0 9, 15 0, L_0x6000017f0640; 1 drivers
v0x60000142e5b0_10 .net v0x60000142e5b0 10, 15 0, L_0x6000017f05a0; 1 drivers
v0x60000142e5b0_11 .net v0x60000142e5b0 11, 15 0, L_0x6000017f0820; 1 drivers
v0x60000142e5b0_12 .net v0x60000142e5b0 12, 15 0, L_0x6000017f0960; 1 drivers
v0x60000142e5b0_13 .net v0x60000142e5b0 13, 15 0, L_0x6000017f0aa0; 1 drivers
v0x60000142e5b0_14 .net v0x60000142e5b0 14, 15 0, L_0x6000017f0be0; 1 drivers
v0x60000142e5b0_15 .net v0x60000142e5b0 15, 15 0, L_0x6000017f0d20; 1 drivers
v0x60000142e640 .array "lane_result", 15 0, 15 0;
v0x60000142e6d0_0 .net "mem_addr", 19 0, L_0x6000017f1180;  1 drivers
v0x60000142e760_0 .net "opcode", 7 0, L_0x6000017f0dc0;  1 drivers
v0x60000142e7f0_0 .var "reduce_result", 15 0;
v0x60000142e880 .array "reduce_tree", 79 0, 15 0;
v0x60000142e910_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x60000142e9a0_0 .net "sram_addr", 19 0, v0x60000142ea30_0;  alias, 1 drivers
v0x60000142ea30_0 .var "sram_addr_reg", 19 0;
v0x60000142eac0_0 .net "sram_rdata", 255 0, L_0x600000dea370;  alias, 1 drivers
v0x60000142eb50_0 .net "sram_re", 0 0, L_0x600000de9b90;  alias, 1 drivers
v0x60000142ebe0_0 .var "sram_re_reg", 0 0;
v0x60000142ec70_0 .net "sram_ready", 0 0, L_0x6000017f2800;  alias, 1 drivers
v0x60000142ed00_0 .net "sram_wdata", 255 0, L_0x600000de9ab0;  alias, 1 drivers
v0x60000142ed90_0 .var "sram_wdata_reg", 255 0;
v0x60000142ee20_0 .net "sram_we", 0 0, L_0x600000de9b20;  alias, 1 drivers
v0x60000142eeb0_0 .var "sram_we_reg", 0 0;
v0x60000142ef40_0 .var/i "stage", 31 0;
v0x60000142efd0_0 .var "state", 2 0;
v0x60000142f060_0 .net "subop", 7 0, L_0x6000017f0e60;  1 drivers
v0x60000142f0f0_0 .net "vd", 4 0, L_0x6000017f0f00;  1 drivers
v0x60000142f180 .array "vrf", 31 0, 255 0;
v0x60000142f210_0 .net "vs1", 4 0, L_0x6000017f0fa0;  1 drivers
v0x60000142f2a0_0 .net "vs1_data", 255 0, L_0x600000de98f0;  1 drivers
v0x60000142f330_0 .net "vs2", 4 0, L_0x6000017f1040;  1 drivers
v0x60000142f3c0_0 .net "vs2_data", 255 0, L_0x600000de9960;  1 drivers
E_0x600003c8ebc0/0 .event anyedge, v0x60000142e520_0, v0x60000142e520_1, v0x60000142e520_2, v0x60000142e520_3;
E_0x600003c8ebc0/1 .event anyedge, v0x60000142e520_4, v0x60000142e520_5, v0x60000142e520_6, v0x60000142e520_7;
E_0x600003c8ebc0/2 .event anyedge, v0x60000142e520_8, v0x60000142e520_9, v0x60000142e520_10, v0x60000142e520_11;
E_0x600003c8ebc0/3 .event anyedge, v0x60000142e520_12, v0x60000142e520_13, v0x60000142e520_14, v0x60000142e520_15;
v0x60000142e880_0 .array/port v0x60000142e880, 0;
v0x60000142e880_1 .array/port v0x60000142e880, 1;
v0x60000142e880_2 .array/port v0x60000142e880, 2;
E_0x600003c8ebc0/4 .event anyedge, v0x60000142f060_0, v0x60000142e880_0, v0x60000142e880_1, v0x60000142e880_2;
v0x60000142e880_3 .array/port v0x60000142e880, 3;
v0x60000142e880_4 .array/port v0x60000142e880, 4;
v0x60000142e880_5 .array/port v0x60000142e880, 5;
v0x60000142e880_6 .array/port v0x60000142e880, 6;
E_0x600003c8ebc0/5 .event anyedge, v0x60000142e880_3, v0x60000142e880_4, v0x60000142e880_5, v0x60000142e880_6;
v0x60000142e880_7 .array/port v0x60000142e880, 7;
v0x60000142e880_8 .array/port v0x60000142e880, 8;
v0x60000142e880_9 .array/port v0x60000142e880, 9;
v0x60000142e880_10 .array/port v0x60000142e880, 10;
E_0x600003c8ebc0/6 .event anyedge, v0x60000142e880_7, v0x60000142e880_8, v0x60000142e880_9, v0x60000142e880_10;
v0x60000142e880_11 .array/port v0x60000142e880, 11;
v0x60000142e880_12 .array/port v0x60000142e880, 12;
v0x60000142e880_13 .array/port v0x60000142e880, 13;
v0x60000142e880_14 .array/port v0x60000142e880, 14;
E_0x600003c8ebc0/7 .event anyedge, v0x60000142e880_11, v0x60000142e880_12, v0x60000142e880_13, v0x60000142e880_14;
v0x60000142e880_15 .array/port v0x60000142e880, 15;
v0x60000142e880_16 .array/port v0x60000142e880, 16;
v0x60000142e880_17 .array/port v0x60000142e880, 17;
v0x60000142e880_18 .array/port v0x60000142e880, 18;
E_0x600003c8ebc0/8 .event anyedge, v0x60000142e880_15, v0x60000142e880_16, v0x60000142e880_17, v0x60000142e880_18;
v0x60000142e880_19 .array/port v0x60000142e880, 19;
v0x60000142e880_20 .array/port v0x60000142e880, 20;
v0x60000142e880_21 .array/port v0x60000142e880, 21;
v0x60000142e880_22 .array/port v0x60000142e880, 22;
E_0x600003c8ebc0/9 .event anyedge, v0x60000142e880_19, v0x60000142e880_20, v0x60000142e880_21, v0x60000142e880_22;
v0x60000142e880_23 .array/port v0x60000142e880, 23;
v0x60000142e880_24 .array/port v0x60000142e880, 24;
v0x60000142e880_25 .array/port v0x60000142e880, 25;
v0x60000142e880_26 .array/port v0x60000142e880, 26;
E_0x600003c8ebc0/10 .event anyedge, v0x60000142e880_23, v0x60000142e880_24, v0x60000142e880_25, v0x60000142e880_26;
v0x60000142e880_27 .array/port v0x60000142e880, 27;
v0x60000142e880_28 .array/port v0x60000142e880, 28;
v0x60000142e880_29 .array/port v0x60000142e880, 29;
v0x60000142e880_30 .array/port v0x60000142e880, 30;
E_0x600003c8ebc0/11 .event anyedge, v0x60000142e880_27, v0x60000142e880_28, v0x60000142e880_29, v0x60000142e880_30;
v0x60000142e880_31 .array/port v0x60000142e880, 31;
v0x60000142e880_32 .array/port v0x60000142e880, 32;
v0x60000142e880_33 .array/port v0x60000142e880, 33;
v0x60000142e880_34 .array/port v0x60000142e880, 34;
E_0x600003c8ebc0/12 .event anyedge, v0x60000142e880_31, v0x60000142e880_32, v0x60000142e880_33, v0x60000142e880_34;
v0x60000142e880_35 .array/port v0x60000142e880, 35;
v0x60000142e880_36 .array/port v0x60000142e880, 36;
v0x60000142e880_37 .array/port v0x60000142e880, 37;
v0x60000142e880_38 .array/port v0x60000142e880, 38;
E_0x600003c8ebc0/13 .event anyedge, v0x60000142e880_35, v0x60000142e880_36, v0x60000142e880_37, v0x60000142e880_38;
v0x60000142e880_39 .array/port v0x60000142e880, 39;
v0x60000142e880_40 .array/port v0x60000142e880, 40;
v0x60000142e880_41 .array/port v0x60000142e880, 41;
v0x60000142e880_42 .array/port v0x60000142e880, 42;
E_0x600003c8ebc0/14 .event anyedge, v0x60000142e880_39, v0x60000142e880_40, v0x60000142e880_41, v0x60000142e880_42;
v0x60000142e880_43 .array/port v0x60000142e880, 43;
v0x60000142e880_44 .array/port v0x60000142e880, 44;
v0x60000142e880_45 .array/port v0x60000142e880, 45;
v0x60000142e880_46 .array/port v0x60000142e880, 46;
E_0x600003c8ebc0/15 .event anyedge, v0x60000142e880_43, v0x60000142e880_44, v0x60000142e880_45, v0x60000142e880_46;
v0x60000142e880_47 .array/port v0x60000142e880, 47;
v0x60000142e880_48 .array/port v0x60000142e880, 48;
v0x60000142e880_49 .array/port v0x60000142e880, 49;
v0x60000142e880_50 .array/port v0x60000142e880, 50;
E_0x600003c8ebc0/16 .event anyedge, v0x60000142e880_47, v0x60000142e880_48, v0x60000142e880_49, v0x60000142e880_50;
v0x60000142e880_51 .array/port v0x60000142e880, 51;
v0x60000142e880_52 .array/port v0x60000142e880, 52;
v0x60000142e880_53 .array/port v0x60000142e880, 53;
v0x60000142e880_54 .array/port v0x60000142e880, 54;
E_0x600003c8ebc0/17 .event anyedge, v0x60000142e880_51, v0x60000142e880_52, v0x60000142e880_53, v0x60000142e880_54;
v0x60000142e880_55 .array/port v0x60000142e880, 55;
v0x60000142e880_56 .array/port v0x60000142e880, 56;
v0x60000142e880_57 .array/port v0x60000142e880, 57;
v0x60000142e880_58 .array/port v0x60000142e880, 58;
E_0x600003c8ebc0/18 .event anyedge, v0x60000142e880_55, v0x60000142e880_56, v0x60000142e880_57, v0x60000142e880_58;
v0x60000142e880_59 .array/port v0x60000142e880, 59;
v0x60000142e880_60 .array/port v0x60000142e880, 60;
v0x60000142e880_61 .array/port v0x60000142e880, 61;
v0x60000142e880_62 .array/port v0x60000142e880, 62;
E_0x600003c8ebc0/19 .event anyedge, v0x60000142e880_59, v0x60000142e880_60, v0x60000142e880_61, v0x60000142e880_62;
v0x60000142e880_63 .array/port v0x60000142e880, 63;
v0x60000142e880_64 .array/port v0x60000142e880, 64;
v0x60000142e880_65 .array/port v0x60000142e880, 65;
v0x60000142e880_66 .array/port v0x60000142e880, 66;
E_0x600003c8ebc0/20 .event anyedge, v0x60000142e880_63, v0x60000142e880_64, v0x60000142e880_65, v0x60000142e880_66;
v0x60000142e880_67 .array/port v0x60000142e880, 67;
v0x60000142e880_68 .array/port v0x60000142e880, 68;
v0x60000142e880_69 .array/port v0x60000142e880, 69;
v0x60000142e880_70 .array/port v0x60000142e880, 70;
E_0x600003c8ebc0/21 .event anyedge, v0x60000142e880_67, v0x60000142e880_68, v0x60000142e880_69, v0x60000142e880_70;
v0x60000142e880_71 .array/port v0x60000142e880, 71;
v0x60000142e880_72 .array/port v0x60000142e880, 72;
v0x60000142e880_73 .array/port v0x60000142e880, 73;
v0x60000142e880_74 .array/port v0x60000142e880, 74;
E_0x600003c8ebc0/22 .event anyedge, v0x60000142e880_71, v0x60000142e880_72, v0x60000142e880_73, v0x60000142e880_74;
v0x60000142e880_75 .array/port v0x60000142e880, 75;
v0x60000142e880_76 .array/port v0x60000142e880, 76;
v0x60000142e880_77 .array/port v0x60000142e880, 77;
v0x60000142e880_78 .array/port v0x60000142e880, 78;
E_0x600003c8ebc0/23 .event anyedge, v0x60000142e880_75, v0x60000142e880_76, v0x60000142e880_77, v0x60000142e880_78;
v0x60000142e880_79 .array/port v0x60000142e880, 79;
E_0x600003c8ebc0/24 .event anyedge, v0x60000142e880_79;
E_0x600003c8ebc0 .event/or E_0x600003c8ebc0/0, E_0x600003c8ebc0/1, E_0x600003c8ebc0/2, E_0x600003c8ebc0/3, E_0x600003c8ebc0/4, E_0x600003c8ebc0/5, E_0x600003c8ebc0/6, E_0x600003c8ebc0/7, E_0x600003c8ebc0/8, E_0x600003c8ebc0/9, E_0x600003c8ebc0/10, E_0x600003c8ebc0/11, E_0x600003c8ebc0/12, E_0x600003c8ebc0/13, E_0x600003c8ebc0/14, E_0x600003c8ebc0/15, E_0x600003c8ebc0/16, E_0x600003c8ebc0/17, E_0x600003c8ebc0/18, E_0x600003c8ebc0/19, E_0x600003c8ebc0/20, E_0x600003c8ebc0/21, E_0x600003c8ebc0/22, E_0x600003c8ebc0/23, E_0x600003c8ebc0/24;
L_0x6000017f7a20 .part L_0x600000de98f0, 0, 16;
L_0x6000017f7ac0 .part L_0x600000de9960, 0, 16;
L_0x6000017f7b60 .part L_0x600000de98f0, 16, 16;
L_0x6000017f7c00 .part L_0x600000de9960, 16, 16;
L_0x6000017f7ca0 .part L_0x600000de98f0, 32, 16;
L_0x6000017f7d40 .part L_0x600000de9960, 32, 16;
L_0x6000017f7de0 .part L_0x600000de98f0, 48, 16;
L_0x6000017f7e80 .part L_0x600000de9960, 48, 16;
L_0x6000017f7f20 .part L_0x600000de98f0, 64, 16;
L_0x6000017fb7a0 .part L_0x600000de9960, 64, 16;
L_0x6000017f0000 .part L_0x600000de98f0, 80, 16;
L_0x6000017f00a0 .part L_0x600000de9960, 80, 16;
L_0x6000017f0140 .part L_0x600000de98f0, 96, 16;
L_0x6000017f01e0 .part L_0x600000de9960, 96, 16;
L_0x6000017f0280 .part L_0x600000de98f0, 112, 16;
L_0x6000017f0320 .part L_0x600000de9960, 112, 16;
L_0x6000017f03c0 .part L_0x600000de98f0, 128, 16;
L_0x6000017f0460 .part L_0x600000de9960, 128, 16;
L_0x6000017f0500 .part L_0x600000de98f0, 144, 16;
L_0x6000017f0640 .part L_0x600000de9960, 144, 16;
L_0x6000017f06e0 .part L_0x600000de98f0, 160, 16;
L_0x6000017f05a0 .part L_0x600000de9960, 160, 16;
L_0x6000017f0780 .part L_0x600000de98f0, 176, 16;
L_0x6000017f0820 .part L_0x600000de9960, 176, 16;
L_0x6000017f08c0 .part L_0x600000de98f0, 192, 16;
L_0x6000017f0960 .part L_0x600000de9960, 192, 16;
L_0x6000017f0a00 .part L_0x600000de98f0, 208, 16;
L_0x6000017f0aa0 .part L_0x600000de9960, 208, 16;
L_0x6000017f0b40 .part L_0x600000de98f0, 224, 16;
L_0x6000017f0be0 .part L_0x600000de9960, 224, 16;
L_0x6000017f0c80 .part L_0x600000de98f0, 240, 16;
L_0x6000017f0d20 .part L_0x600000de9960, 240, 16;
L_0x6000017f0dc0 .part v0x600001409710_0, 120, 8;
L_0x6000017f0e60 .part v0x600001409710_0, 112, 8;
L_0x6000017f0f00 .part v0x600001409710_0, 112, 5;
L_0x6000017f0fa0 .part v0x600001409710_0, 107, 5;
L_0x6000017f1040 .part v0x600001409710_0, 102, 5;
L_0x6000017f10e0 .part v0x600001409710_0, 32, 16;
L_0x6000017f1180 .part v0x600001409710_0, 76, 20;
L_0x6000017f1220 .part v0x600001409710_0, 48, 16;
L_0x6000017f12c0 .array/port v0x60000142f180, L_0x6000017f1360;
L_0x6000017f1360 .concat [ 5 2 0 0], L_0x6000017f0fa0, L_0x1500d8008;
L_0x6000017f1400 .array/port v0x60000142f180, L_0x6000017f14a0;
L_0x6000017f14a0 .concat [ 5 2 0 0], L_0x6000017f1040, L_0x1500d8050;
L_0x6000017f1540 .cmp/eq 3, v0x60000142efd0_0, L_0x1500d8098;
S_0x14effadf0 .scope generate, "lane_extract[0]" "lane_extract[0]" 12 117, 12 117 0, S_0x14effa970;
 .timescale 0 0;
P_0x600003c8ec00 .param/l "i" 1 12 117, +C4<00>;
v0x60000142e640_0 .array/port v0x60000142e640, 0;
v0x60000142e640_1 .array/port v0x60000142e640, 1;
v0x60000142e640_2 .array/port v0x60000142e640, 2;
v0x60000142e640_3 .array/port v0x60000142e640, 3;
E_0x600003c8ec80/0 .event anyedge, v0x60000142e640_0, v0x60000142e640_1, v0x60000142e640_2, v0x60000142e640_3;
v0x60000142e640_4 .array/port v0x60000142e640, 4;
v0x60000142e640_5 .array/port v0x60000142e640, 5;
v0x60000142e640_6 .array/port v0x60000142e640, 6;
v0x60000142e640_7 .array/port v0x60000142e640, 7;
E_0x600003c8ec80/1 .event anyedge, v0x60000142e640_4, v0x60000142e640_5, v0x60000142e640_6, v0x60000142e640_7;
v0x60000142e640_8 .array/port v0x60000142e640, 8;
v0x60000142e640_9 .array/port v0x60000142e640, 9;
v0x60000142e640_10 .array/port v0x60000142e640, 10;
v0x60000142e640_11 .array/port v0x60000142e640, 11;
E_0x600003c8ec80/2 .event anyedge, v0x60000142e640_8, v0x60000142e640_9, v0x60000142e640_10, v0x60000142e640_11;
v0x60000142e640_12 .array/port v0x60000142e640, 12;
v0x60000142e640_13 .array/port v0x60000142e640, 13;
v0x60000142e640_14 .array/port v0x60000142e640, 14;
v0x60000142e640_15 .array/port v0x60000142e640, 15;
E_0x600003c8ec80/3 .event anyedge, v0x60000142e640_12, v0x60000142e640_13, v0x60000142e640_14, v0x60000142e640_15;
E_0x600003c8ec80 .event/or E_0x600003c8ec80/0, E_0x600003c8ec80/1, E_0x600003c8ec80/2, E_0x600003c8ec80/3;
E_0x600003c8ecc0/0 .event anyedge, v0x60000142f060_0, v0x60000142e520_0, v0x60000142e520_1, v0x60000142e520_2;
E_0x600003c8ecc0/1 .event anyedge, v0x60000142e520_3, v0x60000142e520_4, v0x60000142e520_5, v0x60000142e520_6;
E_0x600003c8ecc0/2 .event anyedge, v0x60000142e520_7, v0x60000142e520_8, v0x60000142e520_9, v0x60000142e520_10;
E_0x600003c8ecc0/3 .event anyedge, v0x60000142e520_11, v0x60000142e520_12, v0x60000142e520_13, v0x60000142e520_14;
E_0x600003c8ecc0/4 .event anyedge, v0x60000142e520_15, v0x60000142e5b0_0, v0x60000142e5b0_1, v0x60000142e5b0_2;
E_0x600003c8ecc0/5 .event anyedge, v0x60000142e5b0_3, v0x60000142e5b0_4, v0x60000142e5b0_5, v0x60000142e5b0_6;
E_0x600003c8ecc0/6 .event anyedge, v0x60000142e5b0_7, v0x60000142e5b0_8, v0x60000142e5b0_9, v0x60000142e5b0_10;
E_0x600003c8ecc0/7 .event anyedge, v0x60000142e5b0_11, v0x60000142e5b0_12, v0x60000142e5b0_13, v0x60000142e5b0_14;
E_0x600003c8ecc0/8 .event anyedge, v0x60000142e5b0_15, v0x60000142e400_0;
E_0x600003c8ecc0 .event/or E_0x600003c8ecc0/0, E_0x600003c8ecc0/1, E_0x600003c8ecc0/2, E_0x600003c8ecc0/3, E_0x600003c8ecc0/4, E_0x600003c8ecc0/5, E_0x600003c8ecc0/6, E_0x600003c8ecc0/7, E_0x600003c8ecc0/8;
S_0x14effaf60 .scope generate, "lane_extract[1]" "lane_extract[1]" 12 117, 12 117 0, S_0x14effa970;
 .timescale 0 0;
P_0x600003c8ed00 .param/l "i" 1 12 117, +C4<01>;
S_0x14effb0d0 .scope generate, "lane_extract[2]" "lane_extract[2]" 12 117, 12 117 0, S_0x14effa970;
 .timescale 0 0;
P_0x600003c8ed80 .param/l "i" 1 12 117, +C4<010>;
S_0x14effb240 .scope generate, "lane_extract[3]" "lane_extract[3]" 12 117, 12 117 0, S_0x14effa970;
 .timescale 0 0;
P_0x600003c8ee00 .param/l "i" 1 12 117, +C4<011>;
S_0x14effb3b0 .scope generate, "lane_extract[4]" "lane_extract[4]" 12 117, 12 117 0, S_0x14effa970;
 .timescale 0 0;
P_0x600003c8eec0 .param/l "i" 1 12 117, +C4<0100>;
S_0x14effb520 .scope generate, "lane_extract[5]" "lane_extract[5]" 12 117, 12 117 0, S_0x14effa970;
 .timescale 0 0;
P_0x600003c8ef40 .param/l "i" 1 12 117, +C4<0101>;
S_0x14effb690 .scope generate, "lane_extract[6]" "lane_extract[6]" 12 117, 12 117 0, S_0x14effa970;
 .timescale 0 0;
P_0x600003c8efc0 .param/l "i" 1 12 117, +C4<0110>;
S_0x14effb800 .scope generate, "lane_extract[7]" "lane_extract[7]" 12 117, 12 117 0, S_0x14effa970;
 .timescale 0 0;
P_0x600003c8f040 .param/l "i" 1 12 117, +C4<0111>;
S_0x14effb970 .scope generate, "lane_extract[8]" "lane_extract[8]" 12 117, 12 117 0, S_0x14effa970;
 .timescale 0 0;
P_0x600003c8ee80 .param/l "i" 1 12 117, +C4<01000>;
S_0x14effbae0 .scope generate, "lane_extract[9]" "lane_extract[9]" 12 117, 12 117 0, S_0x14effa970;
 .timescale 0 0;
P_0x600003c8f100 .param/l "i" 1 12 117, +C4<01001>;
S_0x14effbc50 .scope generate, "lane_extract[10]" "lane_extract[10]" 12 117, 12 117 0, S_0x14effa970;
 .timescale 0 0;
P_0x600003c8f180 .param/l "i" 1 12 117, +C4<01010>;
S_0x14effbdc0 .scope generate, "lane_extract[11]" "lane_extract[11]" 12 117, 12 117 0, S_0x14effa970;
 .timescale 0 0;
P_0x600003c8f200 .param/l "i" 1 12 117, +C4<01011>;
S_0x14effbf30 .scope generate, "lane_extract[12]" "lane_extract[12]" 12 117, 12 117 0, S_0x14effa970;
 .timescale 0 0;
P_0x600003c8f280 .param/l "i" 1 12 117, +C4<01100>;
S_0x14effc0a0 .scope generate, "lane_extract[13]" "lane_extract[13]" 12 117, 12 117 0, S_0x14effa970;
 .timescale 0 0;
P_0x600003c8f300 .param/l "i" 1 12 117, +C4<01101>;
S_0x14effc210 .scope generate, "lane_extract[14]" "lane_extract[14]" 12 117, 12 117 0, S_0x14effa970;
 .timescale 0 0;
P_0x600003c8f380 .param/l "i" 1 12 117, +C4<01110>;
S_0x14effc380 .scope generate, "lane_extract[15]" "lane_extract[15]" 12 117, 12 117 0, S_0x14effa970;
 .timescale 0 0;
P_0x600003c8f400 .param/l "i" 1 12 117, +C4<01111>;
S_0x14effc970 .scope generate, "tpc_gen[3]" "tpc_gen[3]" 4 212, 4 212 0, S_0x14ef6e4f0;
 .timescale 0 0;
P_0x600003c8f980 .param/l "t" 1 4 212, +C4<011>;
v0x6000015c37b0_0 .net/2u *"_ivl_28", 0 0, L_0x1500daf00;  1 drivers
v0x6000015c3840_0 .net/2u *"_ivl_30", 0 0, L_0x1500daf48;  1 drivers
S_0x14effcae0 .scope module, "tpc_inst" "tensor_processing_cluster" 4 226, 6 15 0, S_0x14effc970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x14f025000 .param/l "ACC_WIDTH" 0 6 19, +C4<00000000000000000000000000100000>;
P_0x14f025040 .param/l "ARRAY_SIZE" 0 6 17, +C4<00000000000000000000000000000100>;
P_0x14f025080 .param/l "DATA_WIDTH" 0 6 18, +C4<00000000000000000000000000001000>;
P_0x14f0250c0 .param/l "EXT_ADDR_W" 0 6 32, +C4<00000000000000000000000000101000>;
P_0x14f025100 .param/l "EXT_DATA_W" 0 6 33, +C4<00000000000000000000000100000000>;
P_0x14f025140 .param/l "MXU_COMPUTE" 1 6 250, C4<010>;
P_0x14f025180 .param/l "MXU_DONE" 1 6 252, C4<100>;
P_0x14f0251c0 .param/l "MXU_DRAIN" 1 6 251, C4<011>;
P_0x14f025200 .param/l "MXU_IDLE" 1 6 248, C4<000>;
P_0x14f025240 .param/l "MXU_LOAD_W" 1 6 249, C4<001>;
P_0x14f025280 .param/l "SRAM_ADDR_W" 0 6 29, +C4<00000000000000000000000000010100>;
P_0x14f0252c0 .param/l "SRAM_BANKS" 0 6 26, +C4<00000000000000000000000000000100>;
P_0x14f025300 .param/l "SRAM_DEPTH" 0 6 27, +C4<00000000000000000000000100000000>;
P_0x14f025340 .param/l "SRAM_WIDTH" 0 6 28, +C4<00000000000000000000000100000000>;
P_0x14f025380 .param/l "TPC_ID" 0 6 36, +C4<00000000000000000000000000000011>;
P_0x14f0253c0 .param/l "VPU_DATA_W" 0 6 23, +C4<00000000000000000000000000010000>;
P_0x14f025400 .param/l "VPU_LANES" 0 6 22, +C4<00000000000000000000000000010000>;
L_0x600000dea5a0 .functor BUFZ 1, v0x6000015c0f30_0, C4<0>, C4<0>, C4<0>;
L_0x600000de6a70 .functor OR 1, L_0x6000017e5a40, L_0x6000017e5c20, C4<0>, C4<0>;
L_0x600000de6ae0 .functor AND 1, L_0x600000de6a00, L_0x600000de6a70, C4<1>, C4<1>;
L_0x600000de6b50 .functor BUFZ 1, v0x6000015c1f80_0, C4<0>, C4<0>, C4<0>;
L_0x600000de6bc0 .functor BUFZ 1, v0x6000015c1a70_0, C4<0>, C4<0>, C4<0>;
L_0x600000de7790 .functor AND 1, L_0x6000017e12c0, L_0x6000017e0dc0, C4<1>, C4<1>;
L_0x600000de7800 .functor AND 1, L_0x600000de7790, L_0x6000017e0e60, C4<1>, C4<1>;
v0x6000015c6eb0_0 .net *"_ivl_24", 19 0, L_0x6000017e5360;  1 drivers
L_0x1500da8d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015c6f40_0 .net *"_ivl_27", 3 0, L_0x1500da8d0;  1 drivers
v0x6000015c6fd0_0 .net *"_ivl_28", 19 0, L_0x6000017e5400;  1 drivers
L_0x1500da918 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015c7060_0 .net *"_ivl_31", 14 0, L_0x1500da918;  1 drivers
L_0x1500da960 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000015c70f0_0 .net/2u *"_ivl_34", 2 0, L_0x1500da960;  1 drivers
v0x6000015c7180_0 .net *"_ivl_38", 19 0, L_0x6000017e55e0;  1 drivers
L_0x1500da9a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015c7210_0 .net *"_ivl_41", 3 0, L_0x1500da9a8;  1 drivers
v0x6000015c72a0_0 .net *"_ivl_42", 19 0, L_0x6000017e5680;  1 drivers
L_0x1500da9f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015c7330_0 .net *"_ivl_45", 3 0, L_0x1500da9f0;  1 drivers
L_0x1500daa38 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015c73c0_0 .net/2u *"_ivl_48", 2 0, L_0x1500daa38;  1 drivers
v0x6000015c7450_0 .net *"_ivl_52", 19 0, L_0x6000017e5860;  1 drivers
L_0x1500daa80 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015c74e0_0 .net *"_ivl_55", 3 0, L_0x1500daa80;  1 drivers
v0x6000015c7570_0 .net *"_ivl_56", 19 0, L_0x6000017e5900;  1 drivers
L_0x1500daac8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015c7600_0 .net *"_ivl_59", 3 0, L_0x1500daac8;  1 drivers
L_0x1500dab10 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000015c7690_0 .net *"_ivl_63", 127 0, L_0x1500dab10;  1 drivers
v0x6000015c7720_0 .net *"_ivl_65", 127 0, L_0x6000017e5ae0;  1 drivers
L_0x1500dab58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015c77b0_0 .net/2u *"_ivl_68", 2 0, L_0x1500dab58;  1 drivers
v0x6000015c7840_0 .net *"_ivl_70", 0 0, L_0x6000017e5a40;  1 drivers
L_0x1500daba0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000015c78d0_0 .net/2u *"_ivl_72", 2 0, L_0x1500daba0;  1 drivers
v0x6000015c7960_0 .net *"_ivl_74", 0 0, L_0x6000017e5c20;  1 drivers
v0x6000015c79f0_0 .net *"_ivl_77", 0 0, L_0x600000de6a70;  1 drivers
v0x6000015c7a80_0 .net *"_ivl_87", 0 0, L_0x600000de7790;  1 drivers
v0x6000015c7b10_0 .net *"_ivl_89", 0 0, L_0x6000017e0e60;  1 drivers
v0x6000015c7ba0_0 .var "act_data_d", 31 0;
v0x6000015c7c30_0 .var "act_valid_d", 0 0;
v0x6000015c7cc0_0 .var "act_valid_d2", 0 0;
v0x6000015c7d50_0 .net "axi_araddr", 39 0, L_0x600000de7410;  alias, 1 drivers
v0x6000015c7de0_0 .net "axi_arlen", 7 0, L_0x600000de7480;  alias, 1 drivers
v0x6000015c7e70_0 .net "axi_arready", 0 0, L_0x6000017e19a0;  1 drivers
v0x6000015c7f00_0 .net "axi_arvalid", 0 0, v0x6000014242d0_0;  1 drivers
v0x6000015c0000_0 .net "axi_awaddr", 39 0, L_0x600000de7170;  alias, 1 drivers
v0x6000015c0090_0 .net "axi_awlen", 7 0, L_0x600000de71e0;  alias, 1 drivers
v0x6000015c0120_0 .net "axi_awready", 0 0, L_0x6000017e1540;  1 drivers
v0x6000015c01b0_0 .net "axi_awvalid", 0 0, v0x6000014246c0_0;  1 drivers
v0x6000015c0240_0 .net "axi_bready", 0 0, L_0x1500dad08;  1 drivers
v0x6000015c02d0_0 .net "axi_bresp", 1 0, L_0x600000de0380;  alias, 1 drivers
v0x6000015c0360_0 .net "axi_bvalid", 0 0, L_0x6000017e17c0;  1 drivers
v0x6000015c03f0_0 .net "axi_rdata", 255 0, L_0x600000de04d0;  alias, 1 drivers
v0x6000015c0480_0 .net "axi_rlast", 0 0, L_0x6000017e1a40;  1 drivers
v0x6000015c0510_0 .net "axi_rready", 0 0, v0x600001424ab0_0;  1 drivers
v0x6000015c05a0_0 .net "axi_rvalid", 0 0, L_0x6000017e1ae0;  1 drivers
v0x6000015c0630_0 .net "axi_wdata", 255 0, L_0x600000de72c0;  alias, 1 drivers
v0x6000015c06c0_0 .net "axi_wlast", 0 0, v0x600001424d80_0;  1 drivers
v0x6000015c0750_0 .net "axi_wready", 0 0, L_0x6000017e1720;  1 drivers
v0x6000015c07e0_0 .net "axi_wvalid", 0 0, v0x600001424f30_0;  1 drivers
v0x6000015c0870_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015c0900_0 .net "dma_lcp_done", 0 0, L_0x600000de6f40;  1 drivers
v0x6000015c0990_0 .net "dma_lcp_ready", 0 0, L_0x6000017e7e80;  1 drivers
v0x6000015c0a20_0 .net "dma_sram_addr", 19 0, v0x600001425cb0_0;  1 drivers
v0x6000015c0ab0_0 .net "dma_sram_rdata", 255 0, L_0x600000de7720;  1 drivers
v0x6000015c0b40_0 .net "dma_sram_re", 0 0, L_0x600000de7100;  1 drivers
v0x6000015c0bd0_0 .net "dma_sram_ready", 0 0, L_0x6000017e0d20;  1 drivers
v0x6000015c0c60_0 .net "dma_sram_wdata", 255 0, L_0x600000de7020;  1 drivers
v0x6000015c0cf0_0 .net "dma_sram_we", 0 0, L_0x600000de7090;  1 drivers
v0x6000015c0d80_0 .net "global_sync_in", 0 0, L_0x600000de1110;  alias, 1 drivers
v0x6000015c0e10 .array "instr_mem", 4095 0, 127 0;
v0x6000015c0ea0_0 .var "instr_rdata_reg", 127 0;
v0x6000015c0f30_0 .var "instr_valid_reg", 0 0;
v0x6000015c0fc0_0 .net "lcp_dma_cmd", 127 0, v0x600001427840_0;  1 drivers
v0x6000015c1050_0 .net "lcp_dma_valid", 0 0, L_0x600000deaa00;  1 drivers
v0x6000015c10e0_0 .net "lcp_imem_addr", 19 0, L_0x600000dea6f0;  1 drivers
v0x6000015c1170_0 .net "lcp_imem_data", 127 0, v0x6000015c0ea0_0;  1 drivers
v0x6000015c1200_0 .net "lcp_imem_re", 0 0, L_0x600000dea760;  1 drivers
v0x6000015c1290_0 .net "lcp_imem_valid", 0 0, L_0x600000dea5a0;  1 drivers
v0x6000015c1320_0 .net "lcp_mxu_cmd", 127 0, v0x6000014205a0_0;  1 drivers
v0x6000015c13b0_0 .net "lcp_mxu_valid", 0 0, L_0x600000dea840;  1 drivers
v0x6000015c1440_0 .net "lcp_vpu_cmd", 127 0, v0x600001421170_0;  1 drivers
v0x6000015c14d0_0 .net "lcp_vpu_valid", 0 0, L_0x600000dea920;  1 drivers
v0x6000015c1560_0 .net "mxu_a_addr", 19 0, L_0x6000017e5720;  1 drivers
v0x6000015c15f0_0 .net "mxu_a_rdata", 255 0, L_0x600000de7640;  1 drivers
v0x6000015c1680_0 .net "mxu_a_re", 0 0, L_0x6000017e57c0;  1 drivers
v0x6000015c1710_0 .net "mxu_a_ready", 0 0, L_0x6000017e0be0;  1 drivers
v0x6000015c17a0_0 .net "mxu_cfg_k", 15 0, L_0x6000017ec1e0;  1 drivers
v0x6000015c1830_0 .net "mxu_cfg_m", 15 0, L_0x6000017ec0a0;  1 drivers
v0x6000015c18c0_0 .net "mxu_cfg_n", 15 0, L_0x6000017ec140;  1 drivers
v0x6000015c1950_0 .var "mxu_col_cnt", 4 0;
v0x6000015c19e0_0 .var "mxu_cycle_cnt", 15 0;
v0x6000015c1a70_0 .var "mxu_done_reg", 0 0;
v0x6000015c1b00_0 .net "mxu_dst_addr", 15 0, L_0x6000017f3f20;  1 drivers
v0x6000015c1b90_0 .net "mxu_lcp_done", 0 0, L_0x600000de6bc0;  1 drivers
v0x6000015c1c20_0 .net "mxu_lcp_ready", 0 0, L_0x600000de6b50;  1 drivers
v0x6000015c1cb0_0 .net "mxu_o_addr", 19 0, L_0x6000017e59a0;  1 drivers
v0x6000015c1d40_0 .net "mxu_o_ready", 0 0, L_0x6000017e0c80;  1 drivers
v0x6000015c1dd0_0 .net "mxu_o_wdata", 255 0, L_0x6000017e5b80;  1 drivers
v0x6000015c1e60_0 .net "mxu_o_we", 0 0, L_0x600000de6ae0;  1 drivers
v0x6000015c1ef0_0 .var "mxu_out_cnt", 15 0;
v0x6000015c1f80_0 .var "mxu_ready_reg", 0 0;
v0x6000015c2010_0 .net "mxu_src0_addr", 15 0, L_0x6000017fcd20;  1 drivers
v0x6000015c20a0_0 .net "mxu_src1_addr", 15 0, L_0x6000017ec000;  1 drivers
v0x6000015c2130_0 .var "mxu_start_array", 0 0;
v0x6000015c21c0_0 .var "mxu_start_array_d", 0 0;
v0x6000015c2250_0 .var "mxu_state", 2 0;
v0x6000015c22e0_0 .net "mxu_subop", 7 0, L_0x6000017f3e80;  1 drivers
v0x6000015c2370_0 .net "mxu_w_addr", 19 0, L_0x6000017e54a0;  1 drivers
v0x6000015c2400_0 .net "mxu_w_rdata", 255 0, v0x6000015c4870_0;  1 drivers
v0x6000015c2490_0 .net "mxu_w_re", 0 0, L_0x6000017e5540;  1 drivers
v0x6000015c2520_0 .net "mxu_w_ready", 0 0, L_0x6000017e0aa0;  1 drivers
v0x6000015c25b0_0 .net "noc_data_write", 0 0, L_0x600000de7800;  1 drivers
v0x6000015c2640_0 .net "noc_rx_addr", 19 0, L_0x1500daeb8;  alias, 1 drivers
v0x6000015c26d0_0 .net "noc_rx_data", 255 0, L_0x1500dae70;  alias, 1 drivers
v0x6000015c2760_0 .net "noc_rx_is_instr", 0 0, L_0x6000017e1400;  1 drivers
v0x6000015c27f0_0 .net "noc_rx_ready", 0 0, L_0x6000017e0dc0;  1 drivers
v0x6000015c2880_0 .net "noc_rx_valid", 0 0, L_0x6000017e12c0;  1 drivers
L_0x1500dad98 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015c2910_0 .net "noc_tx_addr", 19 0, L_0x1500dad98;  1 drivers
L_0x1500dad50 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015c29a0_0 .net "noc_tx_data", 255 0, L_0x1500dad50;  1 drivers
L_0x1500dae28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000015c2a30_0 .net "noc_tx_ready", 0 0, L_0x1500dae28;  1 drivers
L_0x1500dade0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000015c2ac0_0 .net "noc_tx_valid", 0 0, L_0x1500dade0;  1 drivers
v0x6000015c2b50_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015c2be0_0 .net "sync_grant", 0 0, L_0x6000017e1220;  1 drivers
v0x6000015c2c70_0 .net "sync_request", 0 0, v0x600001420fc0_0;  1 drivers
v0x6000015c2d00_0 .net "systolic_busy", 0 0, L_0x600000de6920;  1 drivers
v0x6000015c2d90_0 .net "systolic_done", 0 0, L_0x6000017e4e60;  1 drivers
v0x6000015c2e20_0 .net "systolic_result", 127 0, L_0x6000017e4a00;  1 drivers
v0x6000015c2eb0_0 .net "systolic_result_valid", 0 0, L_0x600000de6a00;  1 drivers
v0x6000015c2f40_0 .net "tpc_busy", 0 0, L_0x600000deaae0;  1 drivers
v0x6000015c2fd0_0 .net "tpc_done", 0 0, v0x600001427ba0_0;  1 drivers
v0x6000015c3060_0 .net "tpc_error", 0 0, v0x600001427cc0_0;  1 drivers
v0x6000015c30f0_0 .net "tpc_start", 0 0, L_0x6000017e0f00;  1 drivers
v0x6000015c3180_0 .net "tpc_start_pc", 19 0, L_0x600000de13b0;  alias, 1 drivers
v0x6000015c3210_0 .net "vpu_lcp_done", 0 0, L_0x600000de6d10;  1 drivers
v0x6000015c32a0_0 .net "vpu_lcp_ready", 0 0, L_0x6000017e7840;  1 drivers
v0x6000015c3330_0 .net "vpu_sram_addr", 19 0, v0x6000015c6490_0;  1 drivers
v0x6000015c33c0_0 .net "vpu_sram_rdata", 255 0, L_0x600000de76b0;  1 drivers
v0x6000015c3450_0 .net "vpu_sram_re", 0 0, L_0x600000de6ed0;  1 drivers
v0x6000015c34e0_0 .net "vpu_sram_ready", 0 0, L_0x6000017e0b40;  1 drivers
v0x6000015c3570_0 .net "vpu_sram_wdata", 255 0, L_0x600000de6df0;  1 drivers
v0x6000015c3600_0 .net "vpu_sram_we", 0 0, L_0x600000de6e60;  1 drivers
v0x6000015c3690_0 .var "weight_load_col_d", 1 0;
v0x6000015c3720_0 .var "weight_load_en_d", 0 0;
L_0x6000017f3e80 .part v0x6000014205a0_0, 112, 8;
L_0x6000017f3f20 .part v0x6000014205a0_0, 96, 16;
L_0x6000017fcd20 .part v0x6000014205a0_0, 80, 16;
L_0x6000017ec000 .part v0x6000014205a0_0, 64, 16;
L_0x6000017ec0a0 .part v0x6000014205a0_0, 48, 16;
L_0x6000017ec140 .part v0x6000014205a0_0, 32, 16;
L_0x6000017ec1e0 .part v0x6000014205a0_0, 16, 16;
L_0x6000017e52c0 .part v0x6000015c4870_0, 0, 32;
L_0x6000017e5360 .concat [ 16 4 0 0], L_0x6000017ec000, L_0x1500da8d0;
L_0x6000017e5400 .concat [ 5 15 0 0], v0x6000015c1950_0, L_0x1500da918;
L_0x6000017e54a0 .arith/sum 20, L_0x6000017e5360, L_0x6000017e5400;
L_0x6000017e5540 .cmp/eq 3, v0x6000015c2250_0, L_0x1500da960;
L_0x6000017e55e0 .concat [ 16 4 0 0], L_0x6000017fcd20, L_0x1500da9a8;
L_0x6000017e5680 .concat [ 16 4 0 0], v0x6000015c19e0_0, L_0x1500da9f0;
L_0x6000017e5720 .arith/sum 20, L_0x6000017e55e0, L_0x6000017e5680;
L_0x6000017e57c0 .cmp/eq 3, v0x6000015c2250_0, L_0x1500daa38;
L_0x6000017e5860 .concat [ 16 4 0 0], L_0x6000017f3f20, L_0x1500daa80;
L_0x6000017e5900 .concat [ 16 4 0 0], v0x6000015c1ef0_0, L_0x1500daac8;
L_0x6000017e59a0 .arith/sum 20, L_0x6000017e5860, L_0x6000017e5900;
L_0x6000017e5ae0 .part L_0x6000017e4a00, 0, 128;
L_0x6000017e5b80 .concat [ 128 128 0 0], L_0x6000017e5ae0, L_0x1500dab10;
L_0x6000017e5a40 .cmp/eq 3, v0x6000015c2250_0, L_0x1500dab58;
L_0x6000017e5c20 .cmp/eq 3, v0x6000015c2250_0, L_0x1500daba0;
L_0x6000017e0dc0 .reduce/nor L_0x600000deaae0;
L_0x6000017e0e60 .reduce/nor L_0x6000017e1400;
S_0x14effcc50 .scope module, "dma_inst" "dma_engine" 6 431, 7 16 0, S_0x14effcae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14f025600 .param/l "DATA_WIDTH" 0 7 19, +C4<00000000000000000000000100000000>;
P_0x14f025640 .param/l "DMA_COPY" 1 7 103, C4<00000011>;
P_0x14f025680 .param/l "DMA_LOAD" 1 7 101, C4<00000001>;
P_0x14f0256c0 .param/l "DMA_STORE" 1 7 102, C4<00000010>;
P_0x14f025700 .param/l "EXT_ADDR_W" 0 7 17, +C4<00000000000000000000000000101000>;
P_0x14f025740 .param/l "INT_ADDR_W" 0 7 18, +C4<00000000000000000000000000010100>;
P_0x14f025780 .param/l "MAX_BURST" 0 7 20, +C4<00000000000000000000000000010000>;
P_0x14f0257c0 .param/l "S_DECODE" 1 7 110, C4<0001>;
P_0x14f025800 .param/l "S_DONE" 1 7 119, C4<1010>;
P_0x14f025840 .param/l "S_IDLE" 1 7 109, C4<0000>;
P_0x14f025880 .param/l "S_LOAD_ADDR" 1 7 111, C4<0010>;
P_0x14f0258c0 .param/l "S_LOAD_DATA" 1 7 112, C4<0011>;
P_0x14f025900 .param/l "S_LOAD_WRITE" 1 7 113, C4<0100>;
P_0x14f025940 .param/l "S_NEXT_ROW" 1 7 118, C4<1001>;
P_0x14f025980 .param/l "S_STORE_ADDR" 1 7 115, C4<0110>;
P_0x14f0259c0 .param/l "S_STORE_DATA" 1 7 116, C4<0111>;
P_0x14f025a00 .param/l "S_STORE_READ" 1 7 114, C4<0101>;
P_0x14f025a40 .param/l "S_STORE_RESP" 1 7 117, C4<1000>;
L_0x600000de6f40 .functor BUFZ 1, v0x6000014257a0_0, C4<0>, C4<0>, C4<0>;
L_0x600000de7020 .functor BUFZ 256, v0x600001426010_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000de7090 .functor BUFZ 1, v0x600001426130_0, C4<0>, C4<0>, C4<0>;
L_0x600000de7100 .functor BUFZ 1, v0x600001425e60_0, C4<0>, C4<0>, C4<0>;
L_0x600000de7170 .functor BUFZ 40, v0x6000014243f0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000de71e0 .functor BUFZ 8, v0x600001424510_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000de72c0 .functor BUFZ 256, v0x600001424c60_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000de7410 .functor BUFZ 40, v0x600001424000_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000de7480 .functor BUFZ 8, v0x600001424120_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1500dacc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000142be70_0 .net/2u *"_ivl_18", 3 0, L_0x1500dacc0;  1 drivers
v0x60000142bf00_0 .net "axi_araddr", 39 0, L_0x600000de7410;  alias, 1 drivers
v0x600001424000_0 .var "axi_araddr_reg", 39 0;
v0x600001424090_0 .net "axi_arlen", 7 0, L_0x600000de7480;  alias, 1 drivers
v0x600001424120_0 .var "axi_arlen_reg", 7 0;
v0x6000014241b0_0 .net "axi_arready", 0 0, L_0x6000017e19a0;  alias, 1 drivers
v0x600001424240_0 .net "axi_arvalid", 0 0, v0x6000014242d0_0;  alias, 1 drivers
v0x6000014242d0_0 .var "axi_arvalid_reg", 0 0;
v0x600001424360_0 .net "axi_awaddr", 39 0, L_0x600000de7170;  alias, 1 drivers
v0x6000014243f0_0 .var "axi_awaddr_reg", 39 0;
v0x600001424480_0 .net "axi_awlen", 7 0, L_0x600000de71e0;  alias, 1 drivers
v0x600001424510_0 .var "axi_awlen_reg", 7 0;
v0x6000014245a0_0 .net "axi_awready", 0 0, L_0x6000017e1540;  alias, 1 drivers
v0x600001424630_0 .net "axi_awvalid", 0 0, v0x6000014246c0_0;  alias, 1 drivers
v0x6000014246c0_0 .var "axi_awvalid_reg", 0 0;
v0x600001424750_0 .net "axi_bready", 0 0, L_0x1500dad08;  alias, 1 drivers
v0x6000014247e0_0 .net "axi_bresp", 1 0, L_0x600000de0380;  alias, 1 drivers
v0x600001424870_0 .net "axi_bvalid", 0 0, L_0x6000017e17c0;  alias, 1 drivers
v0x600001424900_0 .net "axi_rdata", 255 0, L_0x600000de04d0;  alias, 1 drivers
v0x600001424990_0 .net "axi_rlast", 0 0, L_0x6000017e1a40;  alias, 1 drivers
v0x600001424a20_0 .net "axi_rready", 0 0, v0x600001424ab0_0;  alias, 1 drivers
v0x600001424ab0_0 .var "axi_rready_reg", 0 0;
v0x600001424b40_0 .net "axi_rvalid", 0 0, L_0x6000017e1ae0;  alias, 1 drivers
v0x600001424bd0_0 .net "axi_wdata", 255 0, L_0x600000de72c0;  alias, 1 drivers
v0x600001424c60_0 .var "axi_wdata_reg", 255 0;
v0x600001424cf0_0 .net "axi_wlast", 0 0, v0x600001424d80_0;  alias, 1 drivers
v0x600001424d80_0 .var "axi_wlast_reg", 0 0;
v0x600001424e10_0 .net "axi_wready", 0 0, L_0x6000017e1720;  alias, 1 drivers
v0x600001424ea0_0 .net "axi_wvalid", 0 0, v0x600001424f30_0;  alias, 1 drivers
v0x600001424f30_0 .var "axi_wvalid_reg", 0 0;
v0x600001424fc0_0 .var "burst_count", 7 0;
v0x600001425050_0 .var "burst_len", 7 0;
v0x6000014250e0_0 .net "cfg_cols", 11 0, L_0x6000017e7b60;  1 drivers
v0x600001425170_0 .net "cfg_rows", 11 0, L_0x6000017e7ac0;  1 drivers
v0x600001425200_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001425290_0 .net "cmd", 127 0, v0x600001427840_0;  alias, 1 drivers
v0x600001425320_0 .net "cmd_done", 0 0, L_0x600000de6f40;  alias, 1 drivers
v0x6000014253b0_0 .net "cmd_ready", 0 0, L_0x6000017e7e80;  alias, 1 drivers
v0x600001425440_0 .var "cmd_reg", 127 0;
v0x6000014254d0_0 .net "cmd_valid", 0 0, L_0x600000deaa00;  alias, 1 drivers
v0x600001425560_0 .var "col_count", 11 0;
v0x6000014255f0_0 .var "data_buf", 255 0;
v0x600001425680_0 .net "do_transpose", 0 0, L_0x6000017e7d40;  1 drivers
v0x600001425710_0 .net "do_zero_pad", 0 0, L_0x6000017e7de0;  1 drivers
v0x6000014257a0_0 .var "done_reg", 0 0;
v0x600001425830_0 .net "dst_stride", 11 0, L_0x6000017e7ca0;  1 drivers
v0x6000014258c0_0 .net "ext_addr", 39 0, L_0x6000017e7980;  1 drivers
v0x600001425950_0 .var "ext_ptr", 39 0;
v0x6000014259e0_0 .net "int_addr", 19 0, L_0x6000017e7a20;  1 drivers
v0x600001425a70_0 .var "int_ptr", 19 0;
v0x600001425b00_0 .var "row_count", 11 0;
v0x600001425b90_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001425c20_0 .net "sram_addr", 19 0, v0x600001425cb0_0;  alias, 1 drivers
v0x600001425cb0_0 .var "sram_addr_reg", 19 0;
v0x600001425d40_0 .net "sram_rdata", 255 0, L_0x600000de7720;  alias, 1 drivers
v0x600001425dd0_0 .net "sram_re", 0 0, L_0x600000de7100;  alias, 1 drivers
v0x600001425e60_0 .var "sram_re_reg", 0 0;
v0x600001425ef0_0 .net "sram_ready", 0 0, L_0x6000017e0d20;  alias, 1 drivers
v0x600001425f80_0 .net "sram_wdata", 255 0, L_0x600000de7020;  alias, 1 drivers
v0x600001426010_0 .var "sram_wdata_reg", 255 0;
v0x6000014260a0_0 .net "sram_we", 0 0, L_0x600000de7090;  alias, 1 drivers
v0x600001426130_0 .var "sram_we_reg", 0 0;
v0x6000014261c0_0 .net "src_stride", 11 0, L_0x6000017e7c00;  1 drivers
v0x600001426250_0 .var "state", 3 0;
v0x6000014262e0_0 .net "subop", 7 0, L_0x6000017e78e0;  1 drivers
L_0x6000017e78e0 .part v0x600001427840_0, 112, 8;
L_0x6000017e7980 .part v0x600001427840_0, 72, 40;
L_0x6000017e7a20 .part v0x600001427840_0, 52, 20;
L_0x6000017e7ac0 .part v0x600001427840_0, 40, 12;
L_0x6000017e7b60 .part v0x600001427840_0, 28, 12;
L_0x6000017e7c00 .part v0x600001427840_0, 16, 12;
L_0x6000017e7ca0 .part v0x600001427840_0, 4, 12;
L_0x6000017e7d40 .part v0x600001427840_0, 0, 1;
L_0x6000017e7de0 .part v0x600001427840_0, 1, 1;
L_0x6000017e7e80 .cmp/eq 4, v0x600001426250_0, L_0x1500dacc0;
S_0x14efc9200 .scope module, "lcp_inst" "local_cmd_processor" 6 193, 8 12 0, S_0x14effcae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14f025c00 .param/l "INSTR_DEPTH" 0 8 14, +C4<00000000000000000001000000000000>;
P_0x14f025c40 .param/l "INSTR_WIDTH" 0 8 13, +C4<00000000000000000000000010000000>;
P_0x14f025c80 .param/l "MAX_LOOP_NEST" 0 8 15, +C4<00000000000000000000000000000100>;
P_0x14f025cc0 .param/l "OP_BARRIER" 1 8 87, C4<00000111>;
P_0x14f025d00 .param/l "OP_DMA" 1 8 83, C4<00000011>;
P_0x14f025d40 .param/l "OP_ENDLOOP" 1 8 86, C4<00000110>;
P_0x14f025d80 .param/l "OP_HALT" 1 8 88, C4<11111111>;
P_0x14f025dc0 .param/l "OP_LOOP" 1 8 85, C4<00000101>;
P_0x14f025e00 .param/l "OP_NOP" 1 8 80, C4<00000000>;
P_0x14f025e40 .param/l "OP_SYNC" 1 8 84, C4<00000100>;
P_0x14f025e80 .param/l "OP_TENSOR" 1 8 81, C4<00000001>;
P_0x14f025ec0 .param/l "OP_VECTOR" 1 8 82, C4<00000010>;
P_0x14f025f00 .param/l "SRAM_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x14f025f40 .param/l "SYNC_ALL" 1 8 94, C4<11111111>;
P_0x14f025f80 .param/l "SYNC_DMA" 1 8 93, C4<00000011>;
P_0x14f025fc0 .param/l "SYNC_MXU" 1 8 91, C4<00000001>;
P_0x14f026000 .param/l "SYNC_VPU" 1 8 92, C4<00000010>;
P_0x14f026040 .param/l "S_BARRIER" 1 8 107, C4<0111>;
P_0x14f026080 .param/l "S_CHECK_DEP" 1 8 104, C4<0100>;
P_0x14f0260c0 .param/l "S_DECODE" 1 8 103, C4<0011>;
P_0x14f026100 .param/l "S_ERROR" 1 8 109, C4<1001>;
P_0x14f026140 .param/l "S_FETCH" 1 8 101, C4<0001>;
P_0x14f026180 .param/l "S_FETCH_WAIT" 1 8 102, C4<0010>;
P_0x14f0261c0 .param/l "S_HALTED" 1 8 108, C4<1000>;
P_0x14f026200 .param/l "S_IDLE" 1 8 100, C4<0000>;
P_0x14f026240 .param/l "S_ISSUE" 1 8 105, C4<0101>;
P_0x14f026280 .param/l "S_WAIT_SYNC" 1 8 106, C4<0110>;
L_0x600000dea610 .functor AND 1, L_0x6000017f3520, L_0x6000017f3660, C4<1>, C4<1>;
L_0x600000dea680 .functor AND 1, L_0x600000dea610, L_0x6000017f37a0, C4<1>, C4<1>;
L_0x600000dea6f0 .functor BUFZ 20, v0x600001427e70_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000dea760 .functor BUFZ 1, v0x600001420090_0, C4<0>, C4<0>, C4<0>;
L_0x600000dea840 .functor BUFZ 1, v0x6000014207e0_0, C4<0>, C4<0>, C4<0>;
L_0x600000dea920 .functor BUFZ 1, v0x6000014213b0_0, C4<0>, C4<0>, C4<0>;
L_0x600000deaa00 .functor BUFZ 1, v0x600001427a80_0, C4<0>, C4<0>, C4<0>;
L_0x600000deaa70 .functor AND 1, L_0x6000017f3c00, L_0x6000017f3ca0, C4<1>, C4<1>;
L_0x600000deaae0 .functor AND 1, L_0x600000deaa70, L_0x6000017f3d40, C4<1>, C4<1>;
L_0x1500d83b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001426400_0 .net *"_ivl_11", 23 0, L_0x1500d83b0;  1 drivers
L_0x1500d83f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001426490_0 .net/2u *"_ivl_12", 31 0, L_0x1500d83f8;  1 drivers
v0x600001426520_0 .net *"_ivl_14", 0 0, L_0x6000017f3520;  1 drivers
v0x6000014265b0_0 .net *"_ivl_16", 31 0, L_0x6000017f35c0;  1 drivers
L_0x1500d8440 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001426640_0 .net *"_ivl_19", 23 0, L_0x1500d8440;  1 drivers
L_0x1500d8488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014266d0_0 .net/2u *"_ivl_20", 31 0, L_0x1500d8488;  1 drivers
v0x600001426760_0 .net *"_ivl_22", 0 0, L_0x6000017f3660;  1 drivers
v0x6000014267f0_0 .net *"_ivl_25", 0 0, L_0x600000dea610;  1 drivers
v0x600001426880_0 .net *"_ivl_26", 31 0, L_0x6000017f3700;  1 drivers
L_0x1500d84d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001426910_0 .net *"_ivl_29", 23 0, L_0x1500d84d0;  1 drivers
L_0x1500d8518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014269a0_0 .net/2u *"_ivl_30", 31 0, L_0x1500d8518;  1 drivers
v0x600001426a30_0 .net *"_ivl_32", 0 0, L_0x6000017f37a0;  1 drivers
v0x600001426ac0_0 .net *"_ivl_36", 31 0, L_0x6000017f3840;  1 drivers
L_0x1500d8560 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001426b50_0 .net *"_ivl_39", 23 0, L_0x1500d8560;  1 drivers
L_0x1500d85a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001426be0_0 .net/2u *"_ivl_40", 31 0, L_0x1500d85a8;  1 drivers
v0x600001426c70_0 .net *"_ivl_44", 31 0, L_0x6000017f3980;  1 drivers
L_0x1500d85f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001426d00_0 .net *"_ivl_47", 23 0, L_0x1500d85f0;  1 drivers
L_0x1500d8638 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001426d90_0 .net/2u *"_ivl_48", 31 0, L_0x1500d8638;  1 drivers
v0x600001426e20_0 .net *"_ivl_52", 31 0, L_0x6000017f3ac0;  1 drivers
L_0x1500d8680 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001426eb0_0 .net *"_ivl_55", 23 0, L_0x1500d8680;  1 drivers
L_0x1500d86c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001426f40_0 .net/2u *"_ivl_56", 31 0, L_0x1500d86c8;  1 drivers
L_0x1500d8710 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001426fd0_0 .net/2u *"_ivl_76", 3 0, L_0x1500d8710;  1 drivers
v0x600001427060_0 .net *"_ivl_78", 0 0, L_0x6000017f3c00;  1 drivers
v0x6000014270f0_0 .net *"_ivl_8", 31 0, L_0x6000017f3480;  1 drivers
L_0x1500d8758 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600001427180_0 .net/2u *"_ivl_80", 3 0, L_0x1500d8758;  1 drivers
v0x600001427210_0 .net *"_ivl_82", 0 0, L_0x6000017f3ca0;  1 drivers
v0x6000014272a0_0 .net *"_ivl_85", 0 0, L_0x600000deaa70;  1 drivers
L_0x1500d87a0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001427330_0 .net/2u *"_ivl_86", 3 0, L_0x1500d87a0;  1 drivers
v0x6000014273c0_0 .net *"_ivl_88", 0 0, L_0x6000017f3d40;  1 drivers
v0x600001427450_0 .net "all_done", 0 0, L_0x600000dea680;  1 drivers
v0x6000014274e0_0 .net "busy", 0 0, L_0x600000deaae0;  alias, 1 drivers
v0x600001427570_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001427600_0 .var "decoded_opcode", 7 0;
v0x600001427690_0 .var "decoded_subop", 7 0;
v0x600001427720_0 .net "dma_clear", 0 0, L_0x6000017f3b60;  1 drivers
v0x6000014277b0_0 .net "dma_cmd", 127 0, v0x600001427840_0;  alias, 1 drivers
v0x600001427840_0 .var "dma_cmd_reg", 127 0;
v0x6000014278d0_0 .net "dma_done", 0 0, L_0x600000de6f40;  alias, 1 drivers
v0x600001427960_0 .net "dma_ready", 0 0, L_0x6000017e7e80;  alias, 1 drivers
v0x6000014279f0_0 .net "dma_valid", 0 0, L_0x600000deaa00;  alias, 1 drivers
v0x600001427a80_0 .var "dma_valid_reg", 0 0;
v0x600001427b10_0 .net "done", 0 0, v0x600001427ba0_0;  alias, 1 drivers
v0x600001427ba0_0 .var "done_reg", 0 0;
v0x600001427c30_0 .net "error", 0 0, v0x600001427cc0_0;  alias, 1 drivers
v0x600001427cc0_0 .var "error_reg", 0 0;
v0x600001427d50_0 .net "global_sync_in", 0 0, L_0x600000de1110;  alias, 1 drivers
v0x600001427de0_0 .net "imem_addr", 19 0, L_0x600000dea6f0;  alias, 1 drivers
v0x600001427e70_0 .var "imem_addr_reg", 19 0;
v0x600001427f00_0 .net "imem_data", 127 0, v0x6000015c0ea0_0;  alias, 1 drivers
v0x600001420000_0 .net "imem_re", 0 0, L_0x600000dea760;  alias, 1 drivers
v0x600001420090_0 .var "imem_re_reg", 0 0;
v0x600001420120_0 .net "imem_valid", 0 0, L_0x600000dea5a0;  alias, 1 drivers
v0x6000014201b0_0 .var "instr_reg", 127 0;
v0x600001420240_0 .net "loop_count", 15 0, L_0x6000017f3340;  1 drivers
v0x6000014202d0 .array "loop_counter", 3 0, 15 0;
v0x600001420360_0 .var "loop_sp", 1 0;
v0x6000014203f0 .array "loop_start_addr", 3 0, 19 0;
v0x600001420480_0 .net "mxu_clear", 0 0, L_0x6000017f38e0;  1 drivers
v0x600001420510_0 .net "mxu_cmd", 127 0, v0x6000014205a0_0;  alias, 1 drivers
v0x6000014205a0_0 .var "mxu_cmd_reg", 127 0;
v0x600001420630_0 .net "mxu_done", 0 0, L_0x600000de6bc0;  alias, 1 drivers
v0x6000014206c0_0 .net "mxu_ready", 0 0, L_0x600000de6b50;  alias, 1 drivers
v0x600001420750_0 .net "mxu_valid", 0 0, L_0x600000dea840;  alias, 1 drivers
v0x6000014207e0_0 .var "mxu_valid_reg", 0 0;
v0x600001420870_0 .net "opcode", 7 0, L_0x6000017f3200;  1 drivers
v0x600001420900_0 .var "pc", 19 0;
v0x600001420990_0 .var "pending_dma", 7 0;
v0x600001420a20_0 .var "pending_mxu", 7 0;
v0x600001420ab0_0 .var "pending_vpu", 7 0;
v0x600001420b40_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001420bd0_0 .net "start", 0 0, L_0x6000017e0f00;  alias, 1 drivers
v0x600001420c60_0 .net "start_pc", 19 0, L_0x600000de13b0;  alias, 1 drivers
v0x600001420cf0_0 .var "state", 3 0;
v0x600001420d80_0 .net "subop", 7 0, L_0x6000017f32a0;  1 drivers
v0x600001420e10_0 .net "sync_grant", 0 0, L_0x6000017e1220;  alias, 1 drivers
v0x600001420ea0_0 .net "sync_mask", 7 0, L_0x6000017f33e0;  1 drivers
v0x600001420f30_0 .net "sync_request", 0 0, v0x600001420fc0_0;  alias, 1 drivers
v0x600001420fc0_0 .var "sync_request_reg", 0 0;
v0x600001421050_0 .net "vpu_clear", 0 0, L_0x6000017f3a20;  1 drivers
v0x6000014210e0_0 .net "vpu_cmd", 127 0, v0x600001421170_0;  alias, 1 drivers
v0x600001421170_0 .var "vpu_cmd_reg", 127 0;
v0x600001421200_0 .net "vpu_done", 0 0, L_0x600000de6d10;  alias, 1 drivers
v0x600001421290_0 .net "vpu_ready", 0 0, L_0x6000017e7840;  alias, 1 drivers
v0x600001421320_0 .net "vpu_valid", 0 0, L_0x600000dea920;  alias, 1 drivers
v0x6000014213b0_0 .var "vpu_valid_reg", 0 0;
L_0x6000017f3200 .part v0x6000015c0ea0_0, 120, 8;
L_0x6000017f32a0 .part v0x6000015c0ea0_0, 112, 8;
L_0x6000017f3340 .part v0x6000015c0ea0_0, 32, 16;
L_0x6000017f33e0 .part v0x6000015c0ea0_0, 104, 8;
L_0x6000017f3480 .concat [ 8 24 0 0], v0x600001420a20_0, L_0x1500d83b0;
L_0x6000017f3520 .cmp/eq 32, L_0x6000017f3480, L_0x1500d83f8;
L_0x6000017f35c0 .concat [ 8 24 0 0], v0x600001420ab0_0, L_0x1500d8440;
L_0x6000017f3660 .cmp/eq 32, L_0x6000017f35c0, L_0x1500d8488;
L_0x6000017f3700 .concat [ 8 24 0 0], v0x600001420990_0, L_0x1500d84d0;
L_0x6000017f37a0 .cmp/eq 32, L_0x6000017f3700, L_0x1500d8518;
L_0x6000017f3840 .concat [ 8 24 0 0], v0x600001420a20_0, L_0x1500d8560;
L_0x6000017f38e0 .cmp/eq 32, L_0x6000017f3840, L_0x1500d85a8;
L_0x6000017f3980 .concat [ 8 24 0 0], v0x600001420ab0_0, L_0x1500d85f0;
L_0x6000017f3a20 .cmp/eq 32, L_0x6000017f3980, L_0x1500d8638;
L_0x6000017f3ac0 .concat [ 8 24 0 0], v0x600001420990_0, L_0x1500d8680;
L_0x6000017f3b60 .cmp/eq 32, L_0x6000017f3ac0, L_0x1500d86c8;
L_0x6000017f3c00 .cmp/ne 4, v0x600001420cf0_0, L_0x1500d8710;
L_0x6000017f3ca0 .cmp/ne 4, v0x600001420cf0_0, L_0x1500d8758;
L_0x6000017f3d40 .cmp/ne 4, v0x600001420cf0_0, L_0x1500d87a0;
S_0x14efc95e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 212, 8 212 0, S_0x14efc9200;
 .timescale 0 0;
v0x600001426370_0 .var/i "i", 31 0;
S_0x14efc9750 .scope module, "mxu_array" "systolic_array" 6 296, 9 13 0, S_0x14effcae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14efeff60 .param/l "ACC_WIDTH" 0 9 16, +C4<00000000000000000000000000100000>;
P_0x14efeffa0 .param/l "ARRAY_SIZE" 0 9 14, +C4<00000000000000000000000000000100>;
P_0x14efeffe0 .param/l "DATA_WIDTH" 0 9 15, +C4<00000000000000000000000000001000>;
P_0x14eff0020 .param/l "S_COMPUTE" 1 9 51, C4<010>;
P_0x14eff0060 .param/l "S_DONE" 1 9 53, C4<100>;
P_0x14eff00a0 .param/l "S_DRAIN" 1 9 52, C4<011>;
P_0x14eff00e0 .param/l "S_IDLE" 1 9 49, C4<000>;
P_0x14eff0120 .param/l "S_LOAD" 1 9 50, C4<001>;
L_0x600000de66f0 .functor OR 1, L_0x6000017e4aa0, L_0x6000017e4b40, C4<0>, C4<0>;
L_0x600000de6760 .functor AND 1, L_0x6000017e4be0, v0x6000015c21c0_0, C4<1>, C4<1>;
L_0x600000de67d0 .functor AND 1, L_0x600000de6760, L_0x6000017e4c80, C4<1>, C4<1>;
L_0x600000de6840 .functor OR 1, L_0x600000de66f0, L_0x600000de67d0, C4<0>, C4<0>;
L_0x600000de68b0 .functor BUFZ 1, L_0x600000de6840, C4<0>, C4<0>, C4<0>;
L_0x600000de6920 .functor AND 1, L_0x6000017e4d20, L_0x6000017e4dc0, C4<1>, C4<1>;
L_0x600000de6990 .functor AND 1, L_0x6000017e4fa0, L_0x6000017e5040, C4<1>, C4<1>;
L_0x600000de6a00 .functor AND 1, L_0x600000de6990, L_0x6000017e5220, C4<1>, C4<1>;
v0x6000015cfc30_0 .net *"_ivl_101", 0 0, L_0x6000017e5220;  1 drivers
L_0x1500da528 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015cfcc0_0 .net/2u *"_ivl_37", 2 0, L_0x1500da528;  1 drivers
v0x6000015cfd50_0 .net *"_ivl_39", 0 0, L_0x6000017e4aa0;  1 drivers
L_0x1500da570 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000015cfde0_0 .net/2u *"_ivl_41", 2 0, L_0x1500da570;  1 drivers
v0x6000015cfe70_0 .net *"_ivl_43", 0 0, L_0x6000017e4b40;  1 drivers
v0x6000015cff00_0 .net *"_ivl_46", 0 0, L_0x600000de66f0;  1 drivers
L_0x1500da5b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015c8000_0 .net/2u *"_ivl_47", 2 0, L_0x1500da5b8;  1 drivers
v0x6000015c8090_0 .net *"_ivl_49", 0 0, L_0x6000017e4be0;  1 drivers
v0x6000015c8120_0 .net *"_ivl_52", 0 0, L_0x600000de6760;  1 drivers
v0x6000015c81b0_0 .net *"_ivl_54", 0 0, L_0x6000017e4c80;  1 drivers
v0x6000015c8240_0 .net *"_ivl_56", 0 0, L_0x600000de67d0;  1 drivers
L_0x1500da600 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015c82d0_0 .net/2u *"_ivl_61", 2 0, L_0x1500da600;  1 drivers
v0x6000015c8360_0 .net *"_ivl_63", 0 0, L_0x6000017e4d20;  1 drivers
L_0x1500da648 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000015c83f0_0 .net/2u *"_ivl_65", 2 0, L_0x1500da648;  1 drivers
v0x6000015c8480_0 .net *"_ivl_67", 0 0, L_0x6000017e4dc0;  1 drivers
L_0x1500da690 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000015c8510_0 .net/2u *"_ivl_71", 2 0, L_0x1500da690;  1 drivers
L_0x1500da6d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015c85a0_0 .net/2u *"_ivl_75", 2 0, L_0x1500da6d8;  1 drivers
L_0x1500da768 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000015c8630_0 .net/2u *"_ivl_81", 2 0, L_0x1500da768;  1 drivers
v0x6000015c86c0_0 .net *"_ivl_83", 0 0, L_0x6000017e4fa0;  1 drivers
v0x6000015c8750_0 .net *"_ivl_85", 0 0, L_0x6000017e5040;  1 drivers
v0x6000015c87e0_0 .net *"_ivl_88", 0 0, L_0x600000de6990;  1 drivers
v0x6000015c8870_0 .net *"_ivl_89", 31 0, L_0x6000017e50e0;  1 drivers
L_0x1500da7b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015c8900_0 .net *"_ivl_92", 15 0, L_0x1500da7b0;  1 drivers
L_0x1500dc028 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000015c8990_0 .net *"_ivl_93", 31 0, L_0x1500dc028;  1 drivers
L_0x1500da7f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000015c8a20_0 .net/2u *"_ivl_97", 31 0, L_0x1500da7f8;  1 drivers
v0x6000015c8ab0_0 .net *"_ivl_99", 31 0, L_0x6000017e5180;  1 drivers
v0x6000015c8b40_0 .net "act_data", 31 0, v0x6000015c7ba0_0;  1 drivers
v0x6000015c8bd0 .array "act_h", 19 0;
v0x6000015c8bd0_0 .net v0x6000015c8bd0 0, 7 0, L_0x600000deae60; 1 drivers
v0x6000015c8bd0_1 .net v0x6000015c8bd0 1, 7 0, v0x600001422520_0; 1 drivers
v0x6000015c8bd0_2 .net v0x6000015c8bd0 2, 7 0, v0x600001423a80_0; 1 drivers
v0x6000015c8bd0_3 .net v0x6000015c8bd0 3, 7 0, v0x6000015dd050_0; 1 drivers
v0x6000015c8bd0_4 .net v0x6000015c8bd0 4, 7 0, v0x6000015de5b0_0; 1 drivers
v0x6000015c8bd0_5 .net v0x6000015c8bd0 5, 7 0, L_0x600000deaed0; 1 drivers
v0x6000015c8bd0_6 .net v0x6000015c8bd0 6, 7 0, v0x6000015dfb10_0; 1 drivers
v0x6000015c8bd0_7 .net v0x6000015c8bd0 7, 7 0, v0x6000015d90e0_0; 1 drivers
v0x6000015c8bd0_8 .net v0x6000015c8bd0 8, 7 0, v0x6000015da640_0; 1 drivers
v0x6000015c8bd0_9 .net v0x6000015c8bd0 9, 7 0, v0x6000015dbba0_0; 1 drivers
v0x6000015c8bd0_10 .net v0x6000015c8bd0 10, 7 0, L_0x600000deaf40; 1 drivers
v0x6000015c8bd0_11 .net v0x6000015c8bd0 11, 7 0, v0x6000015d5170_0; 1 drivers
v0x6000015c8bd0_12 .net v0x6000015c8bd0 12, 7 0, v0x6000015d66d0_0; 1 drivers
v0x6000015c8bd0_13 .net v0x6000015c8bd0 13, 7 0, v0x6000015d7c30_0; 1 drivers
v0x6000015c8bd0_14 .net v0x6000015c8bd0 14, 7 0, v0x6000015d1200_0; 1 drivers
v0x6000015c8bd0_15 .net v0x6000015c8bd0 15, 7 0, L_0x600000deafb0; 1 drivers
v0x6000015c8bd0_16 .net v0x6000015c8bd0 16, 7 0, v0x6000015d2760_0; 1 drivers
v0x6000015c8bd0_17 .net v0x6000015c8bd0 17, 7 0, v0x6000015d3cc0_0; 1 drivers
v0x6000015c8bd0_18 .net v0x6000015c8bd0 18, 7 0, v0x6000015cd290_0; 1 drivers
v0x6000015c8bd0_19 .net v0x6000015c8bd0 19, 7 0, v0x6000015ce7f0_0; 1 drivers
v0x6000015c8c60_0 .net "act_ready", 0 0, L_0x6000017e4f00;  1 drivers
v0x6000015c8cf0_0 .net "act_valid", 0 0, v0x6000015c7cc0_0;  1 drivers
v0x6000015c8d80_0 .net "busy", 0 0, L_0x600000de6920;  alias, 1 drivers
v0x6000015c8e10_0 .net "cfg_k_tiles", 15 0, L_0x6000017ec1e0;  alias, 1 drivers
L_0x1500da840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000015c8ea0_0 .net "clear_acc", 0 0, L_0x1500da840;  1 drivers
v0x6000015c8f30_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015c8fc0_0 .var "cycle_count", 15 0;
v0x6000015c9050_0 .var "cycle_count_next", 15 0;
v0x600001421440_5 .array/port v0x600001421440, 5;
v0x6000015c90e0 .array "deskew_output", 3 0;
v0x6000015c90e0_0 .net v0x6000015c90e0 0, 31 0, v0x600001421440_5; 1 drivers
v0x600001421560_3 .array/port v0x600001421560, 3;
v0x6000015c90e0_1 .net v0x6000015c90e0 1, 31 0, v0x600001421560_3; 1 drivers
v0x600001421680_1 .array/port v0x600001421680, 1;
v0x6000015c90e0_2 .net v0x6000015c90e0 2, 31 0, v0x600001421680_1; 1 drivers
v0x6000015c90e0_3 .net v0x6000015c90e0 3, 31 0, L_0x600000de64c0; 1 drivers
v0x6000015c9170_0 .net "done", 0 0, L_0x6000017e4e60;  alias, 1 drivers
L_0x1500da720 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000015c9200_0 .net "drain_delay", 15 0, L_0x1500da720;  1 drivers
v0x6000015c9290_0 .net "pe_enable", 0 0, L_0x600000de6840;  1 drivers
v0x6000015c9320 .array "psum_bottom", 3 0;
v0x6000015c9320_0 .net v0x6000015c9320 0, 31 0, L_0x600000de61b0; 1 drivers
v0x6000015c9320_1 .net v0x6000015c9320 1, 31 0, L_0x600000de6290; 1 drivers
v0x6000015c9320_2 .net v0x6000015c9320 2, 31 0, L_0x600000de6370; 1 drivers
v0x6000015c9320_3 .net v0x6000015c9320 3, 31 0, L_0x600000de6450; 1 drivers
L_0x1500d8908 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015c93b0 .array "psum_v", 19 0;
v0x6000015c93b0_0 .net v0x6000015c93b0 0, 31 0, L_0x1500d8908; 1 drivers
L_0x1500d8950 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015c93b0_1 .net v0x6000015c93b0 1, 31 0, L_0x1500d8950; 1 drivers
L_0x1500d8998 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015c93b0_2 .net v0x6000015c93b0 2, 31 0, L_0x1500d8998; 1 drivers
L_0x1500d89e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015c93b0_3 .net v0x6000015c93b0 3, 31 0, L_0x1500d89e0; 1 drivers
v0x6000015c93b0_4 .net v0x6000015c93b0 4, 31 0, v0x600001422a30_0; 1 drivers
v0x6000015c93b0_5 .net v0x6000015c93b0 5, 31 0, v0x6000015dc000_0; 1 drivers
v0x6000015c93b0_6 .net v0x6000015c93b0 6, 31 0, v0x6000015dd560_0; 1 drivers
v0x6000015c93b0_7 .net v0x6000015c93b0 7, 31 0, v0x6000015deac0_0; 1 drivers
v0x6000015c93b0_8 .net v0x6000015c93b0 8, 31 0, v0x6000015d8090_0; 1 drivers
v0x6000015c93b0_9 .net v0x6000015c93b0 9, 31 0, v0x6000015d95f0_0; 1 drivers
v0x6000015c93b0_10 .net v0x6000015c93b0 10, 31 0, v0x6000015dab50_0; 1 drivers
v0x6000015c93b0_11 .net v0x6000015c93b0 11, 31 0, v0x6000015d4120_0; 1 drivers
v0x6000015c93b0_12 .net v0x6000015c93b0 12, 31 0, v0x6000015d5680_0; 1 drivers
v0x6000015c93b0_13 .net v0x6000015c93b0 13, 31 0, v0x6000015d6be0_0; 1 drivers
v0x6000015c93b0_14 .net v0x6000015c93b0 14, 31 0, v0x6000015d01b0_0; 1 drivers
v0x6000015c93b0_15 .net v0x6000015c93b0 15, 31 0, v0x6000015d1710_0; 1 drivers
v0x6000015c93b0_16 .net v0x6000015c93b0 16, 31 0, v0x6000015d2c70_0; 1 drivers
v0x6000015c93b0_17 .net v0x6000015c93b0 17, 31 0, v0x6000015cc240_0; 1 drivers
v0x6000015c93b0_18 .net v0x6000015c93b0 18, 31 0, v0x6000015cd7a0_0; 1 drivers
v0x6000015c93b0_19 .net v0x6000015c93b0 19, 31 0, v0x6000015ced00_0; 1 drivers
v0x6000015c9440_0 .net "result_data", 127 0, L_0x6000017e4a00;  alias, 1 drivers
L_0x1500da888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000015c94d0_0 .net "result_ready", 0 0, L_0x1500da888;  1 drivers
v0x6000015c9560_0 .net "result_valid", 0 0, L_0x600000de6a00;  alias, 1 drivers
v0x6000015c95f0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015c9680_0 .net "skew_enable", 0 0, L_0x600000de68b0;  1 drivers
v0x6000015c9710 .array "skew_input", 3 0;
v0x6000015c9710_0 .net v0x6000015c9710 0, 7 0, L_0x6000017ec320; 1 drivers
v0x6000015c9710_1 .net v0x6000015c9710 1, 7 0, L_0x6000017ec460; 1 drivers
v0x6000015c9710_2 .net v0x6000015c9710 2, 7 0, L_0x6000017ec5a0; 1 drivers
v0x6000015c9710_3 .net v0x6000015c9710 3, 7 0, L_0x6000017ec6e0; 1 drivers
v0x6000015c97a0 .array "skew_output", 3 0;
v0x6000015c97a0_0 .net v0x6000015c97a0 0, 7 0, v0x6000014217a0_0; 1 drivers
v0x6000015c97a0_1 .net v0x6000015c97a0 1, 7 0, v0x600001421a70_0; 1 drivers
v0x6000015c97a0_2 .net v0x6000015c97a0 2, 7 0, v0x600001421d40_0; 1 drivers
v0x6000015c97a0_3 .net v0x6000015c97a0 3, 7 0, v0x600001422010_0; 1 drivers
v0x6000015c9830_0 .net "start", 0 0, v0x6000015c21c0_0;  1 drivers
v0x6000015c98c0_0 .var "state", 2 0;
v0x6000015c9950_0 .var "state_next", 2 0;
v0x6000015c99e0_0 .net "weight_load_col", 1 0, v0x6000015c3690_0;  1 drivers
v0x6000015c9a70_0 .net "weight_load_data", 31 0, L_0x6000017e52c0;  1 drivers
v0x6000015c9b00_0 .net "weight_load_en", 0 0, v0x6000015c3720_0;  1 drivers
E_0x600003c88b80/0 .event anyedge, v0x6000015c98c0_0, v0x6000015c8fc0_0, v0x6000015c9830_0, v0x6000015c9b00_0;
E_0x600003c88b80/1 .event anyedge, v0x6000015c8e10_0, v0x6000015c9200_0;
E_0x600003c88b80 .event/or E_0x600003c88b80/0, E_0x600003c88b80/1;
L_0x6000017ec280 .part v0x6000015c7ba0_0, 0, 8;
L_0x1500d87e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017ec320 .functor MUXZ 8, L_0x1500d87e8, L_0x6000017ec280, v0x6000015c7cc0_0, C4<>;
L_0x6000017ec3c0 .part v0x6000015c7ba0_0, 8, 8;
L_0x1500d8830 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017ec460 .functor MUXZ 8, L_0x1500d8830, L_0x6000017ec3c0, v0x6000015c7cc0_0, C4<>;
L_0x6000017ec500 .part v0x6000015c7ba0_0, 16, 8;
L_0x1500d8878 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017ec5a0 .functor MUXZ 8, L_0x1500d8878, L_0x6000017ec500, v0x6000015c7cc0_0, C4<>;
L_0x6000017ec640 .part v0x6000015c7ba0_0, 24, 8;
L_0x1500d88c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017ec6e0 .functor MUXZ 8, L_0x1500d88c0, L_0x6000017ec640, v0x6000015c7cc0_0, C4<>;
L_0x6000017ec8c0 .part L_0x6000017e52c0, 0, 8;
L_0x6000017ed0e0 .part L_0x6000017e52c0, 0, 8;
L_0x6000017ed900 .part L_0x6000017e52c0, 0, 8;
L_0x6000017ee120 .part L_0x6000017e52c0, 0, 8;
L_0x6000017ee940 .part L_0x6000017e52c0, 8, 8;
L_0x6000017ef160 .part L_0x6000017e52c0, 8, 8;
L_0x6000017ef980 .part L_0x6000017e52c0, 8, 8;
L_0x6000017e81e0 .part L_0x6000017e52c0, 8, 8;
L_0x6000017e8a00 .part L_0x6000017e52c0, 16, 8;
L_0x6000017e9220 .part L_0x6000017e52c0, 16, 8;
L_0x6000017e9a40 .part L_0x6000017e52c0, 16, 8;
L_0x6000017ea300 .part L_0x6000017e52c0, 16, 8;
L_0x6000017eab20 .part L_0x6000017e52c0, 24, 8;
L_0x6000017eb2a0 .part L_0x6000017e52c0, 24, 8;
L_0x6000017ebac0 .part L_0x6000017e52c0, 24, 8;
L_0x6000017e4320 .part L_0x6000017e52c0, 24, 8;
L_0x6000017e4a00 .concat8 [ 32 32 32 32], L_0x600000de6530, L_0x600000de65a0, L_0x600000de6610, L_0x600000de6680;
L_0x6000017e4aa0 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500da528;
L_0x6000017e4b40 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500da570;
L_0x6000017e4be0 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500da5b8;
L_0x6000017e4c80 .reduce/nor v0x6000015c3720_0;
L_0x6000017e4d20 .cmp/ne 3, v0x6000015c98c0_0, L_0x1500da600;
L_0x6000017e4dc0 .cmp/ne 3, v0x6000015c98c0_0, L_0x1500da648;
L_0x6000017e4e60 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500da690;
L_0x6000017e4f00 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500da6d8;
L_0x6000017e4fa0 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500da768;
L_0x6000017e5040 .cmp/ge 16, v0x6000015c8fc0_0, L_0x1500da720;
L_0x6000017e50e0 .concat [ 16 16 0 0], v0x6000015c8fc0_0, L_0x1500da7b0;
L_0x6000017e5180 .arith/sum 32, L_0x1500dc028, L_0x1500da7f8;
L_0x6000017e5220 .cmp/gt 32, L_0x6000017e5180, L_0x6000017e50e0;
S_0x14eff0160 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 9 248, 9 248 0, S_0x14efc9750;
 .timescale 0 0;
P_0x6000008b4780 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000110>;
P_0x6000008b47c0 .param/l "col" 1 9 248, +C4<00>;
L_0x600000de61b0 .functor BUFZ 32, v0x6000015d2c70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14eff02d0 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x14eff0160;
 .timescale 0 0;
v0x600001421440 .array "delay_stages", 5 0, 31 0;
v0x6000014214d0_0 .var/i "i", 31 0;
S_0x14eff0440 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 9 248, 9 248 0, S_0x14efc9750;
 .timescale 0 0;
P_0x6000008b4800 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000100>;
P_0x6000008b4840 .param/l "col" 1 9 248, +C4<01>;
L_0x600000de6290 .functor BUFZ 32, v0x6000015cc240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14eff05b0 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x14eff0440;
 .timescale 0 0;
v0x600001421560 .array "delay_stages", 3 0, 31 0;
v0x6000014215f0_0 .var/i "i", 31 0;
S_0x14eff0720 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 9 248, 9 248 0, S_0x14efc9750;
 .timescale 0 0;
P_0x6000008b4880 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000010>;
P_0x6000008b48c0 .param/l "col" 1 9 248, +C4<010>;
L_0x600000de6370 .functor BUFZ 32, v0x6000015cd7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14eff0890 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x14eff0720;
 .timescale 0 0;
v0x600001421680 .array "delay_stages", 1 0, 31 0;
v0x600001421710_0 .var/i "i", 31 0;
S_0x14eff0a00 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 9 248, 9 248 0, S_0x14efc9750;
 .timescale 0 0;
P_0x6000008b4900 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000000>;
P_0x6000008b4940 .param/l "col" 1 9 248, +C4<011>;
L_0x600000de6450 .functor BUFZ 32, v0x6000015ced00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14eff0b70 .scope generate, "col_no_delay" "col_no_delay" 9 253, 9 253 0, S_0x14eff0a00;
 .timescale 0 0;
L_0x600000de64c0 .functor BUFZ 32, L_0x600000de6450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14eff0ce0 .scope generate, "gen_skew[0]" "gen_skew[0]" 9 142, 9 142 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c88e00 .param/l "row" 1 9 142, +C4<00>;
v0x600001421830_0 .net *"_ivl_1", 7 0, L_0x6000017ec280;  1 drivers
v0x6000014218c0_0 .net/2u *"_ivl_2", 7 0, L_0x1500d87e8;  1 drivers
S_0x14eff0e50 .scope generate, "row0_skew" "row0_skew" 9 146, 9 146 0, S_0x14eff0ce0;
 .timescale 0 0;
v0x6000014217a0_0 .var "out_reg", 7 0;
S_0x14eff0fc0 .scope generate, "gen_skew[1]" "gen_skew[1]" 9 142, 9 142 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c88e80 .param/l "row" 1 9 142, +C4<01>;
v0x600001421b00_0 .net *"_ivl_1", 7 0, L_0x6000017ec3c0;  1 drivers
v0x600001421b90_0 .net/2u *"_ivl_2", 7 0, L_0x1500d8830;  1 drivers
S_0x14efef900 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x14eff0fc0;
 .timescale 0 0;
v0x600001421950 .array "delay_stages", 0 0, 7 0;
v0x6000014219e0_0 .var/i "i", 31 0;
v0x600001421a70_0 .var "out_reg", 7 0;
S_0x14efefa70 .scope generate, "gen_skew[2]" "gen_skew[2]" 9 142, 9 142 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c88f00 .param/l "row" 1 9 142, +C4<010>;
v0x600001421dd0_0 .net *"_ivl_1", 7 0, L_0x6000017ec500;  1 drivers
v0x600001421e60_0 .net/2u *"_ivl_2", 7 0, L_0x1500d8878;  1 drivers
S_0x14efefbe0 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x14efefa70;
 .timescale 0 0;
v0x600001421c20 .array "delay_stages", 1 0, 7 0;
v0x600001421cb0_0 .var/i "i", 31 0;
v0x600001421d40_0 .var "out_reg", 7 0;
S_0x14efed2b0 .scope generate, "gen_skew[3]" "gen_skew[3]" 9 142, 9 142 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c88f80 .param/l "row" 1 9 142, +C4<011>;
v0x6000014220a0_0 .net *"_ivl_1", 7 0, L_0x6000017ec640;  1 drivers
v0x600001422130_0 .net/2u *"_ivl_2", 7 0, L_0x1500d88c0;  1 drivers
S_0x14efed420 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x14efed2b0;
 .timescale 0 0;
v0x600001421ef0 .array "delay_stages", 2 0, 7 0;
v0x600001421f80_0 .var/i "i", 31 0;
v0x600001422010_0 .var "out_reg", 7 0;
S_0x14efed590 .scope generate, "pe_row[0]" "pe_row[0]" 9 213, 9 213 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c88dc0 .param/l "row" 1 9 213, +C4<00>;
S_0x14efeac60 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x14efed590;
 .timescale 0 0;
P_0x600003c89040 .param/l "col" 1 9 214, +C4<00>;
L_0x600000deb020 .functor AND 1, v0x6000015c3720_0, L_0x6000017ec820, C4<1>, C4<1>;
L_0x600000deb090 .functor AND 1, L_0x6000017eca00, v0x6000015c21c0_0, C4<1>, C4<1>;
L_0x600000deb100 .functor OR 1, L_0x6000017ec960, L_0x600000deb090, C4<0>, C4<0>;
L_0x600000deb170 .functor AND 1, L_0x1500da840, L_0x600000deb100, C4<1>, C4<1>;
L_0x600000deb1e0 .functor AND 1, L_0x600000deb170, L_0x6000017ecb40, C4<1>, C4<1>;
v0x600001422d00_0 .net *"_ivl_0", 2 0, L_0x6000017ec780;  1 drivers
L_0x1500d8ab8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001422d90_0 .net/2u *"_ivl_11", 2 0, L_0x1500d8ab8;  1 drivers
v0x600001422e20_0 .net *"_ivl_13", 0 0, L_0x6000017ec960;  1 drivers
L_0x1500d8b00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001422eb0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d8b00;  1 drivers
v0x600001422f40_0 .net *"_ivl_17", 0 0, L_0x6000017eca00;  1 drivers
v0x600001422fd0_0 .net *"_ivl_20", 0 0, L_0x600000deb090;  1 drivers
v0x600001423060_0 .net *"_ivl_22", 0 0, L_0x600000deb100;  1 drivers
v0x6000014230f0_0 .net *"_ivl_24", 0 0, L_0x600000deb170;  1 drivers
v0x600001423180_0 .net *"_ivl_25", 31 0, L_0x6000017ecaa0;  1 drivers
L_0x1500d8b48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001423210_0 .net *"_ivl_28", 15 0, L_0x1500d8b48;  1 drivers
L_0x1500d8b90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014232a0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d8b90;  1 drivers
L_0x1500d8a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001423330_0 .net *"_ivl_3", 0 0, L_0x1500d8a28;  1 drivers
v0x6000014233c0_0 .net *"_ivl_31", 0 0, L_0x6000017ecb40;  1 drivers
L_0x1500d8a70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001423450_0 .net/2u *"_ivl_4", 2 0, L_0x1500d8a70;  1 drivers
v0x6000014234e0_0 .net *"_ivl_6", 0 0, L_0x6000017ec820;  1 drivers
v0x600001423570_0 .net "do_clear", 0 0, L_0x600000deb1e0;  1 drivers
v0x600001423600_0 .net "load_weight", 0 0, L_0x600000deb020;  1 drivers
v0x600001423690_0 .net "weight_in", 7 0, L_0x6000017ec8c0;  1 drivers
L_0x6000017ec780 .concat [ 2 1 0 0], v0x6000015c3690_0, L_0x1500d8a28;
L_0x6000017ec820 .cmp/eq 3, L_0x6000017ec780, L_0x1500d8a70;
L_0x6000017ec960 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d8ab8;
L_0x6000017eca00 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d8b00;
L_0x6000017ecaa0 .concat [ 16 16 0 0], v0x6000015c8fc0_0, L_0x1500d8b48;
L_0x6000017ecb40 .cmp/eq 32, L_0x6000017ecaa0, L_0x1500d8b90;
S_0x14efeadd0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efeac60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b4a00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b4a40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000014221c0_0 .net *"_ivl_11", 0 0, L_0x6000017ecdc0;  1 drivers
v0x600001422250_0 .net *"_ivl_12", 15 0, L_0x6000017ece60;  1 drivers
v0x6000014222e0_0 .net/s *"_ivl_4", 15 0, L_0x6000017ecbe0;  1 drivers
v0x600001422370_0 .net/s *"_ivl_6", 15 0, L_0x6000017ecc80;  1 drivers
v0x600001422400_0 .net/s "a_signed", 7 0, v0x6000014225b0_0;  1 drivers
v0x600001422490_0 .net "act_in", 7 0, L_0x600000deae60;  alias, 1 drivers
v0x600001422520_0 .var "act_out", 7 0;
v0x6000014225b0_0 .var "act_reg", 7 0;
v0x600001422640_0 .net "clear_acc", 0 0, L_0x600000deb1e0;  alias, 1 drivers
v0x6000014226d0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001422760_0 .net "enable", 0 0, L_0x600000de6840;  alias, 1 drivers
v0x6000014227f0_0 .net "load_weight", 0 0, L_0x600000deb020;  alias, 1 drivers
v0x600001422880_0 .net/s "product", 15 0, L_0x6000017ecd20;  1 drivers
v0x600001422910_0 .net/s "product_ext", 31 0, L_0x6000017ecf00;  1 drivers
v0x6000014229a0_0 .net "psum_in", 31 0, L_0x1500d8908;  alias, 1 drivers
v0x600001422a30_0 .var "psum_out", 31 0;
v0x600001422ac0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x600001422b50_0 .net/s "w_signed", 7 0, v0x600001422c70_0;  1 drivers
v0x600001422be0_0 .net "weight_in", 7 0, L_0x6000017ec8c0;  alias, 1 drivers
v0x600001422c70_0 .var "weight_reg", 7 0;
L_0x6000017ecbe0 .extend/s 16, v0x6000014225b0_0;
L_0x6000017ecc80 .extend/s 16, v0x600001422c70_0;
L_0x6000017ecd20 .arith/mult 16, L_0x6000017ecbe0, L_0x6000017ecc80;
L_0x6000017ecdc0 .part L_0x6000017ecd20, 15, 1;
LS_0x6000017ece60_0_0 .concat [ 1 1 1 1], L_0x6000017ecdc0, L_0x6000017ecdc0, L_0x6000017ecdc0, L_0x6000017ecdc0;
LS_0x6000017ece60_0_4 .concat [ 1 1 1 1], L_0x6000017ecdc0, L_0x6000017ecdc0, L_0x6000017ecdc0, L_0x6000017ecdc0;
LS_0x6000017ece60_0_8 .concat [ 1 1 1 1], L_0x6000017ecdc0, L_0x6000017ecdc0, L_0x6000017ecdc0, L_0x6000017ecdc0;
LS_0x6000017ece60_0_12 .concat [ 1 1 1 1], L_0x6000017ecdc0, L_0x6000017ecdc0, L_0x6000017ecdc0, L_0x6000017ecdc0;
L_0x6000017ece60 .concat [ 4 4 4 4], LS_0x6000017ece60_0_0, LS_0x6000017ece60_0_4, LS_0x6000017ece60_0_8, LS_0x6000017ece60_0_12;
L_0x6000017ecf00 .concat [ 16 16 0 0], L_0x6000017ecd20, L_0x6000017ece60;
S_0x14efeaf40 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x14efed590;
 .timescale 0 0;
P_0x600003c89140 .param/l "col" 1 9 214, +C4<01>;
L_0x600000deb330 .functor AND 1, v0x6000015c3720_0, L_0x6000017ed040, C4<1>, C4<1>;
L_0x600000deb3a0 .functor AND 1, L_0x6000017ed220, v0x6000015c21c0_0, C4<1>, C4<1>;
L_0x600000deb410 .functor OR 1, L_0x6000017ed180, L_0x600000deb3a0, C4<0>, C4<0>;
L_0x600000deb480 .functor AND 1, L_0x1500da840, L_0x600000deb410, C4<1>, C4<1>;
L_0x600000deb4f0 .functor AND 1, L_0x600000deb480, L_0x6000017ed360, C4<1>, C4<1>;
v0x6000015dc2d0_0 .net *"_ivl_0", 2 0, L_0x6000017ecfa0;  1 drivers
L_0x1500d8c68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015dc360_0 .net/2u *"_ivl_11", 2 0, L_0x1500d8c68;  1 drivers
v0x6000015dc3f0_0 .net *"_ivl_13", 0 0, L_0x6000017ed180;  1 drivers
L_0x1500d8cb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015dc480_0 .net/2u *"_ivl_15", 2 0, L_0x1500d8cb0;  1 drivers
v0x6000015dc510_0 .net *"_ivl_17", 0 0, L_0x6000017ed220;  1 drivers
v0x6000015dc5a0_0 .net *"_ivl_20", 0 0, L_0x600000deb3a0;  1 drivers
v0x6000015dc630_0 .net *"_ivl_22", 0 0, L_0x600000deb410;  1 drivers
v0x6000015dc6c0_0 .net *"_ivl_24", 0 0, L_0x600000deb480;  1 drivers
v0x6000015dc750_0 .net *"_ivl_25", 31 0, L_0x6000017ed2c0;  1 drivers
L_0x1500d8cf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015dc7e0_0 .net *"_ivl_28", 15 0, L_0x1500d8cf8;  1 drivers
L_0x1500d8d40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015dc870_0 .net/2u *"_ivl_29", 31 0, L_0x1500d8d40;  1 drivers
L_0x1500d8bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000015dc900_0 .net *"_ivl_3", 0 0, L_0x1500d8bd8;  1 drivers
v0x6000015dc990_0 .net *"_ivl_31", 0 0, L_0x6000017ed360;  1 drivers
L_0x1500d8c20 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000015dca20_0 .net/2u *"_ivl_4", 2 0, L_0x1500d8c20;  1 drivers
v0x6000015dcab0_0 .net *"_ivl_6", 0 0, L_0x6000017ed040;  1 drivers
v0x6000015dcb40_0 .net "do_clear", 0 0, L_0x600000deb4f0;  1 drivers
v0x6000015dcbd0_0 .net "load_weight", 0 0, L_0x600000deb330;  1 drivers
v0x6000015dcc60_0 .net "weight_in", 7 0, L_0x6000017ed0e0;  1 drivers
L_0x6000017ecfa0 .concat [ 2 1 0 0], v0x6000015c3690_0, L_0x1500d8bd8;
L_0x6000017ed040 .cmp/eq 3, L_0x6000017ecfa0, L_0x1500d8c20;
L_0x6000017ed180 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d8c68;
L_0x6000017ed220 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d8cb0;
L_0x6000017ed2c0 .concat [ 16 16 0 0], v0x6000015c8fc0_0, L_0x1500d8cf8;
L_0x6000017ed360 .cmp/eq 32, L_0x6000017ed2c0, L_0x1500d8d40;
S_0x14efe8610 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efeaf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b4a80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b4ac0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001423720_0 .net *"_ivl_11", 0 0, L_0x6000017ed5e0;  1 drivers
v0x6000014237b0_0 .net *"_ivl_12", 15 0, L_0x6000017ed680;  1 drivers
v0x600001423840_0 .net/s *"_ivl_4", 15 0, L_0x6000017ed400;  1 drivers
v0x6000014238d0_0 .net/s *"_ivl_6", 15 0, L_0x6000017ed4a0;  1 drivers
v0x600001423960_0 .net/s "a_signed", 7 0, v0x600001423b10_0;  1 drivers
v0x6000014239f0_0 .net "act_in", 7 0, v0x600001422520_0;  alias, 1 drivers
v0x600001423a80_0 .var "act_out", 7 0;
v0x600001423b10_0 .var "act_reg", 7 0;
v0x600001423ba0_0 .net "clear_acc", 0 0, L_0x600000deb4f0;  alias, 1 drivers
v0x600001423c30_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x600001423cc0_0 .net "enable", 0 0, L_0x600000de6840;  alias, 1 drivers
v0x600001423d50_0 .net "load_weight", 0 0, L_0x600000deb330;  alias, 1 drivers
v0x600001423de0_0 .net/s "product", 15 0, L_0x6000017ed540;  1 drivers
v0x600001423e70_0 .net/s "product_ext", 31 0, L_0x6000017ed720;  1 drivers
v0x600001423f00_0 .net "psum_in", 31 0, L_0x1500d8950;  alias, 1 drivers
v0x6000015dc000_0 .var "psum_out", 31 0;
v0x6000015dc090_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015dc120_0 .net/s "w_signed", 7 0, v0x6000015dc240_0;  1 drivers
v0x6000015dc1b0_0 .net "weight_in", 7 0, L_0x6000017ed0e0;  alias, 1 drivers
v0x6000015dc240_0 .var "weight_reg", 7 0;
L_0x6000017ed400 .extend/s 16, v0x600001423b10_0;
L_0x6000017ed4a0 .extend/s 16, v0x6000015dc240_0;
L_0x6000017ed540 .arith/mult 16, L_0x6000017ed400, L_0x6000017ed4a0;
L_0x6000017ed5e0 .part L_0x6000017ed540, 15, 1;
LS_0x6000017ed680_0_0 .concat [ 1 1 1 1], L_0x6000017ed5e0, L_0x6000017ed5e0, L_0x6000017ed5e0, L_0x6000017ed5e0;
LS_0x6000017ed680_0_4 .concat [ 1 1 1 1], L_0x6000017ed5e0, L_0x6000017ed5e0, L_0x6000017ed5e0, L_0x6000017ed5e0;
LS_0x6000017ed680_0_8 .concat [ 1 1 1 1], L_0x6000017ed5e0, L_0x6000017ed5e0, L_0x6000017ed5e0, L_0x6000017ed5e0;
LS_0x6000017ed680_0_12 .concat [ 1 1 1 1], L_0x6000017ed5e0, L_0x6000017ed5e0, L_0x6000017ed5e0, L_0x6000017ed5e0;
L_0x6000017ed680 .concat [ 4 4 4 4], LS_0x6000017ed680_0_0, LS_0x6000017ed680_0_4, LS_0x6000017ed680_0_8, LS_0x6000017ed680_0_12;
L_0x6000017ed720 .concat [ 16 16 0 0], L_0x6000017ed540, L_0x6000017ed680;
S_0x14efe8780 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x14efed590;
 .timescale 0 0;
P_0x600003c89240 .param/l "col" 1 9 214, +C4<010>;
L_0x600000deb640 .functor AND 1, v0x6000015c3720_0, L_0x6000017ed860, C4<1>, C4<1>;
L_0x600000deb6b0 .functor AND 1, L_0x6000017eda40, v0x6000015c21c0_0, C4<1>, C4<1>;
L_0x600000deb720 .functor OR 1, L_0x6000017ed9a0, L_0x600000deb6b0, C4<0>, C4<0>;
L_0x600000deb790 .functor AND 1, L_0x1500da840, L_0x600000deb720, C4<1>, C4<1>;
L_0x600000deb800 .functor AND 1, L_0x600000deb790, L_0x6000017edb80, C4<1>, C4<1>;
v0x6000015dd830_0 .net *"_ivl_0", 3 0, L_0x6000017ed7c0;  1 drivers
L_0x1500d8e18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015dd8c0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d8e18;  1 drivers
v0x6000015dd950_0 .net *"_ivl_13", 0 0, L_0x6000017ed9a0;  1 drivers
L_0x1500d8e60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015dd9e0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d8e60;  1 drivers
v0x6000015dda70_0 .net *"_ivl_17", 0 0, L_0x6000017eda40;  1 drivers
v0x6000015ddb00_0 .net *"_ivl_20", 0 0, L_0x600000deb6b0;  1 drivers
v0x6000015ddb90_0 .net *"_ivl_22", 0 0, L_0x600000deb720;  1 drivers
v0x6000015ddc20_0 .net *"_ivl_24", 0 0, L_0x600000deb790;  1 drivers
v0x6000015ddcb0_0 .net *"_ivl_25", 31 0, L_0x6000017edae0;  1 drivers
L_0x1500d8ea8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015ddd40_0 .net *"_ivl_28", 15 0, L_0x1500d8ea8;  1 drivers
L_0x1500d8ef0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015dddd0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d8ef0;  1 drivers
L_0x1500d8d88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015dde60_0 .net *"_ivl_3", 1 0, L_0x1500d8d88;  1 drivers
v0x6000015ddef0_0 .net *"_ivl_31", 0 0, L_0x6000017edb80;  1 drivers
L_0x1500d8dd0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000015ddf80_0 .net/2u *"_ivl_4", 3 0, L_0x1500d8dd0;  1 drivers
v0x6000015de010_0 .net *"_ivl_6", 0 0, L_0x6000017ed860;  1 drivers
v0x6000015de0a0_0 .net "do_clear", 0 0, L_0x600000deb800;  1 drivers
v0x6000015de130_0 .net "load_weight", 0 0, L_0x600000deb640;  1 drivers
v0x6000015de1c0_0 .net "weight_in", 7 0, L_0x6000017ed900;  1 drivers
L_0x6000017ed7c0 .concat [ 2 2 0 0], v0x6000015c3690_0, L_0x1500d8d88;
L_0x6000017ed860 .cmp/eq 4, L_0x6000017ed7c0, L_0x1500d8dd0;
L_0x6000017ed9a0 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d8e18;
L_0x6000017eda40 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d8e60;
L_0x6000017edae0 .concat [ 16 16 0 0], v0x6000015c8fc0_0, L_0x1500d8ea8;
L_0x6000017edb80 .cmp/eq 32, L_0x6000017edae0, L_0x1500d8ef0;
S_0x14efe88f0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efe8780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b4b00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b4b40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000015dccf0_0 .net *"_ivl_11", 0 0, L_0x6000017ede00;  1 drivers
v0x6000015dcd80_0 .net *"_ivl_12", 15 0, L_0x6000017edea0;  1 drivers
v0x6000015dce10_0 .net/s *"_ivl_4", 15 0, L_0x6000017edc20;  1 drivers
v0x6000015dcea0_0 .net/s *"_ivl_6", 15 0, L_0x6000017edcc0;  1 drivers
v0x6000015dcf30_0 .net/s "a_signed", 7 0, v0x6000015dd0e0_0;  1 drivers
v0x6000015dcfc0_0 .net "act_in", 7 0, v0x600001423a80_0;  alias, 1 drivers
v0x6000015dd050_0 .var "act_out", 7 0;
v0x6000015dd0e0_0 .var "act_reg", 7 0;
v0x6000015dd170_0 .net "clear_acc", 0 0, L_0x600000deb800;  alias, 1 drivers
v0x6000015dd200_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015dd290_0 .net "enable", 0 0, L_0x600000de6840;  alias, 1 drivers
v0x6000015dd320_0 .net "load_weight", 0 0, L_0x600000deb640;  alias, 1 drivers
v0x6000015dd3b0_0 .net/s "product", 15 0, L_0x6000017edd60;  1 drivers
v0x6000015dd440_0 .net/s "product_ext", 31 0, L_0x6000017edf40;  1 drivers
v0x6000015dd4d0_0 .net "psum_in", 31 0, L_0x1500d8998;  alias, 1 drivers
v0x6000015dd560_0 .var "psum_out", 31 0;
v0x6000015dd5f0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015dd680_0 .net/s "w_signed", 7 0, v0x6000015dd7a0_0;  1 drivers
v0x6000015dd710_0 .net "weight_in", 7 0, L_0x6000017ed900;  alias, 1 drivers
v0x6000015dd7a0_0 .var "weight_reg", 7 0;
L_0x6000017edc20 .extend/s 16, v0x6000015dd0e0_0;
L_0x6000017edcc0 .extend/s 16, v0x6000015dd7a0_0;
L_0x6000017edd60 .arith/mult 16, L_0x6000017edc20, L_0x6000017edcc0;
L_0x6000017ede00 .part L_0x6000017edd60, 15, 1;
LS_0x6000017edea0_0_0 .concat [ 1 1 1 1], L_0x6000017ede00, L_0x6000017ede00, L_0x6000017ede00, L_0x6000017ede00;
LS_0x6000017edea0_0_4 .concat [ 1 1 1 1], L_0x6000017ede00, L_0x6000017ede00, L_0x6000017ede00, L_0x6000017ede00;
LS_0x6000017edea0_0_8 .concat [ 1 1 1 1], L_0x6000017ede00, L_0x6000017ede00, L_0x6000017ede00, L_0x6000017ede00;
LS_0x6000017edea0_0_12 .concat [ 1 1 1 1], L_0x6000017ede00, L_0x6000017ede00, L_0x6000017ede00, L_0x6000017ede00;
L_0x6000017edea0 .concat [ 4 4 4 4], LS_0x6000017edea0_0_0, LS_0x6000017edea0_0_4, LS_0x6000017edea0_0_8, LS_0x6000017edea0_0_12;
L_0x6000017edf40 .concat [ 16 16 0 0], L_0x6000017edd60, L_0x6000017edea0;
S_0x14efe5fc0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x14efed590;
 .timescale 0 0;
P_0x600003c89380 .param/l "col" 1 9 214, +C4<011>;
L_0x600000deb950 .functor AND 1, v0x6000015c3720_0, L_0x6000017ee080, C4<1>, C4<1>;
L_0x600000deb9c0 .functor AND 1, L_0x6000017ee260, v0x6000015c21c0_0, C4<1>, C4<1>;
L_0x600000deba30 .functor OR 1, L_0x6000017ee1c0, L_0x600000deb9c0, C4<0>, C4<0>;
L_0x600000debaa0 .functor AND 1, L_0x1500da840, L_0x600000deba30, C4<1>, C4<1>;
L_0x600000debb10 .functor AND 1, L_0x600000debaa0, L_0x6000017ee3a0, C4<1>, C4<1>;
v0x6000015ded90_0 .net *"_ivl_0", 3 0, L_0x6000017edfe0;  1 drivers
L_0x1500d8fc8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015dee20_0 .net/2u *"_ivl_11", 2 0, L_0x1500d8fc8;  1 drivers
v0x6000015deeb0_0 .net *"_ivl_13", 0 0, L_0x6000017ee1c0;  1 drivers
L_0x1500d9010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015def40_0 .net/2u *"_ivl_15", 2 0, L_0x1500d9010;  1 drivers
v0x6000015defd0_0 .net *"_ivl_17", 0 0, L_0x6000017ee260;  1 drivers
v0x6000015df060_0 .net *"_ivl_20", 0 0, L_0x600000deb9c0;  1 drivers
v0x6000015df0f0_0 .net *"_ivl_22", 0 0, L_0x600000deba30;  1 drivers
v0x6000015df180_0 .net *"_ivl_24", 0 0, L_0x600000debaa0;  1 drivers
v0x6000015df210_0 .net *"_ivl_25", 31 0, L_0x6000017ee300;  1 drivers
L_0x1500d9058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015df2a0_0 .net *"_ivl_28", 15 0, L_0x1500d9058;  1 drivers
L_0x1500d90a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015df330_0 .net/2u *"_ivl_29", 31 0, L_0x1500d90a0;  1 drivers
L_0x1500d8f38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015df3c0_0 .net *"_ivl_3", 1 0, L_0x1500d8f38;  1 drivers
v0x6000015df450_0 .net *"_ivl_31", 0 0, L_0x6000017ee3a0;  1 drivers
L_0x1500d8f80 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000015df4e0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d8f80;  1 drivers
v0x6000015df570_0 .net *"_ivl_6", 0 0, L_0x6000017ee080;  1 drivers
v0x6000015df600_0 .net "do_clear", 0 0, L_0x600000debb10;  1 drivers
v0x6000015df690_0 .net "load_weight", 0 0, L_0x600000deb950;  1 drivers
v0x6000015df720_0 .net "weight_in", 7 0, L_0x6000017ee120;  1 drivers
L_0x6000017edfe0 .concat [ 2 2 0 0], v0x6000015c3690_0, L_0x1500d8f38;
L_0x6000017ee080 .cmp/eq 4, L_0x6000017edfe0, L_0x1500d8f80;
L_0x6000017ee1c0 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d8fc8;
L_0x6000017ee260 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d9010;
L_0x6000017ee300 .concat [ 16 16 0 0], v0x6000015c8fc0_0, L_0x1500d9058;
L_0x6000017ee3a0 .cmp/eq 32, L_0x6000017ee300, L_0x1500d90a0;
S_0x14efe6130 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efe5fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b4b80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b4bc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000015de250_0 .net *"_ivl_11", 0 0, L_0x6000017ee620;  1 drivers
v0x6000015de2e0_0 .net *"_ivl_12", 15 0, L_0x6000017ee6c0;  1 drivers
v0x6000015de370_0 .net/s *"_ivl_4", 15 0, L_0x6000017ee440;  1 drivers
v0x6000015de400_0 .net/s *"_ivl_6", 15 0, L_0x6000017ee4e0;  1 drivers
v0x6000015de490_0 .net/s "a_signed", 7 0, v0x6000015de640_0;  1 drivers
v0x6000015de520_0 .net "act_in", 7 0, v0x6000015dd050_0;  alias, 1 drivers
v0x6000015de5b0_0 .var "act_out", 7 0;
v0x6000015de640_0 .var "act_reg", 7 0;
v0x6000015de6d0_0 .net "clear_acc", 0 0, L_0x600000debb10;  alias, 1 drivers
v0x6000015de760_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015de7f0_0 .net "enable", 0 0, L_0x600000de6840;  alias, 1 drivers
v0x6000015de880_0 .net "load_weight", 0 0, L_0x600000deb950;  alias, 1 drivers
v0x6000015de910_0 .net/s "product", 15 0, L_0x6000017ee580;  1 drivers
v0x6000015de9a0_0 .net/s "product_ext", 31 0, L_0x6000017ee760;  1 drivers
v0x6000015dea30_0 .net "psum_in", 31 0, L_0x1500d89e0;  alias, 1 drivers
v0x6000015deac0_0 .var "psum_out", 31 0;
v0x6000015deb50_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015debe0_0 .net/s "w_signed", 7 0, v0x6000015ded00_0;  1 drivers
v0x6000015dec70_0 .net "weight_in", 7 0, L_0x6000017ee120;  alias, 1 drivers
v0x6000015ded00_0 .var "weight_reg", 7 0;
L_0x6000017ee440 .extend/s 16, v0x6000015de640_0;
L_0x6000017ee4e0 .extend/s 16, v0x6000015ded00_0;
L_0x6000017ee580 .arith/mult 16, L_0x6000017ee440, L_0x6000017ee4e0;
L_0x6000017ee620 .part L_0x6000017ee580, 15, 1;
LS_0x6000017ee6c0_0_0 .concat [ 1 1 1 1], L_0x6000017ee620, L_0x6000017ee620, L_0x6000017ee620, L_0x6000017ee620;
LS_0x6000017ee6c0_0_4 .concat [ 1 1 1 1], L_0x6000017ee620, L_0x6000017ee620, L_0x6000017ee620, L_0x6000017ee620;
LS_0x6000017ee6c0_0_8 .concat [ 1 1 1 1], L_0x6000017ee620, L_0x6000017ee620, L_0x6000017ee620, L_0x6000017ee620;
LS_0x6000017ee6c0_0_12 .concat [ 1 1 1 1], L_0x6000017ee620, L_0x6000017ee620, L_0x6000017ee620, L_0x6000017ee620;
L_0x6000017ee6c0 .concat [ 4 4 4 4], LS_0x6000017ee6c0_0_0, LS_0x6000017ee6c0_0_4, LS_0x6000017ee6c0_0_8, LS_0x6000017ee6c0_0_12;
L_0x6000017ee760 .concat [ 16 16 0 0], L_0x6000017ee580, L_0x6000017ee6c0;
S_0x14efe62a0 .scope generate, "pe_row[1]" "pe_row[1]" 9 213, 9 213 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c89480 .param/l "row" 1 9 213, +C4<01>;
S_0x14efe3970 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x14efe62a0;
 .timescale 0 0;
P_0x600003c89500 .param/l "col" 1 9 214, +C4<00>;
L_0x600000debc60 .functor AND 1, v0x6000015c3720_0, L_0x6000017ee8a0, C4<1>, C4<1>;
L_0x600000debd40 .functor AND 1, L_0x6000017eea80, v0x6000015c21c0_0, C4<1>, C4<1>;
L_0x600000debdb0 .functor OR 1, L_0x6000017ee9e0, L_0x600000debd40, C4<0>, C4<0>;
L_0x600000debe20 .functor AND 1, L_0x1500da840, L_0x600000debdb0, C4<1>, C4<1>;
L_0x600000debe90 .functor AND 1, L_0x600000debe20, L_0x6000017eebc0, C4<1>, C4<1>;
v0x6000015d8360_0 .net *"_ivl_0", 2 0, L_0x6000017ee800;  1 drivers
L_0x1500d9178 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015d83f0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d9178;  1 drivers
v0x6000015d8480_0 .net *"_ivl_13", 0 0, L_0x6000017ee9e0;  1 drivers
L_0x1500d91c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015d8510_0 .net/2u *"_ivl_15", 2 0, L_0x1500d91c0;  1 drivers
v0x6000015d85a0_0 .net *"_ivl_17", 0 0, L_0x6000017eea80;  1 drivers
v0x6000015d8630_0 .net *"_ivl_20", 0 0, L_0x600000debd40;  1 drivers
v0x6000015d86c0_0 .net *"_ivl_22", 0 0, L_0x600000debdb0;  1 drivers
v0x6000015d8750_0 .net *"_ivl_24", 0 0, L_0x600000debe20;  1 drivers
v0x6000015d87e0_0 .net *"_ivl_25", 31 0, L_0x6000017eeb20;  1 drivers
L_0x1500d9208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015d8870_0 .net *"_ivl_28", 15 0, L_0x1500d9208;  1 drivers
L_0x1500d9250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015d8900_0 .net/2u *"_ivl_29", 31 0, L_0x1500d9250;  1 drivers
L_0x1500d90e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000015d8990_0 .net *"_ivl_3", 0 0, L_0x1500d90e8;  1 drivers
v0x6000015d8a20_0 .net *"_ivl_31", 0 0, L_0x6000017eebc0;  1 drivers
L_0x1500d9130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015d8ab0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d9130;  1 drivers
v0x6000015d8b40_0 .net *"_ivl_6", 0 0, L_0x6000017ee8a0;  1 drivers
v0x6000015d8bd0_0 .net "do_clear", 0 0, L_0x600000debe90;  1 drivers
v0x6000015d8c60_0 .net "load_weight", 0 0, L_0x600000debc60;  1 drivers
v0x6000015d8cf0_0 .net "weight_in", 7 0, L_0x6000017ee940;  1 drivers
L_0x6000017ee800 .concat [ 2 1 0 0], v0x6000015c3690_0, L_0x1500d90e8;
L_0x6000017ee8a0 .cmp/eq 3, L_0x6000017ee800, L_0x1500d9130;
L_0x6000017ee9e0 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d9178;
L_0x6000017eea80 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d91c0;
L_0x6000017eeb20 .concat [ 16 16 0 0], v0x6000015c8fc0_0, L_0x1500d9208;
L_0x6000017eebc0 .cmp/eq 32, L_0x6000017eeb20, L_0x1500d9250;
S_0x14efe3ae0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efe3970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b4c00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b4c40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000015df7b0_0 .net *"_ivl_11", 0 0, L_0x6000017eee40;  1 drivers
v0x6000015df840_0 .net *"_ivl_12", 15 0, L_0x6000017eeee0;  1 drivers
v0x6000015df8d0_0 .net/s *"_ivl_4", 15 0, L_0x6000017eec60;  1 drivers
v0x6000015df960_0 .net/s *"_ivl_6", 15 0, L_0x6000017eed00;  1 drivers
v0x6000015df9f0_0 .net/s "a_signed", 7 0, v0x6000015dfba0_0;  1 drivers
v0x6000015dfa80_0 .net "act_in", 7 0, L_0x600000deaed0;  alias, 1 drivers
v0x6000015dfb10_0 .var "act_out", 7 0;
v0x6000015dfba0_0 .var "act_reg", 7 0;
v0x6000015dfc30_0 .net "clear_acc", 0 0, L_0x600000debe90;  alias, 1 drivers
v0x6000015dfcc0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015dfd50_0 .net "enable", 0 0, L_0x600000de6840;  alias, 1 drivers
v0x6000015dfde0_0 .net "load_weight", 0 0, L_0x600000debc60;  alias, 1 drivers
v0x6000015dfe70_0 .net/s "product", 15 0, L_0x6000017eeda0;  1 drivers
v0x6000015dff00_0 .net/s "product_ext", 31 0, L_0x6000017eef80;  1 drivers
v0x6000015d8000_0 .net "psum_in", 31 0, v0x600001422a30_0;  alias, 1 drivers
v0x6000015d8090_0 .var "psum_out", 31 0;
v0x6000015d8120_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015d81b0_0 .net/s "w_signed", 7 0, v0x6000015d82d0_0;  1 drivers
v0x6000015d8240_0 .net "weight_in", 7 0, L_0x6000017ee940;  alias, 1 drivers
v0x6000015d82d0_0 .var "weight_reg", 7 0;
L_0x6000017eec60 .extend/s 16, v0x6000015dfba0_0;
L_0x6000017eed00 .extend/s 16, v0x6000015d82d0_0;
L_0x6000017eeda0 .arith/mult 16, L_0x6000017eec60, L_0x6000017eed00;
L_0x6000017eee40 .part L_0x6000017eeda0, 15, 1;
LS_0x6000017eeee0_0_0 .concat [ 1 1 1 1], L_0x6000017eee40, L_0x6000017eee40, L_0x6000017eee40, L_0x6000017eee40;
LS_0x6000017eeee0_0_4 .concat [ 1 1 1 1], L_0x6000017eee40, L_0x6000017eee40, L_0x6000017eee40, L_0x6000017eee40;
LS_0x6000017eeee0_0_8 .concat [ 1 1 1 1], L_0x6000017eee40, L_0x6000017eee40, L_0x6000017eee40, L_0x6000017eee40;
LS_0x6000017eeee0_0_12 .concat [ 1 1 1 1], L_0x6000017eee40, L_0x6000017eee40, L_0x6000017eee40, L_0x6000017eee40;
L_0x6000017eeee0 .concat [ 4 4 4 4], LS_0x6000017eeee0_0_0, LS_0x6000017eeee0_0_4, LS_0x6000017eeee0_0_8, LS_0x6000017eeee0_0_12;
L_0x6000017eef80 .concat [ 16 16 0 0], L_0x6000017eeda0, L_0x6000017eeee0;
S_0x14efe3c50 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x14efe62a0;
 .timescale 0 0;
P_0x600003c89340 .param/l "col" 1 9 214, +C4<01>;
L_0x600000de4000 .functor AND 1, v0x6000015c3720_0, L_0x6000017ef0c0, C4<1>, C4<1>;
L_0x600000de4070 .functor AND 1, L_0x6000017ef2a0, v0x6000015c21c0_0, C4<1>, C4<1>;
L_0x600000de40e0 .functor OR 1, L_0x6000017ef200, L_0x600000de4070, C4<0>, C4<0>;
L_0x600000de4150 .functor AND 1, L_0x1500da840, L_0x600000de40e0, C4<1>, C4<1>;
L_0x600000de41c0 .functor AND 1, L_0x600000de4150, L_0x6000017ef3e0, C4<1>, C4<1>;
v0x6000015d98c0_0 .net *"_ivl_0", 2 0, L_0x6000017ef020;  1 drivers
L_0x1500d9328 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015d9950_0 .net/2u *"_ivl_11", 2 0, L_0x1500d9328;  1 drivers
v0x6000015d99e0_0 .net *"_ivl_13", 0 0, L_0x6000017ef200;  1 drivers
L_0x1500d9370 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015d9a70_0 .net/2u *"_ivl_15", 2 0, L_0x1500d9370;  1 drivers
v0x6000015d9b00_0 .net *"_ivl_17", 0 0, L_0x6000017ef2a0;  1 drivers
v0x6000015d9b90_0 .net *"_ivl_20", 0 0, L_0x600000de4070;  1 drivers
v0x6000015d9c20_0 .net *"_ivl_22", 0 0, L_0x600000de40e0;  1 drivers
v0x6000015d9cb0_0 .net *"_ivl_24", 0 0, L_0x600000de4150;  1 drivers
v0x6000015d9d40_0 .net *"_ivl_25", 31 0, L_0x6000017ef340;  1 drivers
L_0x1500d93b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015d9dd0_0 .net *"_ivl_28", 15 0, L_0x1500d93b8;  1 drivers
L_0x1500d9400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015d9e60_0 .net/2u *"_ivl_29", 31 0, L_0x1500d9400;  1 drivers
L_0x1500d9298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000015d9ef0_0 .net *"_ivl_3", 0 0, L_0x1500d9298;  1 drivers
v0x6000015d9f80_0 .net *"_ivl_31", 0 0, L_0x6000017ef3e0;  1 drivers
L_0x1500d92e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000015da010_0 .net/2u *"_ivl_4", 2 0, L_0x1500d92e0;  1 drivers
v0x6000015da0a0_0 .net *"_ivl_6", 0 0, L_0x6000017ef0c0;  1 drivers
v0x6000015da130_0 .net "do_clear", 0 0, L_0x600000de41c0;  1 drivers
v0x6000015da1c0_0 .net "load_weight", 0 0, L_0x600000de4000;  1 drivers
v0x6000015da250_0 .net "weight_in", 7 0, L_0x6000017ef160;  1 drivers
L_0x6000017ef020 .concat [ 2 1 0 0], v0x6000015c3690_0, L_0x1500d9298;
L_0x6000017ef0c0 .cmp/eq 3, L_0x6000017ef020, L_0x1500d92e0;
L_0x6000017ef200 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d9328;
L_0x6000017ef2a0 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d9370;
L_0x6000017ef340 .concat [ 16 16 0 0], v0x6000015c8fc0_0, L_0x1500d93b8;
L_0x6000017ef3e0 .cmp/eq 32, L_0x6000017ef340, L_0x1500d9400;
S_0x14efe1320 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efe3c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b4c80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b4cc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000015d8d80_0 .net *"_ivl_11", 0 0, L_0x6000017ef660;  1 drivers
v0x6000015d8e10_0 .net *"_ivl_12", 15 0, L_0x6000017ef700;  1 drivers
v0x6000015d8ea0_0 .net/s *"_ivl_4", 15 0, L_0x6000017ef480;  1 drivers
v0x6000015d8f30_0 .net/s *"_ivl_6", 15 0, L_0x6000017ef520;  1 drivers
v0x6000015d8fc0_0 .net/s "a_signed", 7 0, v0x6000015d9170_0;  1 drivers
v0x6000015d9050_0 .net "act_in", 7 0, v0x6000015dfb10_0;  alias, 1 drivers
v0x6000015d90e0_0 .var "act_out", 7 0;
v0x6000015d9170_0 .var "act_reg", 7 0;
v0x6000015d9200_0 .net "clear_acc", 0 0, L_0x600000de41c0;  alias, 1 drivers
v0x6000015d9290_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015d9320_0 .net "enable", 0 0, L_0x600000de6840;  alias, 1 drivers
v0x6000015d93b0_0 .net "load_weight", 0 0, L_0x600000de4000;  alias, 1 drivers
v0x6000015d9440_0 .net/s "product", 15 0, L_0x6000017ef5c0;  1 drivers
v0x6000015d94d0_0 .net/s "product_ext", 31 0, L_0x6000017ef7a0;  1 drivers
v0x6000015d9560_0 .net "psum_in", 31 0, v0x6000015dc000_0;  alias, 1 drivers
v0x6000015d95f0_0 .var "psum_out", 31 0;
v0x6000015d9680_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015d9710_0 .net/s "w_signed", 7 0, v0x6000015d9830_0;  1 drivers
v0x6000015d97a0_0 .net "weight_in", 7 0, L_0x6000017ef160;  alias, 1 drivers
v0x6000015d9830_0 .var "weight_reg", 7 0;
L_0x6000017ef480 .extend/s 16, v0x6000015d9170_0;
L_0x6000017ef520 .extend/s 16, v0x6000015d9830_0;
L_0x6000017ef5c0 .arith/mult 16, L_0x6000017ef480, L_0x6000017ef520;
L_0x6000017ef660 .part L_0x6000017ef5c0, 15, 1;
LS_0x6000017ef700_0_0 .concat [ 1 1 1 1], L_0x6000017ef660, L_0x6000017ef660, L_0x6000017ef660, L_0x6000017ef660;
LS_0x6000017ef700_0_4 .concat [ 1 1 1 1], L_0x6000017ef660, L_0x6000017ef660, L_0x6000017ef660, L_0x6000017ef660;
LS_0x6000017ef700_0_8 .concat [ 1 1 1 1], L_0x6000017ef660, L_0x6000017ef660, L_0x6000017ef660, L_0x6000017ef660;
LS_0x6000017ef700_0_12 .concat [ 1 1 1 1], L_0x6000017ef660, L_0x6000017ef660, L_0x6000017ef660, L_0x6000017ef660;
L_0x6000017ef700 .concat [ 4 4 4 4], LS_0x6000017ef700_0_0, LS_0x6000017ef700_0_4, LS_0x6000017ef700_0_8, LS_0x6000017ef700_0_12;
L_0x6000017ef7a0 .concat [ 16 16 0 0], L_0x6000017ef5c0, L_0x6000017ef700;
S_0x14efe1490 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x14efe62a0;
 .timescale 0 0;
P_0x600003c896c0 .param/l "col" 1 9 214, +C4<010>;
L_0x600000de4310 .functor AND 1, v0x6000015c3720_0, L_0x6000017ef8e0, C4<1>, C4<1>;
L_0x600000de4380 .functor AND 1, L_0x6000017efac0, v0x6000015c21c0_0, C4<1>, C4<1>;
L_0x600000de43f0 .functor OR 1, L_0x6000017efa20, L_0x600000de4380, C4<0>, C4<0>;
L_0x600000de4460 .functor AND 1, L_0x1500da840, L_0x600000de43f0, C4<1>, C4<1>;
L_0x600000de44d0 .functor AND 1, L_0x600000de4460, L_0x6000017efc00, C4<1>, C4<1>;
v0x6000015dae20_0 .net *"_ivl_0", 3 0, L_0x6000017ef840;  1 drivers
L_0x1500d94d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015daeb0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d94d8;  1 drivers
v0x6000015daf40_0 .net *"_ivl_13", 0 0, L_0x6000017efa20;  1 drivers
L_0x1500d9520 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015dafd0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d9520;  1 drivers
v0x6000015db060_0 .net *"_ivl_17", 0 0, L_0x6000017efac0;  1 drivers
v0x6000015db0f0_0 .net *"_ivl_20", 0 0, L_0x600000de4380;  1 drivers
v0x6000015db180_0 .net *"_ivl_22", 0 0, L_0x600000de43f0;  1 drivers
v0x6000015db210_0 .net *"_ivl_24", 0 0, L_0x600000de4460;  1 drivers
v0x6000015db2a0_0 .net *"_ivl_25", 31 0, L_0x6000017efb60;  1 drivers
L_0x1500d9568 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015db330_0 .net *"_ivl_28", 15 0, L_0x1500d9568;  1 drivers
L_0x1500d95b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015db3c0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d95b0;  1 drivers
L_0x1500d9448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015db450_0 .net *"_ivl_3", 1 0, L_0x1500d9448;  1 drivers
v0x6000015db4e0_0 .net *"_ivl_31", 0 0, L_0x6000017efc00;  1 drivers
L_0x1500d9490 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000015db570_0 .net/2u *"_ivl_4", 3 0, L_0x1500d9490;  1 drivers
v0x6000015db600_0 .net *"_ivl_6", 0 0, L_0x6000017ef8e0;  1 drivers
v0x6000015db690_0 .net "do_clear", 0 0, L_0x600000de44d0;  1 drivers
v0x6000015db720_0 .net "load_weight", 0 0, L_0x600000de4310;  1 drivers
v0x6000015db7b0_0 .net "weight_in", 7 0, L_0x6000017ef980;  1 drivers
L_0x6000017ef840 .concat [ 2 2 0 0], v0x6000015c3690_0, L_0x1500d9448;
L_0x6000017ef8e0 .cmp/eq 4, L_0x6000017ef840, L_0x1500d9490;
L_0x6000017efa20 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d94d8;
L_0x6000017efac0 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d9520;
L_0x6000017efb60 .concat [ 16 16 0 0], v0x6000015c8fc0_0, L_0x1500d9568;
L_0x6000017efc00 .cmp/eq 32, L_0x6000017efb60, L_0x1500d95b0;
S_0x14efe1600 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efe1490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b4d80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b4dc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000015da2e0_0 .net *"_ivl_11", 0 0, L_0x6000017efe80;  1 drivers
v0x6000015da370_0 .net *"_ivl_12", 15 0, L_0x6000017eff20;  1 drivers
v0x6000015da400_0 .net/s *"_ivl_4", 15 0, L_0x6000017efca0;  1 drivers
v0x6000015da490_0 .net/s *"_ivl_6", 15 0, L_0x6000017efd40;  1 drivers
v0x6000015da520_0 .net/s "a_signed", 7 0, v0x6000015da6d0_0;  1 drivers
v0x6000015da5b0_0 .net "act_in", 7 0, v0x6000015d90e0_0;  alias, 1 drivers
v0x6000015da640_0 .var "act_out", 7 0;
v0x6000015da6d0_0 .var "act_reg", 7 0;
v0x6000015da760_0 .net "clear_acc", 0 0, L_0x600000de44d0;  alias, 1 drivers
v0x6000015da7f0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015da880_0 .net "enable", 0 0, L_0x600000de6840;  alias, 1 drivers
v0x6000015da910_0 .net "load_weight", 0 0, L_0x600000de4310;  alias, 1 drivers
v0x6000015da9a0_0 .net/s "product", 15 0, L_0x6000017efde0;  1 drivers
v0x6000015daa30_0 .net/s "product_ext", 31 0, L_0x6000017e8000;  1 drivers
v0x6000015daac0_0 .net "psum_in", 31 0, v0x6000015dd560_0;  alias, 1 drivers
v0x6000015dab50_0 .var "psum_out", 31 0;
v0x6000015dabe0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015dac70_0 .net/s "w_signed", 7 0, v0x6000015dad90_0;  1 drivers
v0x6000015dad00_0 .net "weight_in", 7 0, L_0x6000017ef980;  alias, 1 drivers
v0x6000015dad90_0 .var "weight_reg", 7 0;
L_0x6000017efca0 .extend/s 16, v0x6000015da6d0_0;
L_0x6000017efd40 .extend/s 16, v0x6000015dad90_0;
L_0x6000017efde0 .arith/mult 16, L_0x6000017efca0, L_0x6000017efd40;
L_0x6000017efe80 .part L_0x6000017efde0, 15, 1;
LS_0x6000017eff20_0_0 .concat [ 1 1 1 1], L_0x6000017efe80, L_0x6000017efe80, L_0x6000017efe80, L_0x6000017efe80;
LS_0x6000017eff20_0_4 .concat [ 1 1 1 1], L_0x6000017efe80, L_0x6000017efe80, L_0x6000017efe80, L_0x6000017efe80;
LS_0x6000017eff20_0_8 .concat [ 1 1 1 1], L_0x6000017efe80, L_0x6000017efe80, L_0x6000017efe80, L_0x6000017efe80;
LS_0x6000017eff20_0_12 .concat [ 1 1 1 1], L_0x6000017efe80, L_0x6000017efe80, L_0x6000017efe80, L_0x6000017efe80;
L_0x6000017eff20 .concat [ 4 4 4 4], LS_0x6000017eff20_0_0, LS_0x6000017eff20_0_4, LS_0x6000017eff20_0_8, LS_0x6000017eff20_0_12;
L_0x6000017e8000 .concat [ 16 16 0 0], L_0x6000017efde0, L_0x6000017eff20;
S_0x14efdecd0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x14efe62a0;
 .timescale 0 0;
P_0x600003c897c0 .param/l "col" 1 9 214, +C4<011>;
L_0x600000de4620 .functor AND 1, v0x6000015c3720_0, L_0x6000017e8140, C4<1>, C4<1>;
L_0x600000de4690 .functor AND 1, L_0x6000017e8320, v0x6000015c21c0_0, C4<1>, C4<1>;
L_0x600000de4700 .functor OR 1, L_0x6000017e8280, L_0x600000de4690, C4<0>, C4<0>;
L_0x600000de4770 .functor AND 1, L_0x1500da840, L_0x600000de4700, C4<1>, C4<1>;
L_0x600000de47e0 .functor AND 1, L_0x600000de4770, L_0x6000017e8460, C4<1>, C4<1>;
v0x6000015d43f0_0 .net *"_ivl_0", 3 0, L_0x6000017e80a0;  1 drivers
L_0x1500d9688 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015d4480_0 .net/2u *"_ivl_11", 2 0, L_0x1500d9688;  1 drivers
v0x6000015d4510_0 .net *"_ivl_13", 0 0, L_0x6000017e8280;  1 drivers
L_0x1500d96d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015d45a0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d96d0;  1 drivers
v0x6000015d4630_0 .net *"_ivl_17", 0 0, L_0x6000017e8320;  1 drivers
v0x6000015d46c0_0 .net *"_ivl_20", 0 0, L_0x600000de4690;  1 drivers
v0x6000015d4750_0 .net *"_ivl_22", 0 0, L_0x600000de4700;  1 drivers
v0x6000015d47e0_0 .net *"_ivl_24", 0 0, L_0x600000de4770;  1 drivers
v0x6000015d4870_0 .net *"_ivl_25", 31 0, L_0x6000017e83c0;  1 drivers
L_0x1500d9718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015d4900_0 .net *"_ivl_28", 15 0, L_0x1500d9718;  1 drivers
L_0x1500d9760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015d4990_0 .net/2u *"_ivl_29", 31 0, L_0x1500d9760;  1 drivers
L_0x1500d95f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015d4a20_0 .net *"_ivl_3", 1 0, L_0x1500d95f8;  1 drivers
v0x6000015d4ab0_0 .net *"_ivl_31", 0 0, L_0x6000017e8460;  1 drivers
L_0x1500d9640 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000015d4b40_0 .net/2u *"_ivl_4", 3 0, L_0x1500d9640;  1 drivers
v0x6000015d4bd0_0 .net *"_ivl_6", 0 0, L_0x6000017e8140;  1 drivers
v0x6000015d4c60_0 .net "do_clear", 0 0, L_0x600000de47e0;  1 drivers
v0x6000015d4cf0_0 .net "load_weight", 0 0, L_0x600000de4620;  1 drivers
v0x6000015d4d80_0 .net "weight_in", 7 0, L_0x6000017e81e0;  1 drivers
L_0x6000017e80a0 .concat [ 2 2 0 0], v0x6000015c3690_0, L_0x1500d95f8;
L_0x6000017e8140 .cmp/eq 4, L_0x6000017e80a0, L_0x1500d9640;
L_0x6000017e8280 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d9688;
L_0x6000017e8320 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d96d0;
L_0x6000017e83c0 .concat [ 16 16 0 0], v0x6000015c8fc0_0, L_0x1500d9718;
L_0x6000017e8460 .cmp/eq 32, L_0x6000017e83c0, L_0x1500d9760;
S_0x14efdee40 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efdecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b4e00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b4e40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000015db840_0 .net *"_ivl_11", 0 0, L_0x6000017e86e0;  1 drivers
v0x6000015db8d0_0 .net *"_ivl_12", 15 0, L_0x6000017e8780;  1 drivers
v0x6000015db960_0 .net/s *"_ivl_4", 15 0, L_0x6000017e8500;  1 drivers
v0x6000015db9f0_0 .net/s *"_ivl_6", 15 0, L_0x6000017e85a0;  1 drivers
v0x6000015dba80_0 .net/s "a_signed", 7 0, v0x6000015dbc30_0;  1 drivers
v0x6000015dbb10_0 .net "act_in", 7 0, v0x6000015da640_0;  alias, 1 drivers
v0x6000015dbba0_0 .var "act_out", 7 0;
v0x6000015dbc30_0 .var "act_reg", 7 0;
v0x6000015dbcc0_0 .net "clear_acc", 0 0, L_0x600000de47e0;  alias, 1 drivers
v0x6000015dbd50_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015dbde0_0 .net "enable", 0 0, L_0x600000de6840;  alias, 1 drivers
v0x6000015dbe70_0 .net "load_weight", 0 0, L_0x600000de4620;  alias, 1 drivers
v0x6000015dbf00_0 .net/s "product", 15 0, L_0x6000017e8640;  1 drivers
v0x6000015d4000_0 .net/s "product_ext", 31 0, L_0x6000017e8820;  1 drivers
v0x6000015d4090_0 .net "psum_in", 31 0, v0x6000015deac0_0;  alias, 1 drivers
v0x6000015d4120_0 .var "psum_out", 31 0;
v0x6000015d41b0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015d4240_0 .net/s "w_signed", 7 0, v0x6000015d4360_0;  1 drivers
v0x6000015d42d0_0 .net "weight_in", 7 0, L_0x6000017e81e0;  alias, 1 drivers
v0x6000015d4360_0 .var "weight_reg", 7 0;
L_0x6000017e8500 .extend/s 16, v0x6000015dbc30_0;
L_0x6000017e85a0 .extend/s 16, v0x6000015d4360_0;
L_0x6000017e8640 .arith/mult 16, L_0x6000017e8500, L_0x6000017e85a0;
L_0x6000017e86e0 .part L_0x6000017e8640, 15, 1;
LS_0x6000017e8780_0_0 .concat [ 1 1 1 1], L_0x6000017e86e0, L_0x6000017e86e0, L_0x6000017e86e0, L_0x6000017e86e0;
LS_0x6000017e8780_0_4 .concat [ 1 1 1 1], L_0x6000017e86e0, L_0x6000017e86e0, L_0x6000017e86e0, L_0x6000017e86e0;
LS_0x6000017e8780_0_8 .concat [ 1 1 1 1], L_0x6000017e86e0, L_0x6000017e86e0, L_0x6000017e86e0, L_0x6000017e86e0;
LS_0x6000017e8780_0_12 .concat [ 1 1 1 1], L_0x6000017e86e0, L_0x6000017e86e0, L_0x6000017e86e0, L_0x6000017e86e0;
L_0x6000017e8780 .concat [ 4 4 4 4], LS_0x6000017e8780_0_0, LS_0x6000017e8780_0_4, LS_0x6000017e8780_0_8, LS_0x6000017e8780_0_12;
L_0x6000017e8820 .concat [ 16 16 0 0], L_0x6000017e8640, L_0x6000017e8780;
S_0x14efdefb0 .scope generate, "pe_row[2]" "pe_row[2]" 9 213, 9 213 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c898c0 .param/l "row" 1 9 213, +C4<010>;
S_0x14efdc680 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x14efdefb0;
 .timescale 0 0;
P_0x600003c89940 .param/l "col" 1 9 214, +C4<00>;
L_0x600000de4930 .functor AND 1, v0x6000015c3720_0, L_0x6000017e8960, C4<1>, C4<1>;
L_0x600000de49a0 .functor AND 1, L_0x6000017e8b40, v0x6000015c21c0_0, C4<1>, C4<1>;
L_0x600000de4a10 .functor OR 1, L_0x6000017e8aa0, L_0x600000de49a0, C4<0>, C4<0>;
L_0x600000de4a80 .functor AND 1, L_0x1500da840, L_0x600000de4a10, C4<1>, C4<1>;
L_0x600000de4af0 .functor AND 1, L_0x600000de4a80, L_0x6000017e8c80, C4<1>, C4<1>;
v0x6000015d5950_0 .net *"_ivl_0", 2 0, L_0x6000017e88c0;  1 drivers
L_0x1500d9838 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015d59e0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d9838;  1 drivers
v0x6000015d5a70_0 .net *"_ivl_13", 0 0, L_0x6000017e8aa0;  1 drivers
L_0x1500d9880 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015d5b00_0 .net/2u *"_ivl_15", 2 0, L_0x1500d9880;  1 drivers
v0x6000015d5b90_0 .net *"_ivl_17", 0 0, L_0x6000017e8b40;  1 drivers
v0x6000015d5c20_0 .net *"_ivl_20", 0 0, L_0x600000de49a0;  1 drivers
v0x6000015d5cb0_0 .net *"_ivl_22", 0 0, L_0x600000de4a10;  1 drivers
v0x6000015d5d40_0 .net *"_ivl_24", 0 0, L_0x600000de4a80;  1 drivers
v0x6000015d5dd0_0 .net *"_ivl_25", 31 0, L_0x6000017e8be0;  1 drivers
L_0x1500d98c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015d5e60_0 .net *"_ivl_28", 15 0, L_0x1500d98c8;  1 drivers
L_0x1500d9910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015d5ef0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d9910;  1 drivers
L_0x1500d97a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000015d5f80_0 .net *"_ivl_3", 0 0, L_0x1500d97a8;  1 drivers
v0x6000015d6010_0 .net *"_ivl_31", 0 0, L_0x6000017e8c80;  1 drivers
L_0x1500d97f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015d60a0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d97f0;  1 drivers
v0x6000015d6130_0 .net *"_ivl_6", 0 0, L_0x6000017e8960;  1 drivers
v0x6000015d61c0_0 .net "do_clear", 0 0, L_0x600000de4af0;  1 drivers
v0x6000015d6250_0 .net "load_weight", 0 0, L_0x600000de4930;  1 drivers
v0x6000015d62e0_0 .net "weight_in", 7 0, L_0x6000017e8a00;  1 drivers
L_0x6000017e88c0 .concat [ 2 1 0 0], v0x6000015c3690_0, L_0x1500d97a8;
L_0x6000017e8960 .cmp/eq 3, L_0x6000017e88c0, L_0x1500d97f0;
L_0x6000017e8aa0 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d9838;
L_0x6000017e8b40 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d9880;
L_0x6000017e8be0 .concat [ 16 16 0 0], v0x6000015c8fc0_0, L_0x1500d98c8;
L_0x6000017e8c80 .cmp/eq 32, L_0x6000017e8be0, L_0x1500d9910;
S_0x14efdc7f0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efdc680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b4e80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b4ec0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000015d4e10_0 .net *"_ivl_11", 0 0, L_0x6000017e8f00;  1 drivers
v0x6000015d4ea0_0 .net *"_ivl_12", 15 0, L_0x6000017e8fa0;  1 drivers
v0x6000015d4f30_0 .net/s *"_ivl_4", 15 0, L_0x6000017e8d20;  1 drivers
v0x6000015d4fc0_0 .net/s *"_ivl_6", 15 0, L_0x6000017e8dc0;  1 drivers
v0x6000015d5050_0 .net/s "a_signed", 7 0, v0x6000015d5200_0;  1 drivers
v0x6000015d50e0_0 .net "act_in", 7 0, L_0x600000deaf40;  alias, 1 drivers
v0x6000015d5170_0 .var "act_out", 7 0;
v0x6000015d5200_0 .var "act_reg", 7 0;
v0x6000015d5290_0 .net "clear_acc", 0 0, L_0x600000de4af0;  alias, 1 drivers
v0x6000015d5320_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015d53b0_0 .net "enable", 0 0, L_0x600000de6840;  alias, 1 drivers
v0x6000015d5440_0 .net "load_weight", 0 0, L_0x600000de4930;  alias, 1 drivers
v0x6000015d54d0_0 .net/s "product", 15 0, L_0x6000017e8e60;  1 drivers
v0x6000015d5560_0 .net/s "product_ext", 31 0, L_0x6000017e9040;  1 drivers
v0x6000015d55f0_0 .net "psum_in", 31 0, v0x6000015d8090_0;  alias, 1 drivers
v0x6000015d5680_0 .var "psum_out", 31 0;
v0x6000015d5710_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015d57a0_0 .net/s "w_signed", 7 0, v0x6000015d58c0_0;  1 drivers
v0x6000015d5830_0 .net "weight_in", 7 0, L_0x6000017e8a00;  alias, 1 drivers
v0x6000015d58c0_0 .var "weight_reg", 7 0;
L_0x6000017e8d20 .extend/s 16, v0x6000015d5200_0;
L_0x6000017e8dc0 .extend/s 16, v0x6000015d58c0_0;
L_0x6000017e8e60 .arith/mult 16, L_0x6000017e8d20, L_0x6000017e8dc0;
L_0x6000017e8f00 .part L_0x6000017e8e60, 15, 1;
LS_0x6000017e8fa0_0_0 .concat [ 1 1 1 1], L_0x6000017e8f00, L_0x6000017e8f00, L_0x6000017e8f00, L_0x6000017e8f00;
LS_0x6000017e8fa0_0_4 .concat [ 1 1 1 1], L_0x6000017e8f00, L_0x6000017e8f00, L_0x6000017e8f00, L_0x6000017e8f00;
LS_0x6000017e8fa0_0_8 .concat [ 1 1 1 1], L_0x6000017e8f00, L_0x6000017e8f00, L_0x6000017e8f00, L_0x6000017e8f00;
LS_0x6000017e8fa0_0_12 .concat [ 1 1 1 1], L_0x6000017e8f00, L_0x6000017e8f00, L_0x6000017e8f00, L_0x6000017e8f00;
L_0x6000017e8fa0 .concat [ 4 4 4 4], LS_0x6000017e8fa0_0_0, LS_0x6000017e8fa0_0_4, LS_0x6000017e8fa0_0_8, LS_0x6000017e8fa0_0_12;
L_0x6000017e9040 .concat [ 16 16 0 0], L_0x6000017e8e60, L_0x6000017e8fa0;
S_0x14efdc960 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x14efdefb0;
 .timescale 0 0;
P_0x600003c89a40 .param/l "col" 1 9 214, +C4<01>;
L_0x600000de4c40 .functor AND 1, v0x6000015c3720_0, L_0x6000017e9180, C4<1>, C4<1>;
L_0x600000de4cb0 .functor AND 1, L_0x6000017e9360, v0x6000015c21c0_0, C4<1>, C4<1>;
L_0x600000de4d20 .functor OR 1, L_0x6000017e92c0, L_0x600000de4cb0, C4<0>, C4<0>;
L_0x600000de4d90 .functor AND 1, L_0x1500da840, L_0x600000de4d20, C4<1>, C4<1>;
L_0x600000de4e00 .functor AND 1, L_0x600000de4d90, L_0x6000017e94a0, C4<1>, C4<1>;
v0x6000015d6eb0_0 .net *"_ivl_0", 2 0, L_0x6000017e90e0;  1 drivers
L_0x1500d99e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015d6f40_0 .net/2u *"_ivl_11", 2 0, L_0x1500d99e8;  1 drivers
v0x6000015d6fd0_0 .net *"_ivl_13", 0 0, L_0x6000017e92c0;  1 drivers
L_0x1500d9a30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015d7060_0 .net/2u *"_ivl_15", 2 0, L_0x1500d9a30;  1 drivers
v0x6000015d70f0_0 .net *"_ivl_17", 0 0, L_0x6000017e9360;  1 drivers
v0x6000015d7180_0 .net *"_ivl_20", 0 0, L_0x600000de4cb0;  1 drivers
v0x6000015d7210_0 .net *"_ivl_22", 0 0, L_0x600000de4d20;  1 drivers
v0x6000015d72a0_0 .net *"_ivl_24", 0 0, L_0x600000de4d90;  1 drivers
v0x6000015d7330_0 .net *"_ivl_25", 31 0, L_0x6000017e9400;  1 drivers
L_0x1500d9a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015d73c0_0 .net *"_ivl_28", 15 0, L_0x1500d9a78;  1 drivers
L_0x1500d9ac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015d7450_0 .net/2u *"_ivl_29", 31 0, L_0x1500d9ac0;  1 drivers
L_0x1500d9958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000015d74e0_0 .net *"_ivl_3", 0 0, L_0x1500d9958;  1 drivers
v0x6000015d7570_0 .net *"_ivl_31", 0 0, L_0x6000017e94a0;  1 drivers
L_0x1500d99a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000015d7600_0 .net/2u *"_ivl_4", 2 0, L_0x1500d99a0;  1 drivers
v0x6000015d7690_0 .net *"_ivl_6", 0 0, L_0x6000017e9180;  1 drivers
v0x6000015d7720_0 .net "do_clear", 0 0, L_0x600000de4e00;  1 drivers
v0x6000015d77b0_0 .net "load_weight", 0 0, L_0x600000de4c40;  1 drivers
v0x6000015d7840_0 .net "weight_in", 7 0, L_0x6000017e9220;  1 drivers
L_0x6000017e90e0 .concat [ 2 1 0 0], v0x6000015c3690_0, L_0x1500d9958;
L_0x6000017e9180 .cmp/eq 3, L_0x6000017e90e0, L_0x1500d99a0;
L_0x6000017e92c0 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d99e8;
L_0x6000017e9360 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d9a30;
L_0x6000017e9400 .concat [ 16 16 0 0], v0x6000015c8fc0_0, L_0x1500d9a78;
L_0x6000017e94a0 .cmp/eq 32, L_0x6000017e9400, L_0x1500d9ac0;
S_0x14efda030 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efdc960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b4f00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b4f40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000015d6370_0 .net *"_ivl_11", 0 0, L_0x6000017e9720;  1 drivers
v0x6000015d6400_0 .net *"_ivl_12", 15 0, L_0x6000017e97c0;  1 drivers
v0x6000015d6490_0 .net/s *"_ivl_4", 15 0, L_0x6000017e9540;  1 drivers
v0x6000015d6520_0 .net/s *"_ivl_6", 15 0, L_0x6000017e95e0;  1 drivers
v0x6000015d65b0_0 .net/s "a_signed", 7 0, v0x6000015d6760_0;  1 drivers
v0x6000015d6640_0 .net "act_in", 7 0, v0x6000015d5170_0;  alias, 1 drivers
v0x6000015d66d0_0 .var "act_out", 7 0;
v0x6000015d6760_0 .var "act_reg", 7 0;
v0x6000015d67f0_0 .net "clear_acc", 0 0, L_0x600000de4e00;  alias, 1 drivers
v0x6000015d6880_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015d6910_0 .net "enable", 0 0, L_0x600000de6840;  alias, 1 drivers
v0x6000015d69a0_0 .net "load_weight", 0 0, L_0x600000de4c40;  alias, 1 drivers
v0x6000015d6a30_0 .net/s "product", 15 0, L_0x6000017e9680;  1 drivers
v0x6000015d6ac0_0 .net/s "product_ext", 31 0, L_0x6000017e9860;  1 drivers
v0x6000015d6b50_0 .net "psum_in", 31 0, v0x6000015d95f0_0;  alias, 1 drivers
v0x6000015d6be0_0 .var "psum_out", 31 0;
v0x6000015d6c70_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015d6d00_0 .net/s "w_signed", 7 0, v0x6000015d6e20_0;  1 drivers
v0x6000015d6d90_0 .net "weight_in", 7 0, L_0x6000017e9220;  alias, 1 drivers
v0x6000015d6e20_0 .var "weight_reg", 7 0;
L_0x6000017e9540 .extend/s 16, v0x6000015d6760_0;
L_0x6000017e95e0 .extend/s 16, v0x6000015d6e20_0;
L_0x6000017e9680 .arith/mult 16, L_0x6000017e9540, L_0x6000017e95e0;
L_0x6000017e9720 .part L_0x6000017e9680, 15, 1;
LS_0x6000017e97c0_0_0 .concat [ 1 1 1 1], L_0x6000017e9720, L_0x6000017e9720, L_0x6000017e9720, L_0x6000017e9720;
LS_0x6000017e97c0_0_4 .concat [ 1 1 1 1], L_0x6000017e9720, L_0x6000017e9720, L_0x6000017e9720, L_0x6000017e9720;
LS_0x6000017e97c0_0_8 .concat [ 1 1 1 1], L_0x6000017e9720, L_0x6000017e9720, L_0x6000017e9720, L_0x6000017e9720;
LS_0x6000017e97c0_0_12 .concat [ 1 1 1 1], L_0x6000017e9720, L_0x6000017e9720, L_0x6000017e9720, L_0x6000017e9720;
L_0x6000017e97c0 .concat [ 4 4 4 4], LS_0x6000017e97c0_0_0, LS_0x6000017e97c0_0_4, LS_0x6000017e97c0_0_8, LS_0x6000017e97c0_0_12;
L_0x6000017e9860 .concat [ 16 16 0 0], L_0x6000017e9680, L_0x6000017e97c0;
S_0x14efda1a0 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x14efdefb0;
 .timescale 0 0;
P_0x600003c89b40 .param/l "col" 1 9 214, +C4<010>;
L_0x600000de4f50 .functor AND 1, v0x6000015c3720_0, L_0x6000017e99a0, C4<1>, C4<1>;
L_0x600000de4fc0 .functor AND 1, L_0x6000017e9c20, v0x6000015c21c0_0, C4<1>, C4<1>;
L_0x600000de5030 .functor OR 1, L_0x6000017e9b80, L_0x600000de4fc0, C4<0>, C4<0>;
L_0x600000de50a0 .functor AND 1, L_0x1500da840, L_0x600000de5030, C4<1>, C4<1>;
L_0x600000de5110 .functor AND 1, L_0x600000de50a0, L_0x6000017e9d60, C4<1>, C4<1>;
v0x6000015d0480_0 .net *"_ivl_0", 3 0, L_0x6000017e9900;  1 drivers
L_0x1500d9b98 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015d0510_0 .net/2u *"_ivl_11", 2 0, L_0x1500d9b98;  1 drivers
v0x6000015d05a0_0 .net *"_ivl_13", 0 0, L_0x6000017e9b80;  1 drivers
L_0x1500d9be0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015d0630_0 .net/2u *"_ivl_15", 2 0, L_0x1500d9be0;  1 drivers
v0x6000015d06c0_0 .net *"_ivl_17", 0 0, L_0x6000017e9c20;  1 drivers
v0x6000015d0750_0 .net *"_ivl_20", 0 0, L_0x600000de4fc0;  1 drivers
v0x6000015d07e0_0 .net *"_ivl_22", 0 0, L_0x600000de5030;  1 drivers
v0x6000015d0870_0 .net *"_ivl_24", 0 0, L_0x600000de50a0;  1 drivers
v0x6000015d0900_0 .net *"_ivl_25", 31 0, L_0x6000017e9cc0;  1 drivers
L_0x1500d9c28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015d0990_0 .net *"_ivl_28", 15 0, L_0x1500d9c28;  1 drivers
L_0x1500d9c70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015d0a20_0 .net/2u *"_ivl_29", 31 0, L_0x1500d9c70;  1 drivers
L_0x1500d9b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015d0ab0_0 .net *"_ivl_3", 1 0, L_0x1500d9b08;  1 drivers
v0x6000015d0b40_0 .net *"_ivl_31", 0 0, L_0x6000017e9d60;  1 drivers
L_0x1500d9b50 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000015d0bd0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d9b50;  1 drivers
v0x6000015d0c60_0 .net *"_ivl_6", 0 0, L_0x6000017e99a0;  1 drivers
v0x6000015d0cf0_0 .net "do_clear", 0 0, L_0x600000de5110;  1 drivers
v0x6000015d0d80_0 .net "load_weight", 0 0, L_0x600000de4f50;  1 drivers
v0x6000015d0e10_0 .net "weight_in", 7 0, L_0x6000017e9a40;  1 drivers
L_0x6000017e9900 .concat [ 2 2 0 0], v0x6000015c3690_0, L_0x1500d9b08;
L_0x6000017e99a0 .cmp/eq 4, L_0x6000017e9900, L_0x1500d9b50;
L_0x6000017e9b80 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d9b98;
L_0x6000017e9c20 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d9be0;
L_0x6000017e9cc0 .concat [ 16 16 0 0], v0x6000015c8fc0_0, L_0x1500d9c28;
L_0x6000017e9d60 .cmp/eq 32, L_0x6000017e9cc0, L_0x1500d9c70;
S_0x14efda310 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efda1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b4d00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b4d40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000015d78d0_0 .net *"_ivl_11", 0 0, L_0x6000017e9fe0;  1 drivers
v0x6000015d7960_0 .net *"_ivl_12", 15 0, L_0x6000017ea080;  1 drivers
v0x6000015d79f0_0 .net/s *"_ivl_4", 15 0, L_0x6000017e9e00;  1 drivers
v0x6000015d7a80_0 .net/s *"_ivl_6", 15 0, L_0x6000017e9ea0;  1 drivers
v0x6000015d7b10_0 .net/s "a_signed", 7 0, v0x6000015d7cc0_0;  1 drivers
v0x6000015d7ba0_0 .net "act_in", 7 0, v0x6000015d66d0_0;  alias, 1 drivers
v0x6000015d7c30_0 .var "act_out", 7 0;
v0x6000015d7cc0_0 .var "act_reg", 7 0;
v0x6000015d7d50_0 .net "clear_acc", 0 0, L_0x600000de5110;  alias, 1 drivers
v0x6000015d7de0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015d7e70_0 .net "enable", 0 0, L_0x600000de6840;  alias, 1 drivers
v0x6000015d7f00_0 .net "load_weight", 0 0, L_0x600000de4f50;  alias, 1 drivers
v0x6000015d0000_0 .net/s "product", 15 0, L_0x6000017e9f40;  1 drivers
v0x6000015d0090_0 .net/s "product_ext", 31 0, L_0x6000017ea120;  1 drivers
v0x6000015d0120_0 .net "psum_in", 31 0, v0x6000015dab50_0;  alias, 1 drivers
v0x6000015d01b0_0 .var "psum_out", 31 0;
v0x6000015d0240_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015d02d0_0 .net/s "w_signed", 7 0, v0x6000015d03f0_0;  1 drivers
v0x6000015d0360_0 .net "weight_in", 7 0, L_0x6000017e9a40;  alias, 1 drivers
v0x6000015d03f0_0 .var "weight_reg", 7 0;
L_0x6000017e9e00 .extend/s 16, v0x6000015d7cc0_0;
L_0x6000017e9ea0 .extend/s 16, v0x6000015d03f0_0;
L_0x6000017e9f40 .arith/mult 16, L_0x6000017e9e00, L_0x6000017e9ea0;
L_0x6000017e9fe0 .part L_0x6000017e9f40, 15, 1;
LS_0x6000017ea080_0_0 .concat [ 1 1 1 1], L_0x6000017e9fe0, L_0x6000017e9fe0, L_0x6000017e9fe0, L_0x6000017e9fe0;
LS_0x6000017ea080_0_4 .concat [ 1 1 1 1], L_0x6000017e9fe0, L_0x6000017e9fe0, L_0x6000017e9fe0, L_0x6000017e9fe0;
LS_0x6000017ea080_0_8 .concat [ 1 1 1 1], L_0x6000017e9fe0, L_0x6000017e9fe0, L_0x6000017e9fe0, L_0x6000017e9fe0;
LS_0x6000017ea080_0_12 .concat [ 1 1 1 1], L_0x6000017e9fe0, L_0x6000017e9fe0, L_0x6000017e9fe0, L_0x6000017e9fe0;
L_0x6000017ea080 .concat [ 4 4 4 4], LS_0x6000017ea080_0_0, LS_0x6000017ea080_0_4, LS_0x6000017ea080_0_8, LS_0x6000017ea080_0_12;
L_0x6000017ea120 .concat [ 16 16 0 0], L_0x6000017e9f40, L_0x6000017ea080;
S_0x14efd79e0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x14efdefb0;
 .timescale 0 0;
P_0x600003c89c40 .param/l "col" 1 9 214, +C4<011>;
L_0x600000de5260 .functor AND 1, v0x6000015c3720_0, L_0x6000017ea260, C4<1>, C4<1>;
L_0x600000de52d0 .functor AND 1, L_0x6000017ea440, v0x6000015c21c0_0, C4<1>, C4<1>;
L_0x600000de5340 .functor OR 1, L_0x6000017ea3a0, L_0x600000de52d0, C4<0>, C4<0>;
L_0x600000de53b0 .functor AND 1, L_0x1500da840, L_0x600000de5340, C4<1>, C4<1>;
L_0x600000de5420 .functor AND 1, L_0x600000de53b0, L_0x6000017ea580, C4<1>, C4<1>;
v0x6000015d19e0_0 .net *"_ivl_0", 3 0, L_0x6000017ea1c0;  1 drivers
L_0x1500d9d48 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015d1a70_0 .net/2u *"_ivl_11", 2 0, L_0x1500d9d48;  1 drivers
v0x6000015d1b00_0 .net *"_ivl_13", 0 0, L_0x6000017ea3a0;  1 drivers
L_0x1500d9d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015d1b90_0 .net/2u *"_ivl_15", 2 0, L_0x1500d9d90;  1 drivers
v0x6000015d1c20_0 .net *"_ivl_17", 0 0, L_0x6000017ea440;  1 drivers
v0x6000015d1cb0_0 .net *"_ivl_20", 0 0, L_0x600000de52d0;  1 drivers
v0x6000015d1d40_0 .net *"_ivl_22", 0 0, L_0x600000de5340;  1 drivers
v0x6000015d1dd0_0 .net *"_ivl_24", 0 0, L_0x600000de53b0;  1 drivers
v0x6000015d1e60_0 .net *"_ivl_25", 31 0, L_0x6000017ea4e0;  1 drivers
L_0x1500d9dd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015d1ef0_0 .net *"_ivl_28", 15 0, L_0x1500d9dd8;  1 drivers
L_0x1500d9e20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015d1f80_0 .net/2u *"_ivl_29", 31 0, L_0x1500d9e20;  1 drivers
L_0x1500d9cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015d2010_0 .net *"_ivl_3", 1 0, L_0x1500d9cb8;  1 drivers
v0x6000015d20a0_0 .net *"_ivl_31", 0 0, L_0x6000017ea580;  1 drivers
L_0x1500d9d00 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000015d2130_0 .net/2u *"_ivl_4", 3 0, L_0x1500d9d00;  1 drivers
v0x6000015d21c0_0 .net *"_ivl_6", 0 0, L_0x6000017ea260;  1 drivers
v0x6000015d2250_0 .net "do_clear", 0 0, L_0x600000de5420;  1 drivers
v0x6000015d22e0_0 .net "load_weight", 0 0, L_0x600000de5260;  1 drivers
v0x6000015d2370_0 .net "weight_in", 7 0, L_0x6000017ea300;  1 drivers
L_0x6000017ea1c0 .concat [ 2 2 0 0], v0x6000015c3690_0, L_0x1500d9cb8;
L_0x6000017ea260 .cmp/eq 4, L_0x6000017ea1c0, L_0x1500d9d00;
L_0x6000017ea3a0 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d9d48;
L_0x6000017ea440 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d9d90;
L_0x6000017ea4e0 .concat [ 16 16 0 0], v0x6000015c8fc0_0, L_0x1500d9dd8;
L_0x6000017ea580 .cmp/eq 32, L_0x6000017ea4e0, L_0x1500d9e20;
S_0x14efd7b50 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efd79e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b4f80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b4fc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000015d0ea0_0 .net *"_ivl_11", 0 0, L_0x6000017ea800;  1 drivers
v0x6000015d0f30_0 .net *"_ivl_12", 15 0, L_0x6000017ea8a0;  1 drivers
v0x6000015d0fc0_0 .net/s *"_ivl_4", 15 0, L_0x6000017ea620;  1 drivers
v0x6000015d1050_0 .net/s *"_ivl_6", 15 0, L_0x6000017ea6c0;  1 drivers
v0x6000015d10e0_0 .net/s "a_signed", 7 0, v0x6000015d1290_0;  1 drivers
v0x6000015d1170_0 .net "act_in", 7 0, v0x6000015d7c30_0;  alias, 1 drivers
v0x6000015d1200_0 .var "act_out", 7 0;
v0x6000015d1290_0 .var "act_reg", 7 0;
v0x6000015d1320_0 .net "clear_acc", 0 0, L_0x600000de5420;  alias, 1 drivers
v0x6000015d13b0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015d1440_0 .net "enable", 0 0, L_0x600000de6840;  alias, 1 drivers
v0x6000015d14d0_0 .net "load_weight", 0 0, L_0x600000de5260;  alias, 1 drivers
v0x6000015d1560_0 .net/s "product", 15 0, L_0x6000017ea760;  1 drivers
v0x6000015d15f0_0 .net/s "product_ext", 31 0, L_0x6000017ea940;  1 drivers
v0x6000015d1680_0 .net "psum_in", 31 0, v0x6000015d4120_0;  alias, 1 drivers
v0x6000015d1710_0 .var "psum_out", 31 0;
v0x6000015d17a0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015d1830_0 .net/s "w_signed", 7 0, v0x6000015d1950_0;  1 drivers
v0x6000015d18c0_0 .net "weight_in", 7 0, L_0x6000017ea300;  alias, 1 drivers
v0x6000015d1950_0 .var "weight_reg", 7 0;
L_0x6000017ea620 .extend/s 16, v0x6000015d1290_0;
L_0x6000017ea6c0 .extend/s 16, v0x6000015d1950_0;
L_0x6000017ea760 .arith/mult 16, L_0x6000017ea620, L_0x6000017ea6c0;
L_0x6000017ea800 .part L_0x6000017ea760, 15, 1;
LS_0x6000017ea8a0_0_0 .concat [ 1 1 1 1], L_0x6000017ea800, L_0x6000017ea800, L_0x6000017ea800, L_0x6000017ea800;
LS_0x6000017ea8a0_0_4 .concat [ 1 1 1 1], L_0x6000017ea800, L_0x6000017ea800, L_0x6000017ea800, L_0x6000017ea800;
LS_0x6000017ea8a0_0_8 .concat [ 1 1 1 1], L_0x6000017ea800, L_0x6000017ea800, L_0x6000017ea800, L_0x6000017ea800;
LS_0x6000017ea8a0_0_12 .concat [ 1 1 1 1], L_0x6000017ea800, L_0x6000017ea800, L_0x6000017ea800, L_0x6000017ea800;
L_0x6000017ea8a0 .concat [ 4 4 4 4], LS_0x6000017ea8a0_0_0, LS_0x6000017ea8a0_0_4, LS_0x6000017ea8a0_0_8, LS_0x6000017ea8a0_0_12;
L_0x6000017ea940 .concat [ 16 16 0 0], L_0x6000017ea760, L_0x6000017ea8a0;
S_0x14efd7cc0 .scope generate, "pe_row[3]" "pe_row[3]" 9 213, 9 213 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c89d40 .param/l "row" 1 9 213, +C4<011>;
S_0x14efd5390 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x14efd7cc0;
 .timescale 0 0;
P_0x600003c89dc0 .param/l "col" 1 9 214, +C4<00>;
L_0x600000de5570 .functor AND 1, v0x6000015c3720_0, L_0x6000017eaa80, C4<1>, C4<1>;
L_0x600000de55e0 .functor AND 1, L_0x6000017eabc0, v0x6000015c21c0_0, C4<1>, C4<1>;
L_0x600000de5650 .functor OR 1, L_0x6000017e9ae0, L_0x600000de55e0, C4<0>, C4<0>;
L_0x600000de56c0 .functor AND 1, L_0x1500da840, L_0x600000de5650, C4<1>, C4<1>;
L_0x600000de5730 .functor AND 1, L_0x600000de56c0, L_0x6000017ead00, C4<1>, C4<1>;
v0x6000015d2f40_0 .net *"_ivl_0", 2 0, L_0x6000017ea9e0;  1 drivers
L_0x1500d9ef8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015d2fd0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d9ef8;  1 drivers
v0x6000015d3060_0 .net *"_ivl_13", 0 0, L_0x6000017e9ae0;  1 drivers
L_0x1500d9f40 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015d30f0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d9f40;  1 drivers
v0x6000015d3180_0 .net *"_ivl_17", 0 0, L_0x6000017eabc0;  1 drivers
v0x6000015d3210_0 .net *"_ivl_20", 0 0, L_0x600000de55e0;  1 drivers
v0x6000015d32a0_0 .net *"_ivl_22", 0 0, L_0x600000de5650;  1 drivers
v0x6000015d3330_0 .net *"_ivl_24", 0 0, L_0x600000de56c0;  1 drivers
v0x6000015d33c0_0 .net *"_ivl_25", 31 0, L_0x6000017eac60;  1 drivers
L_0x1500d9f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015d3450_0 .net *"_ivl_28", 15 0, L_0x1500d9f88;  1 drivers
L_0x1500d9fd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015d34e0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d9fd0;  1 drivers
L_0x1500d9e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000015d3570_0 .net *"_ivl_3", 0 0, L_0x1500d9e68;  1 drivers
v0x6000015d3600_0 .net *"_ivl_31", 0 0, L_0x6000017ead00;  1 drivers
L_0x1500d9eb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015d3690_0 .net/2u *"_ivl_4", 2 0, L_0x1500d9eb0;  1 drivers
v0x6000015d3720_0 .net *"_ivl_6", 0 0, L_0x6000017eaa80;  1 drivers
v0x6000015d37b0_0 .net "do_clear", 0 0, L_0x600000de5730;  1 drivers
v0x6000015d3840_0 .net "load_weight", 0 0, L_0x600000de5570;  1 drivers
v0x6000015d38d0_0 .net "weight_in", 7 0, L_0x6000017eab20;  1 drivers
L_0x6000017ea9e0 .concat [ 2 1 0 0], v0x6000015c3690_0, L_0x1500d9e68;
L_0x6000017eaa80 .cmp/eq 3, L_0x6000017ea9e0, L_0x1500d9eb0;
L_0x6000017e9ae0 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d9ef8;
L_0x6000017eabc0 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500d9f40;
L_0x6000017eac60 .concat [ 16 16 0 0], v0x6000015c8fc0_0, L_0x1500d9f88;
L_0x6000017ead00 .cmp/eq 32, L_0x6000017eac60, L_0x1500d9fd0;
S_0x14efd5500 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efd5390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b5000 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b5040 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000015d2400_0 .net *"_ivl_11", 0 0, L_0x6000017eaf80;  1 drivers
v0x6000015d2490_0 .net *"_ivl_12", 15 0, L_0x6000017eb020;  1 drivers
v0x6000015d2520_0 .net/s *"_ivl_4", 15 0, L_0x6000017eada0;  1 drivers
v0x6000015d25b0_0 .net/s *"_ivl_6", 15 0, L_0x6000017eae40;  1 drivers
v0x6000015d2640_0 .net/s "a_signed", 7 0, v0x6000015d27f0_0;  1 drivers
v0x6000015d26d0_0 .net "act_in", 7 0, L_0x600000deafb0;  alias, 1 drivers
v0x6000015d2760_0 .var "act_out", 7 0;
v0x6000015d27f0_0 .var "act_reg", 7 0;
v0x6000015d2880_0 .net "clear_acc", 0 0, L_0x600000de5730;  alias, 1 drivers
v0x6000015d2910_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015d29a0_0 .net "enable", 0 0, L_0x600000de6840;  alias, 1 drivers
v0x6000015d2a30_0 .net "load_weight", 0 0, L_0x600000de5570;  alias, 1 drivers
v0x6000015d2ac0_0 .net/s "product", 15 0, L_0x6000017eaee0;  1 drivers
v0x6000015d2b50_0 .net/s "product_ext", 31 0, L_0x6000017eb0c0;  1 drivers
v0x6000015d2be0_0 .net "psum_in", 31 0, v0x6000015d5680_0;  alias, 1 drivers
v0x6000015d2c70_0 .var "psum_out", 31 0;
v0x6000015d2d00_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015d2d90_0 .net/s "w_signed", 7 0, v0x6000015d2eb0_0;  1 drivers
v0x6000015d2e20_0 .net "weight_in", 7 0, L_0x6000017eab20;  alias, 1 drivers
v0x6000015d2eb0_0 .var "weight_reg", 7 0;
L_0x6000017eada0 .extend/s 16, v0x6000015d27f0_0;
L_0x6000017eae40 .extend/s 16, v0x6000015d2eb0_0;
L_0x6000017eaee0 .arith/mult 16, L_0x6000017eada0, L_0x6000017eae40;
L_0x6000017eaf80 .part L_0x6000017eaee0, 15, 1;
LS_0x6000017eb020_0_0 .concat [ 1 1 1 1], L_0x6000017eaf80, L_0x6000017eaf80, L_0x6000017eaf80, L_0x6000017eaf80;
LS_0x6000017eb020_0_4 .concat [ 1 1 1 1], L_0x6000017eaf80, L_0x6000017eaf80, L_0x6000017eaf80, L_0x6000017eaf80;
LS_0x6000017eb020_0_8 .concat [ 1 1 1 1], L_0x6000017eaf80, L_0x6000017eaf80, L_0x6000017eaf80, L_0x6000017eaf80;
LS_0x6000017eb020_0_12 .concat [ 1 1 1 1], L_0x6000017eaf80, L_0x6000017eaf80, L_0x6000017eaf80, L_0x6000017eaf80;
L_0x6000017eb020 .concat [ 4 4 4 4], LS_0x6000017eb020_0_0, LS_0x6000017eb020_0_4, LS_0x6000017eb020_0_8, LS_0x6000017eb020_0_12;
L_0x6000017eb0c0 .concat [ 16 16 0 0], L_0x6000017eaee0, L_0x6000017eb020;
S_0x14efd5670 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x14efd7cc0;
 .timescale 0 0;
P_0x600003c89ec0 .param/l "col" 1 9 214, +C4<01>;
L_0x600000de5880 .functor AND 1, v0x6000015c3720_0, L_0x6000017eb200, C4<1>, C4<1>;
L_0x600000de58f0 .functor AND 1, L_0x6000017eb3e0, v0x6000015c21c0_0, C4<1>, C4<1>;
L_0x600000de5960 .functor OR 1, L_0x6000017eb340, L_0x600000de58f0, C4<0>, C4<0>;
L_0x600000de59d0 .functor AND 1, L_0x1500da840, L_0x600000de5960, C4<1>, C4<1>;
L_0x600000de5a40 .functor AND 1, L_0x600000de59d0, L_0x6000017eb520, C4<1>, C4<1>;
v0x6000015cc510_0 .net *"_ivl_0", 2 0, L_0x6000017eb160;  1 drivers
L_0x1500da0a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015cc5a0_0 .net/2u *"_ivl_11", 2 0, L_0x1500da0a8;  1 drivers
v0x6000015cc630_0 .net *"_ivl_13", 0 0, L_0x6000017eb340;  1 drivers
L_0x1500da0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015cc6c0_0 .net/2u *"_ivl_15", 2 0, L_0x1500da0f0;  1 drivers
v0x6000015cc750_0 .net *"_ivl_17", 0 0, L_0x6000017eb3e0;  1 drivers
v0x6000015cc7e0_0 .net *"_ivl_20", 0 0, L_0x600000de58f0;  1 drivers
v0x6000015cc870_0 .net *"_ivl_22", 0 0, L_0x600000de5960;  1 drivers
v0x6000015cc900_0 .net *"_ivl_24", 0 0, L_0x600000de59d0;  1 drivers
v0x6000015cc990_0 .net *"_ivl_25", 31 0, L_0x6000017eb480;  1 drivers
L_0x1500da138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015cca20_0 .net *"_ivl_28", 15 0, L_0x1500da138;  1 drivers
L_0x1500da180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015ccab0_0 .net/2u *"_ivl_29", 31 0, L_0x1500da180;  1 drivers
L_0x1500da018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000015ccb40_0 .net *"_ivl_3", 0 0, L_0x1500da018;  1 drivers
v0x6000015ccbd0_0 .net *"_ivl_31", 0 0, L_0x6000017eb520;  1 drivers
L_0x1500da060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000015ccc60_0 .net/2u *"_ivl_4", 2 0, L_0x1500da060;  1 drivers
v0x6000015cccf0_0 .net *"_ivl_6", 0 0, L_0x6000017eb200;  1 drivers
v0x6000015ccd80_0 .net "do_clear", 0 0, L_0x600000de5a40;  1 drivers
v0x6000015cce10_0 .net "load_weight", 0 0, L_0x600000de5880;  1 drivers
v0x6000015ccea0_0 .net "weight_in", 7 0, L_0x6000017eb2a0;  1 drivers
L_0x6000017eb160 .concat [ 2 1 0 0], v0x6000015c3690_0, L_0x1500da018;
L_0x6000017eb200 .cmp/eq 3, L_0x6000017eb160, L_0x1500da060;
L_0x6000017eb340 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500da0a8;
L_0x6000017eb3e0 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500da0f0;
L_0x6000017eb480 .concat [ 16 16 0 0], v0x6000015c8fc0_0, L_0x1500da138;
L_0x6000017eb520 .cmp/eq 32, L_0x6000017eb480, L_0x1500da180;
S_0x14efd2d40 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efd5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b5080 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b50c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000015d3960_0 .net *"_ivl_11", 0 0, L_0x6000017eb7a0;  1 drivers
v0x6000015d39f0_0 .net *"_ivl_12", 15 0, L_0x6000017eb840;  1 drivers
v0x6000015d3a80_0 .net/s *"_ivl_4", 15 0, L_0x6000017eb5c0;  1 drivers
v0x6000015d3b10_0 .net/s *"_ivl_6", 15 0, L_0x6000017eb660;  1 drivers
v0x6000015d3ba0_0 .net/s "a_signed", 7 0, v0x6000015d3d50_0;  1 drivers
v0x6000015d3c30_0 .net "act_in", 7 0, v0x6000015d2760_0;  alias, 1 drivers
v0x6000015d3cc0_0 .var "act_out", 7 0;
v0x6000015d3d50_0 .var "act_reg", 7 0;
v0x6000015d3de0_0 .net "clear_acc", 0 0, L_0x600000de5a40;  alias, 1 drivers
v0x6000015d3e70_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015d3f00_0 .net "enable", 0 0, L_0x600000de6840;  alias, 1 drivers
v0x6000015cc000_0 .net "load_weight", 0 0, L_0x600000de5880;  alias, 1 drivers
v0x6000015cc090_0 .net/s "product", 15 0, L_0x6000017eb700;  1 drivers
v0x6000015cc120_0 .net/s "product_ext", 31 0, L_0x6000017eb8e0;  1 drivers
v0x6000015cc1b0_0 .net "psum_in", 31 0, v0x6000015d6be0_0;  alias, 1 drivers
v0x6000015cc240_0 .var "psum_out", 31 0;
v0x6000015cc2d0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015cc360_0 .net/s "w_signed", 7 0, v0x6000015cc480_0;  1 drivers
v0x6000015cc3f0_0 .net "weight_in", 7 0, L_0x6000017eb2a0;  alias, 1 drivers
v0x6000015cc480_0 .var "weight_reg", 7 0;
L_0x6000017eb5c0 .extend/s 16, v0x6000015d3d50_0;
L_0x6000017eb660 .extend/s 16, v0x6000015cc480_0;
L_0x6000017eb700 .arith/mult 16, L_0x6000017eb5c0, L_0x6000017eb660;
L_0x6000017eb7a0 .part L_0x6000017eb700, 15, 1;
LS_0x6000017eb840_0_0 .concat [ 1 1 1 1], L_0x6000017eb7a0, L_0x6000017eb7a0, L_0x6000017eb7a0, L_0x6000017eb7a0;
LS_0x6000017eb840_0_4 .concat [ 1 1 1 1], L_0x6000017eb7a0, L_0x6000017eb7a0, L_0x6000017eb7a0, L_0x6000017eb7a0;
LS_0x6000017eb840_0_8 .concat [ 1 1 1 1], L_0x6000017eb7a0, L_0x6000017eb7a0, L_0x6000017eb7a0, L_0x6000017eb7a0;
LS_0x6000017eb840_0_12 .concat [ 1 1 1 1], L_0x6000017eb7a0, L_0x6000017eb7a0, L_0x6000017eb7a0, L_0x6000017eb7a0;
L_0x6000017eb840 .concat [ 4 4 4 4], LS_0x6000017eb840_0_0, LS_0x6000017eb840_0_4, LS_0x6000017eb840_0_8, LS_0x6000017eb840_0_12;
L_0x6000017eb8e0 .concat [ 16 16 0 0], L_0x6000017eb700, L_0x6000017eb840;
S_0x14efd2eb0 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x14efd7cc0;
 .timescale 0 0;
P_0x600003c89fc0 .param/l "col" 1 9 214, +C4<010>;
L_0x600000de5b90 .functor AND 1, v0x6000015c3720_0, L_0x6000017eba20, C4<1>, C4<1>;
L_0x600000de5c00 .functor AND 1, L_0x6000017ebc00, v0x6000015c21c0_0, C4<1>, C4<1>;
L_0x600000de5c70 .functor OR 1, L_0x6000017ebb60, L_0x600000de5c00, C4<0>, C4<0>;
L_0x600000de5ce0 .functor AND 1, L_0x1500da840, L_0x600000de5c70, C4<1>, C4<1>;
L_0x600000de5d50 .functor AND 1, L_0x600000de5ce0, L_0x6000017ebd40, C4<1>, C4<1>;
v0x6000015cda70_0 .net *"_ivl_0", 3 0, L_0x6000017eb980;  1 drivers
L_0x1500da258 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015cdb00_0 .net/2u *"_ivl_11", 2 0, L_0x1500da258;  1 drivers
v0x6000015cdb90_0 .net *"_ivl_13", 0 0, L_0x6000017ebb60;  1 drivers
L_0x1500da2a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015cdc20_0 .net/2u *"_ivl_15", 2 0, L_0x1500da2a0;  1 drivers
v0x6000015cdcb0_0 .net *"_ivl_17", 0 0, L_0x6000017ebc00;  1 drivers
v0x6000015cdd40_0 .net *"_ivl_20", 0 0, L_0x600000de5c00;  1 drivers
v0x6000015cddd0_0 .net *"_ivl_22", 0 0, L_0x600000de5c70;  1 drivers
v0x6000015cde60_0 .net *"_ivl_24", 0 0, L_0x600000de5ce0;  1 drivers
v0x6000015cdef0_0 .net *"_ivl_25", 31 0, L_0x6000017ebca0;  1 drivers
L_0x1500da2e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015cdf80_0 .net *"_ivl_28", 15 0, L_0x1500da2e8;  1 drivers
L_0x1500da330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015ce010_0 .net/2u *"_ivl_29", 31 0, L_0x1500da330;  1 drivers
L_0x1500da1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015ce0a0_0 .net *"_ivl_3", 1 0, L_0x1500da1c8;  1 drivers
v0x6000015ce130_0 .net *"_ivl_31", 0 0, L_0x6000017ebd40;  1 drivers
L_0x1500da210 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000015ce1c0_0 .net/2u *"_ivl_4", 3 0, L_0x1500da210;  1 drivers
v0x6000015ce250_0 .net *"_ivl_6", 0 0, L_0x6000017eba20;  1 drivers
v0x6000015ce2e0_0 .net "do_clear", 0 0, L_0x600000de5d50;  1 drivers
v0x6000015ce370_0 .net "load_weight", 0 0, L_0x600000de5b90;  1 drivers
v0x6000015ce400_0 .net "weight_in", 7 0, L_0x6000017ebac0;  1 drivers
L_0x6000017eb980 .concat [ 2 2 0 0], v0x6000015c3690_0, L_0x1500da1c8;
L_0x6000017eba20 .cmp/eq 4, L_0x6000017eb980, L_0x1500da210;
L_0x6000017ebb60 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500da258;
L_0x6000017ebc00 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500da2a0;
L_0x6000017ebca0 .concat [ 16 16 0 0], v0x6000015c8fc0_0, L_0x1500da2e8;
L_0x6000017ebd40 .cmp/eq 32, L_0x6000017ebca0, L_0x1500da330;
S_0x14efd3020 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efd2eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b5100 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b5140 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000015ccf30_0 .net *"_ivl_11", 0 0, L_0x6000017e4000;  1 drivers
v0x6000015ccfc0_0 .net *"_ivl_12", 15 0, L_0x6000017e40a0;  1 drivers
v0x6000015cd050_0 .net/s *"_ivl_4", 15 0, L_0x6000017ebde0;  1 drivers
v0x6000015cd0e0_0 .net/s *"_ivl_6", 15 0, L_0x6000017ebe80;  1 drivers
v0x6000015cd170_0 .net/s "a_signed", 7 0, v0x6000015cd320_0;  1 drivers
v0x6000015cd200_0 .net "act_in", 7 0, v0x6000015d3cc0_0;  alias, 1 drivers
v0x6000015cd290_0 .var "act_out", 7 0;
v0x6000015cd320_0 .var "act_reg", 7 0;
v0x6000015cd3b0_0 .net "clear_acc", 0 0, L_0x600000de5d50;  alias, 1 drivers
v0x6000015cd440_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015cd4d0_0 .net "enable", 0 0, L_0x600000de6840;  alias, 1 drivers
v0x6000015cd560_0 .net "load_weight", 0 0, L_0x600000de5b90;  alias, 1 drivers
v0x6000015cd5f0_0 .net/s "product", 15 0, L_0x6000017ebf20;  1 drivers
v0x6000015cd680_0 .net/s "product_ext", 31 0, L_0x6000017e4140;  1 drivers
v0x6000015cd710_0 .net "psum_in", 31 0, v0x6000015d01b0_0;  alias, 1 drivers
v0x6000015cd7a0_0 .var "psum_out", 31 0;
v0x6000015cd830_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015cd8c0_0 .net/s "w_signed", 7 0, v0x6000015cd9e0_0;  1 drivers
v0x6000015cd950_0 .net "weight_in", 7 0, L_0x6000017ebac0;  alias, 1 drivers
v0x6000015cd9e0_0 .var "weight_reg", 7 0;
L_0x6000017ebde0 .extend/s 16, v0x6000015cd320_0;
L_0x6000017ebe80 .extend/s 16, v0x6000015cd9e0_0;
L_0x6000017ebf20 .arith/mult 16, L_0x6000017ebde0, L_0x6000017ebe80;
L_0x6000017e4000 .part L_0x6000017ebf20, 15, 1;
LS_0x6000017e40a0_0_0 .concat [ 1 1 1 1], L_0x6000017e4000, L_0x6000017e4000, L_0x6000017e4000, L_0x6000017e4000;
LS_0x6000017e40a0_0_4 .concat [ 1 1 1 1], L_0x6000017e4000, L_0x6000017e4000, L_0x6000017e4000, L_0x6000017e4000;
LS_0x6000017e40a0_0_8 .concat [ 1 1 1 1], L_0x6000017e4000, L_0x6000017e4000, L_0x6000017e4000, L_0x6000017e4000;
LS_0x6000017e40a0_0_12 .concat [ 1 1 1 1], L_0x6000017e4000, L_0x6000017e4000, L_0x6000017e4000, L_0x6000017e4000;
L_0x6000017e40a0 .concat [ 4 4 4 4], LS_0x6000017e40a0_0_0, LS_0x6000017e40a0_0_4, LS_0x6000017e40a0_0_8, LS_0x6000017e40a0_0_12;
L_0x6000017e4140 .concat [ 16 16 0 0], L_0x6000017ebf20, L_0x6000017e40a0;
S_0x14efd06f0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x14efd7cc0;
 .timescale 0 0;
P_0x600003c8a0c0 .param/l "col" 1 9 214, +C4<011>;
L_0x600000de5ea0 .functor AND 1, v0x6000015c3720_0, L_0x6000017e4280, C4<1>, C4<1>;
L_0x600000de5f10 .functor AND 1, L_0x6000017e4460, v0x6000015c21c0_0, C4<1>, C4<1>;
L_0x600000de5f80 .functor OR 1, L_0x6000017e43c0, L_0x600000de5f10, C4<0>, C4<0>;
L_0x600000de5ff0 .functor AND 1, L_0x1500da840, L_0x600000de5f80, C4<1>, C4<1>;
L_0x600000de6060 .functor AND 1, L_0x600000de5ff0, L_0x6000017e45a0, C4<1>, C4<1>;
v0x6000015cefd0_0 .net *"_ivl_0", 3 0, L_0x6000017e41e0;  1 drivers
L_0x1500da408 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015cf060_0 .net/2u *"_ivl_11", 2 0, L_0x1500da408;  1 drivers
v0x6000015cf0f0_0 .net *"_ivl_13", 0 0, L_0x6000017e43c0;  1 drivers
L_0x1500da450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015cf180_0 .net/2u *"_ivl_15", 2 0, L_0x1500da450;  1 drivers
v0x6000015cf210_0 .net *"_ivl_17", 0 0, L_0x6000017e4460;  1 drivers
v0x6000015cf2a0_0 .net *"_ivl_20", 0 0, L_0x600000de5f10;  1 drivers
v0x6000015cf330_0 .net *"_ivl_22", 0 0, L_0x600000de5f80;  1 drivers
v0x6000015cf3c0_0 .net *"_ivl_24", 0 0, L_0x600000de5ff0;  1 drivers
v0x6000015cf450_0 .net *"_ivl_25", 31 0, L_0x6000017e4500;  1 drivers
L_0x1500da498 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015cf4e0_0 .net *"_ivl_28", 15 0, L_0x1500da498;  1 drivers
L_0x1500da4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015cf570_0 .net/2u *"_ivl_29", 31 0, L_0x1500da4e0;  1 drivers
L_0x1500da378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015cf600_0 .net *"_ivl_3", 1 0, L_0x1500da378;  1 drivers
v0x6000015cf690_0 .net *"_ivl_31", 0 0, L_0x6000017e45a0;  1 drivers
L_0x1500da3c0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000015cf720_0 .net/2u *"_ivl_4", 3 0, L_0x1500da3c0;  1 drivers
v0x6000015cf7b0_0 .net *"_ivl_6", 0 0, L_0x6000017e4280;  1 drivers
v0x6000015cf840_0 .net "do_clear", 0 0, L_0x600000de6060;  1 drivers
v0x6000015cf8d0_0 .net "load_weight", 0 0, L_0x600000de5ea0;  1 drivers
v0x6000015cf960_0 .net "weight_in", 7 0, L_0x6000017e4320;  1 drivers
L_0x6000017e41e0 .concat [ 2 2 0 0], v0x6000015c3690_0, L_0x1500da378;
L_0x6000017e4280 .cmp/eq 4, L_0x6000017e41e0, L_0x1500da3c0;
L_0x6000017e43c0 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500da408;
L_0x6000017e4460 .cmp/eq 3, v0x6000015c98c0_0, L_0x1500da450;
L_0x6000017e4500 .concat [ 16 16 0 0], v0x6000015c8fc0_0, L_0x1500da498;
L_0x6000017e45a0 .cmp/eq 32, L_0x6000017e4500, L_0x1500da4e0;
S_0x14efd0860 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x14efd06f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008b5180 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x6000008b51c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000015ce490_0 .net *"_ivl_11", 0 0, L_0x6000017e4820;  1 drivers
v0x6000015ce520_0 .net *"_ivl_12", 15 0, L_0x6000017e48c0;  1 drivers
v0x6000015ce5b0_0 .net/s *"_ivl_4", 15 0, L_0x6000017e4640;  1 drivers
v0x6000015ce640_0 .net/s *"_ivl_6", 15 0, L_0x6000017e46e0;  1 drivers
v0x6000015ce6d0_0 .net/s "a_signed", 7 0, v0x6000015ce880_0;  1 drivers
v0x6000015ce760_0 .net "act_in", 7 0, v0x6000015cd290_0;  alias, 1 drivers
v0x6000015ce7f0_0 .var "act_out", 7 0;
v0x6000015ce880_0 .var "act_reg", 7 0;
v0x6000015ce910_0 .net "clear_acc", 0 0, L_0x600000de6060;  alias, 1 drivers
v0x6000015ce9a0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015cea30_0 .net "enable", 0 0, L_0x600000de6840;  alias, 1 drivers
v0x6000015ceac0_0 .net "load_weight", 0 0, L_0x600000de5ea0;  alias, 1 drivers
v0x6000015ceb50_0 .net/s "product", 15 0, L_0x6000017e4780;  1 drivers
v0x6000015cebe0_0 .net/s "product_ext", 31 0, L_0x6000017e4960;  1 drivers
v0x6000015cec70_0 .net "psum_in", 31 0, v0x6000015d1710_0;  alias, 1 drivers
v0x6000015ced00_0 .var "psum_out", 31 0;
v0x6000015ced90_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015cee20_0 .net/s "w_signed", 7 0, v0x6000015cef40_0;  1 drivers
v0x6000015ceeb0_0 .net "weight_in", 7 0, L_0x6000017e4320;  alias, 1 drivers
v0x6000015cef40_0 .var "weight_reg", 7 0;
L_0x6000017e4640 .extend/s 16, v0x6000015ce880_0;
L_0x6000017e46e0 .extend/s 16, v0x6000015cef40_0;
L_0x6000017e4780 .arith/mult 16, L_0x6000017e4640, L_0x6000017e46e0;
L_0x6000017e4820 .part L_0x6000017e4780, 15, 1;
LS_0x6000017e48c0_0_0 .concat [ 1 1 1 1], L_0x6000017e4820, L_0x6000017e4820, L_0x6000017e4820, L_0x6000017e4820;
LS_0x6000017e48c0_0_4 .concat [ 1 1 1 1], L_0x6000017e4820, L_0x6000017e4820, L_0x6000017e4820, L_0x6000017e4820;
LS_0x6000017e48c0_0_8 .concat [ 1 1 1 1], L_0x6000017e4820, L_0x6000017e4820, L_0x6000017e4820, L_0x6000017e4820;
LS_0x6000017e48c0_0_12 .concat [ 1 1 1 1], L_0x6000017e4820, L_0x6000017e4820, L_0x6000017e4820, L_0x6000017e4820;
L_0x6000017e48c0 .concat [ 4 4 4 4], LS_0x6000017e48c0_0_0, LS_0x6000017e48c0_0_4, LS_0x6000017e48c0_0_8, LS_0x6000017e48c0_0_12;
L_0x6000017e4960 .concat [ 16 16 0 0], L_0x6000017e4780, L_0x6000017e48c0;
S_0x14efd09d0 .scope generate, "wire_col0[0]" "wire_col0[0]" 9 198, 9 198 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c8a1c0 .param/l "row" 1 9 198, +C4<00>;
L_0x600000deae60 .functor BUFZ 8, v0x6000014217a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14efce0a0 .scope generate, "wire_col0[1]" "wire_col0[1]" 9 198, 9 198 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c8a240 .param/l "row" 1 9 198, +C4<01>;
L_0x600000deaed0 .functor BUFZ 8, v0x600001421a70_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14efce210 .scope generate, "wire_col0[2]" "wire_col0[2]" 9 198, 9 198 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c8a2c0 .param/l "row" 1 9 198, +C4<010>;
L_0x600000deaf40 .functor BUFZ 8, v0x600001421d40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14efce380 .scope generate, "wire_col0[3]" "wire_col0[3]" 9 198, 9 198 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c8a340 .param/l "row" 1 9 198, +C4<011>;
L_0x600000deafb0 .functor BUFZ 8, v0x600001422010_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14efcba50 .scope generate, "wire_output[0]" "wire_output[0]" 9 279, 9 279 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c8a3c0 .param/l "col" 1 9 279, +C4<00>;
L_0x600000de6530 .functor BUFZ 32, v0x600001421440_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000015cf9f0_0 .net *"_ivl_2", 31 0, L_0x600000de6530;  1 drivers
S_0x14efcbbc0 .scope generate, "wire_output[1]" "wire_output[1]" 9 279, 9 279 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c8a440 .param/l "col" 1 9 279, +C4<01>;
L_0x600000de65a0 .functor BUFZ 32, v0x600001421560_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000015cfa80_0 .net *"_ivl_2", 31 0, L_0x600000de65a0;  1 drivers
S_0x14efcbd30 .scope generate, "wire_output[2]" "wire_output[2]" 9 279, 9 279 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c8a4c0 .param/l "col" 1 9 279, +C4<010>;
L_0x600000de6610 .functor BUFZ 32, v0x600001421680_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000015cfb10_0 .net *"_ivl_2", 31 0, L_0x600000de6610;  1 drivers
S_0x14efc5160 .scope generate, "wire_output[3]" "wire_output[3]" 9 279, 9 279 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c8a540 .param/l "col" 1 9 279, +C4<011>;
L_0x600000de6680 .functor BUFZ 32, L_0x600000de64c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000015cfba0_0 .net *"_ivl_2", 31 0, L_0x600000de6680;  1 drivers
S_0x14efc52d0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 9 206, 9 206 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c8a5c0 .param/l "col" 1 9 206, +C4<00>;
S_0x14efc5440 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 9 206, 9 206 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c8a640 .param/l "col" 1 9 206, +C4<01>;
S_0x14efc55b0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 9 206, 9 206 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c8a6c0 .param/l "col" 1 9 206, +C4<010>;
S_0x14efc5720 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 9 206, 9 206 0, S_0x14efc9750;
 .timescale 0 0;
P_0x600003c8a740 .param/l "col" 1 9 206, +C4<011>;
S_0x14efc2d00 .scope module, "sram_inst" "sram_subsystem" 6 480, 11 11 0, S_0x14effcae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14efff3f0 .param/l "ADDR_WIDTH" 0 11 15, +C4<00000000000000000000000000010100>;
P_0x14efff430 .param/l "BANK_BITS" 1 11 69, +C4<00000000000000000000000000000010>;
P_0x14efff470 .param/l "BANK_DEPTH" 0 11 13, +C4<00000000000000000000000100000000>;
P_0x14efff4b0 .param/l "DATA_WIDTH" 0 11 14, +C4<00000000000000000000000100000000>;
P_0x14efff4f0 .param/l "NUM_BANKS" 0 11 12, +C4<00000000000000000000000000000100>;
P_0x14efff530 .param/l "WORD_BITS" 1 11 70, +C4<00000000000000000000000000001000>;
L_0x600000de7640 .functor BUFZ 256, v0x6000015c4360_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000de76b0 .functor BUFZ 256, v0x6000015c4ea0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000de7720 .functor BUFZ 256, v0x6000015cbc30_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000015cb210_0 .var/i "b", 31 0;
v0x6000015cb2a0 .array "bank_addr", 3 0, 7 0;
v0x6000015cb330_0 .net "bank_dma", 1 0, L_0x6000017e06e0;  1 drivers
v0x6000015cb3c0_0 .var "bank_dma_d", 1 0;
v0x6000015cb450_0 .net "bank_mxu_a", 1 0, L_0x6000017e0500;  1 drivers
v0x6000015cb4e0_0 .var "bank_mxu_a_d", 1 0;
v0x6000015cb570_0 .net "bank_mxu_o", 1 0, L_0x6000017e05a0;  1 drivers
v0x6000015cb600_0 .net "bank_mxu_w", 1 0, L_0x6000017e0460;  1 drivers
v0x6000015cb690_0 .var "bank_mxu_w_d", 1 0;
v0x6000015cb720 .array "bank_rdata", 3 0;
v0x6000015cb720_0 .net v0x6000015cb720 0, 255 0, v0x6000015c9e60_0; 1 drivers
v0x6000015cb720_1 .net v0x6000015cb720 1, 255 0, v0x6000015ca370_0; 1 drivers
v0x6000015cb720_2 .net v0x6000015cb720 2, 255 0, v0x6000015ca880_0; 1 drivers
v0x6000015cb720_3 .net v0x6000015cb720 3, 255 0, v0x6000015cad90_0; 1 drivers
v0x6000015cb7b0_0 .var "bank_re", 3 0;
v0x6000015cb840_0 .net "bank_vpu", 1 0, L_0x6000017e0640;  1 drivers
v0x6000015cb8d0_0 .var "bank_vpu_d", 1 0;
v0x6000015cb960 .array "bank_wdata", 3 0, 255 0;
v0x6000015cb9f0_0 .var "bank_we", 3 0;
v0x6000015cba80_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015cbb10_0 .net "dma_addr", 19 0, v0x600001425cb0_0;  alias, 1 drivers
v0x6000015cbba0_0 .net "dma_rdata", 255 0, L_0x600000de7720;  alias, 1 drivers
v0x6000015cbc30_0 .var "dma_rdata_reg", 255 0;
v0x6000015cbcc0_0 .net "dma_re", 0 0, L_0x600000de7100;  alias, 1 drivers
v0x6000015cbd50_0 .net "dma_ready", 0 0, L_0x6000017e0d20;  alias, 1 drivers
v0x6000015cbde0_0 .net "dma_wdata", 255 0, L_0x600000de7020;  alias, 1 drivers
v0x6000015cbe70_0 .net "dma_we", 0 0, L_0x600000de7090;  alias, 1 drivers
v0x6000015cbf00_0 .var "grant_dma", 3 0;
v0x6000015c4000_0 .var "grant_mxu_a", 3 0;
v0x6000015c4090_0 .var "grant_mxu_o", 3 0;
v0x6000015c4120_0 .var "grant_mxu_w", 3 0;
v0x6000015c41b0_0 .var "grant_vpu", 3 0;
v0x6000015c4240_0 .net "mxu_a_addr", 19 0, L_0x6000017e5720;  alias, 1 drivers
v0x6000015c42d0_0 .net "mxu_a_rdata", 255 0, L_0x600000de7640;  alias, 1 drivers
v0x6000015c4360_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000015c43f0_0 .net "mxu_a_re", 0 0, L_0x6000017e57c0;  alias, 1 drivers
v0x6000015c4480_0 .net "mxu_a_ready", 0 0, L_0x6000017e0be0;  alias, 1 drivers
v0x6000015c4510_0 .net "mxu_o_addr", 19 0, L_0x6000017e59a0;  alias, 1 drivers
v0x6000015c45a0_0 .net "mxu_o_ready", 0 0, L_0x6000017e0c80;  alias, 1 drivers
v0x6000015c4630_0 .net "mxu_o_wdata", 255 0, L_0x6000017e5b80;  alias, 1 drivers
v0x6000015c46c0_0 .net "mxu_o_we", 0 0, L_0x600000de6ae0;  alias, 1 drivers
v0x6000015c4750_0 .net "mxu_w_addr", 19 0, L_0x6000017e54a0;  alias, 1 drivers
v0x6000015c47e0_0 .net "mxu_w_rdata", 255 0, v0x6000015c4870_0;  alias, 1 drivers
v0x6000015c4870_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000015c4900_0 .net "mxu_w_re", 0 0, L_0x6000017e5540;  alias, 1 drivers
v0x6000015c4990_0 .net "mxu_w_ready", 0 0, L_0x6000017e0aa0;  alias, 1 drivers
v0x6000015c4a20_0 .var "req_dma", 3 0;
v0x6000015c4ab0_0 .var "req_mxu_a", 3 0;
v0x6000015c4b40_0 .var "req_mxu_o", 3 0;
v0x6000015c4bd0_0 .var "req_mxu_w", 3 0;
v0x6000015c4c60_0 .var "req_vpu", 3 0;
v0x6000015c4cf0_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015c4d80_0 .net "vpu_addr", 19 0, v0x6000015c6490_0;  alias, 1 drivers
v0x6000015c4e10_0 .net "vpu_rdata", 255 0, L_0x600000de76b0;  alias, 1 drivers
v0x6000015c4ea0_0 .var "vpu_rdata_reg", 255 0;
v0x6000015c4f30_0 .net "vpu_re", 0 0, L_0x600000de6ed0;  alias, 1 drivers
v0x6000015c4fc0_0 .net "vpu_ready", 0 0, L_0x6000017e0b40;  alias, 1 drivers
v0x6000015c5050_0 .net "vpu_wdata", 255 0, L_0x600000de6df0;  alias, 1 drivers
v0x6000015c50e0_0 .net "vpu_we", 0 0, L_0x600000de6e60;  alias, 1 drivers
v0x6000015c5170_0 .net "word_dma", 7 0, L_0x6000017e0a00;  1 drivers
v0x6000015c5200_0 .net "word_mxu_a", 7 0, L_0x6000017e0820;  1 drivers
v0x6000015c5290_0 .net "word_mxu_o", 7 0, L_0x6000017e08c0;  1 drivers
v0x6000015c5320_0 .net "word_mxu_w", 7 0, L_0x6000017e0780;  1 drivers
v0x6000015c53b0_0 .net "word_vpu", 7 0, L_0x6000017e0960;  1 drivers
E_0x600003c8af40/0 .event anyedge, v0x6000015cb690_0, v0x6000015c9e60_0, v0x6000015ca370_0, v0x6000015ca880_0;
E_0x600003c8af40/1 .event anyedge, v0x6000015cad90_0, v0x6000015cb4e0_0, v0x6000015cb8d0_0, v0x6000015cb3c0_0;
E_0x600003c8af40 .event/or E_0x600003c8af40/0, E_0x600003c8af40/1;
E_0x600003c8afc0/0 .event anyedge, v0x6000015c4bd0_0, v0x6000015c4ab0_0, v0x6000015c4b40_0, v0x6000015c4c60_0;
E_0x600003c8afc0/1 .event anyedge, v0x6000015c4a20_0, v0x6000015c4120_0, v0x6000015c5320_0, v0x6000015c4000_0;
E_0x600003c8afc0/2 .event anyedge, v0x6000015c5200_0, v0x6000015c4090_0, v0x6000015c5290_0, v0x6000015c4630_0;
E_0x600003c8afc0/3 .event anyedge, v0x6000015c41b0_0, v0x6000015c53b0_0, v0x6000015c5050_0, v0x6000015c50e0_0;
E_0x600003c8afc0/4 .event anyedge, v0x6000015c4f30_0, v0x6000015cbf00_0, v0x6000015c5170_0, v0x600001425f80_0;
E_0x600003c8afc0/5 .event anyedge, v0x6000014260a0_0, v0x600001425dd0_0;
E_0x600003c8afc0 .event/or E_0x600003c8afc0/0, E_0x600003c8afc0/1, E_0x600003c8afc0/2, E_0x600003c8afc0/3, E_0x600003c8afc0/4, E_0x600003c8afc0/5;
E_0x600003c8b000/0 .event anyedge, v0x6000015c4900_0, v0x6000015cb600_0, v0x6000015c43f0_0, v0x6000015cb450_0;
E_0x600003c8b000/1 .event anyedge, v0x6000015c46c0_0, v0x6000015cb570_0, v0x6000015c50e0_0, v0x6000015c4f30_0;
E_0x600003c8b000/2 .event anyedge, v0x6000015cb840_0, v0x6000014260a0_0, v0x600001425dd0_0, v0x6000015cb330_0;
E_0x600003c8b000 .event/or E_0x600003c8b000/0, E_0x600003c8b000/1, E_0x600003c8b000/2;
L_0x6000017e7f20 .part v0x6000015cb9f0_0, 0, 1;
L_0x6000017e0000 .part v0x6000015cb7b0_0, 0, 1;
L_0x6000017e00a0 .part v0x6000015cb9f0_0, 1, 1;
L_0x6000017e0140 .part v0x6000015cb7b0_0, 1, 1;
L_0x6000017e01e0 .part v0x6000015cb9f0_0, 2, 1;
L_0x6000017e0280 .part v0x6000015cb7b0_0, 2, 1;
L_0x6000017e0320 .part v0x6000015cb9f0_0, 3, 1;
L_0x6000017e03c0 .part v0x6000015cb7b0_0, 3, 1;
L_0x6000017e0460 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000017e54a0 (v0x6000015cafd0_0) S_0x14effeeb0;
L_0x6000017e0500 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000017e5720 (v0x6000015cafd0_0) S_0x14effeeb0;
L_0x6000017e05a0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000017e59a0 (v0x6000015cafd0_0) S_0x14effeeb0;
L_0x6000017e0640 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, v0x6000015c6490_0 (v0x6000015cafd0_0) S_0x14effeeb0;
L_0x6000017e06e0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600001425cb0_0 (v0x6000015cafd0_0) S_0x14effeeb0;
L_0x6000017e0780 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000017e54a0 (v0x6000015cb0f0_0) S_0x14efbf600;
L_0x6000017e0820 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000017e5720 (v0x6000015cb0f0_0) S_0x14efbf600;
L_0x6000017e08c0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000017e59a0 (v0x6000015cb0f0_0) S_0x14efbf600;
L_0x6000017e0960 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, v0x6000015c6490_0 (v0x6000015cb0f0_0) S_0x14efbf600;
L_0x6000017e0a00 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, v0x600001425cb0_0 (v0x6000015cb0f0_0) S_0x14efbf600;
L_0x6000017e0aa0 .part/v v0x6000015c4120_0, L_0x6000017e0460, 1;
L_0x6000017e0be0 .part/v v0x6000015c4000_0, L_0x6000017e0500, 1;
L_0x6000017e0c80 .part/v v0x6000015c4090_0, L_0x6000017e05a0, 1;
L_0x6000017e0b40 .part/v v0x6000015c41b0_0, L_0x6000017e0640, 1;
L_0x6000017e0d20 .part/v v0x6000015cbf00_0, L_0x6000017e06e0, 1;
S_0x14efff7e0 .scope generate, "bank_gen[0]" "bank_gen[0]" 11 184, 11 184 0, S_0x14efc2d00;
 .timescale 0 0;
P_0x600003c8b040 .param/l "i" 1 11 184, +C4<00>;
S_0x14efff950 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x14efff7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008b4700 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x6000008b4740 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x6000015cb2a0_0 .array/port v0x6000015cb2a0, 0;
v0x6000015c9c20_0 .net "addr", 7 0, v0x6000015cb2a0_0;  1 drivers
v0x6000015c9cb0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015c9d40_0 .var/i "i", 31 0;
v0x6000015c9dd0 .array "mem", 255 0, 255 0;
v0x6000015c9e60_0 .var "rdata", 255 0;
v0x6000015c9ef0_0 .net "re", 0 0, L_0x6000017e0000;  1 drivers
v0x6000015cb960_0 .array/port v0x6000015cb960, 0;
v0x6000015c9f80_0 .net "wdata", 255 0, v0x6000015cb960_0;  1 drivers
v0x6000015ca010_0 .net "we", 0 0, L_0x6000017e7f20;  1 drivers
S_0x14efffac0 .scope generate, "bank_gen[1]" "bank_gen[1]" 11 184, 11 184 0, S_0x14efc2d00;
 .timescale 0 0;
P_0x600003c8b180 .param/l "i" 1 11 184, +C4<01>;
S_0x14efffc30 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x14efffac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008b5200 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x6000008b5240 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x6000015cb2a0_1 .array/port v0x6000015cb2a0, 1;
v0x6000015ca130_0 .net "addr", 7 0, v0x6000015cb2a0_1;  1 drivers
v0x6000015ca1c0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015ca250_0 .var/i "i", 31 0;
v0x6000015ca2e0 .array "mem", 255 0, 255 0;
v0x6000015ca370_0 .var "rdata", 255 0;
v0x6000015ca400_0 .net "re", 0 0, L_0x6000017e0140;  1 drivers
v0x6000015cb960_1 .array/port v0x6000015cb960, 1;
v0x6000015ca490_0 .net "wdata", 255 0, v0x6000015cb960_1;  1 drivers
v0x6000015ca520_0 .net "we", 0 0, L_0x6000017e00a0;  1 drivers
S_0x14efffda0 .scope generate, "bank_gen[2]" "bank_gen[2]" 11 184, 11 184 0, S_0x14efc2d00;
 .timescale 0 0;
P_0x600003c8b2c0 .param/l "i" 1 11 184, +C4<010>;
S_0x14effea60 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x14efffda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008b5280 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x6000008b52c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x6000015cb2a0_2 .array/port v0x6000015cb2a0, 2;
v0x6000015ca640_0 .net "addr", 7 0, v0x6000015cb2a0_2;  1 drivers
v0x6000015ca6d0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015ca760_0 .var/i "i", 31 0;
v0x6000015ca7f0 .array "mem", 255 0, 255 0;
v0x6000015ca880_0 .var "rdata", 255 0;
v0x6000015ca910_0 .net "re", 0 0, L_0x6000017e0280;  1 drivers
v0x6000015cb960_2 .array/port v0x6000015cb960, 2;
v0x6000015ca9a0_0 .net "wdata", 255 0, v0x6000015cb960_2;  1 drivers
v0x6000015caa30_0 .net "we", 0 0, L_0x6000017e01e0;  1 drivers
S_0x14effebd0 .scope generate, "bank_gen[3]" "bank_gen[3]" 11 184, 11 184 0, S_0x14efc2d00;
 .timescale 0 0;
P_0x600003c8b400 .param/l "i" 1 11 184, +C4<011>;
S_0x14effed40 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x14effebd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008b5300 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x6000008b5340 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x6000015cb2a0_3 .array/port v0x6000015cb2a0, 3;
v0x6000015cab50_0 .net "addr", 7 0, v0x6000015cb2a0_3;  1 drivers
v0x6000015cabe0_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015cac70_0 .var/i "i", 31 0;
v0x6000015cad00 .array "mem", 255 0, 255 0;
v0x6000015cad90_0 .var "rdata", 255 0;
v0x6000015cae20_0 .net "re", 0 0, L_0x6000017e03c0;  1 drivers
v0x6000015cb960_3 .array/port v0x6000015cb960, 3;
v0x6000015caeb0_0 .net "wdata", 255 0, v0x6000015cb960_3;  1 drivers
v0x6000015caf40_0 .net "we", 0 0, L_0x6000017e0320;  1 drivers
S_0x14effeeb0 .scope function.vec4.s2, "get_bank" "get_bank" 11 73, 11 73 0, S_0x14efc2d00;
 .timescale 0 0;
v0x6000015cafd0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14effeeb0
TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x6000015cafd0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000015cafd0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14efbf600 .scope function.vec4.s8, "get_word" "get_word" 11 81, 11 81 0, S_0x14efc2d00;
 .timescale 0 0;
v0x6000015cb0f0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14efbf600
TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x6000015cb0f0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14efbf970 .scope module, "vpu_inst" "vector_unit" 6 407, 12 17 0, S_0x14effcae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14f026400 .param/l "DATA_WIDTH" 0 12 19, +C4<00000000000000000000000000010000>;
P_0x14f026440 .param/l "LANES" 0 12 18, +C4<00000000000000000000000000010000>;
P_0x14f026480 .param/l "REDUCE_STAGES" 1 12 181, +C4<00000000000000000000000000000100>;
P_0x14f0264c0 .param/l "SRAM_ADDR_W" 0 12 21, +C4<00000000000000000000000000010100>;
P_0x14f026500 .param/l "S_DECODE" 1 12 92, C4<001>;
P_0x14f026540 .param/l "S_DONE" 1 12 97, C4<110>;
P_0x14f026580 .param/l "S_EXECUTE" 1 12 93, C4<010>;
P_0x14f0265c0 .param/l "S_IDLE" 1 12 91, C4<000>;
P_0x14f026600 .param/l "S_MEM_WAIT" 1 12 94, C4<011>;
P_0x14f026640 .param/l "S_REDUCE" 1 12 95, C4<100>;
P_0x14f026680 .param/l "S_WRITEBACK" 1 12 96, C4<101>;
P_0x14f0266c0 .param/l "VOP_ADD" 1 12 59, C4<00000001>;
P_0x14f026700 .param/l "VOP_BCAST" 1 12 73, C4<00110010>;
P_0x14f026740 .param/l "VOP_GELU" 1 12 64, C4<00010001>;
P_0x14f026780 .param/l "VOP_LOAD" 1 12 71, C4<00110000>;
P_0x14f0267c0 .param/l "VOP_MADD" 1 12 62, C4<00000100>;
P_0x14f026800 .param/l "VOP_MAX" 1 12 69, C4<00100001>;
P_0x14f026840 .param/l "VOP_MIN" 1 12 70, C4<00100010>;
P_0x14f026880 .param/l "VOP_MOV" 1 12 74, C4<00110011>;
P_0x14f0268c0 .param/l "VOP_MUL" 1 12 61, C4<00000011>;
P_0x14f026900 .param/l "VOP_RELU" 1 12 63, C4<00010000>;
P_0x14f026940 .param/l "VOP_SIGMOID" 1 12 66, C4<00010011>;
P_0x14f026980 .param/l "VOP_SILU" 1 12 65, C4<00010010>;
P_0x14f0269c0 .param/l "VOP_STORE" 1 12 72, C4<00110001>;
P_0x14f026a00 .param/l "VOP_SUB" 1 12 60, C4<00000010>;
P_0x14f026a40 .param/l "VOP_SUM" 1 12 68, C4<00100000>;
P_0x14f026a80 .param/l "VOP_TANH" 1 12 67, C4<00010100>;
P_0x14f026ac0 .param/l "VOP_ZERO" 1 12 75, C4<00110100>;
P_0x14f026b00 .param/l "VREG_COUNT" 0 12 20, +C4<00000000000000000000000000100000>;
L_0x600000de6c30 .functor BUFZ 256, L_0x6000017e75c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000de6ca0 .functor BUFZ 256, L_0x6000017e7700, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000de6d10 .functor BUFZ 1, v0x6000015c5d40_0, C4<0>, C4<0>, C4<0>;
L_0x600000de6df0 .functor BUFZ 256, v0x6000015c67f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000de6e60 .functor BUFZ 1, v0x6000015c6910_0, C4<0>, C4<0>, C4<0>;
L_0x600000de6ed0 .functor BUFZ 1, v0x6000015c6640_0, C4<0>, C4<0>, C4<0>;
v0x6000015c5440_0 .net *"_ivl_48", 255 0, L_0x6000017e75c0;  1 drivers
v0x6000015c54d0_0 .net *"_ivl_50", 6 0, L_0x6000017e7660;  1 drivers
L_0x1500dabe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015c5560_0 .net *"_ivl_53", 1 0, L_0x1500dabe8;  1 drivers
v0x6000015c55f0_0 .net *"_ivl_56", 255 0, L_0x6000017e7700;  1 drivers
v0x6000015c5680_0 .net *"_ivl_58", 6 0, L_0x6000017e77a0;  1 drivers
L_0x1500dac30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015c5710_0 .net *"_ivl_61", 1 0, L_0x1500dac30;  1 drivers
L_0x1500dac78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015c57a0_0 .net/2u *"_ivl_64", 2 0, L_0x1500dac78;  1 drivers
v0x6000015c5830_0 .var "addr_reg", 19 0;
v0x6000015c58c0_0 .var "alu_result", 255 0;
v0x6000015c5950_0 .net "clk", 0 0, v0x6000015ff8d0_0;  alias, 1 drivers
v0x6000015c59e0_0 .net "cmd", 127 0, v0x600001421170_0;  alias, 1 drivers
v0x6000015c5a70_0 .net "cmd_done", 0 0, L_0x600000de6d10;  alias, 1 drivers
v0x6000015c5b00_0 .net "cmd_ready", 0 0, L_0x6000017e7840;  alias, 1 drivers
v0x6000015c5b90_0 .var "cmd_reg", 127 0;
v0x6000015c5c20_0 .net "cmd_valid", 0 0, L_0x600000dea920;  alias, 1 drivers
v0x6000015c5cb0_0 .net "count", 15 0, L_0x6000017e7520;  1 drivers
v0x6000015c5d40_0 .var "done_reg", 0 0;
v0x6000015c5dd0_0 .var "elem_count", 15 0;
v0x6000015c5e60_0 .net "imm", 15 0, L_0x6000017e73e0;  1 drivers
v0x6000015c5ef0_0 .var/i "lane", 31 0;
v0x6000015c5f80 .array "lane_a", 15 0;
v0x6000015c5f80_0 .net v0x6000015c5f80 0, 15 0, L_0x6000017e5cc0; 1 drivers
v0x6000015c5f80_1 .net v0x6000015c5f80 1, 15 0, L_0x6000017e5e00; 1 drivers
v0x6000015c5f80_2 .net v0x6000015c5f80 2, 15 0, L_0x6000017e5f40; 1 drivers
v0x6000015c5f80_3 .net v0x6000015c5f80 3, 15 0, L_0x6000017e6080; 1 drivers
v0x6000015c5f80_4 .net v0x6000015c5f80 4, 15 0, L_0x6000017e61c0; 1 drivers
v0x6000015c5f80_5 .net v0x6000015c5f80 5, 15 0, L_0x6000017e6300; 1 drivers
v0x6000015c5f80_6 .net v0x6000015c5f80 6, 15 0, L_0x6000017e6440; 1 drivers
v0x6000015c5f80_7 .net v0x6000015c5f80 7, 15 0, L_0x6000017e6580; 1 drivers
v0x6000015c5f80_8 .net v0x6000015c5f80 8, 15 0, L_0x6000017e66c0; 1 drivers
v0x6000015c5f80_9 .net v0x6000015c5f80 9, 15 0, L_0x6000017e6800; 1 drivers
v0x6000015c5f80_10 .net v0x6000015c5f80 10, 15 0, L_0x6000017e69e0; 1 drivers
v0x6000015c5f80_11 .net v0x6000015c5f80 11, 15 0, L_0x6000017e6a80; 1 drivers
v0x6000015c5f80_12 .net v0x6000015c5f80 12, 15 0, L_0x6000017e6bc0; 1 drivers
v0x6000015c5f80_13 .net v0x6000015c5f80 13, 15 0, L_0x6000017e6d00; 1 drivers
v0x6000015c5f80_14 .net v0x6000015c5f80 14, 15 0, L_0x6000017e6e40; 1 drivers
v0x6000015c5f80_15 .net v0x6000015c5f80 15, 15 0, L_0x6000017e6f80; 1 drivers
v0x6000015c6010 .array "lane_b", 15 0;
v0x6000015c6010_0 .net v0x6000015c6010 0, 15 0, L_0x6000017e5d60; 1 drivers
v0x6000015c6010_1 .net v0x6000015c6010 1, 15 0, L_0x6000017e5ea0; 1 drivers
v0x6000015c6010_2 .net v0x6000015c6010 2, 15 0, L_0x6000017e5fe0; 1 drivers
v0x6000015c6010_3 .net v0x6000015c6010 3, 15 0, L_0x6000017e6120; 1 drivers
v0x6000015c6010_4 .net v0x6000015c6010 4, 15 0, L_0x6000017e6260; 1 drivers
v0x6000015c6010_5 .net v0x6000015c6010 5, 15 0, L_0x6000017e63a0; 1 drivers
v0x6000015c6010_6 .net v0x6000015c6010 6, 15 0, L_0x6000017e64e0; 1 drivers
v0x6000015c6010_7 .net v0x6000015c6010 7, 15 0, L_0x6000017e6620; 1 drivers
v0x6000015c6010_8 .net v0x6000015c6010 8, 15 0, L_0x6000017e6760; 1 drivers
v0x6000015c6010_9 .net v0x6000015c6010 9, 15 0, L_0x6000017e6940; 1 drivers
v0x6000015c6010_10 .net v0x6000015c6010 10, 15 0, L_0x6000017e68a0; 1 drivers
v0x6000015c6010_11 .net v0x6000015c6010 11, 15 0, L_0x6000017e6b20; 1 drivers
v0x6000015c6010_12 .net v0x6000015c6010 12, 15 0, L_0x6000017e6c60; 1 drivers
v0x6000015c6010_13 .net v0x6000015c6010 13, 15 0, L_0x6000017e6da0; 1 drivers
v0x6000015c6010_14 .net v0x6000015c6010 14, 15 0, L_0x6000017e6ee0; 1 drivers
v0x6000015c6010_15 .net v0x6000015c6010 15, 15 0, L_0x6000017e7020; 1 drivers
v0x6000015c60a0 .array "lane_result", 15 0, 15 0;
v0x6000015c6130_0 .net "mem_addr", 19 0, L_0x6000017e7480;  1 drivers
v0x6000015c61c0_0 .net "opcode", 7 0, L_0x6000017e70c0;  1 drivers
v0x6000015c6250_0 .var "reduce_result", 15 0;
v0x6000015c62e0 .array "reduce_tree", 79 0, 15 0;
v0x6000015c6370_0 .net "rst_n", 0 0, v0x6000015f8bd0_0;  alias, 1 drivers
v0x6000015c6400_0 .net "sram_addr", 19 0, v0x6000015c6490_0;  alias, 1 drivers
v0x6000015c6490_0 .var "sram_addr_reg", 19 0;
v0x6000015c6520_0 .net "sram_rdata", 255 0, L_0x600000de76b0;  alias, 1 drivers
v0x6000015c65b0_0 .net "sram_re", 0 0, L_0x600000de6ed0;  alias, 1 drivers
v0x6000015c6640_0 .var "sram_re_reg", 0 0;
v0x6000015c66d0_0 .net "sram_ready", 0 0, L_0x6000017e0b40;  alias, 1 drivers
v0x6000015c6760_0 .net "sram_wdata", 255 0, L_0x600000de6df0;  alias, 1 drivers
v0x6000015c67f0_0 .var "sram_wdata_reg", 255 0;
v0x6000015c6880_0 .net "sram_we", 0 0, L_0x600000de6e60;  alias, 1 drivers
v0x6000015c6910_0 .var "sram_we_reg", 0 0;
v0x6000015c69a0_0 .var/i "stage", 31 0;
v0x6000015c6a30_0 .var "state", 2 0;
v0x6000015c6ac0_0 .net "subop", 7 0, L_0x6000017e7160;  1 drivers
v0x6000015c6b50_0 .net "vd", 4 0, L_0x6000017e7200;  1 drivers
v0x6000015c6be0 .array "vrf", 31 0, 255 0;
v0x6000015c6c70_0 .net "vs1", 4 0, L_0x6000017e72a0;  1 drivers
v0x6000015c6d00_0 .net "vs1_data", 255 0, L_0x600000de6c30;  1 drivers
v0x6000015c6d90_0 .net "vs2", 4 0, L_0x6000017e7340;  1 drivers
v0x6000015c6e20_0 .net "vs2_data", 255 0, L_0x600000de6ca0;  1 drivers
E_0x600003c8bd00/0 .event anyedge, v0x6000015c5f80_0, v0x6000015c5f80_1, v0x6000015c5f80_2, v0x6000015c5f80_3;
E_0x600003c8bd00/1 .event anyedge, v0x6000015c5f80_4, v0x6000015c5f80_5, v0x6000015c5f80_6, v0x6000015c5f80_7;
E_0x600003c8bd00/2 .event anyedge, v0x6000015c5f80_8, v0x6000015c5f80_9, v0x6000015c5f80_10, v0x6000015c5f80_11;
E_0x600003c8bd00/3 .event anyedge, v0x6000015c5f80_12, v0x6000015c5f80_13, v0x6000015c5f80_14, v0x6000015c5f80_15;
v0x6000015c62e0_0 .array/port v0x6000015c62e0, 0;
v0x6000015c62e0_1 .array/port v0x6000015c62e0, 1;
v0x6000015c62e0_2 .array/port v0x6000015c62e0, 2;
E_0x600003c8bd00/4 .event anyedge, v0x6000015c6ac0_0, v0x6000015c62e0_0, v0x6000015c62e0_1, v0x6000015c62e0_2;
v0x6000015c62e0_3 .array/port v0x6000015c62e0, 3;
v0x6000015c62e0_4 .array/port v0x6000015c62e0, 4;
v0x6000015c62e0_5 .array/port v0x6000015c62e0, 5;
v0x6000015c62e0_6 .array/port v0x6000015c62e0, 6;
E_0x600003c8bd00/5 .event anyedge, v0x6000015c62e0_3, v0x6000015c62e0_4, v0x6000015c62e0_5, v0x6000015c62e0_6;
v0x6000015c62e0_7 .array/port v0x6000015c62e0, 7;
v0x6000015c62e0_8 .array/port v0x6000015c62e0, 8;
v0x6000015c62e0_9 .array/port v0x6000015c62e0, 9;
v0x6000015c62e0_10 .array/port v0x6000015c62e0, 10;
E_0x600003c8bd00/6 .event anyedge, v0x6000015c62e0_7, v0x6000015c62e0_8, v0x6000015c62e0_9, v0x6000015c62e0_10;
v0x6000015c62e0_11 .array/port v0x6000015c62e0, 11;
v0x6000015c62e0_12 .array/port v0x6000015c62e0, 12;
v0x6000015c62e0_13 .array/port v0x6000015c62e0, 13;
v0x6000015c62e0_14 .array/port v0x6000015c62e0, 14;
E_0x600003c8bd00/7 .event anyedge, v0x6000015c62e0_11, v0x6000015c62e0_12, v0x6000015c62e0_13, v0x6000015c62e0_14;
v0x6000015c62e0_15 .array/port v0x6000015c62e0, 15;
v0x6000015c62e0_16 .array/port v0x6000015c62e0, 16;
v0x6000015c62e0_17 .array/port v0x6000015c62e0, 17;
v0x6000015c62e0_18 .array/port v0x6000015c62e0, 18;
E_0x600003c8bd00/8 .event anyedge, v0x6000015c62e0_15, v0x6000015c62e0_16, v0x6000015c62e0_17, v0x6000015c62e0_18;
v0x6000015c62e0_19 .array/port v0x6000015c62e0, 19;
v0x6000015c62e0_20 .array/port v0x6000015c62e0, 20;
v0x6000015c62e0_21 .array/port v0x6000015c62e0, 21;
v0x6000015c62e0_22 .array/port v0x6000015c62e0, 22;
E_0x600003c8bd00/9 .event anyedge, v0x6000015c62e0_19, v0x6000015c62e0_20, v0x6000015c62e0_21, v0x6000015c62e0_22;
v0x6000015c62e0_23 .array/port v0x6000015c62e0, 23;
v0x6000015c62e0_24 .array/port v0x6000015c62e0, 24;
v0x6000015c62e0_25 .array/port v0x6000015c62e0, 25;
v0x6000015c62e0_26 .array/port v0x6000015c62e0, 26;
E_0x600003c8bd00/10 .event anyedge, v0x6000015c62e0_23, v0x6000015c62e0_24, v0x6000015c62e0_25, v0x6000015c62e0_26;
v0x6000015c62e0_27 .array/port v0x6000015c62e0, 27;
v0x6000015c62e0_28 .array/port v0x6000015c62e0, 28;
v0x6000015c62e0_29 .array/port v0x6000015c62e0, 29;
v0x6000015c62e0_30 .array/port v0x6000015c62e0, 30;
E_0x600003c8bd00/11 .event anyedge, v0x6000015c62e0_27, v0x6000015c62e0_28, v0x6000015c62e0_29, v0x6000015c62e0_30;
v0x6000015c62e0_31 .array/port v0x6000015c62e0, 31;
v0x6000015c62e0_32 .array/port v0x6000015c62e0, 32;
v0x6000015c62e0_33 .array/port v0x6000015c62e0, 33;
v0x6000015c62e0_34 .array/port v0x6000015c62e0, 34;
E_0x600003c8bd00/12 .event anyedge, v0x6000015c62e0_31, v0x6000015c62e0_32, v0x6000015c62e0_33, v0x6000015c62e0_34;
v0x6000015c62e0_35 .array/port v0x6000015c62e0, 35;
v0x6000015c62e0_36 .array/port v0x6000015c62e0, 36;
v0x6000015c62e0_37 .array/port v0x6000015c62e0, 37;
v0x6000015c62e0_38 .array/port v0x6000015c62e0, 38;
E_0x600003c8bd00/13 .event anyedge, v0x6000015c62e0_35, v0x6000015c62e0_36, v0x6000015c62e0_37, v0x6000015c62e0_38;
v0x6000015c62e0_39 .array/port v0x6000015c62e0, 39;
v0x6000015c62e0_40 .array/port v0x6000015c62e0, 40;
v0x6000015c62e0_41 .array/port v0x6000015c62e0, 41;
v0x6000015c62e0_42 .array/port v0x6000015c62e0, 42;
E_0x600003c8bd00/14 .event anyedge, v0x6000015c62e0_39, v0x6000015c62e0_40, v0x6000015c62e0_41, v0x6000015c62e0_42;
v0x6000015c62e0_43 .array/port v0x6000015c62e0, 43;
v0x6000015c62e0_44 .array/port v0x6000015c62e0, 44;
v0x6000015c62e0_45 .array/port v0x6000015c62e0, 45;
v0x6000015c62e0_46 .array/port v0x6000015c62e0, 46;
E_0x600003c8bd00/15 .event anyedge, v0x6000015c62e0_43, v0x6000015c62e0_44, v0x6000015c62e0_45, v0x6000015c62e0_46;
v0x6000015c62e0_47 .array/port v0x6000015c62e0, 47;
v0x6000015c62e0_48 .array/port v0x6000015c62e0, 48;
v0x6000015c62e0_49 .array/port v0x6000015c62e0, 49;
v0x6000015c62e0_50 .array/port v0x6000015c62e0, 50;
E_0x600003c8bd00/16 .event anyedge, v0x6000015c62e0_47, v0x6000015c62e0_48, v0x6000015c62e0_49, v0x6000015c62e0_50;
v0x6000015c62e0_51 .array/port v0x6000015c62e0, 51;
v0x6000015c62e0_52 .array/port v0x6000015c62e0, 52;
v0x6000015c62e0_53 .array/port v0x6000015c62e0, 53;
v0x6000015c62e0_54 .array/port v0x6000015c62e0, 54;
E_0x600003c8bd00/17 .event anyedge, v0x6000015c62e0_51, v0x6000015c62e0_52, v0x6000015c62e0_53, v0x6000015c62e0_54;
v0x6000015c62e0_55 .array/port v0x6000015c62e0, 55;
v0x6000015c62e0_56 .array/port v0x6000015c62e0, 56;
v0x6000015c62e0_57 .array/port v0x6000015c62e0, 57;
v0x6000015c62e0_58 .array/port v0x6000015c62e0, 58;
E_0x600003c8bd00/18 .event anyedge, v0x6000015c62e0_55, v0x6000015c62e0_56, v0x6000015c62e0_57, v0x6000015c62e0_58;
v0x6000015c62e0_59 .array/port v0x6000015c62e0, 59;
v0x6000015c62e0_60 .array/port v0x6000015c62e0, 60;
v0x6000015c62e0_61 .array/port v0x6000015c62e0, 61;
v0x6000015c62e0_62 .array/port v0x6000015c62e0, 62;
E_0x600003c8bd00/19 .event anyedge, v0x6000015c62e0_59, v0x6000015c62e0_60, v0x6000015c62e0_61, v0x6000015c62e0_62;
v0x6000015c62e0_63 .array/port v0x6000015c62e0, 63;
v0x6000015c62e0_64 .array/port v0x6000015c62e0, 64;
v0x6000015c62e0_65 .array/port v0x6000015c62e0, 65;
v0x6000015c62e0_66 .array/port v0x6000015c62e0, 66;
E_0x600003c8bd00/20 .event anyedge, v0x6000015c62e0_63, v0x6000015c62e0_64, v0x6000015c62e0_65, v0x6000015c62e0_66;
v0x6000015c62e0_67 .array/port v0x6000015c62e0, 67;
v0x6000015c62e0_68 .array/port v0x6000015c62e0, 68;
v0x6000015c62e0_69 .array/port v0x6000015c62e0, 69;
v0x6000015c62e0_70 .array/port v0x6000015c62e0, 70;
E_0x600003c8bd00/21 .event anyedge, v0x6000015c62e0_67, v0x6000015c62e0_68, v0x6000015c62e0_69, v0x6000015c62e0_70;
v0x6000015c62e0_71 .array/port v0x6000015c62e0, 71;
v0x6000015c62e0_72 .array/port v0x6000015c62e0, 72;
v0x6000015c62e0_73 .array/port v0x6000015c62e0, 73;
v0x6000015c62e0_74 .array/port v0x6000015c62e0, 74;
E_0x600003c8bd00/22 .event anyedge, v0x6000015c62e0_71, v0x6000015c62e0_72, v0x6000015c62e0_73, v0x6000015c62e0_74;
v0x6000015c62e0_75 .array/port v0x6000015c62e0, 75;
v0x6000015c62e0_76 .array/port v0x6000015c62e0, 76;
v0x6000015c62e0_77 .array/port v0x6000015c62e0, 77;
v0x6000015c62e0_78 .array/port v0x6000015c62e0, 78;
E_0x600003c8bd00/23 .event anyedge, v0x6000015c62e0_75, v0x6000015c62e0_76, v0x6000015c62e0_77, v0x6000015c62e0_78;
v0x6000015c62e0_79 .array/port v0x6000015c62e0, 79;
E_0x600003c8bd00/24 .event anyedge, v0x6000015c62e0_79;
E_0x600003c8bd00 .event/or E_0x600003c8bd00/0, E_0x600003c8bd00/1, E_0x600003c8bd00/2, E_0x600003c8bd00/3, E_0x600003c8bd00/4, E_0x600003c8bd00/5, E_0x600003c8bd00/6, E_0x600003c8bd00/7, E_0x600003c8bd00/8, E_0x600003c8bd00/9, E_0x600003c8bd00/10, E_0x600003c8bd00/11, E_0x600003c8bd00/12, E_0x600003c8bd00/13, E_0x600003c8bd00/14, E_0x600003c8bd00/15, E_0x600003c8bd00/16, E_0x600003c8bd00/17, E_0x600003c8bd00/18, E_0x600003c8bd00/19, E_0x600003c8bd00/20, E_0x600003c8bd00/21, E_0x600003c8bd00/22, E_0x600003c8bd00/23, E_0x600003c8bd00/24;
L_0x6000017e5cc0 .part L_0x600000de6c30, 0, 16;
L_0x6000017e5d60 .part L_0x600000de6ca0, 0, 16;
L_0x6000017e5e00 .part L_0x600000de6c30, 16, 16;
L_0x6000017e5ea0 .part L_0x600000de6ca0, 16, 16;
L_0x6000017e5f40 .part L_0x600000de6c30, 32, 16;
L_0x6000017e5fe0 .part L_0x600000de6ca0, 32, 16;
L_0x6000017e6080 .part L_0x600000de6c30, 48, 16;
L_0x6000017e6120 .part L_0x600000de6ca0, 48, 16;
L_0x6000017e61c0 .part L_0x600000de6c30, 64, 16;
L_0x6000017e6260 .part L_0x600000de6ca0, 64, 16;
L_0x6000017e6300 .part L_0x600000de6c30, 80, 16;
L_0x6000017e63a0 .part L_0x600000de6ca0, 80, 16;
L_0x6000017e6440 .part L_0x600000de6c30, 96, 16;
L_0x6000017e64e0 .part L_0x600000de6ca0, 96, 16;
L_0x6000017e6580 .part L_0x600000de6c30, 112, 16;
L_0x6000017e6620 .part L_0x600000de6ca0, 112, 16;
L_0x6000017e66c0 .part L_0x600000de6c30, 128, 16;
L_0x6000017e6760 .part L_0x600000de6ca0, 128, 16;
L_0x6000017e6800 .part L_0x600000de6c30, 144, 16;
L_0x6000017e6940 .part L_0x600000de6ca0, 144, 16;
L_0x6000017e69e0 .part L_0x600000de6c30, 160, 16;
L_0x6000017e68a0 .part L_0x600000de6ca0, 160, 16;
L_0x6000017e6a80 .part L_0x600000de6c30, 176, 16;
L_0x6000017e6b20 .part L_0x600000de6ca0, 176, 16;
L_0x6000017e6bc0 .part L_0x600000de6c30, 192, 16;
L_0x6000017e6c60 .part L_0x600000de6ca0, 192, 16;
L_0x6000017e6d00 .part L_0x600000de6c30, 208, 16;
L_0x6000017e6da0 .part L_0x600000de6ca0, 208, 16;
L_0x6000017e6e40 .part L_0x600000de6c30, 224, 16;
L_0x6000017e6ee0 .part L_0x600000de6ca0, 224, 16;
L_0x6000017e6f80 .part L_0x600000de6c30, 240, 16;
L_0x6000017e7020 .part L_0x600000de6ca0, 240, 16;
L_0x6000017e70c0 .part v0x600001421170_0, 120, 8;
L_0x6000017e7160 .part v0x600001421170_0, 112, 8;
L_0x6000017e7200 .part v0x600001421170_0, 112, 5;
L_0x6000017e72a0 .part v0x600001421170_0, 107, 5;
L_0x6000017e7340 .part v0x600001421170_0, 102, 5;
L_0x6000017e73e0 .part v0x600001421170_0, 32, 16;
L_0x6000017e7480 .part v0x600001421170_0, 76, 20;
L_0x6000017e7520 .part v0x600001421170_0, 48, 16;
L_0x6000017e75c0 .array/port v0x6000015c6be0, L_0x6000017e7660;
L_0x6000017e7660 .concat [ 5 2 0 0], L_0x6000017e72a0, L_0x1500dabe8;
L_0x6000017e7700 .array/port v0x6000015c6be0, L_0x6000017e77a0;
L_0x6000017e77a0 .concat [ 5 2 0 0], L_0x6000017e7340, L_0x1500dac30;
L_0x6000017e7840 .cmp/eq 3, v0x6000015c6a30_0, L_0x1500dac78;
S_0x14efb28e0 .scope generate, "lane_extract[0]" "lane_extract[0]" 12 117, 12 117 0, S_0x14efbf970;
 .timescale 0 0;
P_0x600003c8bd40 .param/l "i" 1 12 117, +C4<00>;
v0x6000015c60a0_0 .array/port v0x6000015c60a0, 0;
v0x6000015c60a0_1 .array/port v0x6000015c60a0, 1;
v0x6000015c60a0_2 .array/port v0x6000015c60a0, 2;
v0x6000015c60a0_3 .array/port v0x6000015c60a0, 3;
E_0x600003c8bdc0/0 .event anyedge, v0x6000015c60a0_0, v0x6000015c60a0_1, v0x6000015c60a0_2, v0x6000015c60a0_3;
v0x6000015c60a0_4 .array/port v0x6000015c60a0, 4;
v0x6000015c60a0_5 .array/port v0x6000015c60a0, 5;
v0x6000015c60a0_6 .array/port v0x6000015c60a0, 6;
v0x6000015c60a0_7 .array/port v0x6000015c60a0, 7;
E_0x600003c8bdc0/1 .event anyedge, v0x6000015c60a0_4, v0x6000015c60a0_5, v0x6000015c60a0_6, v0x6000015c60a0_7;
v0x6000015c60a0_8 .array/port v0x6000015c60a0, 8;
v0x6000015c60a0_9 .array/port v0x6000015c60a0, 9;
v0x6000015c60a0_10 .array/port v0x6000015c60a0, 10;
v0x6000015c60a0_11 .array/port v0x6000015c60a0, 11;
E_0x600003c8bdc0/2 .event anyedge, v0x6000015c60a0_8, v0x6000015c60a0_9, v0x6000015c60a0_10, v0x6000015c60a0_11;
v0x6000015c60a0_12 .array/port v0x6000015c60a0, 12;
v0x6000015c60a0_13 .array/port v0x6000015c60a0, 13;
v0x6000015c60a0_14 .array/port v0x6000015c60a0, 14;
v0x6000015c60a0_15 .array/port v0x6000015c60a0, 15;
E_0x600003c8bdc0/3 .event anyedge, v0x6000015c60a0_12, v0x6000015c60a0_13, v0x6000015c60a0_14, v0x6000015c60a0_15;
E_0x600003c8bdc0 .event/or E_0x600003c8bdc0/0, E_0x600003c8bdc0/1, E_0x600003c8bdc0/2, E_0x600003c8bdc0/3;
E_0x600003c8be00/0 .event anyedge, v0x6000015c6ac0_0, v0x6000015c5f80_0, v0x6000015c5f80_1, v0x6000015c5f80_2;
E_0x600003c8be00/1 .event anyedge, v0x6000015c5f80_3, v0x6000015c5f80_4, v0x6000015c5f80_5, v0x6000015c5f80_6;
E_0x600003c8be00/2 .event anyedge, v0x6000015c5f80_7, v0x6000015c5f80_8, v0x6000015c5f80_9, v0x6000015c5f80_10;
E_0x600003c8be00/3 .event anyedge, v0x6000015c5f80_11, v0x6000015c5f80_12, v0x6000015c5f80_13, v0x6000015c5f80_14;
E_0x600003c8be00/4 .event anyedge, v0x6000015c5f80_15, v0x6000015c6010_0, v0x6000015c6010_1, v0x6000015c6010_2;
E_0x600003c8be00/5 .event anyedge, v0x6000015c6010_3, v0x6000015c6010_4, v0x6000015c6010_5, v0x6000015c6010_6;
E_0x600003c8be00/6 .event anyedge, v0x6000015c6010_7, v0x6000015c6010_8, v0x6000015c6010_9, v0x6000015c6010_10;
E_0x600003c8be00/7 .event anyedge, v0x6000015c6010_11, v0x6000015c6010_12, v0x6000015c6010_13, v0x6000015c6010_14;
E_0x600003c8be00/8 .event anyedge, v0x6000015c6010_15, v0x6000015c5e60_0;
E_0x600003c8be00 .event/or E_0x600003c8be00/0, E_0x600003c8be00/1, E_0x600003c8be00/2, E_0x600003c8be00/3, E_0x600003c8be00/4, E_0x600003c8be00/5, E_0x600003c8be00/6, E_0x600003c8be00/7, E_0x600003c8be00/8;
S_0x14efb2a50 .scope generate, "lane_extract[1]" "lane_extract[1]" 12 117, 12 117 0, S_0x14efbf970;
 .timescale 0 0;
P_0x600003c8be40 .param/l "i" 1 12 117, +C4<01>;
S_0x14ef81b30 .scope generate, "lane_extract[2]" "lane_extract[2]" 12 117, 12 117 0, S_0x14efbf970;
 .timescale 0 0;
P_0x600003c8bec0 .param/l "i" 1 12 117, +C4<010>;
S_0x14ef81ca0 .scope generate, "lane_extract[3]" "lane_extract[3]" 12 117, 12 117 0, S_0x14efbf970;
 .timescale 0 0;
P_0x600003c8bf40 .param/l "i" 1 12 117, +C4<011>;
S_0x14ef81e10 .scope generate, "lane_extract[4]" "lane_extract[4]" 12 117, 12 117 0, S_0x14efbf970;
 .timescale 0 0;
P_0x600003c84000 .param/l "i" 1 12 117, +C4<0100>;
S_0x14ef81f80 .scope generate, "lane_extract[5]" "lane_extract[5]" 12 117, 12 117 0, S_0x14efbf970;
 .timescale 0 0;
P_0x600003c84080 .param/l "i" 1 12 117, +C4<0101>;
S_0x14ef82be0 .scope generate, "lane_extract[6]" "lane_extract[6]" 12 117, 12 117 0, S_0x14efbf970;
 .timescale 0 0;
P_0x600003c84100 .param/l "i" 1 12 117, +C4<0110>;
S_0x14ef82d50 .scope generate, "lane_extract[7]" "lane_extract[7]" 12 117, 12 117 0, S_0x14efbf970;
 .timescale 0 0;
P_0x600003c84180 .param/l "i" 1 12 117, +C4<0111>;
S_0x14ef82ec0 .scope generate, "lane_extract[8]" "lane_extract[8]" 12 117, 12 117 0, S_0x14efbf970;
 .timescale 0 0;
P_0x600003c84200 .param/l "i" 1 12 117, +C4<01000>;
S_0x14ef83030 .scope generate, "lane_extract[9]" "lane_extract[9]" 12 117, 12 117 0, S_0x14efbf970;
 .timescale 0 0;
P_0x600003c84280 .param/l "i" 1 12 117, +C4<01001>;
S_0x14efb9040 .scope generate, "lane_extract[10]" "lane_extract[10]" 12 117, 12 117 0, S_0x14efbf970;
 .timescale 0 0;
P_0x600003c84300 .param/l "i" 1 12 117, +C4<01010>;
S_0x14efb91b0 .scope generate, "lane_extract[11]" "lane_extract[11]" 12 117, 12 117 0, S_0x14efbf970;
 .timescale 0 0;
P_0x600003c84380 .param/l "i" 1 12 117, +C4<01011>;
S_0x14efb9320 .scope generate, "lane_extract[12]" "lane_extract[12]" 12 117, 12 117 0, S_0x14efbf970;
 .timescale 0 0;
P_0x600003c84400 .param/l "i" 1 12 117, +C4<01100>;
S_0x14efb3240 .scope generate, "lane_extract[13]" "lane_extract[13]" 12 117, 12 117 0, S_0x14efbf970;
 .timescale 0 0;
P_0x600003c84480 .param/l "i" 1 12 117, +C4<01101>;
S_0x14efb33b0 .scope generate, "lane_extract[14]" "lane_extract[14]" 12 117, 12 117 0, S_0x14efbf970;
 .timescale 0 0;
P_0x600003c84500 .param/l "i" 1 12 117, +C4<01110>;
S_0x14efb3520 .scope generate, "lane_extract[15]" "lane_extract[15]" 12 117, 12 117 0, S_0x14efbf970;
 .timescale 0 0;
P_0x600003c84580 .param/l "i" 1 12 117, +C4<01111>;
S_0x14f8401c0 .scope task, "preload_instructions" "preload_instructions" 3 144, 3 144 0, S_0x14f85f420;
 .timescale -9 -12;
TD_tb_top.preload_instructions ;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001479ef0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001411950, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000014293b0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c0e10, 4, 0;
    %vpi_call/w 3 151 "$display", "  INFO: HALT instruction preloaded to all TPCs" {0 0 0};
    %end;
S_0x14efb3ca0 .scope task, "wait_done" "wait_done" 3 158, 3 158 0, S_0x14f85f420;
 .timescale -9 -12;
v0x6000015ff7b0_0 .var "mask", 3 0;
v0x6000015ff840_0 .var "success", 0 0;
TD_tb_top.wait_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015f9680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015ff840_0, 0, 1;
T_11.9 ;
    %load/vec4 v0x6000015f9680_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_11.11, 5;
    %load/vec4 v0x6000015ff840_0;
    %nor/r;
    %and;
T_11.11;
    %flag_set/vec4 8;
    %jmp/0xz T_11.10, 8;
    %wait E_0x600003c9f9c0;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x6000014a6fd0_0, 0, 12;
    %fork TD_tb_top.axi_read, S_0x14eff7790;
    %join;
    %load/vec4 v0x6000015f8b40_0;
    %parti/s 4, 8, 5;
    %load/vec4 v0x6000015ff7b0_0;
    %and;
    %load/vec4 v0x6000015ff7b0_0;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015ff840_0, 0, 1;
T_11.12 ;
    %load/vec4 v0x6000015f9680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015f9680_0, 0, 32;
    %jmp T_11.9;
T_11.10 ;
    %end;
    .scope S_0x14efceb40;
T_12 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001459c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001459b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001459b90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001459a70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600001459710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001459b00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600001459b00_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001459b00_0, 0;
T_12.2 ;
    %load/vec4 v0x60000145a2e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001459b90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_12.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %load/vec4 v0x600001459b90_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001459b90_0, 0;
T_12.5 ;
    %load/vec4 v0x600001458a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001459a70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_12.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v0x600001459a70_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001459a70_0, 0;
T_12.8 ;
    %load/vec4 v0x6000014598c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.13, 9;
    %load/vec4 v0x6000014597a0_0;
    %and;
T_12.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.11, 8;
    %load/vec4 v0x600001459b00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001459b00_0, 0;
T_12.11 ;
    %load/vec4 v0x60000145a490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.16, 9;
    %load/vec4 v0x60000145a370_0;
    %and;
T_12.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v0x600001459b90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001459b90_0, 0;
T_12.14 ;
    %load/vec4 v0x600001458bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.19, 9;
    %load/vec4 v0x600001458ab0_0;
    %and;
T_12.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.17, 8;
    %load/vec4 v0x600001459a70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001459a70_0, 0;
T_12.17 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14efceb40;
T_13 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001459c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000014599e0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001459290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001459440_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001458fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001459170_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001459680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014598c0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000145a250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145a490_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001458990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001458bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001458cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001458e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145a0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001458750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014587e0_0, 0;
    %fork t_1, S_0x14efcc4f0;
    %jmp t_0;
    .scope S_0x14efcc4f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000145f450_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x60000145f450_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x60000145f450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014594d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x60000145f450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014593b0, 0, 4;
    %load/vec4 v0x60000145f450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000145f450_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0x14efceb40;
t_0 %join;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000014598c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v0x6000014597a0_0;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014598c0_0, 0;
T_13.4 ;
    %load/vec4 v0x60000145a490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.9, 9;
    %load/vec4 v0x60000145a370_0;
    %and;
T_13.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145a490_0, 0;
T_13.7 ;
    %load/vec4 v0x600001458bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.12, 9;
    %load/vec4 v0x600001458ab0_0;
    %and;
T_13.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001458bd0_0, 0;
T_13.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001458cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001459170_0, 0;
    %load/vec4 v0x600001459dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
    %jmp T_13.24;
T_13.13 ;
    %load/vec4 v0x600001459cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.25, 8;
    %load/vec4 v0x600001459d40_0;
    %assign/vec4 v0x6000014599e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001459440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001458e10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
T_13.25 ;
    %jmp T_13.24;
T_13.14 ;
    %load/vec4 v0x6000014599e0_0;
    %assign/vec4 v0x600001458fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001459170_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
    %jmp T_13.24;
T_13.15 ;
    %load/vec4 v0x600001459200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %load/vec4 v0x600001459050_0;
    %assign/vec4 v0x600001459290_0, 0;
    %load/vec4 v0x600001459050_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600001458750_0, 0;
    %load/vec4 v0x600001459050_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000014587e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
T_13.27 ;
    %jmp T_13.24;
T_13.16 ;
    %load/vec4 v0x600001458750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_13.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_13.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_13.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_13.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_13.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_13.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001458e10_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
    %jmp T_13.39;
T_13.29 ;
    %load/vec4 v0x6000014599e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014599e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
    %jmp T_13.39;
T_13.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
    %jmp T_13.39;
T_13.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
    %jmp T_13.39;
T_13.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
    %jmp T_13.39;
T_13.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
    %jmp T_13.39;
T_13.34 ;
    %load/vec4 v0x600001459440_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_13.40, 5;
    %load/vec4 v0x6000014599e0_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001459440_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014594d0, 0, 4;
    %load/vec4 v0x600001459290_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001459440_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014593b0, 0, 4;
    %load/vec4 v0x600001459440_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001459440_0, 0;
    %load/vec4 v0x6000014599e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014599e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
    %jmp T_13.41;
T_13.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001458e10_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
T_13.41 ;
    %jmp T_13.39;
T_13.35 ;
    %load/vec4 v0x600001459440_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.42, 5;
    %load/vec4 v0x600001459440_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000014593b0, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.44, 5;
    %load/vec4 v0x600001459440_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000014593b0, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001459440_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014593b0, 0, 4;
    %load/vec4 v0x600001459440_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000014594d0, 4;
    %assign/vec4 v0x6000014599e0_0, 0;
    %jmp T_13.45;
T_13.44 ;
    %load/vec4 v0x600001459440_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001459440_0, 0;
    %load/vec4 v0x6000014599e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014599e0_0, 0;
T_13.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
    %jmp T_13.43;
T_13.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001458e10_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
T_13.43 ;
    %jmp T_13.39;
T_13.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000145a0a0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
    %jmp T_13.39;
T_13.37 ;
    %load/vec4 v0x6000014585a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001458cf0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
T_13.46 ;
    %jmp T_13.39;
T_13.39 ;
    %pop/vec4 1;
    %jmp T_13.24;
T_13.17 ;
    %load/vec4 v0x6000014585a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
T_13.48 ;
    %jmp T_13.24;
T_13.18 ;
    %load/vec4 v0x600001458750_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.52, 6;
    %load/vec4 v0x6000014599e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014599e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
    %jmp T_13.54;
T_13.50 ;
    %load/vec4 v0x600001459290_0;
    %assign/vec4 v0x600001459680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014598c0_0, 0;
    %load/vec4 v0x6000014597a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.55, 8;
    %load/vec4 v0x6000014599e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014599e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
T_13.55 ;
    %jmp T_13.54;
T_13.51 ;
    %load/vec4 v0x600001459290_0;
    %assign/vec4 v0x60000145a250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000145a490_0, 0;
    %load/vec4 v0x60000145a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.57, 8;
    %load/vec4 v0x6000014599e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014599e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
T_13.57 ;
    %jmp T_13.54;
T_13.52 ;
    %load/vec4 v0x600001459290_0;
    %assign/vec4 v0x600001458990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001458bd0_0, 0;
    %load/vec4 v0x600001458ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.59, 8;
    %load/vec4 v0x6000014599e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014599e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
T_13.59 ;
    %jmp T_13.54;
T_13.54 ;
    %pop/vec4 1;
    %jmp T_13.24;
T_13.19 ;
    %load/vec4 v0x6000014587e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_13.64, 6;
    %load/vec4 v0x6000014599e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014599e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
    %jmp T_13.66;
T_13.61 ;
    %load/vec4 v0x600001459560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.67, 8;
    %load/vec4 v0x6000014599e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014599e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
T_13.67 ;
    %jmp T_13.66;
T_13.62 ;
    %load/vec4 v0x60000145a130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.69, 8;
    %load/vec4 v0x6000014599e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014599e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
T_13.69 ;
    %jmp T_13.66;
T_13.63 ;
    %load/vec4 v0x600001458870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.71, 8;
    %load/vec4 v0x6000014599e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014599e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
T_13.71 ;
    %jmp T_13.66;
T_13.64 ;
    %load/vec4 v0x6000014585a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.73, 8;
    %load/vec4 v0x6000014599e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014599e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
T_13.73 ;
    %jmp T_13.66;
T_13.66 ;
    %pop/vec4 1;
    %jmp T_13.24;
T_13.20 ;
    %load/vec4 v0x600001459ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145a0a0_0, 0;
    %load/vec4 v0x6000014599e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014599e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
T_13.75 ;
    %jmp T_13.24;
T_13.21 ;
    %load/vec4 v0x600001459cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.77, 8;
    %load/vec4 v0x600001459d40_0;
    %assign/vec4 v0x6000014599e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001459440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001458cf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
T_13.77 ;
    %jmp T_13.24;
T_13.22 ;
    %load/vec4 v0x600001459cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001458e10_0, 0;
    %load/vec4 v0x600001459d40_0;
    %assign/vec4 v0x6000014599e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001459440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001459dd0_0, 0;
T_13.79 ;
    %jmp T_13.24;
T_13.24 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14ef987d0;
T_14 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014426d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000145a880_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600001442760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014427f0, 4;
    %assign/vec4 v0x60000145a880_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14ef93b30;
T_15 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014426d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000145aac0_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x60000145aac0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000145aac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145aa30, 0, 4;
    %load/vec4 v0x60000145aac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000145aac0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000145ab50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600001442760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014427f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145aa30, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000145aac0_0, 0, 32;
T_15.6 ;
    %load/vec4 v0x60000145aac0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_15.7, 5;
    %load/vec4 v0x60000145aac0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000145aa30, 4;
    %ix/getv/s 3, v0x60000145aac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145aa30, 0, 4;
    %load/vec4 v0x60000145aac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000145aac0_0, 0, 32;
    %jmp T_15.6;
T_15.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000145aa30, 4;
    %assign/vec4 v0x60000145ab50_0, 0;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14ef8ee90;
T_16 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014426d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000145ad90_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x60000145ad90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000145ad90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145ad00, 0, 4;
    %load/vec4 v0x60000145ad90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000145ad90_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000145ae20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600001442760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014427f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145ad00, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000145ad90_0, 0, 32;
T_16.6 ;
    %load/vec4 v0x60000145ad90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_16.7, 5;
    %load/vec4 v0x60000145ad90_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000145ad00, 4;
    %ix/getv/s 3, v0x60000145ad90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145ad00, 0, 4;
    %load/vec4 v0x60000145ad90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000145ad90_0, 0, 32;
    %jmp T_16.6;
T_16.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000145ad00, 4;
    %assign/vec4 v0x60000145ae20_0, 0;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14ef8a1f0;
T_17 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014426d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000145b060_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x60000145b060_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000145b060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145afd0, 0, 4;
    %load/vec4 v0x60000145b060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000145b060_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000145b0f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600001442760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014427f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145afd0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000145b060_0, 0, 32;
T_17.6 ;
    %load/vec4 v0x60000145b060_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_17.7, 5;
    %load/vec4 v0x60000145b060_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000145afd0, 4;
    %ix/getv/s 3, v0x60000145b060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145afd0, 0, 4;
    %load/vec4 v0x60000145b060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000145b060_0, 0, 32;
    %jmp T_17.6;
T_17.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000145afd0, 4;
    %assign/vec4 v0x60000145b0f0_0, 0;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14ef3f4a0;
T_18 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000145bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000145bd50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000145b690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000145b600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000145bb10_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60000145b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x60000145bcc0_0;
    %assign/vec4 v0x60000145bd50_0, 0;
T_18.2 ;
    %load/vec4 v0x60000145b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x60000145b570_0;
    %assign/vec4 v0x60000145b690_0, 0;
    %load/vec4 v0x60000145b690_0;
    %assign/vec4 v0x60000145b600_0, 0;
    %load/vec4 v0x60000145b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x60000145b9f0_0;
    %assign/vec4 v0x60000145bb10_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x60000145ba80_0;
    %load/vec4 v0x60000145b9f0_0;
    %add;
    %assign/vec4 v0x60000145bb10_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14ef3f060;
T_19 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001455170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001455320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001454c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001454bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014550e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600001454ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600001455290_0;
    %assign/vec4 v0x600001455320_0, 0;
T_19.2 ;
    %load/vec4 v0x600001454e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600001454b40_0;
    %assign/vec4 v0x600001454c60_0, 0;
    %load/vec4 v0x600001454c60_0;
    %assign/vec4 v0x600001454bd0_0, 0;
    %load/vec4 v0x600001454cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600001454fc0_0;
    %assign/vec4 v0x6000014550e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600001455050_0;
    %load/vec4 v0x600001454fc0_0;
    %add;
    %assign/vec4 v0x6000014550e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x14ef64ab0;
T_20 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014566d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001456880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014561c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001456130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001456640_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600001456400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000014567f0_0;
    %assign/vec4 v0x600001456880_0, 0;
T_20.2 ;
    %load/vec4 v0x600001456370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000014560a0_0;
    %assign/vec4 v0x6000014561c0_0, 0;
    %load/vec4 v0x6000014561c0_0;
    %assign/vec4 v0x600001456130_0, 0;
    %load/vec4 v0x600001456250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600001456520_0;
    %assign/vec4 v0x600001456640_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x6000014565b0_0;
    %load/vec4 v0x600001456520_0;
    %add;
    %assign/vec4 v0x600001456640_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14ef5fe10;
T_21 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001457c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001457de0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001457720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001457690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001457ba0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600001457960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600001457d50_0;
    %assign/vec4 v0x600001457de0_0, 0;
T_21.2 ;
    %load/vec4 v0x6000014578d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600001457600_0;
    %assign/vec4 v0x600001457720_0, 0;
    %load/vec4 v0x600001457720_0;
    %assign/vec4 v0x600001457690_0, 0;
    %load/vec4 v0x6000014577b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600001457a80_0;
    %assign/vec4 v0x600001457ba0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600001457b10_0;
    %load/vec4 v0x600001457a80_0;
    %add;
    %assign/vec4 v0x600001457ba0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14ef58b20;
T_22 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001451200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014513b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001450cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001450c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001451170_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600001450f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600001451320_0;
    %assign/vec4 v0x6000014513b0_0, 0;
T_22.2 ;
    %load/vec4 v0x600001450ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600001450bd0_0;
    %assign/vec4 v0x600001450cf0_0, 0;
    %load/vec4 v0x600001450cf0_0;
    %assign/vec4 v0x600001450c60_0, 0;
    %load/vec4 v0x600001450d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600001451050_0;
    %assign/vec4 v0x600001451170_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000014510e0_0;
    %load/vec4 v0x600001451050_0;
    %add;
    %assign/vec4 v0x600001451170_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x14ef53e80;
T_23 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001452760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001452910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001452250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014521c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014526d0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600001452490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600001452880_0;
    %assign/vec4 v0x600001452910_0, 0;
T_23.2 ;
    %load/vec4 v0x600001452400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600001452130_0;
    %assign/vec4 v0x600001452250_0, 0;
    %load/vec4 v0x600001452250_0;
    %assign/vec4 v0x6000014521c0_0, 0;
    %load/vec4 v0x6000014522e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000014525b0_0;
    %assign/vec4 v0x6000014526d0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600001452640_0;
    %load/vec4 v0x6000014525b0_0;
    %add;
    %assign/vec4 v0x6000014526d0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14ef4f1e0;
T_24 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001453cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001453e70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014537b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001453720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001453c30_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000014539f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x600001453de0_0;
    %assign/vec4 v0x600001453e70_0, 0;
T_24.2 ;
    %load/vec4 v0x600001453960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x600001453690_0;
    %assign/vec4 v0x6000014537b0_0, 0;
    %load/vec4 v0x6000014537b0_0;
    %assign/vec4 v0x600001453720_0, 0;
    %load/vec4 v0x600001453840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x600001453b10_0;
    %assign/vec4 v0x600001453c30_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x600001453ba0_0;
    %load/vec4 v0x600001453b10_0;
    %add;
    %assign/vec4 v0x600001453c30_0, 0;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x14ef4a540;
T_25 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000144d290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000144d440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000144cd80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000144ccf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000144d200_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x60000144cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x60000144d3b0_0;
    %assign/vec4 v0x60000144d440_0, 0;
T_25.2 ;
    %load/vec4 v0x60000144cf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x60000144cc60_0;
    %assign/vec4 v0x60000144cd80_0, 0;
    %load/vec4 v0x60000144cd80_0;
    %assign/vec4 v0x60000144ccf0_0, 0;
    %load/vec4 v0x60000144ce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x60000144d0e0_0;
    %assign/vec4 v0x60000144d200_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x60000144d170_0;
    %load/vec4 v0x60000144d0e0_0;
    %add;
    %assign/vec4 v0x60000144d200_0, 0;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14ef43250;
T_26 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000144e7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000144e9a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000144e2e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000144e250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000144e760_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x60000144e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x60000144e910_0;
    %assign/vec4 v0x60000144e9a0_0, 0;
T_26.2 ;
    %load/vec4 v0x60000144e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x60000144e1c0_0;
    %assign/vec4 v0x60000144e2e0_0, 0;
    %load/vec4 v0x60000144e2e0_0;
    %assign/vec4 v0x60000144e250_0, 0;
    %load/vec4 v0x60000144e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x60000144e640_0;
    %assign/vec4 v0x60000144e760_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x60000144e6d0_0;
    %load/vec4 v0x60000144e640_0;
    %add;
    %assign/vec4 v0x60000144e760_0, 0;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14f85d8f0;
T_27 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000144fd50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000144ff00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000144f840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000144f7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000144fcc0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x60000144fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x60000144fe70_0;
    %assign/vec4 v0x60000144ff00_0, 0;
T_27.2 ;
    %load/vec4 v0x60000144f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x60000144f720_0;
    %assign/vec4 v0x60000144f840_0, 0;
    %load/vec4 v0x60000144f840_0;
    %assign/vec4 v0x60000144f7b0_0, 0;
    %load/vec4 v0x60000144f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0x60000144fba0_0;
    %assign/vec4 v0x60000144fcc0_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x60000144fc30_0;
    %load/vec4 v0x60000144fba0_0;
    %add;
    %assign/vec4 v0x60000144fcc0_0, 0;
T_27.7 ;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14f811170;
T_28 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001449320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014494d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001448e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001448d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001449290_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x600001449050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x600001449440_0;
    %assign/vec4 v0x6000014494d0_0, 0;
T_28.2 ;
    %load/vec4 v0x600001448fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x600001448cf0_0;
    %assign/vec4 v0x600001448e10_0, 0;
    %load/vec4 v0x600001448e10_0;
    %assign/vec4 v0x600001448d80_0, 0;
    %load/vec4 v0x600001448ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600001449170_0;
    %assign/vec4 v0x600001449290_0, 0;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x600001449200_0;
    %load/vec4 v0x600001449170_0;
    %add;
    %assign/vec4 v0x600001449290_0, 0;
T_28.7 ;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x14f810d30;
T_29 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000144a880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000144aa30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000144a370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000144a2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000144a7f0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x60000144a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x60000144a9a0_0;
    %assign/vec4 v0x60000144aa30_0, 0;
T_29.2 ;
    %load/vec4 v0x60000144a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x60000144a250_0;
    %assign/vec4 v0x60000144a370_0, 0;
    %load/vec4 v0x60000144a370_0;
    %assign/vec4 v0x60000144a2e0_0, 0;
    %load/vec4 v0x60000144a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x60000144a6d0_0;
    %assign/vec4 v0x60000144a7f0_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0x60000144a760_0;
    %load/vec4 v0x60000144a6d0_0;
    %add;
    %assign/vec4 v0x60000144a7f0_0, 0;
T_29.7 ;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x14f834130;
T_30 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000144bde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001444000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000144b8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000144b840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000144bd50_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x60000144bb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x60000144bf00_0;
    %assign/vec4 v0x600001444000_0, 0;
T_30.2 ;
    %load/vec4 v0x60000144ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x60000144b7b0_0;
    %assign/vec4 v0x60000144b8d0_0, 0;
    %load/vec4 v0x60000144b8d0_0;
    %assign/vec4 v0x60000144b840_0, 0;
    %load/vec4 v0x60000144b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x60000144bc30_0;
    %assign/vec4 v0x60000144bd50_0, 0;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x60000144bcc0_0;
    %load/vec4 v0x60000144bc30_0;
    %add;
    %assign/vec4 v0x60000144bd50_0, 0;
T_30.7 ;
T_30.4 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x14f82f490;
T_31 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014453b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001445560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001444ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001444e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001445320_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x6000014450e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x6000014454d0_0;
    %assign/vec4 v0x600001445560_0, 0;
T_31.2 ;
    %load/vec4 v0x600001445050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0x600001444d80_0;
    %assign/vec4 v0x600001444ea0_0, 0;
    %load/vec4 v0x600001444ea0_0;
    %assign/vec4 v0x600001444e10_0, 0;
    %load/vec4 v0x600001444f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x600001445200_0;
    %assign/vec4 v0x600001445320_0, 0;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0x600001445290_0;
    %load/vec4 v0x600001445200_0;
    %add;
    %assign/vec4 v0x600001445320_0, 0;
T_31.7 ;
T_31.4 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x14f825b50;
T_32 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001446910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001446ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001446400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001446370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001446880_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x600001446640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x600001446a30_0;
    %assign/vec4 v0x600001446ac0_0, 0;
T_32.2 ;
    %load/vec4 v0x6000014465b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x6000014462e0_0;
    %assign/vec4 v0x600001446400_0, 0;
    %load/vec4 v0x600001446400_0;
    %assign/vec4 v0x600001446370_0, 0;
    %load/vec4 v0x600001446490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x600001446760_0;
    %assign/vec4 v0x600001446880_0, 0;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v0x6000014467f0_0;
    %load/vec4 v0x600001446760_0;
    %add;
    %assign/vec4 v0x600001446880_0, 0;
T_32.7 ;
T_32.4 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x14f820eb0;
T_33 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001447e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001440090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001447960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014478d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001447de0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x600001447ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x600001440000_0;
    %assign/vec4 v0x600001440090_0, 0;
T_33.2 ;
    %load/vec4 v0x600001447b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x600001447840_0;
    %assign/vec4 v0x600001447960_0, 0;
    %load/vec4 v0x600001447960_0;
    %assign/vec4 v0x6000014478d0_0, 0;
    %load/vec4 v0x6000014479f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %load/vec4 v0x600001447cc0_0;
    %assign/vec4 v0x600001447de0_0, 0;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x600001447d50_0;
    %load/vec4 v0x600001447cc0_0;
    %add;
    %assign/vec4 v0x600001447de0_0, 0;
T_33.7 ;
T_33.4 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x14ef83570;
T_34 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014426d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000145a5b0_0, 0, 32;
T_34.2 ;
    %load/vec4 v0x60000145a5b0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_34.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000145a5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145a520, 0, 4;
    %load/vec4 v0x60000145a5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000145a5b0_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x600001442370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001442400, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145a520, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000145a5b0_0, 0, 32;
T_34.6 ;
    %load/vec4 v0x60000145a5b0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_34.7, 5;
    %load/vec4 v0x60000145a5b0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000145a520, 4;
    %ix/getv/s 3, v0x60000145a5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145a520, 0, 4;
    %load/vec4 v0x60000145a5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000145a5b0_0, 0, 32;
    %jmp T_34.6;
T_34.7 ;
T_34.4 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x14efa6db0;
T_35 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014426d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000145a6d0_0, 0, 32;
T_35.2 ;
    %load/vec4 v0x60000145a6d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000145a6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145a640, 0, 4;
    %load/vec4 v0x60000145a6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000145a6d0_0, 0, 32;
    %jmp T_35.2;
T_35.3 ;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x600001442370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001442400, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145a640, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000145a6d0_0, 0, 32;
T_35.6 ;
    %load/vec4 v0x60000145a6d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.7, 5;
    %load/vec4 v0x60000145a6d0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000145a640, 4;
    %ix/getv/s 3, v0x60000145a6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145a640, 0, 4;
    %load/vec4 v0x60000145a6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000145a6d0_0, 0, 32;
    %jmp T_35.6;
T_35.7 ;
T_35.4 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x14efa2110;
T_36 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014426d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000145a7f0_0, 0, 32;
T_36.2 ;
    %load/vec4 v0x60000145a7f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_36.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000145a7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145a760, 0, 4;
    %load/vec4 v0x60000145a7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000145a7f0_0, 0, 32;
    %jmp T_36.2;
T_36.3 ;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x600001442370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001442400, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145a760, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000145a7f0_0, 0, 32;
T_36.6 ;
    %load/vec4 v0x60000145a7f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_36.7, 5;
    %load/vec4 v0x60000145a7f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000145a760, 4;
    %ix/getv/s 3, v0x60000145a7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145a760, 0, 4;
    %load/vec4 v0x60000145a7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000145a7f0_0, 0, 32;
    %jmp T_36.6;
T_36.7 ;
T_36.4 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x14efc9ea0;
T_37 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014426d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000014429a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000014420a0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x600001442a30_0;
    %assign/vec4 v0x6000014429a0_0, 0;
    %load/vec4 v0x600001442130_0;
    %assign/vec4 v0x6000014420a0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x14efc9ea0;
T_38 ;
    %wait E_0x600003c99880;
    %load/vec4 v0x6000014429a0_0;
    %store/vec4 v0x600001442a30_0, 0, 3;
    %load/vec4 v0x6000014420a0_0;
    %store/vec4 v0x600001442130_0, 0, 16;
    %load/vec4 v0x6000014429a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %jmp T_38.5;
T_38.0 ;
    %load/vec4 v0x600001442910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v0x600001442be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_38.9, 8;
T_38.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_38.9, 8;
 ; End of false expr.
    %blend;
T_38.9;
    %store/vec4 v0x600001442a30_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001442130_0, 0, 16;
T_38.6 ;
    %jmp T_38.5;
T_38.1 ;
    %load/vec4 v0x600001442be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001442a30_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001442130_0, 0, 16;
T_38.10 ;
    %jmp T_38.5;
T_38.2 ;
    %load/vec4 v0x6000014420a0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001442130_0, 0, 16;
    %load/vec4 v0x600001441ef0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000014420a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_38.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001442a30_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001442130_0, 0, 16;
T_38.12 ;
    %jmp T_38.5;
T_38.3 ;
    %load/vec4 v0x6000014420a0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001442130_0, 0, 16;
    %load/vec4 v0x6000014422e0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000014420a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_38.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001442a30_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001442130_0, 0, 16;
T_38.14 ;
    %jmp T_38.5;
T_38.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001442a30_0, 0, 3;
    %jmp T_38.5;
T_38.5 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x14efea1b0;
T_39 ;
    %wait E_0x600003c94a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x60000147ef40_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x14efea1b0;
T_40 ;
    %wait E_0x600003c94a40;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f180, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000147e9a0_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x14efea320;
T_41 ;
    %wait E_0x600003c94a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x60000147ef40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x14efea320;
T_42 ;
    %wait E_0x600003c94a40;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f180, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000147e9a0_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x14efe7b60;
T_43 ;
    %wait E_0x600003c94a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x60000147ef40_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x14efe7b60;
T_44 ;
    %wait E_0x600003c94a40;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f180, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000147e9a0_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x14efe7cd0;
T_45 ;
    %wait E_0x600003c94a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x60000147ef40_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x14efe7cd0;
T_46 ;
    %wait E_0x600003c94a40;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f180, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000147e9a0_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x14efe5510;
T_47 ;
    %wait E_0x600003c94a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x60000147ef40_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x14efe5510;
T_48 ;
    %wait E_0x600003c94a40;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f180, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000147e9a0_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x14efe5680;
T_49 ;
    %wait E_0x600003c94a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x60000147ef40_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x14efe5680;
T_50 ;
    %wait E_0x600003c94a40;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f180, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000147e9a0_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x14efe2ec0;
T_51 ;
    %wait E_0x600003c94a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x60000147ef40_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x14efe2ec0;
T_52 ;
    %wait E_0x600003c94a40;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f180, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000147e9a0_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14efe3030;
T_53 ;
    %wait E_0x600003c94a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x60000147ef40_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x14efe3030;
T_54 ;
    %wait E_0x600003c94a40;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f180, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000147e9a0_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x14efe0870;
T_55 ;
    %wait E_0x600003c94a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x60000147ef40_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x14efe0870;
T_56 ;
    %wait E_0x600003c94a40;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f180, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000147e9a0_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x14efe09e0;
T_57 ;
    %wait E_0x600003c94a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x60000147ef40_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x14efe09e0;
T_58 ;
    %wait E_0x600003c94a40;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f180, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000147e9a0_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x14efde220;
T_59 ;
    %wait E_0x600003c94a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x60000147ef40_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x14efde220;
T_60 ;
    %wait E_0x600003c94a40;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f180, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000147e9a0_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x14efde390;
T_61 ;
    %wait E_0x600003c94a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_61.9;
T_61.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_61.9;
T_61.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_61.9;
T_61.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_61.9;
T_61.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.11, 8;
T_61.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_61.11, 8;
 ; End of false expr.
    %blend;
T_61.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_61.9;
T_61.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.13, 8;
T_61.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_61.13, 8;
 ; End of false expr.
    %blend;
T_61.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_61.9;
T_61.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_61.9;
T_61.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_61.9;
T_61.7 ;
    %load/vec4 v0x60000147ef40_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_61.9;
T_61.9 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x14efde390;
T_62 ;
    %wait E_0x600003c94a40;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f180, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000147e9a0_0, 4, 16;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x14efdbbd0;
T_63 ;
    %wait E_0x600003c94a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_63.9;
T_63.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_63.9;
T_63.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_63.9;
T_63.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_63.9;
T_63.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_63.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_63.11, 8;
T_63.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_63.11, 8;
 ; End of false expr.
    %blend;
T_63.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_63.9;
T_63.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_63.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_63.13, 8;
T_63.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_63.13, 8;
 ; End of false expr.
    %blend;
T_63.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_63.9;
T_63.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_63.9;
T_63.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_63.9;
T_63.7 ;
    %load/vec4 v0x60000147ef40_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_63.9;
T_63.9 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x14efdbbd0;
T_64 ;
    %wait E_0x600003c94a40;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f180, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000147e9a0_0, 4, 16;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x14efdbd40;
T_65 ;
    %wait E_0x600003c94a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_65.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_65.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_65.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_65.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_65.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_65.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_65.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_65.9;
T_65.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_65.9;
T_65.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_65.9;
T_65.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_65.9;
T_65.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_65.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_65.11, 8;
T_65.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_65.11, 8;
 ; End of false expr.
    %blend;
T_65.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_65.9;
T_65.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_65.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_65.13, 8;
T_65.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_65.13, 8;
 ; End of false expr.
    %blend;
T_65.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_65.9;
T_65.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_65.9;
T_65.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_65.9;
T_65.7 ;
    %load/vec4 v0x60000147ef40_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_65.9;
T_65.9 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x14efdbd40;
T_66 ;
    %wait E_0x600003c94a40;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f180, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000147e9a0_0, 4, 16;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x14efd9580;
T_67 ;
    %wait E_0x600003c94a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_67.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_67.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_67.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_67.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_67.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_67.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_67.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_67.9;
T_67.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_67.9;
T_67.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_67.9;
T_67.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_67.9;
T_67.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_67.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_67.11, 8;
T_67.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_67.11, 8;
 ; End of false expr.
    %blend;
T_67.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_67.9;
T_67.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_67.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_67.13, 8;
T_67.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_67.13, 8;
 ; End of false expr.
    %blend;
T_67.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_67.9;
T_67.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_67.9;
T_67.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_67.9;
T_67.7 ;
    %load/vec4 v0x60000147ef40_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_67.9;
T_67.9 ;
    %pop/vec4 1;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x14efd9580;
T_68 ;
    %wait E_0x600003c94a40;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f180, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000147e9a0_0, 4, 16;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x14efd96f0;
T_69 ;
    %wait E_0x600003c94a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_69.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_69.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_69.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_69.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_69.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_69.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_69.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_69.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_69.9;
T_69.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_69.9;
T_69.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_69.9;
T_69.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f0f0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_69.9;
T_69.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_69.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_69.11, 8;
T_69.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_69.11, 8;
 ; End of false expr.
    %blend;
T_69.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_69.9;
T_69.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_69.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_69.13, 8;
T_69.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %jmp/0 T_69.13, 8;
 ; End of false expr.
    %blend;
T_69.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_69.9;
T_69.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_69.9;
T_69.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f060, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_69.9;
T_69.7 ;
    %load/vec4 v0x60000147ef40_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000147f180, 4, 0;
    %jmp T_69.9;
T_69.9 ;
    %pop/vec4 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x14efd96f0;
T_70 ;
    %wait E_0x600003c94a40;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f180, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000147e9a0_0, 4, 16;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x14eff4980;
T_71 ;
    %wait E_0x600003c94980;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000147efd0_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x60000147efd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_71.1, 5;
    %ix/getv/s 4, v0x60000147efd0_0;
    %load/vec4a v0x60000147f060, 4;
    %ix/getv/s 4, v0x60000147efd0_0;
    %store/vec4a v0x60000147f3c0, 4, 0;
    %load/vec4 v0x60000147efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000147efd0_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000147fa80_0, 0, 32;
T_71.2 ;
    %load/vec4 v0x60000147fa80_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_71.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000147efd0_0, 0, 32;
T_71.4 ;
    %load/vec4 v0x60000147efd0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x60000147fa80_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_71.5, 5;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_71.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_71.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_71.8, 6;
    %load/vec4 v0x60000147fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000147efd0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000147f3c0, 4;
    %load/vec4 v0x60000147fa80_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000147efd0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000147f3c0, 4, 0;
    %jmp T_71.10;
T_71.6 ;
    %load/vec4 v0x60000147fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000147efd0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000147f3c0, 4;
    %load/vec4 v0x60000147fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000147efd0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000147f3c0, 4;
    %add;
    %load/vec4 v0x60000147fa80_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000147efd0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000147f3c0, 4, 0;
    %jmp T_71.10;
T_71.7 ;
    %load/vec4 v0x60000147fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000147efd0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000147f3c0, 4;
    %load/vec4 v0x60000147fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000147efd0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000147f3c0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_71.11, 8;
    %load/vec4 v0x60000147fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000147efd0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000147f3c0, 4;
    %jmp/1 T_71.12, 8;
T_71.11 ; End of true expr.
    %load/vec4 v0x60000147fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000147efd0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000147f3c0, 4;
    %jmp/0 T_71.12, 8;
 ; End of false expr.
    %blend;
T_71.12;
    %load/vec4 v0x60000147fa80_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000147efd0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000147f3c0, 4, 0;
    %jmp T_71.10;
T_71.8 ;
    %load/vec4 v0x60000147fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000147efd0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000147f3c0, 4;
    %load/vec4 v0x60000147fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000147efd0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000147f3c0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_71.13, 8;
    %load/vec4 v0x60000147fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000147efd0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000147f3c0, 4;
    %jmp/1 T_71.14, 8;
T_71.13 ; End of true expr.
    %load/vec4 v0x60000147fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000147efd0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000147f3c0, 4;
    %jmp/0 T_71.14, 8;
 ; End of false expr.
    %blend;
T_71.14;
    %load/vec4 v0x60000147fa80_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000147efd0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000147f3c0, 4, 0;
    %jmp T_71.10;
T_71.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60000147efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000147efd0_0, 0, 32;
    %jmp T_71.4;
T_71.5 ;
    %load/vec4 v0x60000147fa80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000147fa80_0, 0, 32;
    %jmp T_71.2;
T_71.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000147f3c0, 4;
    %store/vec4 v0x60000147f330_0, 0, 16;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x14eff4980;
T_72 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000147f450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000147fb10_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000147ec70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000147eeb0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000147e910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000147f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000147f720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000147ee20_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000147f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000147f720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000147ee20_0, 0;
    %load/vec4 v0x60000147fb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_72.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_72.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000147fb10_0, 0;
    %jmp T_72.9;
T_72.2 ;
    %load/vec4 v0x60000147ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.10, 8;
    %load/vec4 v0x60000147eac0_0;
    %assign/vec4 v0x60000147ec70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000147fb10_0, 0;
T_72.10 ;
    %jmp T_72.9;
T_72.3 ;
    %load/vec4 v0x60000147ed90_0;
    %assign/vec4 v0x60000147eeb0_0, 0;
    %load/vec4 v0x60000147f210_0;
    %assign/vec4 v0x60000147e910_0, 0;
    %load/vec4 v0x60000147fba0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_72.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_72.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_72.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_72.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_72.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000147fb10_0, 0;
    %jmp T_72.18;
T_72.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000147f720_0, 0;
    %load/vec4 v0x60000147f210_0;
    %assign/vec4 v0x60000147f570_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000147fb10_0, 0;
    %jmp T_72.18;
T_72.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000147f9f0_0, 0;
    %load/vec4 v0x60000147f210_0;
    %assign/vec4 v0x60000147f570_0, 0;
    %load/vec4 v0x60000147fde0_0;
    %assign/vec4 v0x60000147f8d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000147fb10_0, 0;
    %jmp T_72.18;
T_72.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000147fb10_0, 0;
    %jmp T_72.18;
T_72.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000147fb10_0, 0;
    %jmp T_72.18;
T_72.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000147fb10_0, 0;
    %jmp T_72.18;
T_72.18 ;
    %pop/vec4 1;
    %jmp T_72.9;
T_72.4 ;
    %load/vec4 v0x60000147e9a0_0;
    %load/vec4 v0x60000147fc30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000147fcc0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000147fb10_0, 0;
    %jmp T_72.9;
T_72.5 ;
    %load/vec4 v0x60000147f7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.19, 8;
    %load/vec4 v0x60000147fba0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_72.21, 4;
    %load/vec4 v0x60000147f600_0;
    %load/vec4 v0x60000147fc30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000147fcc0, 0, 4;
T_72.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000147fb10_0, 0;
T_72.19 ;
    %jmp T_72.9;
T_72.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x60000147f330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000147fc30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000147fcc0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000147fb10_0, 0;
    %jmp T_72.9;
T_72.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000147ee20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000147fb10_0, 0;
    %jmp T_72.9;
T_72.9 ;
    %pop/vec4 1;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x14efd1190;
T_73 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000145ec70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000145e520_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000145ebe0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000145e640_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000145ea30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000145eb50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000145e0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000145e130_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000145ed90_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000145f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145f210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145ef40_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000145d4d0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000145d0e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000145d5f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000145d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145d7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145d3b0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000145dd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145de60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145e010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145db90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145e880_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145f210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145ef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145e880_0, 0;
    %load/vec4 v0x60000145f330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_73.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_73.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_73.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_73.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_73.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_73.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_73.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_73.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
    %jmp T_73.14;
T_73.2 ;
    %load/vec4 v0x60000145e5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.15, 8;
    %load/vec4 v0x60000145e370_0;
    %assign/vec4 v0x60000145e520_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
T_73.15 ;
    %jmp T_73.14;
T_73.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000145ebe0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000145e640_0, 0;
    %load/vec4 v0x60000145e9a0_0;
    %assign/vec4 v0x60000145ea30_0, 0;
    %load/vec4 v0x60000145eac0_0;
    %assign/vec4 v0x60000145eb50_0, 0;
    %load/vec4 v0x60000145e1c0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_73.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_73.18, 8;
T_73.17 ; End of true expr.
    %load/vec4 v0x60000145e1c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_73.18, 8;
 ; End of false expr.
    %blend;
T_73.18;
    %pad/u 8;
    %assign/vec4 v0x60000145e130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000145e0a0_0, 0;
    %load/vec4 v0x60000145f3c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_73.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_73.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
    %jmp T_73.22;
T_73.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
    %jmp T_73.22;
T_73.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
    %jmp T_73.22;
T_73.22 ;
    %pop/vec4 1;
    %jmp T_73.14;
T_73.4 ;
    %load/vec4 v0x60000145ea30_0;
    %assign/vec4 v0x60000145d0e0_0, 0;
    %load/vec4 v0x60000145e130_0;
    %assign/vec4 v0x60000145d200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000145d3b0_0, 0;
    %load/vec4 v0x60000145d290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.25, 9;
    %load/vec4 v0x60000145d3b0_0;
    %and;
T_73.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145d3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000145db90_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
T_73.23 ;
    %jmp T_73.14;
T_73.5 ;
    %load/vec4 v0x60000145dc20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.28, 9;
    %load/vec4 v0x60000145db90_0;
    %and;
T_73.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.26, 8;
    %load/vec4 v0x60000145d9e0_0;
    %assign/vec4 v0x60000145e6d0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
T_73.26 ;
    %jmp T_73.14;
T_73.6 ;
    %load/vec4 v0x60000145eb50_0;
    %assign/vec4 v0x60000145ed90_0, 0;
    %load/vec4 v0x60000145e6d0_0;
    %assign/vec4 v0x60000145f0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000145f210_0, 0;
    %load/vec4 v0x60000145efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.29, 8;
    %load/vec4 v0x60000145eb50_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000145eb50_0, 0;
    %load/vec4 v0x60000145e640_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000145e640_0, 0;
    %load/vec4 v0x60000145e0a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000145e0a0_0, 0;
    %load/vec4 v0x60000145e130_0;
    %load/vec4 v0x60000145e0a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_73.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145db90_0, 0;
    %load/vec4 v0x60000145e1c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000145e640_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_73.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
    %jmp T_73.34;
T_73.33 ;
    %load/vec4 v0x60000145ea30_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000145ea30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000145e0a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
T_73.34 ;
    %jmp T_73.32;
T_73.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
T_73.32 ;
T_73.29 ;
    %jmp T_73.14;
T_73.7 ;
    %load/vec4 v0x60000145eb50_0;
    %assign/vec4 v0x60000145ed90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000145ef40_0, 0;
    %load/vec4 v0x60000145efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.35, 8;
    %load/vec4 v0x60000145ee20_0;
    %assign/vec4 v0x60000145e6d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
T_73.35 ;
    %jmp T_73.14;
T_73.8 ;
    %load/vec4 v0x60000145ea30_0;
    %assign/vec4 v0x60000145d4d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000145d5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000145d7a0_0, 0;
    %load/vec4 v0x60000145d680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.39, 9;
    %load/vec4 v0x60000145d7a0_0;
    %and;
T_73.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145d7a0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
T_73.37 ;
    %jmp T_73.14;
T_73.9 ;
    %load/vec4 v0x60000145e6d0_0;
    %assign/vec4 v0x60000145dd40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000145de60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000145e010_0, 0;
    %load/vec4 v0x60000145def0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.42, 9;
    %load/vec4 v0x60000145e010_0;
    %and;
T_73.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145e010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145de60_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
T_73.40 ;
    %jmp T_73.14;
T_73.10 ;
    %load/vec4 v0x60000145d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.43, 8;
    %load/vec4 v0x60000145ea30_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000145ea30_0, 0;
    %load/vec4 v0x60000145eb50_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000145eb50_0, 0;
    %load/vec4 v0x60000145e640_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000145e640_0, 0;
    %load/vec4 v0x60000145e1c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000145e640_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_73.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
    %jmp T_73.46;
T_73.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
T_73.46 ;
T_73.43 ;
    %jmp T_73.14;
T_73.11 ;
    %load/vec4 v0x60000145ebe0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000145ebe0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000145e640_0, 0;
    %load/vec4 v0x60000145e250_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000145ebe0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_73.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
    %jmp T_73.48;
T_73.47 ;
    %load/vec4 v0x60000145e9a0_0;
    %load/vec4 v0x60000145ebe0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x60000145f2a0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x60000145ea30_0, 0;
    %load/vec4 v0x60000145eac0_0;
    %load/vec4 v0x60000145ebe0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x60000145e910_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x60000145eb50_0, 0;
    %load/vec4 v0x60000145f3c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_73.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_73.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
    %jmp T_73.52;
T_73.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
    %jmp T_73.52;
T_73.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
    %jmp T_73.52;
T_73.52 ;
    %pop/vec4 1;
T_73.48 ;
    %jmp T_73.14;
T_73.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000145e880_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000145f330_0, 0;
    %jmp T_73.14;
T_73.14 ;
    %pop/vec4 1;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x14ee04b10;
T_74 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x6000014430f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x600001443060_0;
    %load/vec4 v0x600001442d00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001442eb0, 0, 4;
T_74.0 ;
    %load/vec4 v0x600001442fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x600001442d00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001442eb0, 4;
    %assign/vec4 v0x600001442f40_0, 0;
T_74.2 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x14ee04b10;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001442e20_0, 0, 32;
T_75.0 ;
    %load/vec4 v0x600001442e20_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_75.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001442e20_0;
    %store/vec4a v0x600001442eb0, 4, 0;
    %load/vec4 v0x600001442e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001442e20_0, 0, 32;
    %jmp T_75.0;
T_75.1 ;
    %end;
    .thread T_75;
    .scope S_0x14ee0baa0;
T_76 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x600001443600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x600001443570_0;
    %load/vec4 v0x600001443210_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014433c0, 0, 4;
T_76.0 ;
    %load/vec4 v0x6000014434e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600001443210_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000014433c0, 4;
    %assign/vec4 v0x600001443450_0, 0;
T_76.2 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x14ee0baa0;
T_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001443330_0, 0, 32;
T_77.0 ;
    %load/vec4 v0x600001443330_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_77.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001443330_0;
    %store/vec4a v0x6000014433c0, 4, 0;
    %load/vec4 v0x600001443330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001443330_0, 0, 32;
    %jmp T_77.0;
T_77.1 ;
    %end;
    .thread T_77;
    .scope S_0x14ee1b210;
T_78 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x600001443b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x600001443a80_0;
    %load/vec4 v0x600001443720_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014438d0, 0, 4;
T_78.0 ;
    %load/vec4 v0x6000014439f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x600001443720_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000014438d0, 4;
    %assign/vec4 v0x600001443960_0, 0;
T_78.2 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x14ee1b210;
T_79 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001443840_0, 0, 32;
T_79.0 ;
    %load/vec4 v0x600001443840_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_79.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001443840_0;
    %store/vec4a v0x6000014438d0, 4, 0;
    %load/vec4 v0x600001443840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001443840_0, 0, 32;
    %jmp T_79.0;
T_79.1 ;
    %end;
    .thread T_79;
    .scope S_0x14ef38d60;
T_80 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x60000147c090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/vec4 v0x60000147c000_0;
    %load/vec4 v0x600001443c30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001443de0, 0, 4;
T_80.0 ;
    %load/vec4 v0x600001443f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x600001443c30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001443de0, 4;
    %assign/vec4 v0x600001443e70_0, 0;
T_80.2 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x14ef38d60;
T_81 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001443d50_0, 0, 32;
T_81.0 ;
    %load/vec4 v0x600001443d50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_81.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001443d50_0;
    %store/vec4a v0x600001443de0, 4, 0;
    %load/vec4 v0x600001443d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001443d50_0, 0, 32;
    %jmp T_81.0;
T_81.1 ;
    %end;
    .thread T_81;
    .scope S_0x14ee27f20;
T_82 ;
    %wait E_0x600003c9bc80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000147c360_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x60000147c360_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.1, 5;
    %load/vec4 v0x60000147d9e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_82.2, 8;
    %load/vec4 v0x60000147c750_0;
    %pad/u 32;
    %load/vec4 v0x60000147c360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.2;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147dcb0_0, 4, 1;
    %load/vec4 v0x60000147d4d0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_82.3, 8;
    %load/vec4 v0x60000147c5a0_0;
    %pad/u 32;
    %load/vec4 v0x60000147c360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.3;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147db90_0, 4, 1;
    %load/vec4 v0x60000147d7a0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_82.4, 8;
    %load/vec4 v0x60000147c6c0_0;
    %pad/u 32;
    %load/vec4 v0x60000147c360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.4;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147dc20_0, 4, 1;
    %load/vec4 v0x60000147e1c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_82.6, 8;
    %load/vec4 v0x60000147e010_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_82.6;
    %flag_get/vec4 8;
    %jmp/0 T_82.5, 8;
    %load/vec4 v0x60000147c990_0;
    %pad/u 32;
    %load/vec4 v0x60000147c360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.5;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147dd40_0, 4, 1;
    %load/vec4 v0x60000147cfc0_0;
    %flag_set/vec4 8;
    %jmp/1 T_82.8, 8;
    %load/vec4 v0x60000147ce10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_82.8;
    %flag_get/vec4 8;
    %jmp/0 T_82.7, 8;
    %load/vec4 v0x60000147c480_0;
    %pad/u 32;
    %load/vec4 v0x60000147c360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.7;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147db00_0, 4, 1;
    %load/vec4 v0x60000147c360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000147c360_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x14ee27f20;
T_83 ;
    %wait E_0x600003c9bc40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000147c360_0, 0, 32;
T_83.0 ;
    %load/vec4 v0x60000147c360_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_83.1, 5;
    %load/vec4 v0x60000147dcb0_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147d200_0, 4, 1;
    %load/vec4 v0x60000147db90_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_83.2, 8;
    %load/vec4 v0x60000147dcb0_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.2;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147d0e0_0, 4, 1;
    %load/vec4 v0x60000147dc20_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.4, 9;
    %load/vec4 v0x60000147dcb0_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_83.3, 8;
    %load/vec4 v0x60000147db90_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.3;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147d170_0, 4, 1;
    %load/vec4 v0x60000147dd40_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_83.7, 10;
    %load/vec4 v0x60000147dcb0_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.6, 9;
    %load/vec4 v0x60000147db90_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_83.5, 8;
    %load/vec4 v0x60000147dc20_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.5;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147d290_0, 4, 1;
    %load/vec4 v0x60000147db00_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_83.11, 11;
    %load/vec4 v0x60000147dcb0_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_83.10, 10;
    %load/vec4 v0x60000147db90_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.9, 9;
    %load/vec4 v0x60000147dc20_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_83.8, 8;
    %load/vec4 v0x60000147dd40_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.8;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147d050_0, 4, 1;
    %load/vec4 v0x60000147d200_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.12, 8;
    %load/vec4 v0x60000147e400_0;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4a v0x60000147c3f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4a v0x60000147cab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147cb40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147c900_0, 4, 1;
    %jmp T_83.13;
T_83.12 ;
    %load/vec4 v0x60000147d0e0_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.14, 8;
    %load/vec4 v0x60000147e2e0_0;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4a v0x60000147c3f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4a v0x60000147cab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147cb40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147c900_0, 4, 1;
    %jmp T_83.15;
T_83.14 ;
    %load/vec4 v0x60000147d170_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.16, 8;
    %load/vec4 v0x60000147e370_0;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4a v0x60000147c3f0, 4, 0;
    %load/vec4 v0x60000147d710_0;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4a v0x60000147cab0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147cb40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147c900_0, 4, 1;
    %jmp T_83.17;
T_83.16 ;
    %load/vec4 v0x60000147d290_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.18, 8;
    %load/vec4 v0x60000147e490_0;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4a v0x60000147c3f0, 4, 0;
    %load/vec4 v0x60000147e130_0;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4a v0x60000147cab0, 4, 0;
    %load/vec4 v0x60000147e1c0_0;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147cb40_0, 4, 1;
    %load/vec4 v0x60000147e010_0;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147c900_0, 4, 1;
    %jmp T_83.19;
T_83.18 ;
    %load/vec4 v0x60000147d050_0;
    %load/vec4 v0x60000147c360_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.20, 8;
    %load/vec4 v0x60000147e250_0;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4a v0x60000147c3f0, 4, 0;
    %load/vec4 v0x60000147cf30_0;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4a v0x60000147cab0, 4, 0;
    %load/vec4 v0x60000147cfc0_0;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147cb40_0, 4, 1;
    %load/vec4 v0x60000147ce10_0;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147c900_0, 4, 1;
    %jmp T_83.21;
T_83.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4a v0x60000147c3f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4a v0x60000147cab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147cb40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000147c360_0;
    %store/vec4 v0x60000147c900_0, 4, 1;
T_83.21 ;
T_83.19 ;
T_83.17 ;
T_83.15 ;
T_83.13 ;
    %load/vec4 v0x60000147c360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000147c360_0, 0, 32;
    %jmp T_83.0;
T_83.1 ;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x14ee27f20;
T_84 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x60000147c750_0;
    %assign/vec4 v0x60000147c7e0_0, 0;
    %load/vec4 v0x60000147c5a0_0;
    %assign/vec4 v0x60000147c630_0, 0;
    %load/vec4 v0x60000147c990_0;
    %assign/vec4 v0x60000147ca20_0, 0;
    %load/vec4 v0x60000147c480_0;
    %assign/vec4 v0x60000147c510_0, 0;
    %jmp T_84;
    .thread T_84;
    .scope S_0x14ee27f20;
T_85 ;
    %wait E_0x600003c9bbc0;
    %load/vec4 v0x60000147c7e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000147c870, 4;
    %store/vec4 v0x60000147d950_0, 0, 256;
    %load/vec4 v0x60000147c630_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000147c870, 4;
    %store/vec4 v0x60000147d440_0, 0, 256;
    %load/vec4 v0x60000147ca20_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000147c870, 4;
    %store/vec4 v0x60000147df80_0, 0, 256;
    %load/vec4 v0x60000147c510_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000147c870, 4;
    %store/vec4 v0x60000147cd80_0, 0, 256;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x14efd37e0;
T_86 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000147bc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001479f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000147a010_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x60000147a2e0_0;
    %assign/vec4 v0x60000147a010_0, 0;
    %load/vec4 v0x60000147a2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x60000147a1c0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600001479ef0, 4;
    %assign/vec4 v0x600001479f80_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x14efd37e0;
T_87 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x60000147b960_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_87.3, 10;
    %load/vec4 v0x60000147b8d0_0;
    %and;
T_87.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.2, 9;
    %load/vec4 v0x60000147b840_0;
    %and;
T_87.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v0x60000147b7b0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x60000147b720_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001479ef0, 0, 4;
T_87.0 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x14efd37e0;
T_88 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000147bc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001474870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000014747e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001478d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001478e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000147b2a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001478cf0_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x60000147b330_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001474870_0, 0;
    %load/vec4 v0x60000147aa30_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000014747e0_0, 0;
    %load/vec4 v0x60000147b330_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001478d80_0, 0;
    %load/vec4 v0x600001478d80_0;
    %assign/vec4 v0x600001478e10_0, 0;
    %load/vec4 v0x60000147b210_0;
    %assign/vec4 v0x60000147b2a0_0, 0;
    %load/vec4 v0x60000147a6d0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600001478cf0_0, 0;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x14efd37e0;
T_89 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000147bc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000147b330_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000147aac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000147afd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000147aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000147b210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000147b060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000147ab50_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000147b210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000147ab50_0, 0;
    %load/vec4 v0x600001474000_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_89.5, 10;
    %load/vec4 v0x60000147ae20_0;
    %and;
T_89.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_89.4, 9;
    %load/vec4 v0x60000147b330_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_89.6, 4;
    %load/vec4 v0x60000147b330_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_89.6;
    %and;
T_89.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x60000147afd0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000147afd0_0, 0;
T_89.2 ;
    %load/vec4 v0x60000147b330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_89.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_89.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_89.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_89.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_89.11, 6;
    %jmp T_89.12;
T_89.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000147b060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000147afd0_0, 0;
    %load/vec4 v0x60000147a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000147b060_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000147aa30_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000147b330_0, 0;
T_89.13 ;
    %jmp T_89.12;
T_89.8 ;
    %load/vec4 v0x60000147b600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.15, 8;
    %load/vec4 v0x60000147aa30_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60000147aa30_0, 0;
    %load/vec4 v0x60000147aa30_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_89.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000147b210_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000147aac0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000147b330_0, 0;
T_89.17 ;
T_89.15 ;
    %jmp T_89.12;
T_89.9 ;
    %load/vec4 v0x60000147a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.19, 8;
    %load/vec4 v0x60000147aac0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000147aac0_0, 0;
T_89.19 ;
    %load/vec4 v0x60000147be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000147b330_0, 0;
T_89.21 ;
    %jmp T_89.12;
T_89.10 ;
    %load/vec4 v0x60000147afd0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_89.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000147b330_0, 0;
T_89.23 ;
    %jmp T_89.12;
T_89.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000147ab50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000147b330_0, 0;
    %jmp T_89.12;
T_89.12 ;
    %pop/vec4 1;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x14efcfdb0;
T_90 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001471680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001471560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014715f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014714d0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x600001471170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001471560_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_90.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0x600001471560_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001471560_0, 0;
T_90.2 ;
    %load/vec4 v0x600001471d40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000014715f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_90.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.5, 8;
    %load/vec4 v0x6000014715f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000014715f0_0, 0;
T_90.5 ;
    %load/vec4 v0x600001470480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000014714d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_90.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.8, 8;
    %load/vec4 v0x6000014714d0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000014714d0_0, 0;
T_90.8 ;
    %load/vec4 v0x600001471320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.13, 9;
    %load/vec4 v0x600001471200_0;
    %and;
T_90.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.11, 8;
    %load/vec4 v0x600001471560_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001471560_0, 0;
T_90.11 ;
    %load/vec4 v0x600001471ef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.16, 9;
    %load/vec4 v0x600001471dd0_0;
    %and;
T_90.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.14, 8;
    %load/vec4 v0x6000014715f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000014715f0_0, 0;
T_90.14 ;
    %load/vec4 v0x600001470630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.19, 9;
    %load/vec4 v0x600001470510_0;
    %and;
T_90.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.17, 8;
    %load/vec4 v0x6000014714d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000014714d0_0, 0;
T_90.17 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x14efcfdb0;
T_91 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001471680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001471440_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001470cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001470ea0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001470a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001470bd0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000014710e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001471320_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001471cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001471ef0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000014703f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001470630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001470750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001470870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001471b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014701b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001470240_0, 0;
    %fork t_3, S_0x14efafec0;
    %jmp t_2;
    .scope S_0x14efafec0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001476eb0_0, 0, 32;
T_91.2 ;
    %load/vec4 v0x600001476eb0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_91.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001476eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001470f30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600001476eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001470e10, 0, 4;
    %load/vec4 v0x600001476eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001476eb0_0, 0, 32;
    %jmp T_91.2;
T_91.3 ;
    %end;
    .scope S_0x14efcfdb0;
t_2 %join;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x600001471320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.6, 9;
    %load/vec4 v0x600001471200_0;
    %and;
T_91.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001471320_0, 0;
T_91.4 ;
    %load/vec4 v0x600001471ef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.9, 9;
    %load/vec4 v0x600001471dd0_0;
    %and;
T_91.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001471ef0_0, 0;
T_91.7 ;
    %load/vec4 v0x600001470630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.12, 9;
    %load/vec4 v0x600001470510_0;
    %and;
T_91.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001470630_0, 0;
T_91.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001470750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001470bd0_0, 0;
    %load/vec4 v0x600001471830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_91.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_91.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_91.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_91.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_91.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_91.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_91.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_91.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_91.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_91.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
    %jmp T_91.24;
T_91.13 ;
    %load/vec4 v0x600001471710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.25, 8;
    %load/vec4 v0x6000014717a0_0;
    %assign/vec4 v0x600001471440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001470ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001470870_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
T_91.25 ;
    %jmp T_91.24;
T_91.14 ;
    %load/vec4 v0x600001471440_0;
    %assign/vec4 v0x600001470a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001470bd0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
    %jmp T_91.24;
T_91.15 ;
    %load/vec4 v0x600001470c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.27, 8;
    %load/vec4 v0x600001470ab0_0;
    %assign/vec4 v0x600001470cf0_0, 0;
    %load/vec4 v0x600001470ab0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000014701b0_0, 0;
    %load/vec4 v0x600001470ab0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600001470240_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
T_91.27 ;
    %jmp T_91.24;
T_91.16 ;
    %load/vec4 v0x6000014701b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_91.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_91.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_91.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_91.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_91.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_91.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_91.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_91.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_91.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001470870_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
    %jmp T_91.39;
T_91.29 ;
    %load/vec4 v0x600001471440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001471440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
    %jmp T_91.39;
T_91.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
    %jmp T_91.39;
T_91.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
    %jmp T_91.39;
T_91.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
    %jmp T_91.39;
T_91.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
    %jmp T_91.39;
T_91.34 ;
    %load/vec4 v0x600001470ea0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_91.40, 5;
    %load/vec4 v0x600001471440_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001470ea0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001470f30, 0, 4;
    %load/vec4 v0x600001470cf0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001470ea0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001470e10, 0, 4;
    %load/vec4 v0x600001470ea0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001470ea0_0, 0;
    %load/vec4 v0x600001471440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001471440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
    %jmp T_91.41;
T_91.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001470870_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
T_91.41 ;
    %jmp T_91.39;
T_91.35 ;
    %load/vec4 v0x600001470ea0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_91.42, 5;
    %load/vec4 v0x600001470ea0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001470e10, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_91.44, 5;
    %load/vec4 v0x600001470ea0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001470e10, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001470ea0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001470e10, 0, 4;
    %load/vec4 v0x600001470ea0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001470f30, 4;
    %assign/vec4 v0x600001471440_0, 0;
    %jmp T_91.45;
T_91.44 ;
    %load/vec4 v0x600001470ea0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001470ea0_0, 0;
    %load/vec4 v0x600001471440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001471440_0, 0;
T_91.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
    %jmp T_91.43;
T_91.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001470870_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
T_91.43 ;
    %jmp T_91.39;
T_91.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001471b00_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
    %jmp T_91.39;
T_91.37 ;
    %load/vec4 v0x600001470000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001470750_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
T_91.46 ;
    %jmp T_91.39;
T_91.39 ;
    %pop/vec4 1;
    %jmp T_91.24;
T_91.17 ;
    %load/vec4 v0x600001470000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
T_91.48 ;
    %jmp T_91.24;
T_91.18 ;
    %load/vec4 v0x6000014701b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_91.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_91.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_91.52, 6;
    %load/vec4 v0x600001471440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001471440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
    %jmp T_91.54;
T_91.50 ;
    %load/vec4 v0x600001470cf0_0;
    %assign/vec4 v0x6000014710e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001471320_0, 0;
    %load/vec4 v0x600001471200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.55, 8;
    %load/vec4 v0x600001471440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001471440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
T_91.55 ;
    %jmp T_91.54;
T_91.51 ;
    %load/vec4 v0x600001470cf0_0;
    %assign/vec4 v0x600001471cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001471ef0_0, 0;
    %load/vec4 v0x600001471dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.57, 8;
    %load/vec4 v0x600001471440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001471440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
T_91.57 ;
    %jmp T_91.54;
T_91.52 ;
    %load/vec4 v0x600001470cf0_0;
    %assign/vec4 v0x6000014703f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001470630_0, 0;
    %load/vec4 v0x600001470510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.59, 8;
    %load/vec4 v0x600001471440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001471440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
T_91.59 ;
    %jmp T_91.54;
T_91.54 ;
    %pop/vec4 1;
    %jmp T_91.24;
T_91.19 ;
    %load/vec4 v0x600001470240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_91.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_91.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_91.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_91.64, 6;
    %load/vec4 v0x600001471440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001471440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
    %jmp T_91.66;
T_91.61 ;
    %load/vec4 v0x600001470fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.67, 8;
    %load/vec4 v0x600001471440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001471440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
T_91.67 ;
    %jmp T_91.66;
T_91.62 ;
    %load/vec4 v0x600001471b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.69, 8;
    %load/vec4 v0x600001471440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001471440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
T_91.69 ;
    %jmp T_91.66;
T_91.63 ;
    %load/vec4 v0x6000014702d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.71, 8;
    %load/vec4 v0x600001471440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001471440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
T_91.71 ;
    %jmp T_91.66;
T_91.64 ;
    %load/vec4 v0x600001470000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.73, 8;
    %load/vec4 v0x600001471440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001471440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
T_91.73 ;
    %jmp T_91.66;
T_91.66 ;
    %pop/vec4 1;
    %jmp T_91.24;
T_91.20 ;
    %load/vec4 v0x600001471950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001471b00_0, 0;
    %load/vec4 v0x600001471440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001471440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
T_91.75 ;
    %jmp T_91.24;
T_91.21 ;
    %load/vec4 v0x600001471710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.77, 8;
    %load/vec4 v0x6000014717a0_0;
    %assign/vec4 v0x600001471440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001470ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001470750_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
T_91.77 ;
    %jmp T_91.24;
T_91.22 ;
    %load/vec4 v0x600001471710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001470870_0, 0;
    %load/vec4 v0x6000014717a0_0;
    %assign/vec4 v0x600001471440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001470ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001471830_0, 0;
T_91.79 ;
    %jmp T_91.24;
T_91.24 ;
    %pop/vec4 1;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x14ef9bf20;
T_92 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000141a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014722e0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x60000141a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000141a250, 4;
    %assign/vec4 v0x6000014722e0_0, 0;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x14ef998d0;
T_93 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000141a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001472520_0, 0, 32;
T_93.2 ;
    %load/vec4 v0x600001472520_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_93.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001472520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001472490, 0, 4;
    %load/vec4 v0x600001472520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001472520_0, 0, 32;
    %jmp T_93.2;
T_93.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014725b0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x60000141a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000141a250, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001472490, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001472520_0, 0, 32;
T_93.6 ;
    %load/vec4 v0x600001472520_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_93.7, 5;
    %load/vec4 v0x600001472520_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001472490, 4;
    %ix/getv/s 3, v0x600001472520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001472490, 0, 4;
    %load/vec4 v0x600001472520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001472520_0, 0, 32;
    %jmp T_93.6;
T_93.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001472490, 4;
    %assign/vec4 v0x6000014725b0_0, 0;
T_93.4 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x14ef97280;
T_94 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000141a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014727f0_0, 0, 32;
T_94.2 ;
    %load/vec4 v0x6000014727f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_94.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000014727f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001472760, 0, 4;
    %load/vec4 v0x6000014727f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014727f0_0, 0, 32;
    %jmp T_94.2;
T_94.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001472880_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x60000141a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000141a250, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001472760, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000014727f0_0, 0, 32;
T_94.6 ;
    %load/vec4 v0x6000014727f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_94.7, 5;
    %load/vec4 v0x6000014727f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001472760, 4;
    %ix/getv/s 3, v0x6000014727f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001472760, 0, 4;
    %load/vec4 v0x6000014727f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014727f0_0, 0, 32;
    %jmp T_94.6;
T_94.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001472760, 4;
    %assign/vec4 v0x600001472880_0, 0;
T_94.4 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x14ef94c30;
T_95 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000141a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001472ac0_0, 0, 32;
T_95.2 ;
    %load/vec4 v0x600001472ac0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_95.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001472ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001472a30, 0, 4;
    %load/vec4 v0x600001472ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001472ac0_0, 0, 32;
    %jmp T_95.2;
T_95.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001472b50_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x60000141a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000141a250, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001472a30, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001472ac0_0, 0, 32;
T_95.6 ;
    %load/vec4 v0x600001472ac0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_95.7, 5;
    %load/vec4 v0x600001472ac0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001472a30, 4;
    %ix/getv/s 3, v0x600001472ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001472a30, 0, 4;
    %load/vec4 v0x600001472ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001472ac0_0, 0, 32;
    %jmp T_95.6;
T_95.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001472a30, 4;
    %assign/vec4 v0x600001472b50_0, 0;
T_95.4 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x14ef92750;
T_96 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001473600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014737b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014730f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001473060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001473570_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x600001473330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %load/vec4 v0x600001473720_0;
    %assign/vec4 v0x6000014737b0_0, 0;
T_96.2 ;
    %load/vec4 v0x6000014732a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.4, 8;
    %load/vec4 v0x600001472fd0_0;
    %assign/vec4 v0x6000014730f0_0, 0;
    %load/vec4 v0x6000014730f0_0;
    %assign/vec4 v0x600001473060_0, 0;
    %load/vec4 v0x600001473180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.6, 8;
    %load/vec4 v0x600001473450_0;
    %assign/vec4 v0x600001473570_0, 0;
    %jmp T_96.7;
T_96.6 ;
    %load/vec4 v0x6000014734e0_0;
    %load/vec4 v0x600001473450_0;
    %add;
    %assign/vec4 v0x600001473570_0, 0;
T_96.7 ;
T_96.4 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x14ef90100;
T_97 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000146cbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000146cd80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000146c6c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000146c630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000146cb40_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x60000146c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x60000146ccf0_0;
    %assign/vec4 v0x60000146cd80_0, 0;
T_97.2 ;
    %load/vec4 v0x60000146c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.4, 8;
    %load/vec4 v0x60000146c5a0_0;
    %assign/vec4 v0x60000146c6c0_0, 0;
    %load/vec4 v0x60000146c6c0_0;
    %assign/vec4 v0x60000146c630_0, 0;
    %load/vec4 v0x60000146c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.6, 8;
    %load/vec4 v0x60000146ca20_0;
    %assign/vec4 v0x60000146cb40_0, 0;
    %jmp T_97.7;
T_97.6 ;
    %load/vec4 v0x60000146cab0_0;
    %load/vec4 v0x60000146ca20_0;
    %add;
    %assign/vec4 v0x60000146cb40_0, 0;
T_97.7 ;
T_97.4 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x14ef8dab0;
T_98 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000146e130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000146e2e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000146dc20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000146db90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000146e0a0_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x60000146de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %load/vec4 v0x60000146e250_0;
    %assign/vec4 v0x60000146e2e0_0, 0;
T_98.2 ;
    %load/vec4 v0x60000146ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.4, 8;
    %load/vec4 v0x60000146db00_0;
    %assign/vec4 v0x60000146dc20_0, 0;
    %load/vec4 v0x60000146dc20_0;
    %assign/vec4 v0x60000146db90_0, 0;
    %load/vec4 v0x60000146dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.6, 8;
    %load/vec4 v0x60000146df80_0;
    %assign/vec4 v0x60000146e0a0_0, 0;
    %jmp T_98.7;
T_98.6 ;
    %load/vec4 v0x60000146e010_0;
    %load/vec4 v0x60000146df80_0;
    %add;
    %assign/vec4 v0x60000146e0a0_0, 0;
T_98.7 ;
T_98.4 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x14ef8b460;
T_99 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000146f690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000146f840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000146f180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000146f0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000146f600_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x60000146f3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0x60000146f7b0_0;
    %assign/vec4 v0x60000146f840_0, 0;
T_99.2 ;
    %load/vec4 v0x60000146f330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %load/vec4 v0x60000146f060_0;
    %assign/vec4 v0x60000146f180_0, 0;
    %load/vec4 v0x60000146f180_0;
    %assign/vec4 v0x60000146f0f0_0, 0;
    %load/vec4 v0x60000146f210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.6, 8;
    %load/vec4 v0x60000146f4e0_0;
    %assign/vec4 v0x60000146f600_0, 0;
    %jmp T_99.7;
T_99.6 ;
    %load/vec4 v0x60000146f570_0;
    %load/vec4 v0x60000146f4e0_0;
    %add;
    %assign/vec4 v0x60000146f600_0, 0;
T_99.7 ;
T_99.4 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x14ef88e10;
T_100 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001468c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001468e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001468750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014686c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001468bd0_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x600001468990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0x600001468d80_0;
    %assign/vec4 v0x600001468e10_0, 0;
T_100.2 ;
    %load/vec4 v0x600001468900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.4, 8;
    %load/vec4 v0x600001468630_0;
    %assign/vec4 v0x600001468750_0, 0;
    %load/vec4 v0x600001468750_0;
    %assign/vec4 v0x6000014686c0_0, 0;
    %load/vec4 v0x6000014687e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.6, 8;
    %load/vec4 v0x600001468ab0_0;
    %assign/vec4 v0x600001468bd0_0, 0;
    %jmp T_100.7;
T_100.6 ;
    %load/vec4 v0x600001468b40_0;
    %load/vec4 v0x600001468ab0_0;
    %add;
    %assign/vec4 v0x600001468bd0_0, 0;
T_100.7 ;
T_100.4 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x14ef867c0;
T_101 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000146a1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000146a370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001469cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001469c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000146a130_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x600001469ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %load/vec4 v0x60000146a2e0_0;
    %assign/vec4 v0x60000146a370_0, 0;
T_101.2 ;
    %load/vec4 v0x600001469e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.4, 8;
    %load/vec4 v0x600001469b90_0;
    %assign/vec4 v0x600001469cb0_0, 0;
    %load/vec4 v0x600001469cb0_0;
    %assign/vec4 v0x600001469c20_0, 0;
    %load/vec4 v0x600001469d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.6, 8;
    %load/vec4 v0x60000146a010_0;
    %assign/vec4 v0x60000146a130_0, 0;
    %jmp T_101.7;
T_101.6 ;
    %load/vec4 v0x60000146a0a0_0;
    %load/vec4 v0x60000146a010_0;
    %add;
    %assign/vec4 v0x60000146a130_0, 0;
T_101.7 ;
T_101.4 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x14ef6b6e0;
T_102 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000146b720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000146b8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000146b210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000146b180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000146b690_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x60000146b450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v0x60000146b840_0;
    %assign/vec4 v0x60000146b8d0_0, 0;
T_102.2 ;
    %load/vec4 v0x60000146b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %load/vec4 v0x60000146b0f0_0;
    %assign/vec4 v0x60000146b210_0, 0;
    %load/vec4 v0x60000146b210_0;
    %assign/vec4 v0x60000146b180_0, 0;
    %load/vec4 v0x60000146b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.6, 8;
    %load/vec4 v0x60000146b570_0;
    %assign/vec4 v0x60000146b690_0, 0;
    %jmp T_102.7;
T_102.6 ;
    %load/vec4 v0x60000146b600_0;
    %load/vec4 v0x60000146b570_0;
    %add;
    %assign/vec4 v0x60000146b690_0, 0;
T_102.7 ;
T_102.4 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x14ef65d20;
T_103 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001464cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001464ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014647e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001464750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001464c60_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x600001464a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v0x600001464e10_0;
    %assign/vec4 v0x600001464ea0_0, 0;
T_103.2 ;
    %load/vec4 v0x600001464990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.4, 8;
    %load/vec4 v0x6000014646c0_0;
    %assign/vec4 v0x6000014647e0_0, 0;
    %load/vec4 v0x6000014647e0_0;
    %assign/vec4 v0x600001464750_0, 0;
    %load/vec4 v0x600001464870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.6, 8;
    %load/vec4 v0x600001464b40_0;
    %assign/vec4 v0x600001464c60_0, 0;
    %jmp T_103.7;
T_103.6 ;
    %load/vec4 v0x600001464bd0_0;
    %load/vec4 v0x600001464b40_0;
    %add;
    %assign/vec4 v0x600001464c60_0, 0;
T_103.7 ;
T_103.4 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x14ef636d0;
T_104 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001466250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001466400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001465d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001465cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014661c0_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x600001465f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %load/vec4 v0x600001466370_0;
    %assign/vec4 v0x600001466400_0, 0;
T_104.2 ;
    %load/vec4 v0x600001465ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.4, 8;
    %load/vec4 v0x600001465c20_0;
    %assign/vec4 v0x600001465d40_0, 0;
    %load/vec4 v0x600001465d40_0;
    %assign/vec4 v0x600001465cb0_0, 0;
    %load/vec4 v0x600001465dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.6, 8;
    %load/vec4 v0x6000014660a0_0;
    %assign/vec4 v0x6000014661c0_0, 0;
    %jmp T_104.7;
T_104.6 ;
    %load/vec4 v0x600001466130_0;
    %load/vec4 v0x6000014660a0_0;
    %add;
    %assign/vec4 v0x6000014661c0_0, 0;
T_104.7 ;
T_104.4 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x14ef61080;
T_105 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014677b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001467960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014672a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001467210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001467720_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x6000014674e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x6000014678d0_0;
    %assign/vec4 v0x600001467960_0, 0;
T_105.2 ;
    %load/vec4 v0x600001467450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.4, 8;
    %load/vec4 v0x600001467180_0;
    %assign/vec4 v0x6000014672a0_0, 0;
    %load/vec4 v0x6000014672a0_0;
    %assign/vec4 v0x600001467210_0, 0;
    %load/vec4 v0x600001467330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.6, 8;
    %load/vec4 v0x600001467600_0;
    %assign/vec4 v0x600001467720_0, 0;
    %jmp T_105.7;
T_105.6 ;
    %load/vec4 v0x600001467690_0;
    %load/vec4 v0x600001467600_0;
    %add;
    %assign/vec4 v0x600001467720_0, 0;
T_105.7 ;
T_105.4 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x14ef5ea30;
T_106 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001460d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001460f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001460870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014607e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001460cf0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x600001460ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v0x600001460ea0_0;
    %assign/vec4 v0x600001460f30_0, 0;
T_106.2 ;
    %load/vec4 v0x600001460a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.4, 8;
    %load/vec4 v0x600001460750_0;
    %assign/vec4 v0x600001460870_0, 0;
    %load/vec4 v0x600001460870_0;
    %assign/vec4 v0x6000014607e0_0, 0;
    %load/vec4 v0x600001460900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.6, 8;
    %load/vec4 v0x600001460bd0_0;
    %assign/vec4 v0x600001460cf0_0, 0;
    %jmp T_106.7;
T_106.6 ;
    %load/vec4 v0x600001460c60_0;
    %load/vec4 v0x600001460bd0_0;
    %add;
    %assign/vec4 v0x600001460cf0_0, 0;
T_106.7 ;
T_106.4 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x14ef5c3e0;
T_107 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014622e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001462490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001461dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001461d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001462250_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x600001462010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0x600001462400_0;
    %assign/vec4 v0x600001462490_0, 0;
T_107.2 ;
    %load/vec4 v0x600001461f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.4, 8;
    %load/vec4 v0x600001461cb0_0;
    %assign/vec4 v0x600001461dd0_0, 0;
    %load/vec4 v0x600001461dd0_0;
    %assign/vec4 v0x600001461d40_0, 0;
    %load/vec4 v0x600001461e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.6, 8;
    %load/vec4 v0x600001462130_0;
    %assign/vec4 v0x600001462250_0, 0;
    %jmp T_107.7;
T_107.6 ;
    %load/vec4 v0x6000014621c0_0;
    %load/vec4 v0x600001462130_0;
    %add;
    %assign/vec4 v0x600001462250_0, 0;
T_107.7 ;
T_107.4 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x14ef575d0;
T_108 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001463840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014639f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001463330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014632a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014637b0_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x600001463570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x600001463960_0;
    %assign/vec4 v0x6000014639f0_0, 0;
T_108.2 ;
    %load/vec4 v0x6000014634e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.4, 8;
    %load/vec4 v0x600001463210_0;
    %assign/vec4 v0x600001463330_0, 0;
    %load/vec4 v0x600001463330_0;
    %assign/vec4 v0x6000014632a0_0, 0;
    %load/vec4 v0x6000014633c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.6, 8;
    %load/vec4 v0x600001463690_0;
    %assign/vec4 v0x6000014637b0_0, 0;
    %jmp T_108.7;
T_108.6 ;
    %load/vec4 v0x600001463720_0;
    %load/vec4 v0x600001463690_0;
    %add;
    %assign/vec4 v0x6000014637b0_0, 0;
T_108.7 ;
T_108.4 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x14ef54f80;
T_109 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000141ce10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000141cfc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000141c900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000141c870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000141cd80_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x60000141cb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x60000141cf30_0;
    %assign/vec4 v0x60000141cfc0_0, 0;
T_109.2 ;
    %load/vec4 v0x60000141cab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.4, 8;
    %load/vec4 v0x60000141c7e0_0;
    %assign/vec4 v0x60000141c900_0, 0;
    %load/vec4 v0x60000141c900_0;
    %assign/vec4 v0x60000141c870_0, 0;
    %load/vec4 v0x60000141c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.6, 8;
    %load/vec4 v0x60000141cc60_0;
    %assign/vec4 v0x60000141cd80_0, 0;
    %jmp T_109.7;
T_109.6 ;
    %load/vec4 v0x60000141ccf0_0;
    %load/vec4 v0x60000141cc60_0;
    %add;
    %assign/vec4 v0x60000141cd80_0, 0;
T_109.7 ;
T_109.4 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x14ef52930;
T_110 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000141e370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000141e520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000141de60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000141ddd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000141e2e0_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x60000141e0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v0x60000141e490_0;
    %assign/vec4 v0x60000141e520_0, 0;
T_110.2 ;
    %load/vec4 v0x60000141e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.4, 8;
    %load/vec4 v0x60000141dd40_0;
    %assign/vec4 v0x60000141de60_0, 0;
    %load/vec4 v0x60000141de60_0;
    %assign/vec4 v0x60000141ddd0_0, 0;
    %load/vec4 v0x60000141def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.6, 8;
    %load/vec4 v0x60000141e1c0_0;
    %assign/vec4 v0x60000141e2e0_0, 0;
    %jmp T_110.7;
T_110.6 ;
    %load/vec4 v0x60000141e250_0;
    %load/vec4 v0x60000141e1c0_0;
    %add;
    %assign/vec4 v0x60000141e2e0_0, 0;
T_110.7 ;
T_110.4 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x14ef502e0;
T_111 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000141f8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000141fa80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000141f3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000141f330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000141f840_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x60000141f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x60000141f9f0_0;
    %assign/vec4 v0x60000141fa80_0, 0;
T_111.2 ;
    %load/vec4 v0x60000141f570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.4, 8;
    %load/vec4 v0x60000141f2a0_0;
    %assign/vec4 v0x60000141f3c0_0, 0;
    %load/vec4 v0x60000141f3c0_0;
    %assign/vec4 v0x60000141f330_0, 0;
    %load/vec4 v0x60000141f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.6, 8;
    %load/vec4 v0x60000141f720_0;
    %assign/vec4 v0x60000141f840_0, 0;
    %jmp T_111.7;
T_111.6 ;
    %load/vec4 v0x60000141f7b0_0;
    %load/vec4 v0x60000141f720_0;
    %add;
    %assign/vec4 v0x60000141f840_0, 0;
T_111.7 ;
T_111.4 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x14efa5860;
T_112 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000141a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001472010_0, 0, 32;
T_112.2 ;
    %load/vec4 v0x600001472010_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_112.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001472010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001471f80, 0, 4;
    %load/vec4 v0x600001472010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001472010_0, 0, 32;
    %jmp T_112.2;
T_112.3 ;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x600001419dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001419e60, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001471f80, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001472010_0, 0, 32;
T_112.6 ;
    %load/vec4 v0x600001472010_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_112.7, 5;
    %load/vec4 v0x600001472010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001471f80, 4;
    %ix/getv/s 3, v0x600001472010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001471f80, 0, 4;
    %load/vec4 v0x600001472010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001472010_0, 0, 32;
    %jmp T_112.6;
T_112.7 ;
T_112.4 ;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x14efa3210;
T_113 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000141a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001472130_0, 0, 32;
T_113.2 ;
    %load/vec4 v0x600001472130_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_113.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001472130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014720a0, 0, 4;
    %load/vec4 v0x600001472130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001472130_0, 0, 32;
    %jmp T_113.2;
T_113.3 ;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x600001419dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001419e60, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014720a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001472130_0, 0, 32;
T_113.6 ;
    %load/vec4 v0x600001472130_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_113.7, 5;
    %load/vec4 v0x600001472130_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000014720a0, 4;
    %ix/getv/s 3, v0x600001472130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014720a0, 0, 4;
    %load/vec4 v0x600001472130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001472130_0, 0, 32;
    %jmp T_113.6;
T_113.7 ;
T_113.4 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x14efa0bc0;
T_114 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000141a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001472250_0, 0, 32;
T_114.2 ;
    %load/vec4 v0x600001472250_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_114.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001472250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014721c0, 0, 4;
    %load/vec4 v0x600001472250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001472250_0, 0, 32;
    %jmp T_114.2;
T_114.3 ;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x600001419dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001419e60, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014721c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001472250_0, 0, 32;
T_114.6 ;
    %load/vec4 v0x600001472250_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_114.7, 5;
    %load/vec4 v0x600001472250_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000014721c0, 4;
    %ix/getv/s 3, v0x600001472250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014721c0, 0, 4;
    %load/vec4 v0x600001472250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001472250_0, 0, 32;
    %jmp T_114.6;
T_114.7 ;
T_114.4 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x14efb0030;
T_115 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000141a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000141a400_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001419b00_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x60000141a490_0;
    %assign/vec4 v0x60000141a400_0, 0;
    %load/vec4 v0x600001419b90_0;
    %assign/vec4 v0x600001419b00_0, 0;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x14efb0030;
T_116 ;
    %wait E_0x600003c96980;
    %load/vec4 v0x60000141a400_0;
    %store/vec4 v0x60000141a490_0, 0, 3;
    %load/vec4 v0x600001419b00_0;
    %store/vec4 v0x600001419b90_0, 0, 16;
    %load/vec4 v0x60000141a400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_116.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_116.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_116.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_116.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_116.4, 6;
    %jmp T_116.5;
T_116.0 ;
    %load/vec4 v0x60000141a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.6, 8;
    %load/vec4 v0x60000141a640_0;
    %flag_set/vec4 8;
    %jmp/0 T_116.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_116.9, 8;
T_116.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_116.9, 8;
 ; End of false expr.
    %blend;
T_116.9;
    %store/vec4 v0x60000141a490_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001419b90_0, 0, 16;
T_116.6 ;
    %jmp T_116.5;
T_116.1 ;
    %load/vec4 v0x60000141a640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x60000141a490_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001419b90_0, 0, 16;
T_116.10 ;
    %jmp T_116.5;
T_116.2 ;
    %load/vec4 v0x600001419b00_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001419b90_0, 0, 16;
    %load/vec4 v0x600001419950_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001419b00_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_116.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x60000141a490_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001419b90_0, 0, 16;
T_116.12 ;
    %jmp T_116.5;
T_116.3 ;
    %load/vec4 v0x600001419b00_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001419b90_0, 0, 16;
    %load/vec4 v0x600001419d40_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600001419b00_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_116.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60000141a490_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001419b90_0, 0, 16;
T_116.14 ;
    %jmp T_116.5;
T_116.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60000141a490_0, 0, 3;
    %jmp T_116.5;
T_116.5 ;
    %pop/vec4 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x14f826c50;
T_117 ;
    %wait E_0x600003c91c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_117.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_117.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_117.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_117.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_117.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_117.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_117.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_117.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_117.9;
T_117.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_117.9;
T_117.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_117.9;
T_117.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_117.9;
T_117.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_117.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_117.11, 8;
T_117.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_117.11, 8;
 ; End of false expr.
    %blend;
T_117.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_117.9;
T_117.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_117.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_117.13, 8;
T_117.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_117.13, 8;
 ; End of false expr.
    %blend;
T_117.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_117.9;
T_117.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_117.9;
T_117.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_117.9;
T_117.7 ;
    %load/vec4 v0x6000014169a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_117.9;
T_117.9 ;
    %pop/vec4 1;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x14f826c50;
T_118 ;
    %wait E_0x600003c91bc0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416be0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001416400_0, 4, 16;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x14f826dc0;
T_119 ;
    %wait E_0x600003c91c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_119.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_119.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_119.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_119.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_119.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_119.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_119.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_119.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_119.9;
T_119.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_119.9;
T_119.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_119.9;
T_119.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_119.9;
T_119.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_119.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_119.11, 8;
T_119.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_119.11, 8;
 ; End of false expr.
    %blend;
T_119.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_119.9;
T_119.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_119.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_119.13, 8;
T_119.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_119.13, 8;
 ; End of false expr.
    %blend;
T_119.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_119.9;
T_119.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_119.9;
T_119.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_119.9;
T_119.7 ;
    %load/vec4 v0x6000014169a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_119.9;
T_119.9 ;
    %pop/vec4 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x14f826dc0;
T_120 ;
    %wait E_0x600003c91bc0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416be0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001416400_0, 4, 16;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x14f824600;
T_121 ;
    %wait E_0x600003c91c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_121.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_121.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_121.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_121.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_121.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_121.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_121.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_121.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_121.9;
T_121.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_121.9;
T_121.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_121.9;
T_121.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_121.9;
T_121.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_121.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_121.11, 8;
T_121.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_121.11, 8;
 ; End of false expr.
    %blend;
T_121.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_121.9;
T_121.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_121.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_121.13, 8;
T_121.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_121.13, 8;
 ; End of false expr.
    %blend;
T_121.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_121.9;
T_121.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_121.9;
T_121.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_121.9;
T_121.7 ;
    %load/vec4 v0x6000014169a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_121.9;
T_121.9 ;
    %pop/vec4 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x14f824600;
T_122 ;
    %wait E_0x600003c91bc0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416be0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001416400_0, 4, 16;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x14f824770;
T_123 ;
    %wait E_0x600003c91c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_123.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_123.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_123.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_123.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_123.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_123.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_123.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_123.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_123.9;
T_123.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_123.9;
T_123.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_123.9;
T_123.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_123.9;
T_123.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_123.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_123.11, 8;
T_123.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_123.11, 8;
 ; End of false expr.
    %blend;
T_123.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_123.9;
T_123.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_123.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_123.13, 8;
T_123.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_123.13, 8;
 ; End of false expr.
    %blend;
T_123.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_123.9;
T_123.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_123.9;
T_123.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_123.9;
T_123.7 ;
    %load/vec4 v0x6000014169a0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_123.9;
T_123.9 ;
    %pop/vec4 1;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x14f824770;
T_124 ;
    %wait E_0x600003c91bc0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416be0, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001416400_0, 4, 16;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_0x14f821fb0;
T_125 ;
    %wait E_0x600003c91c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_125.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_125.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_125.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_125.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_125.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_125.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_125.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_125.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_125.9;
T_125.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_125.9;
T_125.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_125.9;
T_125.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_125.9;
T_125.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_125.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_125.11, 8;
T_125.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_125.11, 8;
 ; End of false expr.
    %blend;
T_125.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_125.9;
T_125.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_125.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_125.13, 8;
T_125.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_125.13, 8;
 ; End of false expr.
    %blend;
T_125.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_125.9;
T_125.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_125.9;
T_125.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_125.9;
T_125.7 ;
    %load/vec4 v0x6000014169a0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_125.9;
T_125.9 ;
    %pop/vec4 1;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x14f821fb0;
T_126 ;
    %wait E_0x600003c91bc0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416be0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001416400_0, 4, 16;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_0x14f822120;
T_127 ;
    %wait E_0x600003c91c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_127.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_127.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_127.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_127.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_127.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_127.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_127.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_127.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_127.9;
T_127.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_127.9;
T_127.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_127.9;
T_127.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_127.9;
T_127.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_127.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_127.11, 8;
T_127.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_127.11, 8;
 ; End of false expr.
    %blend;
T_127.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_127.9;
T_127.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_127.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_127.13, 8;
T_127.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_127.13, 8;
 ; End of false expr.
    %blend;
T_127.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_127.9;
T_127.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_127.9;
T_127.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_127.9;
T_127.7 ;
    %load/vec4 v0x6000014169a0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_127.9;
T_127.9 ;
    %pop/vec4 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x14f822120;
T_128 ;
    %wait E_0x600003c91bc0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416be0, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001416400_0, 4, 16;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_0x14f81f960;
T_129 ;
    %wait E_0x600003c91c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_129.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_129.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_129.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_129.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_129.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_129.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_129.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_129.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_129.9;
T_129.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_129.9;
T_129.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_129.9;
T_129.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_129.9;
T_129.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_129.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_129.11, 8;
T_129.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_129.11, 8;
 ; End of false expr.
    %blend;
T_129.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_129.9;
T_129.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_129.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_129.13, 8;
T_129.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_129.13, 8;
 ; End of false expr.
    %blend;
T_129.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_129.9;
T_129.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_129.9;
T_129.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_129.9;
T_129.7 ;
    %load/vec4 v0x6000014169a0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_129.9;
T_129.9 ;
    %pop/vec4 1;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x14f81f960;
T_130 ;
    %wait E_0x600003c91bc0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416be0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001416400_0, 4, 16;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x14f81fad0;
T_131 ;
    %wait E_0x600003c91c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_131.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_131.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_131.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_131.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_131.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_131.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_131.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_131.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_131.9;
T_131.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_131.9;
T_131.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_131.9;
T_131.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_131.9;
T_131.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_131.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_131.11, 8;
T_131.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_131.11, 8;
 ; End of false expr.
    %blend;
T_131.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_131.9;
T_131.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_131.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_131.13, 8;
T_131.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_131.13, 8;
 ; End of false expr.
    %blend;
T_131.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_131.9;
T_131.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_131.9;
T_131.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_131.9;
T_131.7 ;
    %load/vec4 v0x6000014169a0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_131.9;
T_131.9 ;
    %pop/vec4 1;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x14f81fad0;
T_132 ;
    %wait E_0x600003c91bc0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416be0, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001416400_0, 4, 16;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x14f81d310;
T_133 ;
    %wait E_0x600003c91c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_133.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_133.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_133.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_133.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_133.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_133.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_133.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_133.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_133.9;
T_133.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_133.9;
T_133.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_133.9;
T_133.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_133.9;
T_133.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_133.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_133.11, 8;
T_133.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_133.11, 8;
 ; End of false expr.
    %blend;
T_133.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_133.9;
T_133.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_133.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_133.13, 8;
T_133.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_133.13, 8;
 ; End of false expr.
    %blend;
T_133.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_133.9;
T_133.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_133.9;
T_133.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_133.9;
T_133.7 ;
    %load/vec4 v0x6000014169a0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_133.9;
T_133.9 ;
    %pop/vec4 1;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x14f81d310;
T_134 ;
    %wait E_0x600003c91bc0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416be0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001416400_0, 4, 16;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x14f81d480;
T_135 ;
    %wait E_0x600003c91c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_135.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_135.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_135.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_135.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_135.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_135.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_135.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_135.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_135.9;
T_135.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_135.9;
T_135.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_135.9;
T_135.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_135.9;
T_135.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_135.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_135.11, 8;
T_135.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_135.11, 8;
 ; End of false expr.
    %blend;
T_135.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_135.9;
T_135.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_135.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_135.13, 8;
T_135.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_135.13, 8;
 ; End of false expr.
    %blend;
T_135.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_135.9;
T_135.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_135.9;
T_135.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_135.9;
T_135.7 ;
    %load/vec4 v0x6000014169a0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_135.9;
T_135.9 ;
    %pop/vec4 1;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x14f81d480;
T_136 ;
    %wait E_0x600003c91bc0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416be0, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001416400_0, 4, 16;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x14f81acc0;
T_137 ;
    %wait E_0x600003c91c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_137.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_137.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_137.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_137.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_137.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_137.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_137.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_137.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_137.9;
T_137.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_137.9;
T_137.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_137.9;
T_137.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_137.9;
T_137.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_137.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_137.11, 8;
T_137.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_137.11, 8;
 ; End of false expr.
    %blend;
T_137.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_137.9;
T_137.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_137.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_137.13, 8;
T_137.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_137.13, 8;
 ; End of false expr.
    %blend;
T_137.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_137.9;
T_137.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_137.9;
T_137.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_137.9;
T_137.7 ;
    %load/vec4 v0x6000014169a0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_137.9;
T_137.9 ;
    %pop/vec4 1;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x14f81acc0;
T_138 ;
    %wait E_0x600003c91bc0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416be0, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001416400_0, 4, 16;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x14f81ae30;
T_139 ;
    %wait E_0x600003c91c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_139.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_139.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_139.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_139.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_139.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_139.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_139.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_139.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_139.9;
T_139.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_139.9;
T_139.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_139.9;
T_139.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_139.9;
T_139.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_139.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_139.11, 8;
T_139.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_139.11, 8;
 ; End of false expr.
    %blend;
T_139.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_139.9;
T_139.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_139.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_139.13, 8;
T_139.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_139.13, 8;
 ; End of false expr.
    %blend;
T_139.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_139.9;
T_139.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_139.9;
T_139.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_139.9;
T_139.7 ;
    %load/vec4 v0x6000014169a0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_139.9;
T_139.9 ;
    %pop/vec4 1;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x14f81ae30;
T_140 ;
    %wait E_0x600003c91bc0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416be0, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001416400_0, 4, 16;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_0x14f818670;
T_141 ;
    %wait E_0x600003c91c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_141.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_141.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_141.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_141.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_141.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_141.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_141.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_141.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_141.9;
T_141.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_141.9;
T_141.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_141.9;
T_141.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_141.9;
T_141.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_141.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_141.11, 8;
T_141.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_141.11, 8;
 ; End of false expr.
    %blend;
T_141.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_141.9;
T_141.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_141.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_141.13, 8;
T_141.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_141.13, 8;
 ; End of false expr.
    %blend;
T_141.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_141.9;
T_141.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_141.9;
T_141.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_141.9;
T_141.7 ;
    %load/vec4 v0x6000014169a0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_141.9;
T_141.9 ;
    %pop/vec4 1;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x14f818670;
T_142 ;
    %wait E_0x600003c91bc0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416be0, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001416400_0, 4, 16;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x14f8187e0;
T_143 ;
    %wait E_0x600003c91c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_143.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_143.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_143.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_143.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_143.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_143.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_143.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_143.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_143.9;
T_143.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_143.9;
T_143.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_143.9;
T_143.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_143.9;
T_143.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_143.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_143.11, 8;
T_143.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_143.11, 8;
 ; End of false expr.
    %blend;
T_143.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_143.9;
T_143.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_143.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_143.13, 8;
T_143.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_143.13, 8;
 ; End of false expr.
    %blend;
T_143.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_143.9;
T_143.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_143.9;
T_143.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_143.9;
T_143.7 ;
    %load/vec4 v0x6000014169a0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_143.9;
T_143.9 ;
    %pop/vec4 1;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x14f8187e0;
T_144 ;
    %wait E_0x600003c91bc0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416be0, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001416400_0, 4, 16;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x14f816020;
T_145 ;
    %wait E_0x600003c91c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_145.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_145.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_145.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_145.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_145.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_145.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_145.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_145.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_145.9;
T_145.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_145.9;
T_145.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_145.9;
T_145.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_145.9;
T_145.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_145.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_145.11, 8;
T_145.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_145.11, 8;
 ; End of false expr.
    %blend;
T_145.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_145.9;
T_145.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_145.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_145.13, 8;
T_145.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_145.13, 8;
 ; End of false expr.
    %blend;
T_145.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_145.9;
T_145.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_145.9;
T_145.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_145.9;
T_145.7 ;
    %load/vec4 v0x6000014169a0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_145.9;
T_145.9 ;
    %pop/vec4 1;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x14f816020;
T_146 ;
    %wait E_0x600003c91bc0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416be0, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001416400_0, 4, 16;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x14f816190;
T_147 ;
    %wait E_0x600003c91c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_147.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_147.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_147.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_147.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_147.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_147.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_147.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_147.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_147.9;
T_147.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_147.9;
T_147.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_147.9;
T_147.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416b50, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_147.9;
T_147.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_147.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_147.11, 8;
T_147.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_147.11, 8;
 ; End of false expr.
    %blend;
T_147.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_147.9;
T_147.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_147.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_147.13, 8;
T_147.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %jmp/0 T_147.13, 8;
 ; End of false expr.
    %blend;
T_147.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_147.9;
T_147.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_147.9;
T_147.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_147.9;
T_147.7 ;
    %load/vec4 v0x6000014169a0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001416be0, 4, 0;
    %jmp T_147.9;
T_147.9 ;
    %pop/vec4 1;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_0x14f816190;
T_148 ;
    %wait E_0x600003c91bc0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416be0, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001416400_0, 4, 16;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x14f82e0b0;
T_149 ;
    %wait E_0x600003c91b00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001416a30_0, 0, 32;
T_149.0 ;
    %load/vec4 v0x600001416a30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_149.1, 5;
    %ix/getv/s 4, v0x600001416a30_0;
    %load/vec4a v0x600001416ac0, 4;
    %ix/getv/s 4, v0x600001416a30_0;
    %store/vec4a v0x600001416e20, 4, 0;
    %load/vec4 v0x600001416a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001416a30_0, 0, 32;
    %jmp T_149.0;
T_149.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000014174e0_0, 0, 32;
T_149.2 ;
    %load/vec4 v0x6000014174e0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_149.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001416a30_0, 0, 32;
T_149.4 ;
    %load/vec4 v0x600001416a30_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000014174e0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_149.5, 5;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_149.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_149.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_149.8, 6;
    %load/vec4 v0x6000014174e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001416a30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001416e20, 4;
    %load/vec4 v0x6000014174e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001416a30_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001416e20, 4, 0;
    %jmp T_149.10;
T_149.6 ;
    %load/vec4 v0x6000014174e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001416a30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001416e20, 4;
    %load/vec4 v0x6000014174e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001416a30_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001416e20, 4;
    %add;
    %load/vec4 v0x6000014174e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001416a30_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001416e20, 4, 0;
    %jmp T_149.10;
T_149.7 ;
    %load/vec4 v0x6000014174e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001416a30_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001416e20, 4;
    %load/vec4 v0x6000014174e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001416a30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001416e20, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_149.11, 8;
    %load/vec4 v0x6000014174e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001416a30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001416e20, 4;
    %jmp/1 T_149.12, 8;
T_149.11 ; End of true expr.
    %load/vec4 v0x6000014174e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001416a30_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001416e20, 4;
    %jmp/0 T_149.12, 8;
 ; End of false expr.
    %blend;
T_149.12;
    %load/vec4 v0x6000014174e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001416a30_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001416e20, 4, 0;
    %jmp T_149.10;
T_149.8 ;
    %load/vec4 v0x6000014174e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001416a30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001416e20, 4;
    %load/vec4 v0x6000014174e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001416a30_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001416e20, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_149.13, 8;
    %load/vec4 v0x6000014174e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001416a30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001416e20, 4;
    %jmp/1 T_149.14, 8;
T_149.13 ; End of true expr.
    %load/vec4 v0x6000014174e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001416a30_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001416e20, 4;
    %jmp/0 T_149.14, 8;
 ; End of false expr.
    %blend;
T_149.14;
    %load/vec4 v0x6000014174e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001416a30_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001416e20, 4, 0;
    %jmp T_149.10;
T_149.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600001416a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001416a30_0, 0, 32;
    %jmp T_149.4;
T_149.5 ;
    %load/vec4 v0x6000014174e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014174e0_0, 0, 32;
    %jmp T_149.2;
T_149.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001416e20, 4;
    %store/vec4 v0x600001416d90_0, 0, 16;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x14f82e0b0;
T_150 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001416eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001417570_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000014166d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001416910_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001416370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001417450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001417180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001416880_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001417450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001417180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001416880_0, 0;
    %load/vec4 v0x600001417570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_150.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_150.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_150.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_150.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_150.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_150.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001417570_0, 0;
    %jmp T_150.9;
T_150.2 ;
    %load/vec4 v0x600001416760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.10, 8;
    %load/vec4 v0x600001416520_0;
    %assign/vec4 v0x6000014166d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001417570_0, 0;
T_150.10 ;
    %jmp T_150.9;
T_150.3 ;
    %load/vec4 v0x6000014167f0_0;
    %assign/vec4 v0x600001416910_0, 0;
    %load/vec4 v0x600001416c70_0;
    %assign/vec4 v0x600001416370_0, 0;
    %load/vec4 v0x600001417600_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_150.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_150.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_150.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_150.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_150.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001417570_0, 0;
    %jmp T_150.18;
T_150.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001417180_0, 0;
    %load/vec4 v0x600001416c70_0;
    %assign/vec4 v0x600001416fd0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001417570_0, 0;
    %jmp T_150.18;
T_150.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001417450_0, 0;
    %load/vec4 v0x600001416c70_0;
    %assign/vec4 v0x600001416fd0_0, 0;
    %load/vec4 v0x600001417840_0;
    %assign/vec4 v0x600001417330_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001417570_0, 0;
    %jmp T_150.18;
T_150.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001417570_0, 0;
    %jmp T_150.18;
T_150.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001417570_0, 0;
    %jmp T_150.18;
T_150.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001417570_0, 0;
    %jmp T_150.18;
T_150.18 ;
    %pop/vec4 1;
    %jmp T_150.9;
T_150.4 ;
    %load/vec4 v0x600001416400_0;
    %load/vec4 v0x600001417690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001417720, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001417570_0, 0;
    %jmp T_150.9;
T_150.5 ;
    %load/vec4 v0x600001417210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.19, 8;
    %load/vec4 v0x600001417600_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_150.21, 4;
    %load/vec4 v0x600001417060_0;
    %load/vec4 v0x600001417690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001417720, 0, 4;
T_150.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001417570_0, 0;
T_150.19 ;
    %jmp T_150.9;
T_150.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600001416d90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001417690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001417720, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001417570_0, 0;
    %jmp T_150.9;
T_150.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001416880_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001417570_0, 0;
    %jmp T_150.9;
T_150.9 ;
    %pop/vec4 1;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x14efcfc40;
T_151 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014766d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001475f80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001476640_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000014760a0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001476490_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000014765b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001475b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001475b90_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000014767f0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001476b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001476c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014769a0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001474f30_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001474b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001475050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001474c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001475200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001474e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000014757a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014758c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001475a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014755f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014762e0_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001476c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014769a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014762e0_0, 0;
    %load/vec4 v0x600001476d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_151.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_151.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_151.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_151.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_151.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_151.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_151.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_151.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_151.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_151.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_151.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
    %jmp T_151.14;
T_151.2 ;
    %load/vec4 v0x600001476010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.15, 8;
    %load/vec4 v0x600001475dd0_0;
    %assign/vec4 v0x600001475f80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
T_151.15 ;
    %jmp T_151.14;
T_151.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001476640_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000014760a0_0, 0;
    %load/vec4 v0x600001476400_0;
    %assign/vec4 v0x600001476490_0, 0;
    %load/vec4 v0x600001476520_0;
    %assign/vec4 v0x6000014765b0_0, 0;
    %load/vec4 v0x600001475c20_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_151.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_151.18, 8;
T_151.17 ; End of true expr.
    %load/vec4 v0x600001475c20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_151.18, 8;
 ; End of false expr.
    %blend;
T_151.18;
    %pad/u 8;
    %assign/vec4 v0x600001475b90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001475b00_0, 0;
    %load/vec4 v0x600001476e20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_151.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_151.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
    %jmp T_151.22;
T_151.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
    %jmp T_151.22;
T_151.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
    %jmp T_151.22;
T_151.22 ;
    %pop/vec4 1;
    %jmp T_151.14;
T_151.4 ;
    %load/vec4 v0x600001476490_0;
    %assign/vec4 v0x600001474b40_0, 0;
    %load/vec4 v0x600001475b90_0;
    %assign/vec4 v0x600001474c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001474e10_0, 0;
    %load/vec4 v0x600001474cf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_151.25, 9;
    %load/vec4 v0x600001474e10_0;
    %and;
T_151.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001474e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014755f0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
T_151.23 ;
    %jmp T_151.14;
T_151.5 ;
    %load/vec4 v0x600001475680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_151.28, 9;
    %load/vec4 v0x6000014755f0_0;
    %and;
T_151.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.26, 8;
    %load/vec4 v0x600001475440_0;
    %assign/vec4 v0x600001476130_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
T_151.26 ;
    %jmp T_151.14;
T_151.6 ;
    %load/vec4 v0x6000014765b0_0;
    %assign/vec4 v0x6000014767f0_0, 0;
    %load/vec4 v0x600001476130_0;
    %assign/vec4 v0x600001476b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001476c70_0, 0;
    %load/vec4 v0x600001476a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.29, 8;
    %load/vec4 v0x6000014765b0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000014765b0_0, 0;
    %load/vec4 v0x6000014760a0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000014760a0_0, 0;
    %load/vec4 v0x600001475b00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001475b00_0, 0;
    %load/vec4 v0x600001475b90_0;
    %load/vec4 v0x600001475b00_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_151.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014755f0_0, 0;
    %load/vec4 v0x600001475c20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000014760a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_151.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
    %jmp T_151.34;
T_151.33 ;
    %load/vec4 v0x600001476490_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001476490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001475b00_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
T_151.34 ;
    %jmp T_151.32;
T_151.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
T_151.32 ;
T_151.29 ;
    %jmp T_151.14;
T_151.7 ;
    %load/vec4 v0x6000014765b0_0;
    %assign/vec4 v0x6000014767f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014769a0_0, 0;
    %load/vec4 v0x600001476a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.35, 8;
    %load/vec4 v0x600001476880_0;
    %assign/vec4 v0x600001476130_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
T_151.35 ;
    %jmp T_151.14;
T_151.8 ;
    %load/vec4 v0x600001476490_0;
    %assign/vec4 v0x600001474f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001475050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001475200_0, 0;
    %load/vec4 v0x6000014750e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_151.39, 9;
    %load/vec4 v0x600001475200_0;
    %and;
T_151.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001475200_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
T_151.37 ;
    %jmp T_151.14;
T_151.9 ;
    %load/vec4 v0x600001476130_0;
    %assign/vec4 v0x6000014757a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014758c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001475a70_0, 0;
    %load/vec4 v0x600001475950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_151.42, 9;
    %load/vec4 v0x600001475a70_0;
    %and;
T_151.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001475a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014758c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
T_151.40 ;
    %jmp T_151.14;
T_151.10 ;
    %load/vec4 v0x6000014753b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.43, 8;
    %load/vec4 v0x600001476490_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001476490_0, 0;
    %load/vec4 v0x6000014765b0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000014765b0_0, 0;
    %load/vec4 v0x6000014760a0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000014760a0_0, 0;
    %load/vec4 v0x600001475c20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000014760a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_151.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
    %jmp T_151.46;
T_151.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
T_151.46 ;
T_151.43 ;
    %jmp T_151.14;
T_151.11 ;
    %load/vec4 v0x600001476640_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001476640_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000014760a0_0, 0;
    %load/vec4 v0x600001475cb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001476640_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_151.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
    %jmp T_151.48;
T_151.47 ;
    %load/vec4 v0x600001476400_0;
    %load/vec4 v0x600001476640_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600001476d00_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600001476490_0, 0;
    %load/vec4 v0x600001476520_0;
    %load/vec4 v0x600001476640_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001476370_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000014765b0_0, 0;
    %load/vec4 v0x600001476e20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_151.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_151.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
    %jmp T_151.52;
T_151.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
    %jmp T_151.52;
T_151.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
    %jmp T_151.52;
T_151.52 ;
    %pop/vec4 1;
T_151.48 ;
    %jmp T_151.14;
T_151.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014762e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001476d90_0, 0;
    %jmp T_151.14;
T_151.14 ;
    %pop/vec4 1;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x14f837880;
T_152 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x60000141ab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %load/vec4 v0x60000141aac0_0;
    %load/vec4 v0x60000141a760_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000141a910, 0, 4;
T_152.0 ;
    %load/vec4 v0x60000141aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %load/vec4 v0x60000141a760_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000141a910, 4;
    %assign/vec4 v0x60000141a9a0_0, 0;
T_152.2 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x14f837880;
T_153 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000141a880_0, 0, 32;
T_153.0 ;
    %load/vec4 v0x60000141a880_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_153.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000141a880_0;
    %store/vec4a v0x60000141a910, 4, 0;
    %load/vec4 v0x60000141a880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000141a880_0, 0, 32;
    %jmp T_153.0;
T_153.1 ;
    %end;
    .thread T_153;
    .scope S_0x14f835230;
T_154 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x60000141b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %load/vec4 v0x60000141afd0_0;
    %load/vec4 v0x60000141ac70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000141ae20, 0, 4;
T_154.0 ;
    %load/vec4 v0x60000141af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %load/vec4 v0x60000141ac70_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000141ae20, 4;
    %assign/vec4 v0x60000141aeb0_0, 0;
T_154.2 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x14f835230;
T_155 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000141ad90_0, 0, 32;
T_155.0 ;
    %load/vec4 v0x60000141ad90_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_155.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000141ad90_0;
    %store/vec4a v0x60000141ae20, 4, 0;
    %load/vec4 v0x60000141ad90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000141ad90_0, 0, 32;
    %jmp T_155.0;
T_155.1 ;
    %end;
    .thread T_155;
    .scope S_0x14f832be0;
T_156 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x60000141b570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %load/vec4 v0x60000141b4e0_0;
    %load/vec4 v0x60000141b180_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000141b330, 0, 4;
T_156.0 ;
    %load/vec4 v0x60000141b450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.2, 8;
    %load/vec4 v0x60000141b180_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000141b330, 4;
    %assign/vec4 v0x60000141b3c0_0, 0;
T_156.2 ;
    %jmp T_156;
    .thread T_156;
    .scope S_0x14f832be0;
T_157 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000141b2a0_0, 0, 32;
T_157.0 ;
    %load/vec4 v0x60000141b2a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_157.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000141b2a0_0;
    %store/vec4a v0x60000141b330, 4, 0;
    %load/vec4 v0x60000141b2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000141b2a0_0, 0, 32;
    %jmp T_157.0;
T_157.1 ;
    %end;
    .thread T_157;
    .scope S_0x14f830590;
T_158 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x60000141ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %load/vec4 v0x60000141b9f0_0;
    %load/vec4 v0x60000141b690_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000141b840, 0, 4;
T_158.0 ;
    %load/vec4 v0x60000141b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v0x60000141b690_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000141b840, 4;
    %assign/vec4 v0x60000141b8d0_0, 0;
T_158.2 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x14f830590;
T_159 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000141b7b0_0, 0, 32;
T_159.0 ;
    %load/vec4 v0x60000141b7b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_159.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000141b7b0_0;
    %store/vec4a v0x60000141b840, 4, 0;
    %load/vec4 v0x60000141b7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000141b7b0_0, 0, 32;
    %jmp T_159.0;
T_159.1 ;
    %end;
    .thread T_159;
    .scope S_0x14ef41e70;
T_160 ;
    %wait E_0x600003c90e00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000141bd50_0, 0, 32;
T_160.0 ;
    %load/vec4 v0x60000141bd50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_160.1, 5;
    %load/vec4 v0x600001415440_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_160.2, 8;
    %load/vec4 v0x6000014141b0_0;
    %pad/u 32;
    %load/vec4 v0x60000141bd50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_160.2;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x600001415710_0, 4, 1;
    %load/vec4 v0x600001414f30_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_160.3, 8;
    %load/vec4 v0x600001414000_0;
    %pad/u 32;
    %load/vec4 v0x60000141bd50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_160.3;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x6000014155f0_0, 4, 1;
    %load/vec4 v0x600001415200_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_160.4, 8;
    %load/vec4 v0x600001414120_0;
    %pad/u 32;
    %load/vec4 v0x60000141bd50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_160.4;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x600001415680_0, 4, 1;
    %load/vec4 v0x600001415c20_0;
    %flag_set/vec4 8;
    %jmp/1 T_160.6, 8;
    %load/vec4 v0x600001415a70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_160.6;
    %flag_get/vec4 8;
    %jmp/0 T_160.5, 8;
    %load/vec4 v0x6000014143f0_0;
    %pad/u 32;
    %load/vec4 v0x60000141bd50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_160.5;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x6000014157a0_0, 4, 1;
    %load/vec4 v0x600001414a20_0;
    %flag_set/vec4 8;
    %jmp/1 T_160.8, 8;
    %load/vec4 v0x600001414870_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_160.8;
    %flag_get/vec4 8;
    %jmp/0 T_160.7, 8;
    %load/vec4 v0x60000141be70_0;
    %pad/u 32;
    %load/vec4 v0x60000141bd50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_160.7;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x600001415560_0, 4, 1;
    %load/vec4 v0x60000141bd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000141bd50_0, 0, 32;
    %jmp T_160.0;
T_160.1 ;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x14ef41e70;
T_161 ;
    %wait E_0x600003c90dc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000141bd50_0, 0, 32;
T_161.0 ;
    %load/vec4 v0x60000141bd50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_161.1, 5;
    %load/vec4 v0x600001415710_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x600001414c60_0, 4, 1;
    %load/vec4 v0x6000014155f0_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_161.2, 8;
    %load/vec4 v0x600001415710_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.2;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x600001414b40_0, 4, 1;
    %load/vec4 v0x600001415680_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_161.4, 9;
    %load/vec4 v0x600001415710_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_161.3, 8;
    %load/vec4 v0x6000014155f0_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.3;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x600001414bd0_0, 4, 1;
    %load/vec4 v0x6000014157a0_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_161.7, 10;
    %load/vec4 v0x600001415710_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_161.6, 9;
    %load/vec4 v0x6000014155f0_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_161.5, 8;
    %load/vec4 v0x600001415680_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.5;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x600001414cf0_0, 4, 1;
    %load/vec4 v0x600001415560_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_161.11, 11;
    %load/vec4 v0x600001415710_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_161.10, 10;
    %load/vec4 v0x6000014155f0_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_161.9, 9;
    %load/vec4 v0x600001415680_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_161.8, 8;
    %load/vec4 v0x6000014157a0_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.8;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x600001414ab0_0, 4, 1;
    %load/vec4 v0x600001414c60_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.12, 8;
    %load/vec4 v0x600001415e60_0;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4a v0x60000141bde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4a v0x600001414510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x6000014145a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x600001414360_0, 4, 1;
    %jmp T_161.13;
T_161.12 ;
    %load/vec4 v0x600001414b40_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.14, 8;
    %load/vec4 v0x600001415d40_0;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4a v0x60000141bde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4a v0x600001414510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x6000014145a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x600001414360_0, 4, 1;
    %jmp T_161.15;
T_161.14 ;
    %load/vec4 v0x600001414bd0_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.16, 8;
    %load/vec4 v0x600001415dd0_0;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4a v0x60000141bde0, 4, 0;
    %load/vec4 v0x600001415170_0;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4a v0x600001414510, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x6000014145a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x600001414360_0, 4, 1;
    %jmp T_161.17;
T_161.16 ;
    %load/vec4 v0x600001414cf0_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.18, 8;
    %load/vec4 v0x600001415ef0_0;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4a v0x60000141bde0, 4, 0;
    %load/vec4 v0x600001415b90_0;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4a v0x600001414510, 4, 0;
    %load/vec4 v0x600001415c20_0;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x6000014145a0_0, 4, 1;
    %load/vec4 v0x600001415a70_0;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x600001414360_0, 4, 1;
    %jmp T_161.19;
T_161.18 ;
    %load/vec4 v0x600001414ab0_0;
    %load/vec4 v0x60000141bd50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.20, 8;
    %load/vec4 v0x600001415cb0_0;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4a v0x60000141bde0, 4, 0;
    %load/vec4 v0x600001414990_0;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4a v0x600001414510, 4, 0;
    %load/vec4 v0x600001414a20_0;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x6000014145a0_0, 4, 1;
    %load/vec4 v0x600001414870_0;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x600001414360_0, 4, 1;
    %jmp T_161.21;
T_161.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4a v0x60000141bde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4a v0x600001414510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x6000014145a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000141bd50_0;
    %store/vec4 v0x600001414360_0, 4, 1;
T_161.21 ;
T_161.19 ;
T_161.17 ;
T_161.15 ;
T_161.13 ;
    %load/vec4 v0x60000141bd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000141bd50_0, 0, 32;
    %jmp T_161.0;
T_161.1 ;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_0x14ef41e70;
T_162 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x6000014141b0_0;
    %assign/vec4 v0x600001414240_0, 0;
    %load/vec4 v0x600001414000_0;
    %assign/vec4 v0x600001414090_0, 0;
    %load/vec4 v0x6000014143f0_0;
    %assign/vec4 v0x600001414480_0, 0;
    %load/vec4 v0x60000141be70_0;
    %assign/vec4 v0x60000141bf00_0, 0;
    %jmp T_162;
    .thread T_162;
    .scope S_0x14ef41e70;
T_163 ;
    %wait E_0x600003c90d40;
    %load/vec4 v0x600001414240_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000014142d0, 4;
    %store/vec4 v0x6000014153b0_0, 0, 256;
    %load/vec4 v0x600001414090_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000014142d0, 4;
    %store/vec4 v0x600001414ea0_0, 0, 256;
    %load/vec4 v0x600001414480_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000014142d0, 4;
    %store/vec4 v0x6000014159e0_0, 0, 256;
    %load/vec4 v0x60000141bf00_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000014142d0, 4;
    %store/vec4 v0x6000014147e0_0, 0, 256;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x14efd2400;
T_164 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001413690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000014119e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001411a70_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x600001411d40_0;
    %assign/vec4 v0x600001411a70_0, 0;
    %load/vec4 v0x600001411d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %load/vec4 v0x600001411c20_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600001411950, 4;
    %assign/vec4 v0x6000014119e0_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x14efd2400;
T_165 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x6000014133c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_165.3, 10;
    %load/vec4 v0x600001413330_0;
    %and;
T_165.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_165.2, 9;
    %load/vec4 v0x6000014132a0_0;
    %and;
T_165.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %load/vec4 v0x600001413210_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600001413180_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001411950, 0, 4;
T_165.0 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x14efd2400;
T_166 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001413690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000140c2d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000140c240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014107e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001410870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001412d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001410750_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x600001412d90_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000140c2d0_0, 0;
    %load/vec4 v0x600001412490_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000140c240_0, 0;
    %load/vec4 v0x600001412d90_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000014107e0_0, 0;
    %load/vec4 v0x6000014107e0_0;
    %assign/vec4 v0x600001410870_0, 0;
    %load/vec4 v0x600001412c70_0;
    %assign/vec4 v0x600001412d00_0, 0;
    %load/vec4 v0x600001412130_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600001410750_0, 0;
T_166.1 ;
    %jmp T_166;
    .thread T_166;
    .scope S_0x14efd2400;
T_167 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001413690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001412d90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001412520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001412a30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001412490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001412c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001412ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014125b0_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001412c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014125b0_0, 0;
    %load/vec4 v0x6000014139f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_167.5, 10;
    %load/vec4 v0x600001412880_0;
    %and;
T_167.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_167.4, 9;
    %load/vec4 v0x600001412d90_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_167.6, 4;
    %load/vec4 v0x600001412d90_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_167.6;
    %and;
T_167.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0x600001412a30_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001412a30_0, 0;
T_167.2 ;
    %load/vec4 v0x600001412d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_167.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_167.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_167.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_167.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_167.11, 6;
    %jmp T_167.12;
T_167.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001412ac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001412a30_0, 0;
    %load/vec4 v0x600001411ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001412ac0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001412490_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001412d90_0, 0;
T_167.13 ;
    %jmp T_167.12;
T_167.8 ;
    %load/vec4 v0x600001413060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.15, 8;
    %load/vec4 v0x600001412490_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001412490_0, 0;
    %load/vec4 v0x600001412490_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_167.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001412c70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001412520_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001412d90_0, 0;
T_167.17 ;
T_167.15 ;
    %jmp T_167.12;
T_167.9 ;
    %load/vec4 v0x600001412250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.19, 8;
    %load/vec4 v0x600001412520_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001412520_0, 0;
T_167.19 ;
    %load/vec4 v0x6000014138d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001412d90_0, 0;
T_167.21 ;
    %jmp T_167.12;
T_167.10 ;
    %load/vec4 v0x600001412a30_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_167.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001412d90_0, 0;
T_167.23 ;
    %jmp T_167.12;
T_167.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014125b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001412d90_0, 0;
    %jmp T_167.12;
T_167.12 ;
    %pop/vec4 1;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x14efc24e0;
T_168 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014090e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001408fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001409050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001408f30_0, 0;
    %jmp T_168.1;
T_168.0 ;
    %load/vec4 v0x600001408bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001408fc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_168.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.2, 8;
    %load/vec4 v0x600001408fc0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001408fc0_0, 0;
T_168.2 ;
    %load/vec4 v0x6000014097a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001409050_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_168.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.5, 8;
    %load/vec4 v0x600001409050_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001409050_0, 0;
T_168.5 ;
    %load/vec4 v0x60000140fe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001408f30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_168.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.8, 8;
    %load/vec4 v0x600001408f30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001408f30_0, 0;
T_168.8 ;
    %load/vec4 v0x600001408d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.13, 9;
    %load/vec4 v0x600001408c60_0;
    %and;
T_168.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.11, 8;
    %load/vec4 v0x600001408fc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001408fc0_0, 0;
T_168.11 ;
    %load/vec4 v0x600001409950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.16, 9;
    %load/vec4 v0x600001409830_0;
    %and;
T_168.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.14, 8;
    %load/vec4 v0x600001409050_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001409050_0, 0;
T_168.14 ;
    %load/vec4 v0x600001408090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.19, 9;
    %load/vec4 v0x60000140ff00_0;
    %and;
T_168.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.17, 8;
    %load/vec4 v0x600001408f30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001408f30_0, 0;
T_168.17 ;
T_168.1 ;
    %jmp T_168;
    .thread T_168;
    .scope S_0x14efc24e0;
T_169 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014090e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001408ea0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001408750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001408900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001408480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001408630_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001408b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001408d80_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001409710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001409950_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000140fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001408090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014081b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014082d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001409560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000140fba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000140fc30_0, 0;
    %fork t_5, S_0x14efc0440;
    %jmp t_4;
    .scope S_0x14efc0440;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000140e910_0, 0, 32;
T_169.2 ;
    %load/vec4 v0x60000140e910_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_169.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x60000140e910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001408990, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x60000140e910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001408870, 0, 4;
    %load/vec4 v0x60000140e910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000140e910_0, 0, 32;
    %jmp T_169.2;
T_169.3 ;
    %end;
    .scope S_0x14efc24e0;
t_4 %join;
    %jmp T_169.1;
T_169.0 ;
    %load/vec4 v0x600001408d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_169.6, 9;
    %load/vec4 v0x600001408c60_0;
    %and;
T_169.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001408d80_0, 0;
T_169.4 ;
    %load/vec4 v0x600001409950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_169.9, 9;
    %load/vec4 v0x600001409830_0;
    %and;
T_169.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001409950_0, 0;
T_169.7 ;
    %load/vec4 v0x600001408090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_169.12, 9;
    %load/vec4 v0x60000140ff00_0;
    %and;
T_169.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001408090_0, 0;
T_169.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014081b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001408630_0, 0;
    %load/vec4 v0x600001409290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_169.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_169.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_169.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_169.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_169.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_169.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_169.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_169.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_169.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_169.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
    %jmp T_169.24;
T_169.13 ;
    %load/vec4 v0x600001409170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.25, 8;
    %load/vec4 v0x600001409200_0;
    %assign/vec4 v0x600001408ea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001408900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014082d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
T_169.25 ;
    %jmp T_169.24;
T_169.14 ;
    %load/vec4 v0x600001408ea0_0;
    %assign/vec4 v0x600001408480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001408630_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
    %jmp T_169.24;
T_169.15 ;
    %load/vec4 v0x6000014086c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.27, 8;
    %load/vec4 v0x600001408510_0;
    %assign/vec4 v0x600001408750_0, 0;
    %load/vec4 v0x600001408510_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000140fba0_0, 0;
    %load/vec4 v0x600001408510_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x60000140fc30_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
T_169.27 ;
    %jmp T_169.24;
T_169.16 ;
    %load/vec4 v0x60000140fba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_169.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_169.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_169.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_169.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_169.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_169.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_169.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_169.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_169.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014082d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
    %jmp T_169.39;
T_169.29 ;
    %load/vec4 v0x600001408ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001408ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
    %jmp T_169.39;
T_169.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
    %jmp T_169.39;
T_169.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
    %jmp T_169.39;
T_169.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
    %jmp T_169.39;
T_169.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
    %jmp T_169.39;
T_169.34 ;
    %load/vec4 v0x600001408900_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_169.40, 5;
    %load/vec4 v0x600001408ea0_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001408900_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001408990, 0, 4;
    %load/vec4 v0x600001408750_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001408900_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001408870, 0, 4;
    %load/vec4 v0x600001408900_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001408900_0, 0;
    %load/vec4 v0x600001408ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001408ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
    %jmp T_169.41;
T_169.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014082d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
T_169.41 ;
    %jmp T_169.39;
T_169.35 ;
    %load/vec4 v0x600001408900_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_169.42, 5;
    %load/vec4 v0x600001408900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001408870, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_169.44, 5;
    %load/vec4 v0x600001408900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001408870, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001408900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001408870, 0, 4;
    %load/vec4 v0x600001408900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001408990, 4;
    %assign/vec4 v0x600001408ea0_0, 0;
    %jmp T_169.45;
T_169.44 ;
    %load/vec4 v0x600001408900_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001408900_0, 0;
    %load/vec4 v0x600001408ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001408ea0_0, 0;
T_169.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
    %jmp T_169.43;
T_169.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014082d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
T_169.43 ;
    %jmp T_169.39;
T_169.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001409560_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
    %jmp T_169.39;
T_169.37 ;
    %load/vec4 v0x60000140f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014081b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
T_169.46 ;
    %jmp T_169.39;
T_169.39 ;
    %pop/vec4 1;
    %jmp T_169.24;
T_169.17 ;
    %load/vec4 v0x60000140f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
T_169.48 ;
    %jmp T_169.24;
T_169.18 ;
    %load/vec4 v0x60000140fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_169.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_169.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_169.52, 6;
    %load/vec4 v0x600001408ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001408ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
    %jmp T_169.54;
T_169.50 ;
    %load/vec4 v0x600001408750_0;
    %assign/vec4 v0x600001408b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001408d80_0, 0;
    %load/vec4 v0x600001408c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.55, 8;
    %load/vec4 v0x600001408ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001408ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
T_169.55 ;
    %jmp T_169.54;
T_169.51 ;
    %load/vec4 v0x600001408750_0;
    %assign/vec4 v0x600001409710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001409950_0, 0;
    %load/vec4 v0x600001409830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.57, 8;
    %load/vec4 v0x600001408ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001408ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
T_169.57 ;
    %jmp T_169.54;
T_169.52 ;
    %load/vec4 v0x600001408750_0;
    %assign/vec4 v0x60000140fde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001408090_0, 0;
    %load/vec4 v0x60000140ff00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.59, 8;
    %load/vec4 v0x600001408ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001408ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
T_169.59 ;
    %jmp T_169.54;
T_169.54 ;
    %pop/vec4 1;
    %jmp T_169.24;
T_169.19 ;
    %load/vec4 v0x60000140fc30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_169.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_169.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_169.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_169.64, 6;
    %load/vec4 v0x600001408ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001408ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
    %jmp T_169.66;
T_169.61 ;
    %load/vec4 v0x600001408a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.67, 8;
    %load/vec4 v0x600001408ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001408ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
T_169.67 ;
    %jmp T_169.66;
T_169.62 ;
    %load/vec4 v0x6000014095f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.69, 8;
    %load/vec4 v0x600001408ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001408ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
T_169.69 ;
    %jmp T_169.66;
T_169.63 ;
    %load/vec4 v0x60000140fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.71, 8;
    %load/vec4 v0x600001408ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001408ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
T_169.71 ;
    %jmp T_169.66;
T_169.64 ;
    %load/vec4 v0x60000140f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.73, 8;
    %load/vec4 v0x600001408ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001408ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
T_169.73 ;
    %jmp T_169.66;
T_169.66 ;
    %pop/vec4 1;
    %jmp T_169.24;
T_169.20 ;
    %load/vec4 v0x6000014093b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001409560_0, 0;
    %load/vec4 v0x600001408ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001408ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
T_169.75 ;
    %jmp T_169.24;
T_169.21 ;
    %load/vec4 v0x600001409170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.77, 8;
    %load/vec4 v0x600001409200_0;
    %assign/vec4 v0x600001408ea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001408900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014081b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
T_169.77 ;
    %jmp T_169.24;
T_169.22 ;
    %load/vec4 v0x600001409170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014082d0_0, 0;
    %load/vec4 v0x600001409200_0;
    %assign/vec4 v0x600001408ea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001408900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001409290_0, 0;
T_169.79 ;
    %jmp T_169.24;
T_169.24 ;
    %pop/vec4 1;
T_169.1 ;
    %jmp T_169;
    .thread T_169;
    .scope S_0x14efc1790;
T_170 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001431b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001409d40_0, 0;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0x600001431c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001431cb0, 4;
    %assign/vec4 v0x600001409d40_0, 0;
T_170.2 ;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_0x14efc1a70;
T_171 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001431b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001409f80_0, 0, 32;
T_171.2 ;
    %load/vec4 v0x600001409f80_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_171.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001409f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001409ef0, 0, 4;
    %load/vec4 v0x600001409f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001409f80_0, 0, 32;
    %jmp T_171.2;
T_171.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000140a010_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x600001431c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001431cb0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001409ef0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001409f80_0, 0, 32;
T_171.6 ;
    %load/vec4 v0x600001409f80_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_171.7, 5;
    %load/vec4 v0x600001409f80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001409ef0, 4;
    %ix/getv/s 3, v0x600001409f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001409ef0, 0, 4;
    %load/vec4 v0x600001409f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001409f80_0, 0, 32;
    %jmp T_171.6;
T_171.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001409ef0, 4;
    %assign/vec4 v0x60000140a010_0, 0;
T_171.4 ;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x14ef7d680;
T_172 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001431b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000140a250_0, 0, 32;
T_172.2 ;
    %load/vec4 v0x60000140a250_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_172.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000140a250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000140a1c0, 0, 4;
    %load/vec4 v0x60000140a250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000140a250_0, 0, 32;
    %jmp T_172.2;
T_172.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000140a2e0_0, 0;
    %jmp T_172.1;
T_172.0 ;
    %load/vec4 v0x600001431c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001431cb0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000140a1c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000140a250_0, 0, 32;
T_172.6 ;
    %load/vec4 v0x60000140a250_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_172.7, 5;
    %load/vec4 v0x60000140a250_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000140a1c0, 4;
    %ix/getv/s 3, v0x60000140a250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000140a1c0, 0, 4;
    %load/vec4 v0x60000140a250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000140a250_0, 0, 32;
    %jmp T_172.6;
T_172.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000140a1c0, 4;
    %assign/vec4 v0x60000140a2e0_0, 0;
T_172.4 ;
T_172.1 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x14ef7d960;
T_173 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001431b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000140a520_0, 0, 32;
T_173.2 ;
    %load/vec4 v0x60000140a520_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_173.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000140a520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000140a490, 0, 4;
    %load/vec4 v0x60000140a520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000140a520_0, 0, 32;
    %jmp T_173.2;
T_173.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000140a5b0_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x600001431c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001431cb0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000140a490, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000140a520_0, 0, 32;
T_173.6 ;
    %load/vec4 v0x60000140a520_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_173.7, 5;
    %load/vec4 v0x60000140a520_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000140a490, 4;
    %ix/getv/s 3, v0x60000140a520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000140a490, 0, 4;
    %load/vec4 v0x60000140a520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000140a520_0, 0, 32;
    %jmp T_173.6;
T_173.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000140a490, 4;
    %assign/vec4 v0x60000140a5b0_0, 0;
T_173.4 ;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x14ef7b9f0;
T_174 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000140b060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000140b210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000140ab50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000140aac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000140afd0_0, 0;
    %jmp T_174.1;
T_174.0 ;
    %load/vec4 v0x60000140ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.2, 8;
    %load/vec4 v0x60000140b180_0;
    %assign/vec4 v0x60000140b210_0, 0;
T_174.2 ;
    %load/vec4 v0x60000140ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.4, 8;
    %load/vec4 v0x60000140aa30_0;
    %assign/vec4 v0x60000140ab50_0, 0;
    %load/vec4 v0x60000140ab50_0;
    %assign/vec4 v0x60000140aac0_0, 0;
    %load/vec4 v0x60000140abe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.6, 8;
    %load/vec4 v0x60000140aeb0_0;
    %assign/vec4 v0x60000140afd0_0, 0;
    %jmp T_174.7;
T_174.6 ;
    %load/vec4 v0x60000140af40_0;
    %load/vec4 v0x60000140aeb0_0;
    %add;
    %assign/vec4 v0x60000140afd0_0, 0;
T_174.7 ;
T_174.4 ;
T_174.1 ;
    %jmp T_174;
    .thread T_174;
    .scope S_0x14ef7bcd0;
T_175 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001404630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014047e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001404120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001404090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014045a0_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x600001404360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %load/vec4 v0x600001404750_0;
    %assign/vec4 v0x6000014047e0_0, 0;
T_175.2 ;
    %load/vec4 v0x6000014042d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.4, 8;
    %load/vec4 v0x600001404000_0;
    %assign/vec4 v0x600001404120_0, 0;
    %load/vec4 v0x600001404120_0;
    %assign/vec4 v0x600001404090_0, 0;
    %load/vec4 v0x6000014041b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.6, 8;
    %load/vec4 v0x600001404480_0;
    %assign/vec4 v0x6000014045a0_0, 0;
    %jmp T_175.7;
T_175.6 ;
    %load/vec4 v0x600001404510_0;
    %load/vec4 v0x600001404480_0;
    %add;
    %assign/vec4 v0x6000014045a0_0, 0;
T_175.7 ;
T_175.4 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x14ef7bfb0;
T_176 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001405b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001405d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001405680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014055f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001405b00_0, 0;
    %jmp T_176.1;
T_176.0 ;
    %load/vec4 v0x6000014058c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.2, 8;
    %load/vec4 v0x600001405cb0_0;
    %assign/vec4 v0x600001405d40_0, 0;
T_176.2 ;
    %load/vec4 v0x600001405830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.4, 8;
    %load/vec4 v0x600001405560_0;
    %assign/vec4 v0x600001405680_0, 0;
    %load/vec4 v0x600001405680_0;
    %assign/vec4 v0x6000014055f0_0, 0;
    %load/vec4 v0x600001405710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.6, 8;
    %load/vec4 v0x6000014059e0_0;
    %assign/vec4 v0x600001405b00_0, 0;
    %jmp T_176.7;
T_176.6 ;
    %load/vec4 v0x600001405a70_0;
    %load/vec4 v0x6000014059e0_0;
    %add;
    %assign/vec4 v0x600001405b00_0, 0;
T_176.7 ;
T_176.4 ;
T_176.1 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x14ef7c290;
T_177 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014070f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014072a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001406be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001406b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001407060_0, 0;
    %jmp T_177.1;
T_177.0 ;
    %load/vec4 v0x600001406e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.2, 8;
    %load/vec4 v0x600001407210_0;
    %assign/vec4 v0x6000014072a0_0, 0;
T_177.2 ;
    %load/vec4 v0x600001406d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.4, 8;
    %load/vec4 v0x600001406ac0_0;
    %assign/vec4 v0x600001406be0_0, 0;
    %load/vec4 v0x600001406be0_0;
    %assign/vec4 v0x600001406b50_0, 0;
    %load/vec4 v0x600001406c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.6, 8;
    %load/vec4 v0x600001406f40_0;
    %assign/vec4 v0x600001407060_0, 0;
    %jmp T_177.7;
T_177.6 ;
    %load/vec4 v0x600001406fd0_0;
    %load/vec4 v0x600001406f40_0;
    %add;
    %assign/vec4 v0x600001407060_0, 0;
T_177.7 ;
T_177.4 ;
T_177.1 ;
    %jmp T_177;
    .thread T_177;
    .scope S_0x14ef7c6e0;
T_178 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014006c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001400870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014001b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001400120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001400630_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0x6000014003f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.2, 8;
    %load/vec4 v0x6000014007e0_0;
    %assign/vec4 v0x600001400870_0, 0;
T_178.2 ;
    %load/vec4 v0x600001400360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.4, 8;
    %load/vec4 v0x600001400090_0;
    %assign/vec4 v0x6000014001b0_0, 0;
    %load/vec4 v0x6000014001b0_0;
    %assign/vec4 v0x600001400120_0, 0;
    %load/vec4 v0x600001400240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.6, 8;
    %load/vec4 v0x600001400510_0;
    %assign/vec4 v0x600001400630_0, 0;
    %jmp T_178.7;
T_178.6 ;
    %load/vec4 v0x6000014005a0_0;
    %load/vec4 v0x600001400510_0;
    %add;
    %assign/vec4 v0x600001400630_0, 0;
T_178.7 ;
T_178.4 ;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x14ef7c9c0;
T_179 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001401c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001401dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001401710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001401680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001401b90_0, 0;
    %jmp T_179.1;
T_179.0 ;
    %load/vec4 v0x600001401950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.2, 8;
    %load/vec4 v0x600001401d40_0;
    %assign/vec4 v0x600001401dd0_0, 0;
T_179.2 ;
    %load/vec4 v0x6000014018c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.4, 8;
    %load/vec4 v0x6000014015f0_0;
    %assign/vec4 v0x600001401710_0, 0;
    %load/vec4 v0x600001401710_0;
    %assign/vec4 v0x600001401680_0, 0;
    %load/vec4 v0x6000014017a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.6, 8;
    %load/vec4 v0x600001401a70_0;
    %assign/vec4 v0x600001401b90_0, 0;
    %jmp T_179.7;
T_179.6 ;
    %load/vec4 v0x600001401b00_0;
    %load/vec4 v0x600001401a70_0;
    %add;
    %assign/vec4 v0x600001401b90_0, 0;
T_179.7 ;
T_179.4 ;
T_179.1 ;
    %jmp T_179;
    .thread T_179;
    .scope S_0x14ef7cca0;
T_180 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001403180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001403330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001402c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001402be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014030f0_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x600001402eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x6000014032a0_0;
    %assign/vec4 v0x600001403330_0, 0;
T_180.2 ;
    %load/vec4 v0x600001402e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.4, 8;
    %load/vec4 v0x600001402b50_0;
    %assign/vec4 v0x600001402c70_0, 0;
    %load/vec4 v0x600001402c70_0;
    %assign/vec4 v0x600001402be0_0, 0;
    %load/vec4 v0x600001402d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.6, 8;
    %load/vec4 v0x600001402fd0_0;
    %assign/vec4 v0x6000014030f0_0, 0;
    %jmp T_180.7;
T_180.6 ;
    %load/vec4 v0x600001403060_0;
    %load/vec4 v0x600001402fd0_0;
    %add;
    %assign/vec4 v0x6000014030f0_0, 0;
T_180.7 ;
T_180.4 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x14ef7cf80;
T_181 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000143c750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000143c900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000143c240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000143c1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000143c6c0_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x60000143c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %load/vec4 v0x60000143c870_0;
    %assign/vec4 v0x60000143c900_0, 0;
T_181.2 ;
    %load/vec4 v0x60000143c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.4, 8;
    %load/vec4 v0x60000143c120_0;
    %assign/vec4 v0x60000143c240_0, 0;
    %load/vec4 v0x60000143c240_0;
    %assign/vec4 v0x60000143c1b0_0, 0;
    %load/vec4 v0x60000143c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.6, 8;
    %load/vec4 v0x60000143c5a0_0;
    %assign/vec4 v0x60000143c6c0_0, 0;
    %jmp T_181.7;
T_181.6 ;
    %load/vec4 v0x60000143c630_0;
    %load/vec4 v0x60000143c5a0_0;
    %add;
    %assign/vec4 v0x60000143c6c0_0, 0;
T_181.7 ;
T_181.4 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x14eff7090;
T_182 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000143dcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000143de60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000143d7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000143d710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000143dc20_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x60000143d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.2, 8;
    %load/vec4 v0x60000143ddd0_0;
    %assign/vec4 v0x60000143de60_0, 0;
T_182.2 ;
    %load/vec4 v0x60000143d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.4, 8;
    %load/vec4 v0x60000143d680_0;
    %assign/vec4 v0x60000143d7a0_0, 0;
    %load/vec4 v0x60000143d7a0_0;
    %assign/vec4 v0x60000143d710_0, 0;
    %load/vec4 v0x60000143d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.6, 8;
    %load/vec4 v0x60000143db00_0;
    %assign/vec4 v0x60000143dc20_0, 0;
    %jmp T_182.7;
T_182.6 ;
    %load/vec4 v0x60000143db90_0;
    %load/vec4 v0x60000143db00_0;
    %add;
    %assign/vec4 v0x60000143dc20_0, 0;
T_182.7 ;
T_182.4 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x14eff7370;
T_183 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000143f210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000143f3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000143ed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000143ec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000143f180_0, 0;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v0x60000143ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.2, 8;
    %load/vec4 v0x60000143f330_0;
    %assign/vec4 v0x60000143f3c0_0, 0;
T_183.2 ;
    %load/vec4 v0x60000143eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.4, 8;
    %load/vec4 v0x60000143ebe0_0;
    %assign/vec4 v0x60000143ed00_0, 0;
    %load/vec4 v0x60000143ed00_0;
    %assign/vec4 v0x60000143ec70_0, 0;
    %load/vec4 v0x60000143ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.6, 8;
    %load/vec4 v0x60000143f060_0;
    %assign/vec4 v0x60000143f180_0, 0;
    %jmp T_183.7;
T_183.6 ;
    %load/vec4 v0x60000143f0f0_0;
    %load/vec4 v0x60000143f060_0;
    %add;
    %assign/vec4 v0x60000143f180_0, 0;
T_183.7 ;
T_183.4 ;
T_183.1 ;
    %jmp T_183;
    .thread T_183;
    .scope S_0x14efc65f0;
T_184 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014387e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001438990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014382d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001438240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001438750_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x600001438510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.2, 8;
    %load/vec4 v0x600001438900_0;
    %assign/vec4 v0x600001438990_0, 0;
T_184.2 ;
    %load/vec4 v0x600001438480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.4, 8;
    %load/vec4 v0x6000014381b0_0;
    %assign/vec4 v0x6000014382d0_0, 0;
    %load/vec4 v0x6000014382d0_0;
    %assign/vec4 v0x600001438240_0, 0;
    %load/vec4 v0x600001438360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.6, 8;
    %load/vec4 v0x600001438630_0;
    %assign/vec4 v0x600001438750_0, 0;
    %jmp T_184.7;
T_184.6 ;
    %load/vec4 v0x6000014386c0_0;
    %load/vec4 v0x600001438630_0;
    %add;
    %assign/vec4 v0x600001438750_0, 0;
T_184.7 ;
T_184.4 ;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x14efc68d0;
T_185 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001439d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001439ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001439830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014397a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001439cb0_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x600001439a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.2, 8;
    %load/vec4 v0x600001439e60_0;
    %assign/vec4 v0x600001439ef0_0, 0;
T_185.2 ;
    %load/vec4 v0x6000014399e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.4, 8;
    %load/vec4 v0x600001439710_0;
    %assign/vec4 v0x600001439830_0, 0;
    %load/vec4 v0x600001439830_0;
    %assign/vec4 v0x6000014397a0_0, 0;
    %load/vec4 v0x6000014398c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.6, 8;
    %load/vec4 v0x600001439b90_0;
    %assign/vec4 v0x600001439cb0_0, 0;
    %jmp T_185.7;
T_185.6 ;
    %load/vec4 v0x600001439c20_0;
    %load/vec4 v0x600001439b90_0;
    %add;
    %assign/vec4 v0x600001439cb0_0, 0;
T_185.7 ;
T_185.4 ;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x14efc7810;
T_186 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000143b2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000143b450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000143ad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000143ad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000143b210_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x60000143afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.2, 8;
    %load/vec4 v0x60000143b3c0_0;
    %assign/vec4 v0x60000143b450_0, 0;
T_186.2 ;
    %load/vec4 v0x60000143af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.4, 8;
    %load/vec4 v0x60000143ac70_0;
    %assign/vec4 v0x60000143ad90_0, 0;
    %load/vec4 v0x60000143ad90_0;
    %assign/vec4 v0x60000143ad00_0, 0;
    %load/vec4 v0x60000143ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.6, 8;
    %load/vec4 v0x60000143b0f0_0;
    %assign/vec4 v0x60000143b210_0, 0;
    %jmp T_186.7;
T_186.6 ;
    %load/vec4 v0x60000143b180_0;
    %load/vec4 v0x60000143b0f0_0;
    %add;
    %assign/vec4 v0x60000143b210_0, 0;
T_186.7 ;
T_186.4 ;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x14effd990;
T_187 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001434870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001434a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001434360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014342d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014347e0_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x6000014345a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.2, 8;
    %load/vec4 v0x600001434990_0;
    %assign/vec4 v0x600001434a20_0, 0;
T_187.2 ;
    %load/vec4 v0x600001434510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.4, 8;
    %load/vec4 v0x600001434240_0;
    %assign/vec4 v0x600001434360_0, 0;
    %load/vec4 v0x600001434360_0;
    %assign/vec4 v0x6000014342d0_0, 0;
    %load/vec4 v0x6000014343f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.6, 8;
    %load/vec4 v0x6000014346c0_0;
    %assign/vec4 v0x6000014347e0_0, 0;
    %jmp T_187.7;
T_187.6 ;
    %load/vec4 v0x600001434750_0;
    %load/vec4 v0x6000014346c0_0;
    %add;
    %assign/vec4 v0x6000014347e0_0, 0;
T_187.7 ;
T_187.4 ;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x14effdc70;
T_188 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001435dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001435f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014358c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001435830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001435d40_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x600001435b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.2, 8;
    %load/vec4 v0x600001435ef0_0;
    %assign/vec4 v0x600001435f80_0, 0;
T_188.2 ;
    %load/vec4 v0x600001435a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.4, 8;
    %load/vec4 v0x6000014357a0_0;
    %assign/vec4 v0x6000014358c0_0, 0;
    %load/vec4 v0x6000014358c0_0;
    %assign/vec4 v0x600001435830_0, 0;
    %load/vec4 v0x600001435950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.6, 8;
    %load/vec4 v0x600001435c20_0;
    %assign/vec4 v0x600001435d40_0, 0;
    %jmp T_188.7;
T_188.6 ;
    %load/vec4 v0x600001435cb0_0;
    %load/vec4 v0x600001435c20_0;
    %add;
    %assign/vec4 v0x600001435d40_0, 0;
T_188.7 ;
T_188.4 ;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x14eff7d00;
T_189 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001437330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014374e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001436e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001436d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014372a0_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x600001437060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.2, 8;
    %load/vec4 v0x600001437450_0;
    %assign/vec4 v0x6000014374e0_0, 0;
T_189.2 ;
    %load/vec4 v0x600001436fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.4, 8;
    %load/vec4 v0x600001436d00_0;
    %assign/vec4 v0x600001436e20_0, 0;
    %load/vec4 v0x600001436e20_0;
    %assign/vec4 v0x600001436d90_0, 0;
    %load/vec4 v0x600001436eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.6, 8;
    %load/vec4 v0x600001437180_0;
    %assign/vec4 v0x6000014372a0_0, 0;
    %jmp T_189.7;
T_189.6 ;
    %load/vec4 v0x600001437210_0;
    %load/vec4 v0x600001437180_0;
    %add;
    %assign/vec4 v0x6000014372a0_0, 0;
T_189.7 ;
T_189.4 ;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x14efc0c10;
T_190 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001431b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001409a70_0, 0, 32;
T_190.2 ;
    %load/vec4 v0x600001409a70_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_190.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001409a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014099e0, 0, 4;
    %load/vec4 v0x600001409a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001409a70_0, 0, 32;
    %jmp T_190.2;
T_190.3 ;
    %jmp T_190.1;
T_190.0 ;
    %load/vec4 v0x600001431830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014318c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014099e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001409a70_0, 0, 32;
T_190.6 ;
    %load/vec4 v0x600001409a70_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_190.7, 5;
    %load/vec4 v0x600001409a70_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000014099e0, 4;
    %ix/getv/s 3, v0x600001409a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014099e0, 0, 4;
    %load/vec4 v0x600001409a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001409a70_0, 0, 32;
    %jmp T_190.6;
T_190.7 ;
T_190.4 ;
T_190.1 ;
    %jmp T_190;
    .thread T_190;
    .scope S_0x14efc0ef0;
T_191 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001431b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001409b90_0, 0, 32;
T_191.2 ;
    %load/vec4 v0x600001409b90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_191.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001409b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001409b00, 0, 4;
    %load/vec4 v0x600001409b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001409b90_0, 0, 32;
    %jmp T_191.2;
T_191.3 ;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v0x600001431830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014318c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001409b00, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001409b90_0, 0, 32;
T_191.6 ;
    %load/vec4 v0x600001409b90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_191.7, 5;
    %load/vec4 v0x600001409b90_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001409b00, 4;
    %ix/getv/s 3, v0x600001409b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001409b00, 0, 4;
    %load/vec4 v0x600001409b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001409b90_0, 0, 32;
    %jmp T_191.6;
T_191.7 ;
T_191.4 ;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_0x14efc11d0;
T_192 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001431b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001409cb0_0, 0, 32;
T_192.2 ;
    %load/vec4 v0x600001409cb0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_192.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001409cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001409c20, 0, 4;
    %load/vec4 v0x600001409cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001409cb0_0, 0, 32;
    %jmp T_192.2;
T_192.3 ;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x600001431830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014318c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001409c20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001409cb0_0, 0, 32;
T_192.6 ;
    %load/vec4 v0x600001409cb0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_192.7, 5;
    %load/vec4 v0x600001409cb0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001409c20, 4;
    %ix/getv/s 3, v0x600001409cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001409c20, 0, 4;
    %load/vec4 v0x600001409cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001409cb0_0, 0, 32;
    %jmp T_192.6;
T_192.7 ;
T_192.4 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x14efc05b0;
T_193 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001431b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001431e60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001431560_0, 0;
    %jmp T_193.1;
T_193.0 ;
    %load/vec4 v0x600001431ef0_0;
    %assign/vec4 v0x600001431e60_0, 0;
    %load/vec4 v0x6000014315f0_0;
    %assign/vec4 v0x600001431560_0, 0;
T_193.1 ;
    %jmp T_193;
    .thread T_193;
    .scope S_0x14efc05b0;
T_194 ;
    %wait E_0x600003c93ac0;
    %load/vec4 v0x600001431e60_0;
    %store/vec4 v0x600001431ef0_0, 0, 3;
    %load/vec4 v0x600001431560_0;
    %store/vec4 v0x6000014315f0_0, 0, 16;
    %load/vec4 v0x600001431e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_194.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_194.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_194.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_194.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_194.4, 6;
    %jmp T_194.5;
T_194.0 ;
    %load/vec4 v0x600001431dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.6, 8;
    %load/vec4 v0x6000014320a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_194.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_194.9, 8;
T_194.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_194.9, 8;
 ; End of false expr.
    %blend;
T_194.9;
    %store/vec4 v0x600001431ef0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000014315f0_0, 0, 16;
T_194.6 ;
    %jmp T_194.5;
T_194.1 ;
    %load/vec4 v0x6000014320a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001431ef0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000014315f0_0, 0, 16;
T_194.10 ;
    %jmp T_194.5;
T_194.2 ;
    %load/vec4 v0x600001431560_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000014315f0_0, 0, 16;
    %load/vec4 v0x6000014313b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001431560_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_194.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001431ef0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000014315f0_0, 0, 16;
T_194.12 ;
    %jmp T_194.5;
T_194.3 ;
    %load/vec4 v0x600001431560_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000014315f0_0, 0, 16;
    %load/vec4 v0x6000014317a0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600001431560_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_194.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001431ef0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000014315f0_0, 0, 16;
T_194.14 ;
    %jmp T_194.5;
T_194.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001431ef0_0, 0, 3;
    %jmp T_194.5;
T_194.5 ;
    %pop/vec4 1;
    %jmp T_194;
    .thread T_194, $push;
    .scope S_0x14effadf0;
T_195 ;
    %wait E_0x600003c8ecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_195.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_195.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_195.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_195.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_195.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_195.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_195.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_195.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_195.9;
T_195.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_195.9;
T_195.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_195.9;
T_195.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_195.9;
T_195.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_195.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_195.11, 8;
T_195.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_195.11, 8;
 ; End of false expr.
    %blend;
T_195.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_195.9;
T_195.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_195.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_195.13, 8;
T_195.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_195.13, 8;
 ; End of false expr.
    %blend;
T_195.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_195.9;
T_195.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_195.9;
T_195.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_195.9;
T_195.7 ;
    %load/vec4 v0x60000142e400_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_195.9;
T_195.9 ;
    %pop/vec4 1;
    %jmp T_195;
    .thread T_195, $push;
    .scope S_0x14effadf0;
T_196 ;
    %wait E_0x600003c8ec80;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e640, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000142de60_0, 4, 16;
    %jmp T_196;
    .thread T_196, $push;
    .scope S_0x14effaf60;
T_197 ;
    %wait E_0x600003c8ecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_197.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_197.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_197.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_197.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_197.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_197.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_197.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_197.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_197.9;
T_197.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_197.9;
T_197.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_197.9;
T_197.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_197.9;
T_197.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_197.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_197.11, 8;
T_197.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_197.11, 8;
 ; End of false expr.
    %blend;
T_197.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_197.9;
T_197.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_197.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_197.13, 8;
T_197.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_197.13, 8;
 ; End of false expr.
    %blend;
T_197.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_197.9;
T_197.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_197.9;
T_197.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_197.9;
T_197.7 ;
    %load/vec4 v0x60000142e400_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_197.9;
T_197.9 ;
    %pop/vec4 1;
    %jmp T_197;
    .thread T_197, $push;
    .scope S_0x14effaf60;
T_198 ;
    %wait E_0x600003c8ec80;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e640, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000142de60_0, 4, 16;
    %jmp T_198;
    .thread T_198, $push;
    .scope S_0x14effb0d0;
T_199 ;
    %wait E_0x600003c8ecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_199.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_199.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_199.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_199.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_199.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_199.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_199.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_199.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_199.9;
T_199.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_199.9;
T_199.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_199.9;
T_199.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_199.9;
T_199.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_199.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_199.11, 8;
T_199.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_199.11, 8;
 ; End of false expr.
    %blend;
T_199.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_199.9;
T_199.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_199.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_199.13, 8;
T_199.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_199.13, 8;
 ; End of false expr.
    %blend;
T_199.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_199.9;
T_199.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_199.9;
T_199.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_199.9;
T_199.7 ;
    %load/vec4 v0x60000142e400_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_199.9;
T_199.9 ;
    %pop/vec4 1;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_0x14effb0d0;
T_200 ;
    %wait E_0x600003c8ec80;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e640, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000142de60_0, 4, 16;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_0x14effb240;
T_201 ;
    %wait E_0x600003c8ecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_201.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_201.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_201.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_201.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_201.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_201.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_201.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_201.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_201.9;
T_201.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_201.9;
T_201.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_201.9;
T_201.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_201.9;
T_201.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_201.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_201.11, 8;
T_201.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_201.11, 8;
 ; End of false expr.
    %blend;
T_201.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_201.9;
T_201.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_201.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_201.13, 8;
T_201.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_201.13, 8;
 ; End of false expr.
    %blend;
T_201.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_201.9;
T_201.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_201.9;
T_201.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_201.9;
T_201.7 ;
    %load/vec4 v0x60000142e400_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_201.9;
T_201.9 ;
    %pop/vec4 1;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x14effb240;
T_202 ;
    %wait E_0x600003c8ec80;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e640, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000142de60_0, 4, 16;
    %jmp T_202;
    .thread T_202, $push;
    .scope S_0x14effb3b0;
T_203 ;
    %wait E_0x600003c8ecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_203.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_203.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_203.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_203.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_203.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_203.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_203.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_203.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_203.9;
T_203.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_203.9;
T_203.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_203.9;
T_203.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_203.9;
T_203.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_203.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_203.11, 8;
T_203.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_203.11, 8;
 ; End of false expr.
    %blend;
T_203.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_203.9;
T_203.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_203.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_203.13, 8;
T_203.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_203.13, 8;
 ; End of false expr.
    %blend;
T_203.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_203.9;
T_203.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_203.9;
T_203.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_203.9;
T_203.7 ;
    %load/vec4 v0x60000142e400_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_203.9;
T_203.9 ;
    %pop/vec4 1;
    %jmp T_203;
    .thread T_203, $push;
    .scope S_0x14effb3b0;
T_204 ;
    %wait E_0x600003c8ec80;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e640, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000142de60_0, 4, 16;
    %jmp T_204;
    .thread T_204, $push;
    .scope S_0x14effb520;
T_205 ;
    %wait E_0x600003c8ecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_205.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_205.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_205.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_205.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_205.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_205.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_205.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_205.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_205.9;
T_205.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_205.9;
T_205.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_205.9;
T_205.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_205.9;
T_205.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_205.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_205.11, 8;
T_205.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_205.11, 8;
 ; End of false expr.
    %blend;
T_205.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_205.9;
T_205.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_205.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_205.13, 8;
T_205.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_205.13, 8;
 ; End of false expr.
    %blend;
T_205.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_205.9;
T_205.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_205.9;
T_205.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_205.9;
T_205.7 ;
    %load/vec4 v0x60000142e400_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_205.9;
T_205.9 ;
    %pop/vec4 1;
    %jmp T_205;
    .thread T_205, $push;
    .scope S_0x14effb520;
T_206 ;
    %wait E_0x600003c8ec80;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e640, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000142de60_0, 4, 16;
    %jmp T_206;
    .thread T_206, $push;
    .scope S_0x14effb690;
T_207 ;
    %wait E_0x600003c8ecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_207.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_207.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_207.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_207.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_207.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_207.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_207.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_207.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_207.9;
T_207.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_207.9;
T_207.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_207.9;
T_207.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_207.9;
T_207.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_207.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_207.11, 8;
T_207.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_207.11, 8;
 ; End of false expr.
    %blend;
T_207.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_207.9;
T_207.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_207.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_207.13, 8;
T_207.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_207.13, 8;
 ; End of false expr.
    %blend;
T_207.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_207.9;
T_207.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_207.9;
T_207.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_207.9;
T_207.7 ;
    %load/vec4 v0x60000142e400_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_207.9;
T_207.9 ;
    %pop/vec4 1;
    %jmp T_207;
    .thread T_207, $push;
    .scope S_0x14effb690;
T_208 ;
    %wait E_0x600003c8ec80;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e640, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000142de60_0, 4, 16;
    %jmp T_208;
    .thread T_208, $push;
    .scope S_0x14effb800;
T_209 ;
    %wait E_0x600003c8ecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_209.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_209.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_209.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_209.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_209.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_209.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_209.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_209.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_209.9;
T_209.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_209.9;
T_209.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_209.9;
T_209.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_209.9;
T_209.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_209.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_209.11, 8;
T_209.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_209.11, 8;
 ; End of false expr.
    %blend;
T_209.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_209.9;
T_209.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_209.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_209.13, 8;
T_209.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_209.13, 8;
 ; End of false expr.
    %blend;
T_209.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_209.9;
T_209.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_209.9;
T_209.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_209.9;
T_209.7 ;
    %load/vec4 v0x60000142e400_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_209.9;
T_209.9 ;
    %pop/vec4 1;
    %jmp T_209;
    .thread T_209, $push;
    .scope S_0x14effb800;
T_210 ;
    %wait E_0x600003c8ec80;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e640, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000142de60_0, 4, 16;
    %jmp T_210;
    .thread T_210, $push;
    .scope S_0x14effb970;
T_211 ;
    %wait E_0x600003c8ecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_211.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_211.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_211.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_211.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_211.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_211.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_211.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_211.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_211.9;
T_211.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_211.9;
T_211.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_211.9;
T_211.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_211.9;
T_211.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_211.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_211.11, 8;
T_211.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_211.11, 8;
 ; End of false expr.
    %blend;
T_211.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_211.9;
T_211.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_211.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_211.13, 8;
T_211.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_211.13, 8;
 ; End of false expr.
    %blend;
T_211.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_211.9;
T_211.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_211.9;
T_211.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_211.9;
T_211.7 ;
    %load/vec4 v0x60000142e400_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_211.9;
T_211.9 ;
    %pop/vec4 1;
    %jmp T_211;
    .thread T_211, $push;
    .scope S_0x14effb970;
T_212 ;
    %wait E_0x600003c8ec80;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e640, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000142de60_0, 4, 16;
    %jmp T_212;
    .thread T_212, $push;
    .scope S_0x14effbae0;
T_213 ;
    %wait E_0x600003c8ecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_213.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_213.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_213.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_213.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_213.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_213.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_213.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_213.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_213.9;
T_213.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_213.9;
T_213.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_213.9;
T_213.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_213.9;
T_213.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_213.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_213.11, 8;
T_213.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_213.11, 8;
 ; End of false expr.
    %blend;
T_213.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_213.9;
T_213.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_213.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_213.13, 8;
T_213.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_213.13, 8;
 ; End of false expr.
    %blend;
T_213.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_213.9;
T_213.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_213.9;
T_213.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_213.9;
T_213.7 ;
    %load/vec4 v0x60000142e400_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_213.9;
T_213.9 ;
    %pop/vec4 1;
    %jmp T_213;
    .thread T_213, $push;
    .scope S_0x14effbae0;
T_214 ;
    %wait E_0x600003c8ec80;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e640, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000142de60_0, 4, 16;
    %jmp T_214;
    .thread T_214, $push;
    .scope S_0x14effbc50;
T_215 ;
    %wait E_0x600003c8ecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_215.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_215.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_215.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_215.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_215.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_215.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_215.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_215.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_215.9;
T_215.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_215.9;
T_215.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_215.9;
T_215.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_215.9;
T_215.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_215.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_215.11, 8;
T_215.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_215.11, 8;
 ; End of false expr.
    %blend;
T_215.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_215.9;
T_215.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_215.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_215.13, 8;
T_215.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_215.13, 8;
 ; End of false expr.
    %blend;
T_215.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_215.9;
T_215.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_215.9;
T_215.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_215.9;
T_215.7 ;
    %load/vec4 v0x60000142e400_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_215.9;
T_215.9 ;
    %pop/vec4 1;
    %jmp T_215;
    .thread T_215, $push;
    .scope S_0x14effbc50;
T_216 ;
    %wait E_0x600003c8ec80;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e640, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000142de60_0, 4, 16;
    %jmp T_216;
    .thread T_216, $push;
    .scope S_0x14effbdc0;
T_217 ;
    %wait E_0x600003c8ecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_217.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_217.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_217.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_217.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_217.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_217.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_217.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_217.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_217.9;
T_217.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_217.9;
T_217.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_217.9;
T_217.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_217.9;
T_217.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_217.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_217.11, 8;
T_217.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_217.11, 8;
 ; End of false expr.
    %blend;
T_217.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_217.9;
T_217.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_217.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_217.13, 8;
T_217.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_217.13, 8;
 ; End of false expr.
    %blend;
T_217.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_217.9;
T_217.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_217.9;
T_217.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_217.9;
T_217.7 ;
    %load/vec4 v0x60000142e400_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_217.9;
T_217.9 ;
    %pop/vec4 1;
    %jmp T_217;
    .thread T_217, $push;
    .scope S_0x14effbdc0;
T_218 ;
    %wait E_0x600003c8ec80;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e640, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000142de60_0, 4, 16;
    %jmp T_218;
    .thread T_218, $push;
    .scope S_0x14effbf30;
T_219 ;
    %wait E_0x600003c8ecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_219.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_219.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_219.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_219.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_219.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_219.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_219.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_219.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_219.9;
T_219.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_219.9;
T_219.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_219.9;
T_219.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_219.9;
T_219.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_219.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_219.11, 8;
T_219.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_219.11, 8;
 ; End of false expr.
    %blend;
T_219.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_219.9;
T_219.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_219.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_219.13, 8;
T_219.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_219.13, 8;
 ; End of false expr.
    %blend;
T_219.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_219.9;
T_219.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_219.9;
T_219.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_219.9;
T_219.7 ;
    %load/vec4 v0x60000142e400_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_219.9;
T_219.9 ;
    %pop/vec4 1;
    %jmp T_219;
    .thread T_219, $push;
    .scope S_0x14effbf30;
T_220 ;
    %wait E_0x600003c8ec80;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e640, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000142de60_0, 4, 16;
    %jmp T_220;
    .thread T_220, $push;
    .scope S_0x14effc0a0;
T_221 ;
    %wait E_0x600003c8ecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_221.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_221.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_221.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_221.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_221.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_221.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_221.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_221.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_221.9;
T_221.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_221.9;
T_221.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_221.9;
T_221.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_221.9;
T_221.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_221.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_221.11, 8;
T_221.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_221.11, 8;
 ; End of false expr.
    %blend;
T_221.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_221.9;
T_221.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_221.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_221.13, 8;
T_221.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_221.13, 8;
 ; End of false expr.
    %blend;
T_221.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_221.9;
T_221.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_221.9;
T_221.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_221.9;
T_221.7 ;
    %load/vec4 v0x60000142e400_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_221.9;
T_221.9 ;
    %pop/vec4 1;
    %jmp T_221;
    .thread T_221, $push;
    .scope S_0x14effc0a0;
T_222 ;
    %wait E_0x600003c8ec80;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e640, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000142de60_0, 4, 16;
    %jmp T_222;
    .thread T_222, $push;
    .scope S_0x14effc210;
T_223 ;
    %wait E_0x600003c8ecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_223.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_223.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_223.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_223.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_223.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_223.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_223.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_223.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_223.9;
T_223.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_223.9;
T_223.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_223.9;
T_223.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_223.9;
T_223.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_223.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_223.11, 8;
T_223.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_223.11, 8;
 ; End of false expr.
    %blend;
T_223.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_223.9;
T_223.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_223.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_223.13, 8;
T_223.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_223.13, 8;
 ; End of false expr.
    %blend;
T_223.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_223.9;
T_223.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_223.9;
T_223.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_223.9;
T_223.7 ;
    %load/vec4 v0x60000142e400_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_223.9;
T_223.9 ;
    %pop/vec4 1;
    %jmp T_223;
    .thread T_223, $push;
    .scope S_0x14effc210;
T_224 ;
    %wait E_0x600003c8ec80;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e640, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000142de60_0, 4, 16;
    %jmp T_224;
    .thread T_224, $push;
    .scope S_0x14effc380;
T_225 ;
    %wait E_0x600003c8ecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_225.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_225.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_225.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_225.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_225.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_225.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_225.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_225.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_225.9;
T_225.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_225.9;
T_225.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_225.9;
T_225.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e5b0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_225.9;
T_225.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_225.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_225.11, 8;
T_225.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_225.11, 8;
 ; End of false expr.
    %blend;
T_225.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_225.9;
T_225.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_225.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_225.13, 8;
T_225.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %jmp/0 T_225.13, 8;
 ; End of false expr.
    %blend;
T_225.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_225.9;
T_225.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_225.9;
T_225.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e520, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_225.9;
T_225.7 ;
    %load/vec4 v0x60000142e400_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000142e640, 4, 0;
    %jmp T_225.9;
T_225.9 ;
    %pop/vec4 1;
    %jmp T_225;
    .thread T_225, $push;
    .scope S_0x14effc380;
T_226 ;
    %wait E_0x600003c8ec80;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e640, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000142de60_0, 4, 16;
    %jmp T_226;
    .thread T_226, $push;
    .scope S_0x14effa970;
T_227 ;
    %wait E_0x600003c8ebc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000142e490_0, 0, 32;
T_227.0 ;
    %load/vec4 v0x60000142e490_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_227.1, 5;
    %ix/getv/s 4, v0x60000142e490_0;
    %load/vec4a v0x60000142e520, 4;
    %ix/getv/s 4, v0x60000142e490_0;
    %store/vec4a v0x60000142e880, 4, 0;
    %load/vec4 v0x60000142e490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000142e490_0, 0, 32;
    %jmp T_227.0;
T_227.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000142ef40_0, 0, 32;
T_227.2 ;
    %load/vec4 v0x60000142ef40_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_227.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000142e490_0, 0, 32;
T_227.4 ;
    %load/vec4 v0x60000142e490_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x60000142ef40_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_227.5, 5;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_227.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_227.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_227.8, 6;
    %load/vec4 v0x60000142ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000142e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000142e880, 4;
    %load/vec4 v0x60000142ef40_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000142e490_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000142e880, 4, 0;
    %jmp T_227.10;
T_227.6 ;
    %load/vec4 v0x60000142ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000142e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000142e880, 4;
    %load/vec4 v0x60000142ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000142e490_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000142e880, 4;
    %add;
    %load/vec4 v0x60000142ef40_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000142e490_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000142e880, 4, 0;
    %jmp T_227.10;
T_227.7 ;
    %load/vec4 v0x60000142ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000142e490_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000142e880, 4;
    %load/vec4 v0x60000142ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000142e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000142e880, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_227.11, 8;
    %load/vec4 v0x60000142ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000142e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000142e880, 4;
    %jmp/1 T_227.12, 8;
T_227.11 ; End of true expr.
    %load/vec4 v0x60000142ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000142e490_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000142e880, 4;
    %jmp/0 T_227.12, 8;
 ; End of false expr.
    %blend;
T_227.12;
    %load/vec4 v0x60000142ef40_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000142e490_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000142e880, 4, 0;
    %jmp T_227.10;
T_227.8 ;
    %load/vec4 v0x60000142ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000142e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000142e880, 4;
    %load/vec4 v0x60000142ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000142e490_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000142e880, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_227.13, 8;
    %load/vec4 v0x60000142ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000142e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000142e880, 4;
    %jmp/1 T_227.14, 8;
T_227.13 ; End of true expr.
    %load/vec4 v0x60000142ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000142e490_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000142e880, 4;
    %jmp/0 T_227.14, 8;
 ; End of false expr.
    %blend;
T_227.14;
    %load/vec4 v0x60000142ef40_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000142e490_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000142e880, 4, 0;
    %jmp T_227.10;
T_227.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60000142e490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000142e490_0, 0, 32;
    %jmp T_227.4;
T_227.5 ;
    %load/vec4 v0x60000142ef40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000142ef40_0, 0, 32;
    %jmp T_227.2;
T_227.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000142e880, 4;
    %store/vec4 v0x60000142e7f0_0, 0, 16;
    %jmp T_227;
    .thread T_227, $push;
    .scope S_0x14effa970;
T_228 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000142e910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_228.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000142efd0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000142e130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000142e370_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000142ddd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000142eeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000142ebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000142e2e0_0, 0;
    %jmp T_228.1;
T_228.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000142eeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000142ebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000142e2e0_0, 0;
    %load/vec4 v0x60000142efd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_228.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_228.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_228.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_228.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_228.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_228.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000142efd0_0, 0;
    %jmp T_228.9;
T_228.2 ;
    %load/vec4 v0x60000142e1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_228.10, 8;
    %load/vec4 v0x60000142df80_0;
    %assign/vec4 v0x60000142e130_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000142efd0_0, 0;
T_228.10 ;
    %jmp T_228.9;
T_228.3 ;
    %load/vec4 v0x60000142e250_0;
    %assign/vec4 v0x60000142e370_0, 0;
    %load/vec4 v0x60000142e6d0_0;
    %assign/vec4 v0x60000142ddd0_0, 0;
    %load/vec4 v0x60000142f060_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_228.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_228.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_228.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_228.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_228.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000142efd0_0, 0;
    %jmp T_228.18;
T_228.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000142ebe0_0, 0;
    %load/vec4 v0x60000142e6d0_0;
    %assign/vec4 v0x60000142ea30_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000142efd0_0, 0;
    %jmp T_228.18;
T_228.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000142eeb0_0, 0;
    %load/vec4 v0x60000142e6d0_0;
    %assign/vec4 v0x60000142ea30_0, 0;
    %load/vec4 v0x60000142f2a0_0;
    %assign/vec4 v0x60000142ed90_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000142efd0_0, 0;
    %jmp T_228.18;
T_228.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000142efd0_0, 0;
    %jmp T_228.18;
T_228.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000142efd0_0, 0;
    %jmp T_228.18;
T_228.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000142efd0_0, 0;
    %jmp T_228.18;
T_228.18 ;
    %pop/vec4 1;
    %jmp T_228.9;
T_228.4 ;
    %load/vec4 v0x60000142de60_0;
    %load/vec4 v0x60000142f0f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000142f180, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000142efd0_0, 0;
    %jmp T_228.9;
T_228.5 ;
    %load/vec4 v0x60000142ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_228.19, 8;
    %load/vec4 v0x60000142f060_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_228.21, 4;
    %load/vec4 v0x60000142eac0_0;
    %load/vec4 v0x60000142f0f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000142f180, 0, 4;
T_228.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000142efd0_0, 0;
T_228.19 ;
    %jmp T_228.9;
T_228.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x60000142e7f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000142f0f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000142f180, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000142efd0_0, 0;
    %jmp T_228.9;
T_228.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000142e2e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000142efd0_0, 0;
    %jmp T_228.9;
T_228.9 ;
    %pop/vec4 1;
T_228.1 ;
    %jmp T_228;
    .thread T_228;
    .scope S_0x14f846e80;
T_229 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000140e130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000140d9e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000140e0a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000140db00_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000140def0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000140e010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000140d560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000140d5f0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000140e250_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000140e5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000140e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000140e400_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000140c990_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000140c5a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000140cab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000140c6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000140cc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000140c870_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000140d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000140d320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000140d4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000140d050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000140dd40_0, 0;
    %jmp T_229.1;
T_229.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000140e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000140e400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000140dd40_0, 0;
    %load/vec4 v0x60000140e7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_229.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_229.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_229.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_229.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_229.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_229.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_229.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_229.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_229.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_229.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_229.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
    %jmp T_229.14;
T_229.2 ;
    %load/vec4 v0x60000140da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.15, 8;
    %load/vec4 v0x60000140d830_0;
    %assign/vec4 v0x60000140d9e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
T_229.15 ;
    %jmp T_229.14;
T_229.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000140e0a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000140db00_0, 0;
    %load/vec4 v0x60000140de60_0;
    %assign/vec4 v0x60000140def0_0, 0;
    %load/vec4 v0x60000140df80_0;
    %assign/vec4 v0x60000140e010_0, 0;
    %load/vec4 v0x60000140d680_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_229.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_229.18, 8;
T_229.17 ; End of true expr.
    %load/vec4 v0x60000140d680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_229.18, 8;
 ; End of false expr.
    %blend;
T_229.18;
    %pad/u 8;
    %assign/vec4 v0x60000140d5f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000140d560_0, 0;
    %load/vec4 v0x60000140e880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_229.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_229.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
    %jmp T_229.22;
T_229.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
    %jmp T_229.22;
T_229.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
    %jmp T_229.22;
T_229.22 ;
    %pop/vec4 1;
    %jmp T_229.14;
T_229.4 ;
    %load/vec4 v0x60000140def0_0;
    %assign/vec4 v0x60000140c5a0_0, 0;
    %load/vec4 v0x60000140d5f0_0;
    %assign/vec4 v0x60000140c6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000140c870_0, 0;
    %load/vec4 v0x60000140c750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_229.25, 9;
    %load/vec4 v0x60000140c870_0;
    %and;
T_229.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000140c870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000140d050_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
T_229.23 ;
    %jmp T_229.14;
T_229.5 ;
    %load/vec4 v0x60000140d0e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_229.28, 9;
    %load/vec4 v0x60000140d050_0;
    %and;
T_229.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.26, 8;
    %load/vec4 v0x60000140cea0_0;
    %assign/vec4 v0x60000140db90_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
T_229.26 ;
    %jmp T_229.14;
T_229.6 ;
    %load/vec4 v0x60000140e010_0;
    %assign/vec4 v0x60000140e250_0, 0;
    %load/vec4 v0x60000140db90_0;
    %assign/vec4 v0x60000140e5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000140e6d0_0, 0;
    %load/vec4 v0x60000140e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.29, 8;
    %load/vec4 v0x60000140e010_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000140e010_0, 0;
    %load/vec4 v0x60000140db00_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000140db00_0, 0;
    %load/vec4 v0x60000140d560_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000140d560_0, 0;
    %load/vec4 v0x60000140d5f0_0;
    %load/vec4 v0x60000140d560_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_229.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000140d050_0, 0;
    %load/vec4 v0x60000140d680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000140db00_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_229.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
    %jmp T_229.34;
T_229.33 ;
    %load/vec4 v0x60000140def0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000140def0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000140d560_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
T_229.34 ;
    %jmp T_229.32;
T_229.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
T_229.32 ;
T_229.29 ;
    %jmp T_229.14;
T_229.7 ;
    %load/vec4 v0x60000140e010_0;
    %assign/vec4 v0x60000140e250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000140e400_0, 0;
    %load/vec4 v0x60000140e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.35, 8;
    %load/vec4 v0x60000140e2e0_0;
    %assign/vec4 v0x60000140db90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
T_229.35 ;
    %jmp T_229.14;
T_229.8 ;
    %load/vec4 v0x60000140def0_0;
    %assign/vec4 v0x60000140c990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000140cab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000140cc60_0, 0;
    %load/vec4 v0x60000140cb40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_229.39, 9;
    %load/vec4 v0x60000140cc60_0;
    %and;
T_229.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000140cc60_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
T_229.37 ;
    %jmp T_229.14;
T_229.9 ;
    %load/vec4 v0x60000140db90_0;
    %assign/vec4 v0x60000140d200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000140d320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000140d4d0_0, 0;
    %load/vec4 v0x60000140d3b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_229.42, 9;
    %load/vec4 v0x60000140d4d0_0;
    %and;
T_229.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000140d4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000140d320_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
T_229.40 ;
    %jmp T_229.14;
T_229.10 ;
    %load/vec4 v0x60000140ce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.43, 8;
    %load/vec4 v0x60000140def0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000140def0_0, 0;
    %load/vec4 v0x60000140e010_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000140e010_0, 0;
    %load/vec4 v0x60000140db00_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000140db00_0, 0;
    %load/vec4 v0x60000140d680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000140db00_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_229.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
    %jmp T_229.46;
T_229.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
T_229.46 ;
T_229.43 ;
    %jmp T_229.14;
T_229.11 ;
    %load/vec4 v0x60000140e0a0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000140e0a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000140db00_0, 0;
    %load/vec4 v0x60000140d710_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000140e0a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_229.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
    %jmp T_229.48;
T_229.47 ;
    %load/vec4 v0x60000140de60_0;
    %load/vec4 v0x60000140e0a0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x60000140e760_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x60000140def0_0, 0;
    %load/vec4 v0x60000140df80_0;
    %load/vec4 v0x60000140e0a0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x60000140ddd0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x60000140e010_0, 0;
    %load/vec4 v0x60000140e880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_229.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_229.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
    %jmp T_229.52;
T_229.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
    %jmp T_229.52;
T_229.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
    %jmp T_229.52;
T_229.52 ;
    %pop/vec4 1;
T_229.48 ;
    %jmp T_229.14;
T_229.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000140dd40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000140e7f0_0, 0;
    %jmp T_229.14;
T_229.14 ;
    %pop/vec4 1;
T_229.1 ;
    %jmp T_229;
    .thread T_229;
    .scope S_0x14eff9a80;
T_230 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x6000014325b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_230.0, 8;
    %load/vec4 v0x600001432520_0;
    %load/vec4 v0x6000014321c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001432370, 0, 4;
T_230.0 ;
    %load/vec4 v0x600001432490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_230.2, 8;
    %load/vec4 v0x6000014321c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001432370, 4;
    %assign/vec4 v0x600001432400_0, 0;
T_230.2 ;
    %jmp T_230;
    .thread T_230;
    .scope S_0x14eff9a80;
T_231 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014322e0_0, 0, 32;
T_231.0 ;
    %load/vec4 v0x6000014322e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_231.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000014322e0_0;
    %store/vec4a v0x600001432370, 4, 0;
    %load/vec4 v0x6000014322e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014322e0_0, 0, 32;
    %jmp T_231.0;
T_231.1 ;
    %end;
    .thread T_231;
    .scope S_0x14eff9d60;
T_232 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x600001432ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_232.0, 8;
    %load/vec4 v0x600001432a30_0;
    %load/vec4 v0x6000014326d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001432880, 0, 4;
T_232.0 ;
    %load/vec4 v0x6000014329a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_232.2, 8;
    %load/vec4 v0x6000014326d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001432880, 4;
    %assign/vec4 v0x600001432910_0, 0;
T_232.2 ;
    %jmp T_232;
    .thread T_232;
    .scope S_0x14eff9d60;
T_233 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014327f0_0, 0, 32;
T_233.0 ;
    %load/vec4 v0x6000014327f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_233.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000014327f0_0;
    %store/vec4a v0x600001432880, 4, 0;
    %load/vec4 v0x6000014327f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014327f0_0, 0, 32;
    %jmp T_233.0;
T_233.1 ;
    %end;
    .thread T_233;
    .scope S_0x14effa040;
T_234 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x600001432fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_234.0, 8;
    %load/vec4 v0x600001432f40_0;
    %load/vec4 v0x600001432be0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001432d90, 0, 4;
T_234.0 ;
    %load/vec4 v0x600001432eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_234.2, 8;
    %load/vec4 v0x600001432be0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001432d90, 4;
    %assign/vec4 v0x600001432e20_0, 0;
T_234.2 ;
    %jmp T_234;
    .thread T_234;
    .scope S_0x14effa040;
T_235 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001432d00_0, 0, 32;
T_235.0 ;
    %load/vec4 v0x600001432d00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_235.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001432d00_0;
    %store/vec4a v0x600001432d90, 4, 0;
    %load/vec4 v0x600001432d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001432d00_0, 0, 32;
    %jmp T_235.0;
T_235.1 ;
    %end;
    .thread T_235;
    .scope S_0x14effa320;
T_236 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x6000014334e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_236.0, 8;
    %load/vec4 v0x600001433450_0;
    %load/vec4 v0x6000014330f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014332a0, 0, 4;
T_236.0 ;
    %load/vec4 v0x6000014333c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_236.2, 8;
    %load/vec4 v0x6000014330f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000014332a0, 4;
    %assign/vec4 v0x600001433330_0, 0;
T_236.2 ;
    %jmp T_236;
    .thread T_236;
    .scope S_0x14effa320;
T_237 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001433210_0, 0, 32;
T_237.0 ;
    %load/vec4 v0x600001433210_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_237.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001433210_0;
    %store/vec4a v0x6000014332a0, 4, 0;
    %load/vec4 v0x600001433210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001433210_0, 0, 32;
    %jmp T_237.0;
T_237.1 ;
    %end;
    .thread T_237;
    .scope S_0x14eff93b0;
T_238 ;
    %wait E_0x600003c8dec0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014337b0_0, 0, 32;
T_238.0 ;
    %load/vec4 v0x6000014337b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_238.1, 5;
    %load/vec4 v0x60000142cea0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_238.2, 8;
    %load/vec4 v0x600001433ba0_0;
    %pad/u 32;
    %load/vec4 v0x6000014337b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_238.2;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x60000142d170_0, 4, 1;
    %load/vec4 v0x60000142c990_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_238.3, 8;
    %load/vec4 v0x6000014339f0_0;
    %pad/u 32;
    %load/vec4 v0x6000014337b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_238.3;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x60000142d050_0, 4, 1;
    %load/vec4 v0x60000142cc60_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_238.4, 8;
    %load/vec4 v0x600001433b10_0;
    %pad/u 32;
    %load/vec4 v0x6000014337b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_238.4;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x60000142d0e0_0, 4, 1;
    %load/vec4 v0x60000142d680_0;
    %flag_set/vec4 8;
    %jmp/1 T_238.6, 8;
    %load/vec4 v0x60000142d4d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_238.6;
    %flag_get/vec4 8;
    %jmp/0 T_238.5, 8;
    %load/vec4 v0x600001433de0_0;
    %pad/u 32;
    %load/vec4 v0x6000014337b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_238.5;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x60000142d200_0, 4, 1;
    %load/vec4 v0x60000142c480_0;
    %flag_set/vec4 8;
    %jmp/1 T_238.8, 8;
    %load/vec4 v0x60000142c2d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_238.8;
    %flag_get/vec4 8;
    %jmp/0 T_238.7, 8;
    %load/vec4 v0x6000014338d0_0;
    %pad/u 32;
    %load/vec4 v0x6000014337b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_238.7;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x60000142cfc0_0, 4, 1;
    %load/vec4 v0x6000014337b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014337b0_0, 0, 32;
    %jmp T_238.0;
T_238.1 ;
    %jmp T_238;
    .thread T_238, $push;
    .scope S_0x14eff93b0;
T_239 ;
    %wait E_0x600003c8de80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014337b0_0, 0, 32;
T_239.0 ;
    %load/vec4 v0x6000014337b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_239.1, 5;
    %load/vec4 v0x60000142d170_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x60000142c6c0_0, 4, 1;
    %load/vec4 v0x60000142d050_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_239.2, 8;
    %load/vec4 v0x60000142d170_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.2;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x60000142c5a0_0, 4, 1;
    %load/vec4 v0x60000142d0e0_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_239.4, 9;
    %load/vec4 v0x60000142d170_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_239.3, 8;
    %load/vec4 v0x60000142d050_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.3;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x60000142c630_0, 4, 1;
    %load/vec4 v0x60000142d200_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_239.7, 10;
    %load/vec4 v0x60000142d170_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_239.6, 9;
    %load/vec4 v0x60000142d050_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_239.5, 8;
    %load/vec4 v0x60000142d0e0_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.5;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x60000142c750_0, 4, 1;
    %load/vec4 v0x60000142cfc0_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_239.11, 11;
    %load/vec4 v0x60000142d170_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_239.10, 10;
    %load/vec4 v0x60000142d050_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_239.9, 9;
    %load/vec4 v0x60000142d0e0_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_239.8, 8;
    %load/vec4 v0x60000142d200_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.8;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x60000142c510_0, 4, 1;
    %load/vec4 v0x60000142c6c0_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.12, 8;
    %load/vec4 v0x60000142d8c0_0;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4a v0x600001433840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4a v0x600001433f00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x60000142c000_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x600001433d50_0, 4, 1;
    %jmp T_239.13;
T_239.12 ;
    %load/vec4 v0x60000142c5a0_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.14, 8;
    %load/vec4 v0x60000142d7a0_0;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4a v0x600001433840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4a v0x600001433f00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x60000142c000_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x600001433d50_0, 4, 1;
    %jmp T_239.15;
T_239.14 ;
    %load/vec4 v0x60000142c630_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.16, 8;
    %load/vec4 v0x60000142d830_0;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4a v0x600001433840, 4, 0;
    %load/vec4 v0x60000142cbd0_0;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4a v0x600001433f00, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x60000142c000_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x600001433d50_0, 4, 1;
    %jmp T_239.17;
T_239.16 ;
    %load/vec4 v0x60000142c750_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.18, 8;
    %load/vec4 v0x60000142d950_0;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4a v0x600001433840, 4, 0;
    %load/vec4 v0x60000142d5f0_0;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4a v0x600001433f00, 4, 0;
    %load/vec4 v0x60000142d680_0;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x60000142c000_0, 4, 1;
    %load/vec4 v0x60000142d4d0_0;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x600001433d50_0, 4, 1;
    %jmp T_239.19;
T_239.18 ;
    %load/vec4 v0x60000142c510_0;
    %load/vec4 v0x6000014337b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.20, 8;
    %load/vec4 v0x60000142d710_0;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4a v0x600001433840, 4, 0;
    %load/vec4 v0x60000142c3f0_0;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4a v0x600001433f00, 4, 0;
    %load/vec4 v0x60000142c480_0;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x60000142c000_0, 4, 1;
    %load/vec4 v0x60000142c2d0_0;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x600001433d50_0, 4, 1;
    %jmp T_239.21;
T_239.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4a v0x600001433840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4a v0x600001433f00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x60000142c000_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000014337b0_0;
    %store/vec4 v0x600001433d50_0, 4, 1;
T_239.21 ;
T_239.19 ;
T_239.17 ;
T_239.15 ;
T_239.13 ;
    %load/vec4 v0x6000014337b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014337b0_0, 0, 32;
    %jmp T_239.0;
T_239.1 ;
    %jmp T_239;
    .thread T_239, $push;
    .scope S_0x14eff93b0;
T_240 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x600001433ba0_0;
    %assign/vec4 v0x600001433c30_0, 0;
    %load/vec4 v0x6000014339f0_0;
    %assign/vec4 v0x600001433a80_0, 0;
    %load/vec4 v0x600001433de0_0;
    %assign/vec4 v0x600001433e70_0, 0;
    %load/vec4 v0x6000014338d0_0;
    %assign/vec4 v0x600001433960_0, 0;
    %jmp T_240;
    .thread T_240;
    .scope S_0x14eff93b0;
T_241 ;
    %wait E_0x600003c8de00;
    %load/vec4 v0x600001433c30_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001433cc0, 4;
    %store/vec4 v0x60000142ce10_0, 0, 256;
    %load/vec4 v0x600001433a80_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001433cc0, 4;
    %store/vec4 v0x60000142c900_0, 0, 256;
    %load/vec4 v0x600001433e70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001433cc0, 4;
    %store/vec4 v0x60000142d440_0, 0, 256;
    %load/vec4 v0x600001433960_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001433cc0, 4;
    %store/vec4 v0x60000142c240_0, 0, 256;
    %jmp T_241;
    .thread T_241, $push;
    .scope S_0x14f846d10;
T_242 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000142b0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_242.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001429440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014294d0_0, 0;
    %jmp T_242.1;
T_242.0 ;
    %load/vec4 v0x6000014297a0_0;
    %assign/vec4 v0x6000014294d0_0, 0;
    %load/vec4 v0x6000014297a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_242.2, 8;
    %load/vec4 v0x600001429680_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000014293b0, 4;
    %assign/vec4 v0x600001429440_0, 0;
T_242.2 ;
T_242.1 ;
    %jmp T_242;
    .thread T_242;
    .scope S_0x14f846d10;
T_243 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x60000142ae20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_243.3, 10;
    %load/vec4 v0x60000142ad90_0;
    %and;
T_243.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_243.2, 9;
    %load/vec4 v0x60000142ad00_0;
    %and;
T_243.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_243.0, 8;
    %load/vec4 v0x60000142ac70_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x60000142abe0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014293b0, 0, 4;
T_243.0 ;
    %jmp T_243;
    .thread T_243;
    .scope S_0x14f846d10;
T_244 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000142b0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_244.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000142bcc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000142bc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001428240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014282d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000142a760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014281b0_0, 0;
    %jmp T_244.1;
T_244.0 ;
    %load/vec4 v0x60000142a7f0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000142bcc0_0, 0;
    %load/vec4 v0x600001429ef0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000142bc30_0, 0;
    %load/vec4 v0x60000142a7f0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001428240_0, 0;
    %load/vec4 v0x600001428240_0;
    %assign/vec4 v0x6000014282d0_0, 0;
    %load/vec4 v0x60000142a6d0_0;
    %assign/vec4 v0x60000142a760_0, 0;
    %load/vec4 v0x600001429b90_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000014281b0_0, 0;
T_244.1 ;
    %jmp T_244;
    .thread T_244;
    .scope S_0x14f846d10;
T_245 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x60000142b0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000142a7f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001429f80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000142a490_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001429ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000142a6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000142a520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000142a010_0, 0;
    %jmp T_245.1;
T_245.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000142a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000142a010_0, 0;
    %load/vec4 v0x60000142b450_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_245.5, 10;
    %load/vec4 v0x60000142a2e0_0;
    %and;
T_245.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_245.4, 9;
    %load/vec4 v0x60000142a7f0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_245.6, 4;
    %load/vec4 v0x60000142a7f0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_245.6;
    %and;
T_245.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.2, 8;
    %load/vec4 v0x60000142a490_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000142a490_0, 0;
T_245.2 ;
    %load/vec4 v0x60000142a7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_245.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_245.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_245.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_245.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_245.11, 6;
    %jmp T_245.12;
T_245.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000142a520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000142a490_0, 0;
    %load/vec4 v0x600001429950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000142a520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001429ef0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000142a7f0_0, 0;
T_245.13 ;
    %jmp T_245.12;
T_245.8 ;
    %load/vec4 v0x60000142aac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.15, 8;
    %load/vec4 v0x600001429ef0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001429ef0_0, 0;
    %load/vec4 v0x600001429ef0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_245.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000142a6d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001429f80_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000142a7f0_0, 0;
T_245.17 ;
T_245.15 ;
    %jmp T_245.12;
T_245.9 ;
    %load/vec4 v0x600001429cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.19, 8;
    %load/vec4 v0x600001429f80_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001429f80_0, 0;
T_245.19 ;
    %load/vec4 v0x60000142b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000142a7f0_0, 0;
T_245.21 ;
    %jmp T_245.12;
T_245.10 ;
    %load/vec4 v0x60000142a490_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_245.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000142a7f0_0, 0;
T_245.23 ;
    %jmp T_245.12;
T_245.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000142a010_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000142a7f0_0, 0;
    %jmp T_245.12;
T_245.12 ;
    %pop/vec4 1;
T_245.1 ;
    %jmp T_245;
    .thread T_245;
    .scope S_0x14efc9200;
T_246 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001420b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001420a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001420ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001420990_0, 0;
    %jmp T_246.1;
T_246.0 ;
    %load/vec4 v0x600001420630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001420a20_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_246.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.2, 8;
    %load/vec4 v0x600001420a20_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001420a20_0, 0;
T_246.2 ;
    %load/vec4 v0x600001421200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001420ab0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_246.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.5, 8;
    %load/vec4 v0x600001420ab0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001420ab0_0, 0;
T_246.5 ;
    %load/vec4 v0x6000014278d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001420990_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_246.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.8, 8;
    %load/vec4 v0x600001420990_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001420990_0, 0;
T_246.8 ;
    %load/vec4 v0x6000014207e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.13, 9;
    %load/vec4 v0x6000014206c0_0;
    %and;
T_246.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.11, 8;
    %load/vec4 v0x600001420a20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001420a20_0, 0;
T_246.11 ;
    %load/vec4 v0x6000014213b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.16, 9;
    %load/vec4 v0x600001421290_0;
    %and;
T_246.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.14, 8;
    %load/vec4 v0x600001420ab0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001420ab0_0, 0;
T_246.14 ;
    %load/vec4 v0x600001427a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.19, 9;
    %load/vec4 v0x600001427960_0;
    %and;
T_246.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.17, 8;
    %load/vec4 v0x600001420990_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001420990_0, 0;
T_246.17 ;
T_246.1 ;
    %jmp T_246;
    .thread T_246;
    .scope S_0x14efc9200;
T_247 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001420b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001420900_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000014201b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001420360_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001427e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001420090_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000014205a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014207e0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001421170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014213b0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001427840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001427a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001427ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001427cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001420fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001427600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001427690_0, 0;
    %fork t_7, S_0x14efc95e0;
    %jmp t_6;
    .scope S_0x14efc95e0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001426370_0, 0, 32;
T_247.2 ;
    %load/vec4 v0x600001426370_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_247.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001426370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014203f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600001426370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014202d0, 0, 4;
    %load/vec4 v0x600001426370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001426370_0, 0, 32;
    %jmp T_247.2;
T_247.3 ;
    %end;
    .scope S_0x14efc9200;
t_6 %join;
    %jmp T_247.1;
T_247.0 ;
    %load/vec4 v0x6000014207e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_247.6, 9;
    %load/vec4 v0x6000014206c0_0;
    %and;
T_247.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014207e0_0, 0;
T_247.4 ;
    %load/vec4 v0x6000014213b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_247.9, 9;
    %load/vec4 v0x600001421290_0;
    %and;
T_247.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014213b0_0, 0;
T_247.7 ;
    %load/vec4 v0x600001427a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_247.12, 9;
    %load/vec4 v0x600001427960_0;
    %and;
T_247.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001427a80_0, 0;
T_247.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001427ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001420090_0, 0;
    %load/vec4 v0x600001420cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_247.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_247.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_247.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_247.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_247.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_247.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_247.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_247.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_247.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_247.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
    %jmp T_247.24;
T_247.13 ;
    %load/vec4 v0x600001420bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.25, 8;
    %load/vec4 v0x600001420c60_0;
    %assign/vec4 v0x600001420900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001420360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001427cc0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
T_247.25 ;
    %jmp T_247.24;
T_247.14 ;
    %load/vec4 v0x600001420900_0;
    %assign/vec4 v0x600001427e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001420090_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
    %jmp T_247.24;
T_247.15 ;
    %load/vec4 v0x600001420120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.27, 8;
    %load/vec4 v0x600001427f00_0;
    %assign/vec4 v0x6000014201b0_0, 0;
    %load/vec4 v0x600001427f00_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600001427600_0, 0;
    %load/vec4 v0x600001427f00_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600001427690_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
T_247.27 ;
    %jmp T_247.24;
T_247.16 ;
    %load/vec4 v0x600001427600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_247.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_247.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_247.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_247.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_247.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_247.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_247.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_247.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_247.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001427cc0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
    %jmp T_247.39;
T_247.29 ;
    %load/vec4 v0x600001420900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001420900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
    %jmp T_247.39;
T_247.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
    %jmp T_247.39;
T_247.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
    %jmp T_247.39;
T_247.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
    %jmp T_247.39;
T_247.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
    %jmp T_247.39;
T_247.34 ;
    %load/vec4 v0x600001420360_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_247.40, 5;
    %load/vec4 v0x600001420900_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001420360_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014203f0, 0, 4;
    %load/vec4 v0x6000014201b0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001420360_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014202d0, 0, 4;
    %load/vec4 v0x600001420360_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001420360_0, 0;
    %load/vec4 v0x600001420900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001420900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
    %jmp T_247.41;
T_247.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001427cc0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
T_247.41 ;
    %jmp T_247.39;
T_247.35 ;
    %load/vec4 v0x600001420360_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_247.42, 5;
    %load/vec4 v0x600001420360_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000014202d0, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_247.44, 5;
    %load/vec4 v0x600001420360_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000014202d0, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001420360_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014202d0, 0, 4;
    %load/vec4 v0x600001420360_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000014203f0, 4;
    %assign/vec4 v0x600001420900_0, 0;
    %jmp T_247.45;
T_247.44 ;
    %load/vec4 v0x600001420360_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001420360_0, 0;
    %load/vec4 v0x600001420900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001420900_0, 0;
T_247.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
    %jmp T_247.43;
T_247.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001427cc0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
T_247.43 ;
    %jmp T_247.39;
T_247.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001420fc0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
    %jmp T_247.39;
T_247.37 ;
    %load/vec4 v0x600001427450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001427ba0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
T_247.46 ;
    %jmp T_247.39;
T_247.39 ;
    %pop/vec4 1;
    %jmp T_247.24;
T_247.17 ;
    %load/vec4 v0x600001427450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
T_247.48 ;
    %jmp T_247.24;
T_247.18 ;
    %load/vec4 v0x600001427600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_247.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_247.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_247.52, 6;
    %load/vec4 v0x600001420900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001420900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
    %jmp T_247.54;
T_247.50 ;
    %load/vec4 v0x6000014201b0_0;
    %assign/vec4 v0x6000014205a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014207e0_0, 0;
    %load/vec4 v0x6000014206c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.55, 8;
    %load/vec4 v0x600001420900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001420900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
T_247.55 ;
    %jmp T_247.54;
T_247.51 ;
    %load/vec4 v0x6000014201b0_0;
    %assign/vec4 v0x600001421170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014213b0_0, 0;
    %load/vec4 v0x600001421290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.57, 8;
    %load/vec4 v0x600001420900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001420900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
T_247.57 ;
    %jmp T_247.54;
T_247.52 ;
    %load/vec4 v0x6000014201b0_0;
    %assign/vec4 v0x600001427840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001427a80_0, 0;
    %load/vec4 v0x600001427960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.59, 8;
    %load/vec4 v0x600001420900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001420900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
T_247.59 ;
    %jmp T_247.54;
T_247.54 ;
    %pop/vec4 1;
    %jmp T_247.24;
T_247.19 ;
    %load/vec4 v0x600001427690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_247.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_247.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_247.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_247.64, 6;
    %load/vec4 v0x600001420900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001420900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
    %jmp T_247.66;
T_247.61 ;
    %load/vec4 v0x600001420480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.67, 8;
    %load/vec4 v0x600001420900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001420900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
T_247.67 ;
    %jmp T_247.66;
T_247.62 ;
    %load/vec4 v0x600001421050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.69, 8;
    %load/vec4 v0x600001420900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001420900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
T_247.69 ;
    %jmp T_247.66;
T_247.63 ;
    %load/vec4 v0x600001427720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.71, 8;
    %load/vec4 v0x600001420900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001420900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
T_247.71 ;
    %jmp T_247.66;
T_247.64 ;
    %load/vec4 v0x600001427450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.73, 8;
    %load/vec4 v0x600001420900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001420900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
T_247.73 ;
    %jmp T_247.66;
T_247.66 ;
    %pop/vec4 1;
    %jmp T_247.24;
T_247.20 ;
    %load/vec4 v0x600001420e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001420fc0_0, 0;
    %load/vec4 v0x600001420900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001420900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
T_247.75 ;
    %jmp T_247.24;
T_247.21 ;
    %load/vec4 v0x600001420bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.77, 8;
    %load/vec4 v0x600001420c60_0;
    %assign/vec4 v0x600001420900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001420360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001427ba0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
T_247.77 ;
    %jmp T_247.24;
T_247.22 ;
    %load/vec4 v0x600001420bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001427cc0_0, 0;
    %load/vec4 v0x600001420c60_0;
    %assign/vec4 v0x600001420900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001420360_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001420cf0_0, 0;
T_247.79 ;
    %jmp T_247.24;
T_247.24 ;
    %pop/vec4 1;
T_247.1 ;
    %jmp T_247;
    .thread T_247;
    .scope S_0x14eff0e50;
T_248 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015c95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_248.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014217a0_0, 0;
    %jmp T_248.1;
T_248.0 ;
    %load/vec4 v0x6000015c9680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_248.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c9710, 4;
    %assign/vec4 v0x6000014217a0_0, 0;
T_248.2 ;
T_248.1 ;
    %jmp T_248;
    .thread T_248;
    .scope S_0x14efef900;
T_249 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015c95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_249.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014219e0_0, 0, 32;
T_249.2 ;
    %load/vec4 v0x6000014219e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_249.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000014219e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421950, 0, 4;
    %load/vec4 v0x6000014219e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014219e0_0, 0, 32;
    %jmp T_249.2;
T_249.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001421a70_0, 0;
    %jmp T_249.1;
T_249.0 ;
    %load/vec4 v0x6000015c9680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_249.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c9710, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421950, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000014219e0_0, 0, 32;
T_249.6 ;
    %load/vec4 v0x6000014219e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_249.7, 5;
    %load/vec4 v0x6000014219e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001421950, 4;
    %ix/getv/s 3, v0x6000014219e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421950, 0, 4;
    %load/vec4 v0x6000014219e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014219e0_0, 0, 32;
    %jmp T_249.6;
T_249.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001421950, 4;
    %assign/vec4 v0x600001421a70_0, 0;
T_249.4 ;
T_249.1 ;
    %jmp T_249;
    .thread T_249;
    .scope S_0x14efefbe0;
T_250 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015c95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001421cb0_0, 0, 32;
T_250.2 ;
    %load/vec4 v0x600001421cb0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_250.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001421cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421c20, 0, 4;
    %load/vec4 v0x600001421cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001421cb0_0, 0, 32;
    %jmp T_250.2;
T_250.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001421d40_0, 0;
    %jmp T_250.1;
T_250.0 ;
    %load/vec4 v0x6000015c9680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c9710, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421c20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001421cb0_0, 0, 32;
T_250.6 ;
    %load/vec4 v0x600001421cb0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_250.7, 5;
    %load/vec4 v0x600001421cb0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001421c20, 4;
    %ix/getv/s 3, v0x600001421cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421c20, 0, 4;
    %load/vec4 v0x600001421cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001421cb0_0, 0, 32;
    %jmp T_250.6;
T_250.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001421c20, 4;
    %assign/vec4 v0x600001421d40_0, 0;
T_250.4 ;
T_250.1 ;
    %jmp T_250;
    .thread T_250;
    .scope S_0x14efed420;
T_251 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015c95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001421f80_0, 0, 32;
T_251.2 ;
    %load/vec4 v0x600001421f80_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_251.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001421f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421ef0, 0, 4;
    %load/vec4 v0x600001421f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001421f80_0, 0, 32;
    %jmp T_251.2;
T_251.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001422010_0, 0;
    %jmp T_251.1;
T_251.0 ;
    %load/vec4 v0x6000015c9680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c9710, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421ef0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001421f80_0, 0, 32;
T_251.6 ;
    %load/vec4 v0x600001421f80_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_251.7, 5;
    %load/vec4 v0x600001421f80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001421ef0, 4;
    %ix/getv/s 3, v0x600001421f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421ef0, 0, 4;
    %load/vec4 v0x600001421f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001421f80_0, 0, 32;
    %jmp T_251.6;
T_251.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001421ef0, 4;
    %assign/vec4 v0x600001422010_0, 0;
T_251.4 ;
T_251.1 ;
    %jmp T_251;
    .thread T_251;
    .scope S_0x14efeadd0;
T_252 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001422ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001422c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014225b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001422520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001422a30_0, 0;
    %jmp T_252.1;
T_252.0 ;
    %load/vec4 v0x6000014227f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.2, 8;
    %load/vec4 v0x600001422be0_0;
    %assign/vec4 v0x600001422c70_0, 0;
T_252.2 ;
    %load/vec4 v0x600001422760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.4, 8;
    %load/vec4 v0x600001422490_0;
    %assign/vec4 v0x6000014225b0_0, 0;
    %load/vec4 v0x6000014225b0_0;
    %assign/vec4 v0x600001422520_0, 0;
    %load/vec4 v0x600001422640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.6, 8;
    %load/vec4 v0x600001422910_0;
    %assign/vec4 v0x600001422a30_0, 0;
    %jmp T_252.7;
T_252.6 ;
    %load/vec4 v0x6000014229a0_0;
    %load/vec4 v0x600001422910_0;
    %add;
    %assign/vec4 v0x600001422a30_0, 0;
T_252.7 ;
T_252.4 ;
T_252.1 ;
    %jmp T_252;
    .thread T_252;
    .scope S_0x14efe8610;
T_253 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015dc090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015dc240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001423b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001423a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015dc000_0, 0;
    %jmp T_253.1;
T_253.0 ;
    %load/vec4 v0x600001423d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.2, 8;
    %load/vec4 v0x6000015dc1b0_0;
    %assign/vec4 v0x6000015dc240_0, 0;
T_253.2 ;
    %load/vec4 v0x600001423cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.4, 8;
    %load/vec4 v0x6000014239f0_0;
    %assign/vec4 v0x600001423b10_0, 0;
    %load/vec4 v0x600001423b10_0;
    %assign/vec4 v0x600001423a80_0, 0;
    %load/vec4 v0x600001423ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.6, 8;
    %load/vec4 v0x600001423e70_0;
    %assign/vec4 v0x6000015dc000_0, 0;
    %jmp T_253.7;
T_253.6 ;
    %load/vec4 v0x600001423f00_0;
    %load/vec4 v0x600001423e70_0;
    %add;
    %assign/vec4 v0x6000015dc000_0, 0;
T_253.7 ;
T_253.4 ;
T_253.1 ;
    %jmp T_253;
    .thread T_253;
    .scope S_0x14efe88f0;
T_254 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015dd5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015dd7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015dd0e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015dd050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015dd560_0, 0;
    %jmp T_254.1;
T_254.0 ;
    %load/vec4 v0x6000015dd320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.2, 8;
    %load/vec4 v0x6000015dd710_0;
    %assign/vec4 v0x6000015dd7a0_0, 0;
T_254.2 ;
    %load/vec4 v0x6000015dd290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.4, 8;
    %load/vec4 v0x6000015dcfc0_0;
    %assign/vec4 v0x6000015dd0e0_0, 0;
    %load/vec4 v0x6000015dd0e0_0;
    %assign/vec4 v0x6000015dd050_0, 0;
    %load/vec4 v0x6000015dd170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.6, 8;
    %load/vec4 v0x6000015dd440_0;
    %assign/vec4 v0x6000015dd560_0, 0;
    %jmp T_254.7;
T_254.6 ;
    %load/vec4 v0x6000015dd4d0_0;
    %load/vec4 v0x6000015dd440_0;
    %add;
    %assign/vec4 v0x6000015dd560_0, 0;
T_254.7 ;
T_254.4 ;
T_254.1 ;
    %jmp T_254;
    .thread T_254;
    .scope S_0x14efe6130;
T_255 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015deb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015ded00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015de640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015de5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015deac0_0, 0;
    %jmp T_255.1;
T_255.0 ;
    %load/vec4 v0x6000015de880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.2, 8;
    %load/vec4 v0x6000015dec70_0;
    %assign/vec4 v0x6000015ded00_0, 0;
T_255.2 ;
    %load/vec4 v0x6000015de7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.4, 8;
    %load/vec4 v0x6000015de520_0;
    %assign/vec4 v0x6000015de640_0, 0;
    %load/vec4 v0x6000015de640_0;
    %assign/vec4 v0x6000015de5b0_0, 0;
    %load/vec4 v0x6000015de6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.6, 8;
    %load/vec4 v0x6000015de9a0_0;
    %assign/vec4 v0x6000015deac0_0, 0;
    %jmp T_255.7;
T_255.6 ;
    %load/vec4 v0x6000015dea30_0;
    %load/vec4 v0x6000015de9a0_0;
    %add;
    %assign/vec4 v0x6000015deac0_0, 0;
T_255.7 ;
T_255.4 ;
T_255.1 ;
    %jmp T_255;
    .thread T_255;
    .scope S_0x14efe3ae0;
T_256 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015d8120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d82d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015dfba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015dfb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015d8090_0, 0;
    %jmp T_256.1;
T_256.0 ;
    %load/vec4 v0x6000015dfde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.2, 8;
    %load/vec4 v0x6000015d8240_0;
    %assign/vec4 v0x6000015d82d0_0, 0;
T_256.2 ;
    %load/vec4 v0x6000015dfd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.4, 8;
    %load/vec4 v0x6000015dfa80_0;
    %assign/vec4 v0x6000015dfba0_0, 0;
    %load/vec4 v0x6000015dfba0_0;
    %assign/vec4 v0x6000015dfb10_0, 0;
    %load/vec4 v0x6000015dfc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.6, 8;
    %load/vec4 v0x6000015dff00_0;
    %assign/vec4 v0x6000015d8090_0, 0;
    %jmp T_256.7;
T_256.6 ;
    %load/vec4 v0x6000015d8000_0;
    %load/vec4 v0x6000015dff00_0;
    %add;
    %assign/vec4 v0x6000015d8090_0, 0;
T_256.7 ;
T_256.4 ;
T_256.1 ;
    %jmp T_256;
    .thread T_256;
    .scope S_0x14efe1320;
T_257 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015d9680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d9830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d9170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d90e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015d95f0_0, 0;
    %jmp T_257.1;
T_257.0 ;
    %load/vec4 v0x6000015d93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.2, 8;
    %load/vec4 v0x6000015d97a0_0;
    %assign/vec4 v0x6000015d9830_0, 0;
T_257.2 ;
    %load/vec4 v0x6000015d9320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.4, 8;
    %load/vec4 v0x6000015d9050_0;
    %assign/vec4 v0x6000015d9170_0, 0;
    %load/vec4 v0x6000015d9170_0;
    %assign/vec4 v0x6000015d90e0_0, 0;
    %load/vec4 v0x6000015d9200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.6, 8;
    %load/vec4 v0x6000015d94d0_0;
    %assign/vec4 v0x6000015d95f0_0, 0;
    %jmp T_257.7;
T_257.6 ;
    %load/vec4 v0x6000015d9560_0;
    %load/vec4 v0x6000015d94d0_0;
    %add;
    %assign/vec4 v0x6000015d95f0_0, 0;
T_257.7 ;
T_257.4 ;
T_257.1 ;
    %jmp T_257;
    .thread T_257;
    .scope S_0x14efe1600;
T_258 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015dabe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015dad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015da6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015da640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015dab50_0, 0;
    %jmp T_258.1;
T_258.0 ;
    %load/vec4 v0x6000015da910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.2, 8;
    %load/vec4 v0x6000015dad00_0;
    %assign/vec4 v0x6000015dad90_0, 0;
T_258.2 ;
    %load/vec4 v0x6000015da880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.4, 8;
    %load/vec4 v0x6000015da5b0_0;
    %assign/vec4 v0x6000015da6d0_0, 0;
    %load/vec4 v0x6000015da6d0_0;
    %assign/vec4 v0x6000015da640_0, 0;
    %load/vec4 v0x6000015da760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.6, 8;
    %load/vec4 v0x6000015daa30_0;
    %assign/vec4 v0x6000015dab50_0, 0;
    %jmp T_258.7;
T_258.6 ;
    %load/vec4 v0x6000015daac0_0;
    %load/vec4 v0x6000015daa30_0;
    %add;
    %assign/vec4 v0x6000015dab50_0, 0;
T_258.7 ;
T_258.4 ;
T_258.1 ;
    %jmp T_258;
    .thread T_258;
    .scope S_0x14efdee40;
T_259 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015d41b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d4360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015dbc30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015dbba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015d4120_0, 0;
    %jmp T_259.1;
T_259.0 ;
    %load/vec4 v0x6000015dbe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.2, 8;
    %load/vec4 v0x6000015d42d0_0;
    %assign/vec4 v0x6000015d4360_0, 0;
T_259.2 ;
    %load/vec4 v0x6000015dbde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.4, 8;
    %load/vec4 v0x6000015dbb10_0;
    %assign/vec4 v0x6000015dbc30_0, 0;
    %load/vec4 v0x6000015dbc30_0;
    %assign/vec4 v0x6000015dbba0_0, 0;
    %load/vec4 v0x6000015dbcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.6, 8;
    %load/vec4 v0x6000015d4000_0;
    %assign/vec4 v0x6000015d4120_0, 0;
    %jmp T_259.7;
T_259.6 ;
    %load/vec4 v0x6000015d4090_0;
    %load/vec4 v0x6000015d4000_0;
    %add;
    %assign/vec4 v0x6000015d4120_0, 0;
T_259.7 ;
T_259.4 ;
T_259.1 ;
    %jmp T_259;
    .thread T_259;
    .scope S_0x14efdc7f0;
T_260 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015d5710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d58c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d5200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d5170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015d5680_0, 0;
    %jmp T_260.1;
T_260.0 ;
    %load/vec4 v0x6000015d5440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.2, 8;
    %load/vec4 v0x6000015d5830_0;
    %assign/vec4 v0x6000015d58c0_0, 0;
T_260.2 ;
    %load/vec4 v0x6000015d53b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.4, 8;
    %load/vec4 v0x6000015d50e0_0;
    %assign/vec4 v0x6000015d5200_0, 0;
    %load/vec4 v0x6000015d5200_0;
    %assign/vec4 v0x6000015d5170_0, 0;
    %load/vec4 v0x6000015d5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.6, 8;
    %load/vec4 v0x6000015d5560_0;
    %assign/vec4 v0x6000015d5680_0, 0;
    %jmp T_260.7;
T_260.6 ;
    %load/vec4 v0x6000015d55f0_0;
    %load/vec4 v0x6000015d5560_0;
    %add;
    %assign/vec4 v0x6000015d5680_0, 0;
T_260.7 ;
T_260.4 ;
T_260.1 ;
    %jmp T_260;
    .thread T_260;
    .scope S_0x14efda030;
T_261 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015d6c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d6e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d6760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d66d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015d6be0_0, 0;
    %jmp T_261.1;
T_261.0 ;
    %load/vec4 v0x6000015d69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.2, 8;
    %load/vec4 v0x6000015d6d90_0;
    %assign/vec4 v0x6000015d6e20_0, 0;
T_261.2 ;
    %load/vec4 v0x6000015d6910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.4, 8;
    %load/vec4 v0x6000015d6640_0;
    %assign/vec4 v0x6000015d6760_0, 0;
    %load/vec4 v0x6000015d6760_0;
    %assign/vec4 v0x6000015d66d0_0, 0;
    %load/vec4 v0x6000015d67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.6, 8;
    %load/vec4 v0x6000015d6ac0_0;
    %assign/vec4 v0x6000015d6be0_0, 0;
    %jmp T_261.7;
T_261.6 ;
    %load/vec4 v0x6000015d6b50_0;
    %load/vec4 v0x6000015d6ac0_0;
    %add;
    %assign/vec4 v0x6000015d6be0_0, 0;
T_261.7 ;
T_261.4 ;
T_261.1 ;
    %jmp T_261;
    .thread T_261;
    .scope S_0x14efda310;
T_262 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015d0240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d03f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d7cc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d7c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015d01b0_0, 0;
    %jmp T_262.1;
T_262.0 ;
    %load/vec4 v0x6000015d7f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.2, 8;
    %load/vec4 v0x6000015d0360_0;
    %assign/vec4 v0x6000015d03f0_0, 0;
T_262.2 ;
    %load/vec4 v0x6000015d7e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.4, 8;
    %load/vec4 v0x6000015d7ba0_0;
    %assign/vec4 v0x6000015d7cc0_0, 0;
    %load/vec4 v0x6000015d7cc0_0;
    %assign/vec4 v0x6000015d7c30_0, 0;
    %load/vec4 v0x6000015d7d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.6, 8;
    %load/vec4 v0x6000015d0090_0;
    %assign/vec4 v0x6000015d01b0_0, 0;
    %jmp T_262.7;
T_262.6 ;
    %load/vec4 v0x6000015d0120_0;
    %load/vec4 v0x6000015d0090_0;
    %add;
    %assign/vec4 v0x6000015d01b0_0, 0;
T_262.7 ;
T_262.4 ;
T_262.1 ;
    %jmp T_262;
    .thread T_262;
    .scope S_0x14efd7b50;
T_263 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015d17a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d1950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d1290_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d1200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015d1710_0, 0;
    %jmp T_263.1;
T_263.0 ;
    %load/vec4 v0x6000015d14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.2, 8;
    %load/vec4 v0x6000015d18c0_0;
    %assign/vec4 v0x6000015d1950_0, 0;
T_263.2 ;
    %load/vec4 v0x6000015d1440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.4, 8;
    %load/vec4 v0x6000015d1170_0;
    %assign/vec4 v0x6000015d1290_0, 0;
    %load/vec4 v0x6000015d1290_0;
    %assign/vec4 v0x6000015d1200_0, 0;
    %load/vec4 v0x6000015d1320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.6, 8;
    %load/vec4 v0x6000015d15f0_0;
    %assign/vec4 v0x6000015d1710_0, 0;
    %jmp T_263.7;
T_263.6 ;
    %load/vec4 v0x6000015d1680_0;
    %load/vec4 v0x6000015d15f0_0;
    %add;
    %assign/vec4 v0x6000015d1710_0, 0;
T_263.7 ;
T_263.4 ;
T_263.1 ;
    %jmp T_263;
    .thread T_263;
    .scope S_0x14efd5500;
T_264 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015d2d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d2eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d27f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d2760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015d2c70_0, 0;
    %jmp T_264.1;
T_264.0 ;
    %load/vec4 v0x6000015d2a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.2, 8;
    %load/vec4 v0x6000015d2e20_0;
    %assign/vec4 v0x6000015d2eb0_0, 0;
T_264.2 ;
    %load/vec4 v0x6000015d29a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.4, 8;
    %load/vec4 v0x6000015d26d0_0;
    %assign/vec4 v0x6000015d27f0_0, 0;
    %load/vec4 v0x6000015d27f0_0;
    %assign/vec4 v0x6000015d2760_0, 0;
    %load/vec4 v0x6000015d2880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.6, 8;
    %load/vec4 v0x6000015d2b50_0;
    %assign/vec4 v0x6000015d2c70_0, 0;
    %jmp T_264.7;
T_264.6 ;
    %load/vec4 v0x6000015d2be0_0;
    %load/vec4 v0x6000015d2b50_0;
    %add;
    %assign/vec4 v0x6000015d2c70_0, 0;
T_264.7 ;
T_264.4 ;
T_264.1 ;
    %jmp T_264;
    .thread T_264;
    .scope S_0x14efd2d40;
T_265 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015cc2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015cc480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d3d50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015d3cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015cc240_0, 0;
    %jmp T_265.1;
T_265.0 ;
    %load/vec4 v0x6000015cc000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.2, 8;
    %load/vec4 v0x6000015cc3f0_0;
    %assign/vec4 v0x6000015cc480_0, 0;
T_265.2 ;
    %load/vec4 v0x6000015d3f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.4, 8;
    %load/vec4 v0x6000015d3c30_0;
    %assign/vec4 v0x6000015d3d50_0, 0;
    %load/vec4 v0x6000015d3d50_0;
    %assign/vec4 v0x6000015d3cc0_0, 0;
    %load/vec4 v0x6000015d3de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.6, 8;
    %load/vec4 v0x6000015cc120_0;
    %assign/vec4 v0x6000015cc240_0, 0;
    %jmp T_265.7;
T_265.6 ;
    %load/vec4 v0x6000015cc1b0_0;
    %load/vec4 v0x6000015cc120_0;
    %add;
    %assign/vec4 v0x6000015cc240_0, 0;
T_265.7 ;
T_265.4 ;
T_265.1 ;
    %jmp T_265;
    .thread T_265;
    .scope S_0x14efd3020;
T_266 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015cd830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015cd9e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015cd320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015cd290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015cd7a0_0, 0;
    %jmp T_266.1;
T_266.0 ;
    %load/vec4 v0x6000015cd560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.2, 8;
    %load/vec4 v0x6000015cd950_0;
    %assign/vec4 v0x6000015cd9e0_0, 0;
T_266.2 ;
    %load/vec4 v0x6000015cd4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.4, 8;
    %load/vec4 v0x6000015cd200_0;
    %assign/vec4 v0x6000015cd320_0, 0;
    %load/vec4 v0x6000015cd320_0;
    %assign/vec4 v0x6000015cd290_0, 0;
    %load/vec4 v0x6000015cd3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.6, 8;
    %load/vec4 v0x6000015cd680_0;
    %assign/vec4 v0x6000015cd7a0_0, 0;
    %jmp T_266.7;
T_266.6 ;
    %load/vec4 v0x6000015cd710_0;
    %load/vec4 v0x6000015cd680_0;
    %add;
    %assign/vec4 v0x6000015cd7a0_0, 0;
T_266.7 ;
T_266.4 ;
T_266.1 ;
    %jmp T_266;
    .thread T_266;
    .scope S_0x14efd0860;
T_267 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015ced90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015cef40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015ce880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015ce7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015ced00_0, 0;
    %jmp T_267.1;
T_267.0 ;
    %load/vec4 v0x6000015ceac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.2, 8;
    %load/vec4 v0x6000015ceeb0_0;
    %assign/vec4 v0x6000015cef40_0, 0;
T_267.2 ;
    %load/vec4 v0x6000015cea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.4, 8;
    %load/vec4 v0x6000015ce760_0;
    %assign/vec4 v0x6000015ce880_0, 0;
    %load/vec4 v0x6000015ce880_0;
    %assign/vec4 v0x6000015ce7f0_0, 0;
    %load/vec4 v0x6000015ce910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.6, 8;
    %load/vec4 v0x6000015cebe0_0;
    %assign/vec4 v0x6000015ced00_0, 0;
    %jmp T_267.7;
T_267.6 ;
    %load/vec4 v0x6000015cec70_0;
    %load/vec4 v0x6000015cebe0_0;
    %add;
    %assign/vec4 v0x6000015ced00_0, 0;
T_267.7 ;
T_267.4 ;
T_267.1 ;
    %jmp T_267;
    .thread T_267;
    .scope S_0x14eff02d0;
T_268 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015c95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014214d0_0, 0, 32;
T_268.2 ;
    %load/vec4 v0x6000014214d0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_268.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000014214d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421440, 0, 4;
    %load/vec4 v0x6000014214d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014214d0_0, 0, 32;
    %jmp T_268.2;
T_268.3 ;
    %jmp T_268.1;
T_268.0 ;
    %load/vec4 v0x6000015c9290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c9320, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421440, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000014214d0_0, 0, 32;
T_268.6 ;
    %load/vec4 v0x6000014214d0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_268.7, 5;
    %load/vec4 v0x6000014214d0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001421440, 4;
    %ix/getv/s 3, v0x6000014214d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421440, 0, 4;
    %load/vec4 v0x6000014214d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014214d0_0, 0, 32;
    %jmp T_268.6;
T_268.7 ;
T_268.4 ;
T_268.1 ;
    %jmp T_268;
    .thread T_268;
    .scope S_0x14eff05b0;
T_269 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015c95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014215f0_0, 0, 32;
T_269.2 ;
    %load/vec4 v0x6000014215f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_269.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000014215f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421560, 0, 4;
    %load/vec4 v0x6000014215f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014215f0_0, 0, 32;
    %jmp T_269.2;
T_269.3 ;
    %jmp T_269.1;
T_269.0 ;
    %load/vec4 v0x6000015c9290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c9320, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421560, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000014215f0_0, 0, 32;
T_269.6 ;
    %load/vec4 v0x6000014215f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_269.7, 5;
    %load/vec4 v0x6000014215f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001421560, 4;
    %ix/getv/s 3, v0x6000014215f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421560, 0, 4;
    %load/vec4 v0x6000014215f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014215f0_0, 0, 32;
    %jmp T_269.6;
T_269.7 ;
T_269.4 ;
T_269.1 ;
    %jmp T_269;
    .thread T_269;
    .scope S_0x14eff0890;
T_270 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015c95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001421710_0, 0, 32;
T_270.2 ;
    %load/vec4 v0x600001421710_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_270.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001421710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421680, 0, 4;
    %load/vec4 v0x600001421710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001421710_0, 0, 32;
    %jmp T_270.2;
T_270.3 ;
    %jmp T_270.1;
T_270.0 ;
    %load/vec4 v0x6000015c9290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c9320, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421680, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001421710_0, 0, 32;
T_270.6 ;
    %load/vec4 v0x600001421710_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_270.7, 5;
    %load/vec4 v0x600001421710_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001421680, 4;
    %ix/getv/s 3, v0x600001421710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001421680, 0, 4;
    %load/vec4 v0x600001421710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001421710_0, 0, 32;
    %jmp T_270.6;
T_270.7 ;
T_270.4 ;
T_270.1 ;
    %jmp T_270;
    .thread T_270;
    .scope S_0x14efc9750;
T_271 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015c95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000015c98c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000015c8fc0_0, 0;
    %jmp T_271.1;
T_271.0 ;
    %load/vec4 v0x6000015c9950_0;
    %assign/vec4 v0x6000015c98c0_0, 0;
    %load/vec4 v0x6000015c9050_0;
    %assign/vec4 v0x6000015c8fc0_0, 0;
T_271.1 ;
    %jmp T_271;
    .thread T_271;
    .scope S_0x14efc9750;
T_272 ;
    %wait E_0x600003c88b80;
    %load/vec4 v0x6000015c98c0_0;
    %store/vec4 v0x6000015c9950_0, 0, 3;
    %load/vec4 v0x6000015c8fc0_0;
    %store/vec4 v0x6000015c9050_0, 0, 16;
    %load/vec4 v0x6000015c98c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_272.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_272.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_272.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_272.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_272.4, 6;
    %jmp T_272.5;
T_272.0 ;
    %load/vec4 v0x6000015c9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.6, 8;
    %load/vec4 v0x6000015c9b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_272.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_272.9, 8;
T_272.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_272.9, 8;
 ; End of false expr.
    %blend;
T_272.9;
    %store/vec4 v0x6000015c9950_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000015c9050_0, 0, 16;
T_272.6 ;
    %jmp T_272.5;
T_272.1 ;
    %load/vec4 v0x6000015c9b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000015c9950_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000015c9050_0, 0, 16;
T_272.10 ;
    %jmp T_272.5;
T_272.2 ;
    %load/vec4 v0x6000015c8fc0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000015c9050_0, 0, 16;
    %load/vec4 v0x6000015c8e10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000015c8fc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_272.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000015c9950_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000015c9050_0, 0, 16;
T_272.12 ;
    %jmp T_272.5;
T_272.3 ;
    %load/vec4 v0x6000015c8fc0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000015c9050_0, 0, 16;
    %load/vec4 v0x6000015c9200_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000015c8fc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_272.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000015c9950_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000015c9050_0, 0, 16;
T_272.14 ;
    %jmp T_272.5;
T_272.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000015c9950_0, 0, 3;
    %jmp T_272.5;
T_272.5 ;
    %pop/vec4 1;
    %jmp T_272;
    .thread T_272, $push;
    .scope S_0x14efb28e0;
T_273 ;
    %wait E_0x600003c8be00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_273.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_273.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_273.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_273.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_273.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_273.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_273.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_273.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_273.9;
T_273.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_273.9;
T_273.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_273.9;
T_273.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_273.9;
T_273.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_273.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_273.11, 8;
T_273.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_273.11, 8;
 ; End of false expr.
    %blend;
T_273.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_273.9;
T_273.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_273.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_273.13, 8;
T_273.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_273.13, 8;
 ; End of false expr.
    %blend;
T_273.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_273.9;
T_273.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_273.9;
T_273.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_273.9;
T_273.7 ;
    %load/vec4 v0x6000015c5e60_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_273.9;
T_273.9 ;
    %pop/vec4 1;
    %jmp T_273;
    .thread T_273, $push;
    .scope S_0x14efb28e0;
T_274 ;
    %wait E_0x600003c8bdc0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c60a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015c58c0_0, 4, 16;
    %jmp T_274;
    .thread T_274, $push;
    .scope S_0x14efb2a50;
T_275 ;
    %wait E_0x600003c8be00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_275.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_275.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_275.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_275.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_275.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_275.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_275.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_275.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_275.9;
T_275.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_275.9;
T_275.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_275.9;
T_275.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_275.9;
T_275.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_275.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_275.11, 8;
T_275.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_275.11, 8;
 ; End of false expr.
    %blend;
T_275.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_275.9;
T_275.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_275.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_275.13, 8;
T_275.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_275.13, 8;
 ; End of false expr.
    %blend;
T_275.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_275.9;
T_275.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_275.9;
T_275.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_275.9;
T_275.7 ;
    %load/vec4 v0x6000015c5e60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_275.9;
T_275.9 ;
    %pop/vec4 1;
    %jmp T_275;
    .thread T_275, $push;
    .scope S_0x14efb2a50;
T_276 ;
    %wait E_0x600003c8bdc0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c60a0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015c58c0_0, 4, 16;
    %jmp T_276;
    .thread T_276, $push;
    .scope S_0x14ef81b30;
T_277 ;
    %wait E_0x600003c8be00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_277.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_277.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_277.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_277.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_277.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_277.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_277.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_277.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_277.9;
T_277.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_277.9;
T_277.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_277.9;
T_277.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_277.9;
T_277.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_277.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_277.11, 8;
T_277.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_277.11, 8;
 ; End of false expr.
    %blend;
T_277.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_277.9;
T_277.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_277.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_277.13, 8;
T_277.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_277.13, 8;
 ; End of false expr.
    %blend;
T_277.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_277.9;
T_277.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_277.9;
T_277.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_277.9;
T_277.7 ;
    %load/vec4 v0x6000015c5e60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_277.9;
T_277.9 ;
    %pop/vec4 1;
    %jmp T_277;
    .thread T_277, $push;
    .scope S_0x14ef81b30;
T_278 ;
    %wait E_0x600003c8bdc0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c60a0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015c58c0_0, 4, 16;
    %jmp T_278;
    .thread T_278, $push;
    .scope S_0x14ef81ca0;
T_279 ;
    %wait E_0x600003c8be00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_279.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_279.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_279.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_279.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_279.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_279.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_279.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_279.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_279.9;
T_279.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_279.9;
T_279.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_279.9;
T_279.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_279.9;
T_279.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_279.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_279.11, 8;
T_279.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_279.11, 8;
 ; End of false expr.
    %blend;
T_279.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_279.9;
T_279.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_279.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_279.13, 8;
T_279.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_279.13, 8;
 ; End of false expr.
    %blend;
T_279.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_279.9;
T_279.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_279.9;
T_279.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_279.9;
T_279.7 ;
    %load/vec4 v0x6000015c5e60_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_279.9;
T_279.9 ;
    %pop/vec4 1;
    %jmp T_279;
    .thread T_279, $push;
    .scope S_0x14ef81ca0;
T_280 ;
    %wait E_0x600003c8bdc0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c60a0, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015c58c0_0, 4, 16;
    %jmp T_280;
    .thread T_280, $push;
    .scope S_0x14ef81e10;
T_281 ;
    %wait E_0x600003c8be00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_281.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_281.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_281.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_281.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_281.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_281.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_281.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_281.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_281.9;
T_281.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_281.9;
T_281.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_281.9;
T_281.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_281.9;
T_281.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_281.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_281.11, 8;
T_281.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_281.11, 8;
 ; End of false expr.
    %blend;
T_281.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_281.9;
T_281.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_281.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_281.13, 8;
T_281.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_281.13, 8;
 ; End of false expr.
    %blend;
T_281.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_281.9;
T_281.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_281.9;
T_281.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_281.9;
T_281.7 ;
    %load/vec4 v0x6000015c5e60_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_281.9;
T_281.9 ;
    %pop/vec4 1;
    %jmp T_281;
    .thread T_281, $push;
    .scope S_0x14ef81e10;
T_282 ;
    %wait E_0x600003c8bdc0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c60a0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015c58c0_0, 4, 16;
    %jmp T_282;
    .thread T_282, $push;
    .scope S_0x14ef81f80;
T_283 ;
    %wait E_0x600003c8be00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_283.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_283.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_283.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_283.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_283.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_283.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_283.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_283.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_283.9;
T_283.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_283.9;
T_283.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_283.9;
T_283.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_283.9;
T_283.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_283.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_283.11, 8;
T_283.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_283.11, 8;
 ; End of false expr.
    %blend;
T_283.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_283.9;
T_283.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_283.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_283.13, 8;
T_283.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_283.13, 8;
 ; End of false expr.
    %blend;
T_283.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_283.9;
T_283.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_283.9;
T_283.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_283.9;
T_283.7 ;
    %load/vec4 v0x6000015c5e60_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_283.9;
T_283.9 ;
    %pop/vec4 1;
    %jmp T_283;
    .thread T_283, $push;
    .scope S_0x14ef81f80;
T_284 ;
    %wait E_0x600003c8bdc0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c60a0, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015c58c0_0, 4, 16;
    %jmp T_284;
    .thread T_284, $push;
    .scope S_0x14ef82be0;
T_285 ;
    %wait E_0x600003c8be00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_285.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_285.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_285.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_285.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_285.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_285.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_285.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_285.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_285.9;
T_285.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_285.9;
T_285.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_285.9;
T_285.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_285.9;
T_285.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_285.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_285.11, 8;
T_285.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_285.11, 8;
 ; End of false expr.
    %blend;
T_285.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_285.9;
T_285.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_285.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_285.13, 8;
T_285.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_285.13, 8;
 ; End of false expr.
    %blend;
T_285.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_285.9;
T_285.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_285.9;
T_285.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_285.9;
T_285.7 ;
    %load/vec4 v0x6000015c5e60_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_285.9;
T_285.9 ;
    %pop/vec4 1;
    %jmp T_285;
    .thread T_285, $push;
    .scope S_0x14ef82be0;
T_286 ;
    %wait E_0x600003c8bdc0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c60a0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015c58c0_0, 4, 16;
    %jmp T_286;
    .thread T_286, $push;
    .scope S_0x14ef82d50;
T_287 ;
    %wait E_0x600003c8be00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_287.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_287.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_287.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_287.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_287.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_287.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_287.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_287.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_287.9;
T_287.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_287.9;
T_287.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_287.9;
T_287.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_287.9;
T_287.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_287.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_287.11, 8;
T_287.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_287.11, 8;
 ; End of false expr.
    %blend;
T_287.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_287.9;
T_287.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_287.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_287.13, 8;
T_287.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_287.13, 8;
 ; End of false expr.
    %blend;
T_287.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_287.9;
T_287.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_287.9;
T_287.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_287.9;
T_287.7 ;
    %load/vec4 v0x6000015c5e60_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_287.9;
T_287.9 ;
    %pop/vec4 1;
    %jmp T_287;
    .thread T_287, $push;
    .scope S_0x14ef82d50;
T_288 ;
    %wait E_0x600003c8bdc0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c60a0, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015c58c0_0, 4, 16;
    %jmp T_288;
    .thread T_288, $push;
    .scope S_0x14ef82ec0;
T_289 ;
    %wait E_0x600003c8be00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_289.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_289.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_289.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_289.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_289.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_289.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_289.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_289.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_289.9;
T_289.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_289.9;
T_289.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_289.9;
T_289.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_289.9;
T_289.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_289.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_289.11, 8;
T_289.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_289.11, 8;
 ; End of false expr.
    %blend;
T_289.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_289.9;
T_289.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_289.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_289.13, 8;
T_289.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_289.13, 8;
 ; End of false expr.
    %blend;
T_289.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_289.9;
T_289.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_289.9;
T_289.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_289.9;
T_289.7 ;
    %load/vec4 v0x6000015c5e60_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_289.9;
T_289.9 ;
    %pop/vec4 1;
    %jmp T_289;
    .thread T_289, $push;
    .scope S_0x14ef82ec0;
T_290 ;
    %wait E_0x600003c8bdc0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c60a0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015c58c0_0, 4, 16;
    %jmp T_290;
    .thread T_290, $push;
    .scope S_0x14ef83030;
T_291 ;
    %wait E_0x600003c8be00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_291.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_291.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_291.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_291.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_291.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_291.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_291.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_291.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_291.9;
T_291.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_291.9;
T_291.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_291.9;
T_291.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_291.9;
T_291.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_291.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_291.11, 8;
T_291.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_291.11, 8;
 ; End of false expr.
    %blend;
T_291.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_291.9;
T_291.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_291.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_291.13, 8;
T_291.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_291.13, 8;
 ; End of false expr.
    %blend;
T_291.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_291.9;
T_291.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_291.9;
T_291.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_291.9;
T_291.7 ;
    %load/vec4 v0x6000015c5e60_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_291.9;
T_291.9 ;
    %pop/vec4 1;
    %jmp T_291;
    .thread T_291, $push;
    .scope S_0x14ef83030;
T_292 ;
    %wait E_0x600003c8bdc0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c60a0, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015c58c0_0, 4, 16;
    %jmp T_292;
    .thread T_292, $push;
    .scope S_0x14efb9040;
T_293 ;
    %wait E_0x600003c8be00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_293.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_293.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_293.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_293.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_293.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_293.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_293.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_293.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_293.9;
T_293.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_293.9;
T_293.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_293.9;
T_293.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_293.9;
T_293.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_293.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_293.11, 8;
T_293.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_293.11, 8;
 ; End of false expr.
    %blend;
T_293.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_293.9;
T_293.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_293.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_293.13, 8;
T_293.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_293.13, 8;
 ; End of false expr.
    %blend;
T_293.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_293.9;
T_293.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_293.9;
T_293.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_293.9;
T_293.7 ;
    %load/vec4 v0x6000015c5e60_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_293.9;
T_293.9 ;
    %pop/vec4 1;
    %jmp T_293;
    .thread T_293, $push;
    .scope S_0x14efb9040;
T_294 ;
    %wait E_0x600003c8bdc0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c60a0, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015c58c0_0, 4, 16;
    %jmp T_294;
    .thread T_294, $push;
    .scope S_0x14efb91b0;
T_295 ;
    %wait E_0x600003c8be00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_295.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_295.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_295.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_295.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_295.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_295.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_295.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_295.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_295.9;
T_295.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_295.9;
T_295.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_295.9;
T_295.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_295.9;
T_295.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_295.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_295.11, 8;
T_295.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_295.11, 8;
 ; End of false expr.
    %blend;
T_295.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_295.9;
T_295.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_295.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_295.13, 8;
T_295.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_295.13, 8;
 ; End of false expr.
    %blend;
T_295.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_295.9;
T_295.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_295.9;
T_295.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_295.9;
T_295.7 ;
    %load/vec4 v0x6000015c5e60_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_295.9;
T_295.9 ;
    %pop/vec4 1;
    %jmp T_295;
    .thread T_295, $push;
    .scope S_0x14efb91b0;
T_296 ;
    %wait E_0x600003c8bdc0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c60a0, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015c58c0_0, 4, 16;
    %jmp T_296;
    .thread T_296, $push;
    .scope S_0x14efb9320;
T_297 ;
    %wait E_0x600003c8be00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_297.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_297.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_297.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_297.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_297.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_297.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_297.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_297.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_297.9;
T_297.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_297.9;
T_297.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_297.9;
T_297.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_297.9;
T_297.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_297.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_297.11, 8;
T_297.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_297.11, 8;
 ; End of false expr.
    %blend;
T_297.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_297.9;
T_297.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_297.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_297.13, 8;
T_297.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_297.13, 8;
 ; End of false expr.
    %blend;
T_297.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_297.9;
T_297.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_297.9;
T_297.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_297.9;
T_297.7 ;
    %load/vec4 v0x6000015c5e60_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_297.9;
T_297.9 ;
    %pop/vec4 1;
    %jmp T_297;
    .thread T_297, $push;
    .scope S_0x14efb9320;
T_298 ;
    %wait E_0x600003c8bdc0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c60a0, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015c58c0_0, 4, 16;
    %jmp T_298;
    .thread T_298, $push;
    .scope S_0x14efb3240;
T_299 ;
    %wait E_0x600003c8be00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_299.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_299.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_299.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_299.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_299.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_299.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_299.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_299.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_299.9;
T_299.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_299.9;
T_299.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_299.9;
T_299.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_299.9;
T_299.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_299.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_299.11, 8;
T_299.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_299.11, 8;
 ; End of false expr.
    %blend;
T_299.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_299.9;
T_299.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_299.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_299.13, 8;
T_299.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_299.13, 8;
 ; End of false expr.
    %blend;
T_299.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_299.9;
T_299.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_299.9;
T_299.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_299.9;
T_299.7 ;
    %load/vec4 v0x6000015c5e60_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_299.9;
T_299.9 ;
    %pop/vec4 1;
    %jmp T_299;
    .thread T_299, $push;
    .scope S_0x14efb3240;
T_300 ;
    %wait E_0x600003c8bdc0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c60a0, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015c58c0_0, 4, 16;
    %jmp T_300;
    .thread T_300, $push;
    .scope S_0x14efb33b0;
T_301 ;
    %wait E_0x600003c8be00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_301.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_301.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_301.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_301.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_301.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_301.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_301.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_301.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_301.9;
T_301.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_301.9;
T_301.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_301.9;
T_301.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_301.9;
T_301.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_301.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_301.11, 8;
T_301.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_301.11, 8;
 ; End of false expr.
    %blend;
T_301.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_301.9;
T_301.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_301.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_301.13, 8;
T_301.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_301.13, 8;
 ; End of false expr.
    %blend;
T_301.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_301.9;
T_301.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_301.9;
T_301.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_301.9;
T_301.7 ;
    %load/vec4 v0x6000015c5e60_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_301.9;
T_301.9 ;
    %pop/vec4 1;
    %jmp T_301;
    .thread T_301, $push;
    .scope S_0x14efb33b0;
T_302 ;
    %wait E_0x600003c8bdc0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c60a0, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015c58c0_0, 4, 16;
    %jmp T_302;
    .thread T_302, $push;
    .scope S_0x14efb3520;
T_303 ;
    %wait E_0x600003c8be00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_303.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_303.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_303.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_303.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_303.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_303.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_303.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_303.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_303.9;
T_303.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_303.9;
T_303.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_303.9;
T_303.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c6010, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_303.9;
T_303.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_303.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_303.11, 8;
T_303.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_303.11, 8;
 ; End of false expr.
    %blend;
T_303.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_303.9;
T_303.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_303.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_303.13, 8;
T_303.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %jmp/0 T_303.13, 8;
 ; End of false expr.
    %blend;
T_303.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_303.9;
T_303.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_303.9;
T_303.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_303.9;
T_303.7 ;
    %load/vec4 v0x6000015c5e60_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015c60a0, 4, 0;
    %jmp T_303.9;
T_303.9 ;
    %pop/vec4 1;
    %jmp T_303;
    .thread T_303, $push;
    .scope S_0x14efb3520;
T_304 ;
    %wait E_0x600003c8bdc0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c60a0, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015c58c0_0, 4, 16;
    %jmp T_304;
    .thread T_304, $push;
    .scope S_0x14efbf970;
T_305 ;
    %wait E_0x600003c8bd00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015c5ef0_0, 0, 32;
T_305.0 ;
    %load/vec4 v0x6000015c5ef0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_305.1, 5;
    %ix/getv/s 4, v0x6000015c5ef0_0;
    %load/vec4a v0x6000015c5f80, 4;
    %ix/getv/s 4, v0x6000015c5ef0_0;
    %store/vec4a v0x6000015c62e0, 4, 0;
    %load/vec4 v0x6000015c5ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015c5ef0_0, 0, 32;
    %jmp T_305.0;
T_305.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000015c69a0_0, 0, 32;
T_305.2 ;
    %load/vec4 v0x6000015c69a0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_305.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015c5ef0_0, 0, 32;
T_305.4 ;
    %load/vec4 v0x6000015c5ef0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000015c69a0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_305.5, 5;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_305.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_305.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_305.8, 6;
    %load/vec4 v0x6000015c69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015c5ef0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015c62e0, 4;
    %load/vec4 v0x6000015c69a0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015c5ef0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000015c62e0, 4, 0;
    %jmp T_305.10;
T_305.6 ;
    %load/vec4 v0x6000015c69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015c5ef0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015c62e0, 4;
    %load/vec4 v0x6000015c69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015c5ef0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015c62e0, 4;
    %add;
    %load/vec4 v0x6000015c69a0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015c5ef0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000015c62e0, 4, 0;
    %jmp T_305.10;
T_305.7 ;
    %load/vec4 v0x6000015c69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015c5ef0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015c62e0, 4;
    %load/vec4 v0x6000015c69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015c5ef0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015c62e0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_305.11, 8;
    %load/vec4 v0x6000015c69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015c5ef0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015c62e0, 4;
    %jmp/1 T_305.12, 8;
T_305.11 ; End of true expr.
    %load/vec4 v0x6000015c69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015c5ef0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015c62e0, 4;
    %jmp/0 T_305.12, 8;
 ; End of false expr.
    %blend;
T_305.12;
    %load/vec4 v0x6000015c69a0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015c5ef0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000015c62e0, 4, 0;
    %jmp T_305.10;
T_305.8 ;
    %load/vec4 v0x6000015c69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015c5ef0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015c62e0, 4;
    %load/vec4 v0x6000015c69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015c5ef0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015c62e0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_305.13, 8;
    %load/vec4 v0x6000015c69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015c5ef0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015c62e0, 4;
    %jmp/1 T_305.14, 8;
T_305.13 ; End of true expr.
    %load/vec4 v0x6000015c69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015c5ef0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015c62e0, 4;
    %jmp/0 T_305.14, 8;
 ; End of false expr.
    %blend;
T_305.14;
    %load/vec4 v0x6000015c69a0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015c5ef0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000015c62e0, 4, 0;
    %jmp T_305.10;
T_305.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000015c5ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015c5ef0_0, 0, 32;
    %jmp T_305.4;
T_305.5 ;
    %load/vec4 v0x6000015c69a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015c69a0_0, 0, 32;
    %jmp T_305.2;
T_305.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015c62e0, 4;
    %store/vec4 v0x6000015c6250_0, 0, 16;
    %jmp T_305;
    .thread T_305, $push;
    .scope S_0x14efbf970;
T_306 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015c6370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_306.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000015c6a30_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000015c5b90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000015c5dd0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000015c5830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015c6910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015c6640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015c5d40_0, 0;
    %jmp T_306.1;
T_306.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015c6910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015c6640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015c5d40_0, 0;
    %load/vec4 v0x6000015c6a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_306.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_306.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_306.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_306.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_306.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_306.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000015c6a30_0, 0;
    %jmp T_306.9;
T_306.2 ;
    %load/vec4 v0x6000015c5c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_306.10, 8;
    %load/vec4 v0x6000015c59e0_0;
    %assign/vec4 v0x6000015c5b90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000015c6a30_0, 0;
T_306.10 ;
    %jmp T_306.9;
T_306.3 ;
    %load/vec4 v0x6000015c5cb0_0;
    %assign/vec4 v0x6000015c5dd0_0, 0;
    %load/vec4 v0x6000015c6130_0;
    %assign/vec4 v0x6000015c5830_0, 0;
    %load/vec4 v0x6000015c6ac0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_306.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_306.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_306.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_306.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_306.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000015c6a30_0, 0;
    %jmp T_306.18;
T_306.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015c6640_0, 0;
    %load/vec4 v0x6000015c6130_0;
    %assign/vec4 v0x6000015c6490_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000015c6a30_0, 0;
    %jmp T_306.18;
T_306.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015c6910_0, 0;
    %load/vec4 v0x6000015c6130_0;
    %assign/vec4 v0x6000015c6490_0, 0;
    %load/vec4 v0x6000015c6d00_0;
    %assign/vec4 v0x6000015c67f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000015c6a30_0, 0;
    %jmp T_306.18;
T_306.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000015c6a30_0, 0;
    %jmp T_306.18;
T_306.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000015c6a30_0, 0;
    %jmp T_306.18;
T_306.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000015c6a30_0, 0;
    %jmp T_306.18;
T_306.18 ;
    %pop/vec4 1;
    %jmp T_306.9;
T_306.4 ;
    %load/vec4 v0x6000015c58c0_0;
    %load/vec4 v0x6000015c6b50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015c6be0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000015c6a30_0, 0;
    %jmp T_306.9;
T_306.5 ;
    %load/vec4 v0x6000015c66d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_306.19, 8;
    %load/vec4 v0x6000015c6ac0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_306.21, 4;
    %load/vec4 v0x6000015c6520_0;
    %load/vec4 v0x6000015c6b50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015c6be0, 0, 4;
T_306.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000015c6a30_0, 0;
T_306.19 ;
    %jmp T_306.9;
T_306.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000015c6250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000015c6b50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015c6be0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000015c6a30_0, 0;
    %jmp T_306.9;
T_306.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015c5d40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000015c6a30_0, 0;
    %jmp T_306.9;
T_306.9 ;
    %pop/vec4 1;
T_306.1 ;
    %jmp T_306;
    .thread T_306;
    .scope S_0x14effcc50;
T_307 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x600001425b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001425440_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001425b00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001425560_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001425950_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001425a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001424fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001425050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001425cb0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001426010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001426130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001425e60_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000014243f0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001424000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001424510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001424120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014246c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014242d0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001424c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001424d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001424f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001424ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014257a0_0, 0;
    %jmp T_307.1;
T_307.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001426130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001425e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014257a0_0, 0;
    %load/vec4 v0x600001426250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_307.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_307.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_307.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_307.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_307.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_307.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_307.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_307.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_307.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_307.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_307.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
    %jmp T_307.14;
T_307.2 ;
    %load/vec4 v0x6000014254d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.15, 8;
    %load/vec4 v0x600001425290_0;
    %assign/vec4 v0x600001425440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
T_307.15 ;
    %jmp T_307.14;
T_307.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001425b00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001425560_0, 0;
    %load/vec4 v0x6000014258c0_0;
    %assign/vec4 v0x600001425950_0, 0;
    %load/vec4 v0x6000014259e0_0;
    %assign/vec4 v0x600001425a70_0, 0;
    %load/vec4 v0x6000014250e0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_307.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_307.18, 8;
T_307.17 ; End of true expr.
    %load/vec4 v0x6000014250e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_307.18, 8;
 ; End of false expr.
    %blend;
T_307.18;
    %pad/u 8;
    %assign/vec4 v0x600001425050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001424fc0_0, 0;
    %load/vec4 v0x6000014262e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_307.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_307.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
    %jmp T_307.22;
T_307.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
    %jmp T_307.22;
T_307.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
    %jmp T_307.22;
T_307.22 ;
    %pop/vec4 1;
    %jmp T_307.14;
T_307.4 ;
    %load/vec4 v0x600001425950_0;
    %assign/vec4 v0x600001424000_0, 0;
    %load/vec4 v0x600001425050_0;
    %assign/vec4 v0x600001424120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014242d0_0, 0;
    %load/vec4 v0x6000014241b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_307.25, 9;
    %load/vec4 v0x6000014242d0_0;
    %and;
T_307.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014242d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001424ab0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
T_307.23 ;
    %jmp T_307.14;
T_307.5 ;
    %load/vec4 v0x600001424b40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_307.28, 9;
    %load/vec4 v0x600001424ab0_0;
    %and;
T_307.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.26, 8;
    %load/vec4 v0x600001424900_0;
    %assign/vec4 v0x6000014255f0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
T_307.26 ;
    %jmp T_307.14;
T_307.6 ;
    %load/vec4 v0x600001425a70_0;
    %assign/vec4 v0x600001425cb0_0, 0;
    %load/vec4 v0x6000014255f0_0;
    %assign/vec4 v0x600001426010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001426130_0, 0;
    %load/vec4 v0x600001425ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.29, 8;
    %load/vec4 v0x600001425a70_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001425a70_0, 0;
    %load/vec4 v0x600001425560_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001425560_0, 0;
    %load/vec4 v0x600001424fc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001424fc0_0, 0;
    %load/vec4 v0x600001425050_0;
    %load/vec4 v0x600001424fc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_307.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001424ab0_0, 0;
    %load/vec4 v0x6000014250e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001425560_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_307.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
    %jmp T_307.34;
T_307.33 ;
    %load/vec4 v0x600001425950_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001425950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001424fc0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
T_307.34 ;
    %jmp T_307.32;
T_307.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
T_307.32 ;
T_307.29 ;
    %jmp T_307.14;
T_307.7 ;
    %load/vec4 v0x600001425a70_0;
    %assign/vec4 v0x600001425cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001425e60_0, 0;
    %load/vec4 v0x600001425ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.35, 8;
    %load/vec4 v0x600001425d40_0;
    %assign/vec4 v0x6000014255f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
T_307.35 ;
    %jmp T_307.14;
T_307.8 ;
    %load/vec4 v0x600001425950_0;
    %assign/vec4 v0x6000014243f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001424510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014246c0_0, 0;
    %load/vec4 v0x6000014245a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_307.39, 9;
    %load/vec4 v0x6000014246c0_0;
    %and;
T_307.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014246c0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
T_307.37 ;
    %jmp T_307.14;
T_307.9 ;
    %load/vec4 v0x6000014255f0_0;
    %assign/vec4 v0x600001424c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001424d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001424f30_0, 0;
    %load/vec4 v0x600001424e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_307.42, 9;
    %load/vec4 v0x600001424f30_0;
    %and;
T_307.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001424f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001424d80_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
T_307.40 ;
    %jmp T_307.14;
T_307.10 ;
    %load/vec4 v0x600001424870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.43, 8;
    %load/vec4 v0x600001425950_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001425950_0, 0;
    %load/vec4 v0x600001425a70_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001425a70_0, 0;
    %load/vec4 v0x600001425560_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001425560_0, 0;
    %load/vec4 v0x6000014250e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001425560_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_307.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
    %jmp T_307.46;
T_307.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
T_307.46 ;
T_307.43 ;
    %jmp T_307.14;
T_307.11 ;
    %load/vec4 v0x600001425b00_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001425b00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001425560_0, 0;
    %load/vec4 v0x600001425170_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001425b00_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_307.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
    %jmp T_307.48;
T_307.47 ;
    %load/vec4 v0x6000014258c0_0;
    %load/vec4 v0x600001425b00_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000014261c0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600001425950_0, 0;
    %load/vec4 v0x6000014259e0_0;
    %load/vec4 v0x600001425b00_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001425830_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600001425a70_0, 0;
    %load/vec4 v0x6000014262e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_307.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_307.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
    %jmp T_307.52;
T_307.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
    %jmp T_307.52;
T_307.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
    %jmp T_307.52;
T_307.52 ;
    %pop/vec4 1;
T_307.48 ;
    %jmp T_307.14;
T_307.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014257a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001426250_0, 0;
    %jmp T_307.14;
T_307.14 ;
    %pop/vec4 1;
T_307.1 ;
    %jmp T_307;
    .thread T_307;
    .scope S_0x14efff950;
T_308 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x6000015ca010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_308.0, 8;
    %load/vec4 v0x6000015c9f80_0;
    %load/vec4 v0x6000015c9c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015c9dd0, 0, 4;
T_308.0 ;
    %load/vec4 v0x6000015c9ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_308.2, 8;
    %load/vec4 v0x6000015c9c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000015c9dd0, 4;
    %assign/vec4 v0x6000015c9e60_0, 0;
T_308.2 ;
    %jmp T_308;
    .thread T_308;
    .scope S_0x14efff950;
T_309 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015c9d40_0, 0, 32;
T_309.0 ;
    %load/vec4 v0x6000015c9d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_309.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000015c9d40_0;
    %store/vec4a v0x6000015c9dd0, 4, 0;
    %load/vec4 v0x6000015c9d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015c9d40_0, 0, 32;
    %jmp T_309.0;
T_309.1 ;
    %end;
    .thread T_309;
    .scope S_0x14efffc30;
T_310 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x6000015ca520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_310.0, 8;
    %load/vec4 v0x6000015ca490_0;
    %load/vec4 v0x6000015ca130_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015ca2e0, 0, 4;
T_310.0 ;
    %load/vec4 v0x6000015ca400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_310.2, 8;
    %load/vec4 v0x6000015ca130_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000015ca2e0, 4;
    %assign/vec4 v0x6000015ca370_0, 0;
T_310.2 ;
    %jmp T_310;
    .thread T_310;
    .scope S_0x14efffc30;
T_311 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015ca250_0, 0, 32;
T_311.0 ;
    %load/vec4 v0x6000015ca250_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_311.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000015ca250_0;
    %store/vec4a v0x6000015ca2e0, 4, 0;
    %load/vec4 v0x6000015ca250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015ca250_0, 0, 32;
    %jmp T_311.0;
T_311.1 ;
    %end;
    .thread T_311;
    .scope S_0x14effea60;
T_312 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x6000015caa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_312.0, 8;
    %load/vec4 v0x6000015ca9a0_0;
    %load/vec4 v0x6000015ca640_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015ca7f0, 0, 4;
T_312.0 ;
    %load/vec4 v0x6000015ca910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_312.2, 8;
    %load/vec4 v0x6000015ca640_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000015ca7f0, 4;
    %assign/vec4 v0x6000015ca880_0, 0;
T_312.2 ;
    %jmp T_312;
    .thread T_312;
    .scope S_0x14effea60;
T_313 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015ca760_0, 0, 32;
T_313.0 ;
    %load/vec4 v0x6000015ca760_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_313.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000015ca760_0;
    %store/vec4a v0x6000015ca7f0, 4, 0;
    %load/vec4 v0x6000015ca760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015ca760_0, 0, 32;
    %jmp T_313.0;
T_313.1 ;
    %end;
    .thread T_313;
    .scope S_0x14effed40;
T_314 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x6000015caf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_314.0, 8;
    %load/vec4 v0x6000015caeb0_0;
    %load/vec4 v0x6000015cab50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015cad00, 0, 4;
T_314.0 ;
    %load/vec4 v0x6000015cae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_314.2, 8;
    %load/vec4 v0x6000015cab50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000015cad00, 4;
    %assign/vec4 v0x6000015cad90_0, 0;
T_314.2 ;
    %jmp T_314;
    .thread T_314;
    .scope S_0x14effed40;
T_315 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015cac70_0, 0, 32;
T_315.0 ;
    %load/vec4 v0x6000015cac70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_315.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000015cac70_0;
    %store/vec4a v0x6000015cad00, 4, 0;
    %load/vec4 v0x6000015cac70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015cac70_0, 0, 32;
    %jmp T_315.0;
T_315.1 ;
    %end;
    .thread T_315;
    .scope S_0x14efc2d00;
T_316 ;
    %wait E_0x600003c8b000;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015cb210_0, 0, 32;
T_316.0 ;
    %load/vec4 v0x6000015cb210_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_316.1, 5;
    %load/vec4 v0x6000015c4900_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_316.2, 8;
    %load/vec4 v0x6000015cb600_0;
    %pad/u 32;
    %load/vec4 v0x6000015cb210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_316.2;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015c4bd0_0, 4, 1;
    %load/vec4 v0x6000015c43f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_316.3, 8;
    %load/vec4 v0x6000015cb450_0;
    %pad/u 32;
    %load/vec4 v0x6000015cb210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_316.3;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015c4ab0_0, 4, 1;
    %load/vec4 v0x6000015c46c0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_316.4, 8;
    %load/vec4 v0x6000015cb570_0;
    %pad/u 32;
    %load/vec4 v0x6000015cb210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_316.4;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015c4b40_0, 4, 1;
    %load/vec4 v0x6000015c50e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_316.6, 8;
    %load/vec4 v0x6000015c4f30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_316.6;
    %flag_get/vec4 8;
    %jmp/0 T_316.5, 8;
    %load/vec4 v0x6000015cb840_0;
    %pad/u 32;
    %load/vec4 v0x6000015cb210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_316.5;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015c4c60_0, 4, 1;
    %load/vec4 v0x6000015cbe70_0;
    %flag_set/vec4 8;
    %jmp/1 T_316.8, 8;
    %load/vec4 v0x6000015cbcc0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_316.8;
    %flag_get/vec4 8;
    %jmp/0 T_316.7, 8;
    %load/vec4 v0x6000015cb330_0;
    %pad/u 32;
    %load/vec4 v0x6000015cb210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_316.7;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015c4a20_0, 4, 1;
    %load/vec4 v0x6000015cb210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015cb210_0, 0, 32;
    %jmp T_316.0;
T_316.1 ;
    %jmp T_316;
    .thread T_316, $push;
    .scope S_0x14efc2d00;
T_317 ;
    %wait E_0x600003c8afc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015cb210_0, 0, 32;
T_317.0 ;
    %load/vec4 v0x6000015cb210_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_317.1, 5;
    %load/vec4 v0x6000015c4bd0_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015c4120_0, 4, 1;
    %load/vec4 v0x6000015c4ab0_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_317.2, 8;
    %load/vec4 v0x6000015c4bd0_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.2;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015c4000_0, 4, 1;
    %load/vec4 v0x6000015c4b40_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_317.4, 9;
    %load/vec4 v0x6000015c4bd0_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_317.3, 8;
    %load/vec4 v0x6000015c4ab0_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.3;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015c4090_0, 4, 1;
    %load/vec4 v0x6000015c4c60_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_317.7, 10;
    %load/vec4 v0x6000015c4bd0_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_317.6, 9;
    %load/vec4 v0x6000015c4ab0_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_317.5, 8;
    %load/vec4 v0x6000015c4b40_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.5;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015c41b0_0, 4, 1;
    %load/vec4 v0x6000015c4a20_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_317.11, 11;
    %load/vec4 v0x6000015c4bd0_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_317.10, 10;
    %load/vec4 v0x6000015c4ab0_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_317.9, 9;
    %load/vec4 v0x6000015c4b40_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_317.8, 8;
    %load/vec4 v0x6000015c4c60_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.8;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015cbf00_0, 4, 1;
    %load/vec4 v0x6000015c4120_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.12, 8;
    %load/vec4 v0x6000015c5320_0;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4a v0x6000015cb2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4a v0x6000015cb960, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015cb9f0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015cb7b0_0, 4, 1;
    %jmp T_317.13;
T_317.12 ;
    %load/vec4 v0x6000015c4000_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.14, 8;
    %load/vec4 v0x6000015c5200_0;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4a v0x6000015cb2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4a v0x6000015cb960, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015cb9f0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015cb7b0_0, 4, 1;
    %jmp T_317.15;
T_317.14 ;
    %load/vec4 v0x6000015c4090_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.16, 8;
    %load/vec4 v0x6000015c5290_0;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4a v0x6000015cb2a0, 4, 0;
    %load/vec4 v0x6000015c4630_0;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4a v0x6000015cb960, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015cb9f0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015cb7b0_0, 4, 1;
    %jmp T_317.17;
T_317.16 ;
    %load/vec4 v0x6000015c41b0_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.18, 8;
    %load/vec4 v0x6000015c53b0_0;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4a v0x6000015cb2a0, 4, 0;
    %load/vec4 v0x6000015c5050_0;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4a v0x6000015cb960, 4, 0;
    %load/vec4 v0x6000015c50e0_0;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015cb9f0_0, 4, 1;
    %load/vec4 v0x6000015c4f30_0;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015cb7b0_0, 4, 1;
    %jmp T_317.19;
T_317.18 ;
    %load/vec4 v0x6000015cbf00_0;
    %load/vec4 v0x6000015cb210_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.20, 8;
    %load/vec4 v0x6000015c5170_0;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4a v0x6000015cb2a0, 4, 0;
    %load/vec4 v0x6000015cbde0_0;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4a v0x6000015cb960, 4, 0;
    %load/vec4 v0x6000015cbe70_0;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015cb9f0_0, 4, 1;
    %load/vec4 v0x6000015cbcc0_0;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015cb7b0_0, 4, 1;
    %jmp T_317.21;
T_317.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4a v0x6000015cb2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4a v0x6000015cb960, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015cb9f0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000015cb210_0;
    %store/vec4 v0x6000015cb7b0_0, 4, 1;
T_317.21 ;
T_317.19 ;
T_317.17 ;
T_317.15 ;
T_317.13 ;
    %load/vec4 v0x6000015cb210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015cb210_0, 0, 32;
    %jmp T_317.0;
T_317.1 ;
    %jmp T_317;
    .thread T_317, $push;
    .scope S_0x14efc2d00;
T_318 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x6000015cb600_0;
    %assign/vec4 v0x6000015cb690_0, 0;
    %load/vec4 v0x6000015cb450_0;
    %assign/vec4 v0x6000015cb4e0_0, 0;
    %load/vec4 v0x6000015cb840_0;
    %assign/vec4 v0x6000015cb8d0_0, 0;
    %load/vec4 v0x6000015cb330_0;
    %assign/vec4 v0x6000015cb3c0_0, 0;
    %jmp T_318;
    .thread T_318;
    .scope S_0x14efc2d00;
T_319 ;
    %wait E_0x600003c8af40;
    %load/vec4 v0x6000015cb690_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000015cb720, 4;
    %store/vec4 v0x6000015c4870_0, 0, 256;
    %load/vec4 v0x6000015cb4e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000015cb720, 4;
    %store/vec4 v0x6000015c4360_0, 0, 256;
    %load/vec4 v0x6000015cb8d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000015cb720, 4;
    %store/vec4 v0x6000015c4ea0_0, 0, 256;
    %load/vec4 v0x6000015cb3c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000015cb720, 4;
    %store/vec4 v0x6000015cbc30_0, 0, 256;
    %jmp T_319;
    .thread T_319, $push;
    .scope S_0x14effcae0;
T_320 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015c2b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_320.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000015c0ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015c0f30_0, 0;
    %jmp T_320.1;
T_320.0 ;
    %load/vec4 v0x6000015c1200_0;
    %assign/vec4 v0x6000015c0f30_0, 0;
    %load/vec4 v0x6000015c1200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_320.2, 8;
    %load/vec4 v0x6000015c10e0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000015c0e10, 4;
    %assign/vec4 v0x6000015c0ea0_0, 0;
T_320.2 ;
T_320.1 ;
    %jmp T_320;
    .thread T_320;
    .scope S_0x14effcae0;
T_321 ;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x6000015c2880_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_321.3, 10;
    %load/vec4 v0x6000015c27f0_0;
    %and;
T_321.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_321.2, 9;
    %load/vec4 v0x6000015c2760_0;
    %and;
T_321.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_321.0, 8;
    %load/vec4 v0x6000015c26d0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000015c2640_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015c0e10, 0, 4;
T_321.0 ;
    %jmp T_321;
    .thread T_321;
    .scope S_0x14effcae0;
T_322 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015c2b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_322.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015c3720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000015c3690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015c7c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015c7cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015c21c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015c7ba0_0, 0;
    %jmp T_322.1;
T_322.0 ;
    %load/vec4 v0x6000015c2250_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000015c3720_0, 0;
    %load/vec4 v0x6000015c1950_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000015c3690_0, 0;
    %load/vec4 v0x6000015c2250_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000015c7c30_0, 0;
    %load/vec4 v0x6000015c7c30_0;
    %assign/vec4 v0x6000015c7cc0_0, 0;
    %load/vec4 v0x6000015c2130_0;
    %assign/vec4 v0x6000015c21c0_0, 0;
    %load/vec4 v0x6000015c15f0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000015c7ba0_0, 0;
T_322.1 ;
    %jmp T_322;
    .thread T_322;
    .scope S_0x14effcae0;
T_323 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015c2b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000015c2250_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000015c19e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000015c1ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000015c1950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015c2130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015c1f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015c1a70_0, 0;
    %jmp T_323.1;
T_323.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015c2130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015c1a70_0, 0;
    %load/vec4 v0x6000015c2eb0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_323.5, 10;
    %load/vec4 v0x6000015c1d40_0;
    %and;
T_323.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_323.4, 9;
    %load/vec4 v0x6000015c2250_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_323.6, 4;
    %load/vec4 v0x6000015c2250_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_323.6;
    %and;
T_323.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.2, 8;
    %load/vec4 v0x6000015c1ef0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000015c1ef0_0, 0;
T_323.2 ;
    %load/vec4 v0x6000015c2250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_323.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_323.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_323.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_323.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_323.11, 6;
    %jmp T_323.12;
T_323.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015c1f80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000015c1ef0_0, 0;
    %load/vec4 v0x6000015c13b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015c1f80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000015c1950_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000015c2250_0, 0;
T_323.13 ;
    %jmp T_323.12;
T_323.8 ;
    %load/vec4 v0x6000015c2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.15, 8;
    %load/vec4 v0x6000015c1950_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000015c1950_0, 0;
    %load/vec4 v0x6000015c1950_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_323.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015c2130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000015c19e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000015c2250_0, 0;
T_323.17 ;
T_323.15 ;
    %jmp T_323.12;
T_323.9 ;
    %load/vec4 v0x6000015c1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.19, 8;
    %load/vec4 v0x6000015c19e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000015c19e0_0, 0;
T_323.19 ;
    %load/vec4 v0x6000015c2d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000015c2250_0, 0;
T_323.21 ;
    %jmp T_323.12;
T_323.10 ;
    %load/vec4 v0x6000015c1ef0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_323.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000015c2250_0, 0;
T_323.23 ;
    %jmp T_323.12;
T_323.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015c1a70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000015c2250_0, 0;
    %jmp T_323.12;
T_323.12 ;
    %pop/vec4 1;
T_323.1 ;
    %jmp T_323;
    .thread T_323;
    .scope S_0x14efeb700;
T_324 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014a3cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_324.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000145cc60_0, 0;
    %jmp T_324.1;
T_324.0 ;
    %load/vec4 v0x6000014a39f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_324.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000145cc60_0, 0;
    %jmp T_324.3;
T_324.2 ;
    %load/vec4 v0x60000145cc60_0;
    %load/vec4 v0x60000145cbd0_0;
    %or;
    %assign/vec4 v0x60000145cc60_0, 0;
T_324.3 ;
T_324.1 ;
    %jmp T_324;
    .thread T_324;
    .scope S_0x14efeb700;
T_325 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014a3cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000014a3840_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000014a3720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014a37b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145c120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145c870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145c3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014a3e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145c6c0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x60000145ccf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014a39f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014a3ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014a3c30_0, 0;
    %fork t_9, S_0x14efe90b0;
    %jmp t_8;
    .scope S_0x14efe90b0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014a25b0_0, 0, 32;
T_325.2 ;
    %load/vec4 v0x6000014a25b0_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_325.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000014a25b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145ce10, 0, 4;
    %load/vec4 v0x6000014a25b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014a25b0_0, 0, 32;
    %jmp T_325.2;
T_325.3 ;
    %end;
    .scope S_0x14efeb700;
t_8 %join;
    %jmp T_325.1;
T_325.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014a39f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145c120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145c870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014a3e70_0, 0;
    %load/vec4 v0x6000014a3600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_325.6, 9;
    %load/vec4 v0x6000014a3ba0_0;
    %and;
T_325.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014a3c30_0, 0;
T_325.4 ;
    %load/vec4 v0x6000014a3840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_325.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_325.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_325.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000014a3840_0, 0;
    %jmp T_325.11;
T_325.7 ;
    %load/vec4 v0x60000145c1b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_325.14, 9;
    %load/vec4 v0x60000145c990_0;
    %and;
T_325.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000145c120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000145c870_0, 0;
    %load/vec4 v0x60000145c000_0;
    %assign/vec4 v0x6000014a3720_0, 0;
    %load/vec4 v0x60000145c000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_325.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_325.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_325.17, 6;
    %load/vec4 v0x60000145c000_0;
    %cmpi/u 256, 0, 12;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_325.20, 5;
    %fork t_11, S_0x14efe6a60;
    %jmp t_10;
    .scope S_0x14efe6a60;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014a2640_0, 0, 32;
T_325.22 ;
    %load/vec4 v0x6000014a2640_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_325.23, 5;
    %load/vec4 v0x60000145c000_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x6000014a2640_0;
    %muli 16, 0, 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_325.24, 4;
    %load/vec4 v0x60000145c750_0;
    %parti/s 20, 0, 2;
    %ix/getv/s 3, v0x6000014a2640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000145ce10, 0, 4;
T_325.24 ;
    %load/vec4 v0x6000014a2640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014a2640_0, 0, 32;
    %jmp T_325.22;
T_325.23 ;
    %end;
    .scope S_0x14efeb700;
t_10 %join;
T_325.20 ;
    %jmp T_325.19;
T_325.15 ;
    %load/vec4 v0x60000145c750_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014a39f0_0, 0;
T_325.26 ;
    %load/vec4 v0x60000145c750_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x60000145ccf0_0, 0;
    %jmp T_325.19;
T_325.16 ;
    %load/vec4 v0x60000145c750_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x6000014a3ba0_0, 0;
    %jmp T_325.19;
T_325.17 ;
    %load/vec4 v0x60000145c750_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014a3c30_0, 0;
T_325.28 ;
    %jmp T_325.19;
T_325.19 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000014a3840_0, 0;
    %jmp T_325.13;
T_325.12 ;
    %load/vec4 v0x6000014a3f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014a3e70_0, 0;
    %load/vec4 v0x6000014a3d50_0;
    %assign/vec4 v0x6000014a3720_0, 0;
    %load/vec4 v0x6000014a3d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_325.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_325.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_325.34, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_325.35, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014a37b0_0, 0;
    %fork t_13, S_0x14efe4410;
    %jmp t_12;
    .scope S_0x14efe4410;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014a26d0_0, 0, 32;
T_325.38 ;
    %load/vec4 v0x6000014a26d0_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_325.39, 5;
    %load/vec4 v0x6000014a3d50_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x6000014a26d0_0;
    %muli 16, 0, 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_325.40, 4;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v0x6000014a26d0_0;
    %load/vec4a v0x60000145ce10, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000014a37b0_0, 0;
T_325.40 ;
    %load/vec4 v0x6000014a3d50_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x6000014a26d0_0;
    %muli 16, 0, 32;
    %add;
    %addi 4, 0, 32;
    %cmp/e;
    %jmp/0xz  T_325.42, 4;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x60000145cd80_0;
    %load/vec4 v0x6000014a26d0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000145cc60_0;
    %load/vec4 v0x6000014a26d0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000145cb40_0;
    %load/vec4 v0x6000014a26d0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000014a37b0_0, 0;
T_325.42 ;
    %load/vec4 v0x6000014a26d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014a26d0_0, 0, 32;
    %jmp T_325.38;
T_325.39 ;
    %end;
    .scope S_0x14efeb700;
t_12 %join;
    %jmp T_325.37;
T_325.32 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x60000145ccf0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %assign/vec4 v0x6000014a37b0_0, 0;
    %jmp T_325.37;
T_325.33 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v0x6000014a3600_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x60000145cd80_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x60000145cc60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x60000145cb40_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x6000014a37b0_0, 0;
    %jmp T_325.37;
T_325.34 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x6000014a3ba0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000014a37b0_0, 0;
    %jmp T_325.37;
T_325.35 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x6000014a3c30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000014a37b0_0, 0;
    %jmp T_325.37;
T_325.37 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000014a3840_0, 0;
T_325.30 ;
T_325.13 ;
    %jmp T_325.11;
T_325.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000145c3f0_0, 0;
    %load/vec4 v0x60000145c240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_325.46, 9;
    %load/vec4 v0x60000145c3f0_0;
    %and;
T_325.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.44, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145c3f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000014a3840_0, 0;
T_325.44 ;
    %jmp T_325.11;
T_325.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000145c6c0_0, 0;
    %load/vec4 v0x60000145c510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_325.49, 9;
    %load/vec4 v0x60000145c6c0_0;
    %and;
T_325.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.47, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000145c6c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000014a3840_0, 0;
T_325.47 ;
    %jmp T_325.11;
T_325.11 ;
    %pop/vec4 1;
T_325.1 ;
    %jmp T_325;
    .thread T_325;
    .scope S_0x14efeb700;
T_326 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000014a3cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_326.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014a38d0_0, 0;
    %jmp T_326.1;
T_326.0 ;
    %load/vec4 v0x6000014a3690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_326.4, 9;
    %load/vec4 v0x6000014a38d0_0;
    %nor/r;
    %and;
T_326.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_326.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014a38d0_0, 0;
    %jmp T_326.3;
T_326.2 ;
    %load/vec4 v0x6000014a38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_326.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014a38d0_0, 0;
T_326.5 ;
T_326.3 ;
T_326.1 ;
    %jmp T_326;
    .thread T_326;
    .scope S_0x14ef6e4f0;
T_327 ;
    %wait E_0x600003c98380;
    %load/vec4 v0x6000015fdef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_327.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000015fc7e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000015fc6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015fc870_0, 0;
    %jmp T_327.1;
T_327.0 ;
    %load/vec4 v0x6000015fc870_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_327.4, 9;
    %load/vec4 v0x6000015fc750_0;
    %and;
T_327.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_327.2, 8;
    %fork t_15, S_0x14efc8740;
    %jmp t_14;
    .scope S_0x14efc8740;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014a7180_0, 0, 32;
T_327.5 ;
    %load/vec4 v0x6000014a7180_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_327.6, 5;
    %load/vec4 v0x6000015fddd0_0;
    %load/vec4 v0x6000015fc7e0_0;
    %pad/u 64;
    %load/vec4 v0x6000014a7180_0;
    %pad/u 64;
    %add;
    %pushi/vec4 4, 0, 64;
    %mod;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/1 T_327.9, 8;
    %load/vec4 v0x6000015fde60_0;
    %load/vec4 v0x6000015fc7e0_0;
    %pad/u 64;
    %load/vec4 v0x6000014a7180_0;
    %pad/u 64;
    %add;
    %pushi/vec4 4, 0, 64;
    %mod;
    %part/u 1;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_327.9;
    %jmp/0xz  T_327.7, 8;
    %load/vec4 v0x6000015fc7e0_0;
    %pad/u 64;
    %load/vec4 v0x6000014a7180_0;
    %pad/u 64;
    %add;
    %pushi/vec4 4, 0, 64;
    %mod;
    %pad/u 2;
    %assign/vec4 v0x6000015fc6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015fc870_0, 0;
T_327.7 ;
    %load/vec4 v0x6000014a7180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014a7180_0, 0, 32;
    %jmp T_327.5;
T_327.6 ;
    %end;
    .scope S_0x14ef6e4f0;
t_14 %join;
    %jmp T_327.3;
T_327.2 ;
    %load/vec4 v0x6000015fc870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_327.10, 8;
    %load/vec4 v0x6000015fd440_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_327.15, 9;
    %load/vec4 v0x6000015fd320_0;
    %and;
T_327.15;
    %flag_set/vec4 8;
    %jmp/1 T_327.14, 8;
    %load/vec4 v0x6000015fd7a0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_327.17, 11;
    %load/vec4 v0x6000015fd5f0_0;
    %and;
T_327.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_327.16, 10;
    %load/vec4 v0x6000015fd680_0;
    %and;
T_327.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_327.14;
    %jmp/0xz  T_327.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015fc870_0, 0;
    %load/vec4 v0x6000015fc6c0_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 4, 0, 64;
    %mod;
    %pad/u 2;
    %assign/vec4 v0x6000015fc7e0_0, 0;
T_327.12 ;
T_327.10 ;
T_327.3 ;
T_327.1 ;
    %jmp T_327;
    .thread T_327;
    .scope S_0x14f85f420;
T_328 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015ff8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000015f8e10_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8f30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015f93b0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000015f94d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f9560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8fc0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000015f8c60_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f9200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8990_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000015f82d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000015f83f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015ffcc0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000015f85a0_0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000015f8510_0, 0, 256;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000015f8750_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f87e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015ff960_0, 0, 32;
    %end;
    .thread T_328, $init;
    .scope S_0x14f85f420;
T_329 ;
    %delay 5000, 0;
    %load/vec4 v0x6000015ff8d0_0;
    %inv;
    %store/vec4 v0x6000015ff8d0_0, 0, 1;
    %jmp T_329;
    .thread T_329;
    .scope S_0x14f85f420;
T_330 ;
    %vpi_call/w 3 180 "$display", "\000" {0 0 0};
    %vpi_call/w 3 181 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 182 "$display", "\342\225\221        Tensor Accelerator Top-Level Integration Test       \342\225\221" {0 0 0};
    %vpi_call/w 3 183 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 188 "$display", "\000" {0 0 0};
    %vpi_call/w 3 189 "$display", "[TEST 1] Reset State" {0 0 0};
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x6000014a6fd0_0, 0, 12;
    %fork TD_tb_top.axi_read, S_0x14eff7790;
    %join;
    %load/vec4 v0x6000015f8b40_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_330.0, 4;
    %vpi_call/w 3 192 "$display", "  PASS: All TPCs idle (busy=0)" {0 0 0};
    %jmp T_330.1;
T_330.0 ;
    %vpi_call/w 3 193 "$display", "  FAIL: status=%h", v0x6000015f8b40_0 {0 0 0};
    %load/vec4 v0x6000015ff960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015ff960_0, 0, 32;
T_330.1 ;
    %vpi_call/w 3 196 "$display", "\000" {0 0 0};
    %vpi_call/w 3 197 "$display", "[TEST 2] GCP CTRL Register" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000014a7060_0, 0, 12;
    %pushi/vec4 3840, 0, 32;
    %store/vec4 v0x6000014a70f0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x14efb2e40;
    %join;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000014a6fd0_0, 0, 12;
    %fork TD_tb_top.axi_read, S_0x14eff7790;
    %join;
    %load/vec4 v0x6000015f8b40_0;
    %parti/s 8, 8, 5;
    %cmpi/e 15, 0, 8;
    %jmp/0xz  T_330.2, 4;
    %vpi_call/w 3 202 "$display", "  PASS: TPC enable = 0x0F" {0 0 0};
    %jmp T_330.3;
T_330.2 ;
    %vpi_call/w 3 203 "$display", "  FAIL: expected 0F00, got %h", v0x6000015f8b40_0 {0 0 0};
    %load/vec4 v0x6000015ff960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015ff960_0, 0, 32;
T_330.3 ;
    %vpi_call/w 3 206 "$display", "\000" {0 0 0};
    %vpi_call/w 3 207 "$display", "[TEST 3] Pre-load Instructions" {0 0 0};
    %fork TD_tb_top.preload_instructions, S_0x14f8401c0;
    %join;
    %vpi_call/w 3 209 "$display", "  PASS: Instructions loaded" {0 0 0};
    %vpi_call/w 3 212 "$display", "\000" {0 0 0};
    %vpi_call/w 3 213 "$display", "[TEST 4] Single TPC Execution (TPC0)" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000014a7060_0, 0, 12;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x6000014a70f0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x14efb2e40;
    %join;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000014a7060_0, 0, 12;
    %pushi/vec4 257, 0, 32;
    %store/vec4 v0x6000014a70f0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x14efb2e40;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000015ff7b0_0, 0, 4;
    %fork TD_tb_top.wait_done, S_0x14efb3ca0;
    %join;
    %load/vec4 v0x6000015ff840_0;
    %store/vec4 v0x6000015f95f0_0, 0, 1;
    %load/vec4 v0x6000015f95f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_330.4, 8;
    %vpi_call/w 3 219 "$display", "  PASS: TPC0 completed (%0d cycles)", v0x6000015f9680_0 {0 0 0};
    %jmp T_330.5;
T_330.4 ;
    %vpi_call/w 3 220 "$display", "  FAIL: TPC0 timeout, status=%h", v0x6000015f8b40_0 {0 0 0};
    %load/vec4 v0x6000015ff960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015ff960_0, 0, 32;
T_330.5 ;
    %delay 200000, 0;
    %vpi_call/w 3 225 "$display", "\000" {0 0 0};
    %vpi_call/w 3 226 "$display", "[TEST 5] All TPCs Parallel Execution" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000014a7060_0, 0, 12;
    %pushi/vec4 3840, 0, 32;
    %store/vec4 v0x6000014a70f0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x14efb2e40;
    %join;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000014a7060_0, 0, 12;
    %pushi/vec4 3841, 0, 32;
    %store/vec4 v0x6000014a70f0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x14efb2e40;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000015ff7b0_0, 0, 4;
    %fork TD_tb_top.wait_done, S_0x14efb3ca0;
    %join;
    %load/vec4 v0x6000015ff840_0;
    %store/vec4 v0x6000015f95f0_0, 0, 1;
    %load/vec4 v0x6000015f95f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_330.6, 8;
    %vpi_call/w 3 232 "$display", "  PASS: All 4 TPCs completed (%0d cycles)", v0x6000015f9680_0 {0 0 0};
    %jmp T_330.7;
T_330.6 ;
    %vpi_call/w 3 233 "$display", "  FAIL: Not all done, status=%h", v0x6000015f8b40_0 {0 0 0};
    %load/vec4 v0x6000015ff960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015ff960_0, 0, 32;
T_330.7 ;
    %delay 200000, 0;
    %vpi_call/w 3 238 "$display", "\000" {0 0 0};
    %vpi_call/w 3 239 "$display", "[TEST 6] IRQ Generation" {0 0 0};
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x6000014a7060_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000014a70f0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x14efb2e40;
    %join;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000014a7060_0, 0, 12;
    %pushi/vec4 257, 0, 32;
    %store/vec4 v0x6000014a70f0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x14efb2e40;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015f9680_0, 0, 32;
T_330.8 ;
    %load/vec4 v0x6000015ff9f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_330.10, 9;
    %load/vec4 v0x6000015f9680_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 5;
    %and;
T_330.10;
    %flag_set/vec4 8;
    %jmp/0xz T_330.9, 8;
    %wait E_0x600003c9f9c0;
    %load/vec4 v0x6000015f9680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015f9680_0, 0, 32;
    %jmp T_330.8;
T_330.9 ;
    %load/vec4 v0x6000015ff9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_330.11, 8;
    %vpi_call/w 3 248 "$display", "  PASS: IRQ asserted" {0 0 0};
    %jmp T_330.12;
T_330.11 ;
    %vpi_call/w 3 249 "$display", "  FAIL: No IRQ" {0 0 0};
    %load/vec4 v0x6000015ff960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015ff960_0, 0, 32;
T_330.12 ;
    %pushi/vec4 12, 0, 12;
    %store/vec4 v0x6000014a7060_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000014a70f0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x14efb2e40;
    %join;
    %delay 50000, 0;
    %vpi_call/w 3 256 "$display", "\000" {0 0 0};
    %vpi_call/w 3 257 "$display", "[TEST 7] Error-Free Execution" {0 0 0};
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x6000014a6fd0_0, 0, 12;
    %fork TD_tb_top.axi_read, S_0x14eff7790;
    %join;
    %load/vec4 v0x6000015f8b40_0;
    %parti/s 4, 16, 6;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_330.13, 4;
    %vpi_call/w 3 260 "$display", "  PASS: No TPC errors" {0 0 0};
    %jmp T_330.14;
T_330.13 ;
    %vpi_call/w 3 261 "$display", "  FAIL: Errors=%h", &PV<v0x6000015f8b40_0, 16, 4> {0 0 0};
    %load/vec4 v0x6000015ff960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015ff960_0, 0, 32;
T_330.14 ;
    %vpi_call/w 3 264 "$display", "\000" {0 0 0};
    %vpi_call/w 3 265 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 266 "$display", "Tests: 7, Errors: %0d", v0x6000015ff960_0 {0 0 0};
    %load/vec4 v0x6000015ff960_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_330.15, 4;
    %vpi_call/w 3 267 "$display", ">>> ALL TESTS PASSED! <<<" {0 0 0};
    %jmp T_330.16;
T_330.15 ;
    %vpi_call/w 3 268 "$display", ">>> SOME TESTS FAILED <<<" {0 0 0};
T_330.16 ;
    %vpi_call/w 3 269 "$display", "\000" {0 0 0};
    %vpi_call/w 3 270 "$finish" {0 0 0};
    %end;
    .thread T_330;
    .scope S_0x14f85f420;
T_331 ;
    %vpi_call/w 3 273 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 273 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14f85f420 {0 0 0};
    %end;
    .thread T_331;
    .scope S_0x14f85f420;
T_332 ;
    %delay 500000000, 0;
    %vpi_call/w 3 274 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call/w 3 274 "$finish" {0 0 0};
    %end;
    .thread T_332;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_top.v";
    "rtl/top/tensor_accelerator_top.v";
    "rtl/control/global_cmd_processor.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
