|rocketPositionLogic
clock => clock.IN2
resetn => resetn.IN1
moveUp => moveUp.IN1
moveDown => moveDown.IN1
moveLeft => moveLeft.IN1
moveRight => moveRight.IN1
address <= datapath:d1.blahAddress
outQ[0] <= datapath:d1.outQ
outQ[1] <= datapath:d1.outQ


|rocketPositionLogic|control:c1
clock => queueLeft.CLK
clock => queueRight.CLK
clock => queueDown.CLK
clock => queueUp.CLK
clock => relativePositionValue[0]~reg0.CLK
clock => relativePositionValue[1]~reg0.CLK
clock => relativePositionValue[2]~reg0.CLK
clock => relativePositionValue[3]~reg0.CLK
clock => relativePositionValue[4]~reg0.CLK
clock => relativePositionValue[5]~reg0.CLK
clock => relativePositionValue[6]~reg0.CLK
clock => relativePositionValue[7]~reg0.CLK
clock => relativePositionValue[8]~reg0.CLK
clock => relativePositionValue[9]~reg0.CLK
clock => relativePositionValue[10]~reg0.CLK
clock => relativePositionValue[11]~reg0.CLK
clock => relativePositionValue[12]~reg0.CLK
clock => relativePositionValue[13]~reg0.CLK
clock => q~reg0.CLK
clock => writeEnable~reg0.CLK
clock => currentState~1.DATAIN
clock => nextState~1.DATAIN
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
resetn => currentState.OUTPUTSELECT
moveUp => queueUp.OUTPUTSELECT
moveDown => queueDown.OUTPUTSELECT
moveLeft => queueLeft.OUTPUTSELECT
moveRight => queueRight.OUTPUTSELECT
writeEnable <= writeEnable~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
relativePositionValue[0] <= relativePositionValue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relativePositionValue[1] <= relativePositionValue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relativePositionValue[2] <= relativePositionValue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relativePositionValue[3] <= relativePositionValue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relativePositionValue[4] <= relativePositionValue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relativePositionValue[5] <= relativePositionValue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relativePositionValue[6] <= relativePositionValue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relativePositionValue[7] <= relativePositionValue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relativePositionValue[8] <= relativePositionValue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relativePositionValue[9] <= relativePositionValue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relativePositionValue[10] <= relativePositionValue[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relativePositionValue[11] <= relativePositionValue[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relativePositionValue[12] <= relativePositionValue[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relativePositionValue[13] <= relativePositionValue[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rocketPositionLogic|datapath:d1
clock => clock.IN1
writeEnable => writeEnable.IN1
q => data[1].IN1
relativePositionValue[0] => Add0.IN17
relativePositionValue[1] => Add0.IN16
relativePositionValue[2] => Add0.IN15
relativePositionValue[3] => Add0.IN14
relativePositionValue[4] => Add0.IN13
relativePositionValue[5] => Add0.IN12
relativePositionValue[6] => Add0.IN11
relativePositionValue[7] => Add0.IN10
relativePositionValue[8] => Add0.IN9
relativePositionValue[9] => Add0.IN8
relativePositionValue[10] => Add0.IN7
relativePositionValue[11] => Add0.IN6
currentAddress[0] => Add0.IN34
currentAddress[1] => Add0.IN33
currentAddress[2] => Add0.IN32
currentAddress[3] => Add0.IN31
currentAddress[4] => Add0.IN30
currentAddress[5] => Add0.IN29
currentAddress[6] => Add0.IN28
currentAddress[7] => Add0.IN27
currentAddress[8] => Add0.IN26
currentAddress[9] => Add0.IN25
currentAddress[10] => Add0.IN24
currentAddress[11] => Add0.IN23
currentAddress[12] => Add0.IN22
currentAddress[13] => Add0.IN21
currentAddress[14] => Add0.IN20
currentAddress[15] => Add0.IN19
currentAddress[16] => Add0.IN18
outQ[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
outQ[1] <= BinaryMap:bmap.q
blahAddress[0] <= theAddress[0].DB_MAX_OUTPUT_PORT_TYPE
blahAddress[1] <= theAddress[1].DB_MAX_OUTPUT_PORT_TYPE
blahAddress[2] <= theAddress[2].DB_MAX_OUTPUT_PORT_TYPE
blahAddress[3] <= theAddress[3].DB_MAX_OUTPUT_PORT_TYPE
blahAddress[4] <= theAddress[4].DB_MAX_OUTPUT_PORT_TYPE
blahAddress[5] <= theAddress[5].DB_MAX_OUTPUT_PORT_TYPE
blahAddress[6] <= theAddress[6].DB_MAX_OUTPUT_PORT_TYPE
blahAddress[7] <= theAddress[7].DB_MAX_OUTPUT_PORT_TYPE
blahAddress[8] <= theAddress[8].DB_MAX_OUTPUT_PORT_TYPE
blahAddress[9] <= theAddress[9].DB_MAX_OUTPUT_PORT_TYPE
blahAddress[10] <= theAddress[10].DB_MAX_OUTPUT_PORT_TYPE
blahAddress[11] <= theAddress[11].DB_MAX_OUTPUT_PORT_TYPE
blahAddress[12] <= theAddress[12].DB_MAX_OUTPUT_PORT_TYPE
blahAddress[13] <= theAddress[13].DB_MAX_OUTPUT_PORT_TYPE
blahAddress[14] <= theAddress[14].DB_MAX_OUTPUT_PORT_TYPE
blahAddress[15] <= theAddress[15].DB_MAX_OUTPUT_PORT_TYPE
blahAddress[16] <= theAddress[16].DB_MAX_OUTPUT_PORT_TYPE


|rocketPositionLogic|datapath:d1|BinaryMap:bmap
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|rocketPositionLogic|datapath:d1|BinaryMap:bmap|altsyncram:altsyncram_component
wren_a => altsyncram_stp1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_stp1:auto_generated.data_a[0]
data_a[1] => altsyncram_stp1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_stp1:auto_generated.address_a[0]
address_a[1] => altsyncram_stp1:auto_generated.address_a[1]
address_a[2] => altsyncram_stp1:auto_generated.address_a[2]
address_a[3] => altsyncram_stp1:auto_generated.address_a[3]
address_a[4] => altsyncram_stp1:auto_generated.address_a[4]
address_a[5] => altsyncram_stp1:auto_generated.address_a[5]
address_a[6] => altsyncram_stp1:auto_generated.address_a[6]
address_a[7] => altsyncram_stp1:auto_generated.address_a[7]
address_a[8] => altsyncram_stp1:auto_generated.address_a[8]
address_a[9] => altsyncram_stp1:auto_generated.address_a[9]
address_a[10] => altsyncram_stp1:auto_generated.address_a[10]
address_a[11] => altsyncram_stp1:auto_generated.address_a[11]
address_a[12] => altsyncram_stp1:auto_generated.address_a[12]
address_a[13] => altsyncram_stp1:auto_generated.address_a[13]
address_a[14] => altsyncram_stp1:auto_generated.address_a[14]
address_a[15] => altsyncram_stp1:auto_generated.address_a[15]
address_a[16] => altsyncram_stp1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_stp1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_stp1:auto_generated.q_a[0]
q_a[1] <= altsyncram_stp1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|rocketPositionLogic|datapath:d1|BinaryMap:bmap|altsyncram:altsyncram_component|altsyncram_stp1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_nma:decode3.data[0]
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_nma:decode3.data[1]
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_nma:decode3.data[2]
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_nma:decode3.data[3]
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a10.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a14.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a3.PORTADATAIN
data_a[1] => ram_block1a5.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a11.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a15.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
q_a[0] <= mux_1hb:mux2.result[0]
q_a[1] <= mux_1hb:mux2.result[1]
wren_a => decode_nma:decode3.enable


|rocketPositionLogic|datapath:d1|BinaryMap:bmap|altsyncram:altsyncram_component|altsyncram_stp1:auto_generated|decode_nma:decode3
data[0] => w_anode181w[1].IN0
data[0] => w_anode198w[1].IN1
data[0] => w_anode208w[1].IN0
data[0] => w_anode218w[1].IN1
data[0] => w_anode228w[1].IN0
data[0] => w_anode238w[1].IN1
data[0] => w_anode248w[1].IN0
data[0] => w_anode258w[1].IN1
data[0] => w_anode277w[1].IN0
data[0] => w_anode288w[1].IN1
data[0] => w_anode298w[1].IN0
data[0] => w_anode308w[1].IN1
data[0] => w_anode318w[1].IN0
data[0] => w_anode328w[1].IN1
data[0] => w_anode338w[1].IN0
data[0] => w_anode348w[1].IN1
data[1] => w_anode181w[2].IN0
data[1] => w_anode198w[2].IN0
data[1] => w_anode208w[2].IN1
data[1] => w_anode218w[2].IN1
data[1] => w_anode228w[2].IN0
data[1] => w_anode238w[2].IN0
data[1] => w_anode248w[2].IN1
data[1] => w_anode258w[2].IN1
data[1] => w_anode277w[2].IN0
data[1] => w_anode288w[2].IN0
data[1] => w_anode298w[2].IN1
data[1] => w_anode308w[2].IN1
data[1] => w_anode318w[2].IN0
data[1] => w_anode328w[2].IN0
data[1] => w_anode338w[2].IN1
data[1] => w_anode348w[2].IN1
data[2] => w_anode181w[3].IN0
data[2] => w_anode198w[3].IN0
data[2] => w_anode208w[3].IN0
data[2] => w_anode218w[3].IN0
data[2] => w_anode228w[3].IN1
data[2] => w_anode238w[3].IN1
data[2] => w_anode248w[3].IN1
data[2] => w_anode258w[3].IN1
data[2] => w_anode277w[3].IN0
data[2] => w_anode288w[3].IN0
data[2] => w_anode298w[3].IN0
data[2] => w_anode308w[3].IN0
data[2] => w_anode318w[3].IN1
data[2] => w_anode328w[3].IN1
data[2] => w_anode338w[3].IN1
data[2] => w_anode348w[3].IN1
data[3] => w_anode172w[1].IN0
data[3] => w_anode270w[1].IN1
enable => w_anode172w[1].IN0
enable => w_anode270w[1].IN0
eq[0] <= w_anode181w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode198w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode208w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode218w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode228w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode238w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode248w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode258w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode277w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode288w[3].DB_MAX_OUTPUT_PORT_TYPE


|rocketPositionLogic|datapath:d1|BinaryMap:bmap|altsyncram:altsyncram_component|altsyncram_stp1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode363w[1].IN0
data[0] => w_anode380w[1].IN1
data[0] => w_anode390w[1].IN0
data[0] => w_anode400w[1].IN1
data[0] => w_anode410w[1].IN0
data[0] => w_anode420w[1].IN1
data[0] => w_anode430w[1].IN0
data[0] => w_anode440w[1].IN1
data[0] => w_anode450w[1].IN0
data[0] => w_anode461w[1].IN1
data[0] => w_anode471w[1].IN0
data[0] => w_anode481w[1].IN1
data[0] => w_anode491w[1].IN0
data[0] => w_anode501w[1].IN1
data[0] => w_anode511w[1].IN0
data[0] => w_anode521w[1].IN1
data[1] => w_anode363w[2].IN0
data[1] => w_anode380w[2].IN0
data[1] => w_anode390w[2].IN1
data[1] => w_anode400w[2].IN1
data[1] => w_anode410w[2].IN0
data[1] => w_anode420w[2].IN0
data[1] => w_anode430w[2].IN1
data[1] => w_anode440w[2].IN1
data[1] => w_anode450w[2].IN0
data[1] => w_anode461w[2].IN0
data[1] => w_anode471w[2].IN1
data[1] => w_anode481w[2].IN1
data[1] => w_anode491w[2].IN0
data[1] => w_anode501w[2].IN0
data[1] => w_anode511w[2].IN1
data[1] => w_anode521w[2].IN1
data[2] => w_anode363w[3].IN0
data[2] => w_anode380w[3].IN0
data[2] => w_anode390w[3].IN0
data[2] => w_anode400w[3].IN0
data[2] => w_anode410w[3].IN1
data[2] => w_anode420w[3].IN1
data[2] => w_anode430w[3].IN1
data[2] => w_anode440w[3].IN1
data[2] => w_anode450w[3].IN0
data[2] => w_anode461w[3].IN0
data[2] => w_anode471w[3].IN0
data[2] => w_anode481w[3].IN0
data[2] => w_anode491w[3].IN1
data[2] => w_anode501w[3].IN1
data[2] => w_anode511w[3].IN1
data[2] => w_anode521w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode450w[1].IN0
data[3] => w_anode461w[1].IN0
data[3] => w_anode471w[1].IN0
data[3] => w_anode481w[1].IN0
data[3] => w_anode491w[1].IN0
data[3] => w_anode501w[1].IN0
data[3] => w_anode511w[1].IN0
data[3] => w_anode521w[1].IN0
eq[0] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode380w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode390w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode400w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode410w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode420w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode430w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode440w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode450w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode461w[3].DB_MAX_OUTPUT_PORT_TYPE


|rocketPositionLogic|datapath:d1|BinaryMap:bmap|altsyncram:altsyncram_component|altsyncram_stp1:auto_generated|mux_1hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w0_n2_mux_dataout.IN1
data[9] => l1_w1_n2_mux_dataout.IN1
data[10] => l1_w0_n2_mux_dataout.IN1
data[11] => l1_w1_n2_mux_dataout.IN1
data[12] => l1_w0_n3_mux_dataout.IN1
data[13] => l1_w1_n3_mux_dataout.IN1
data[14] => l1_w0_n3_mux_dataout.IN1
data[15] => l1_w1_n3_mux_dataout.IN1
data[16] => l1_w0_n4_mux_dataout.IN1
data[17] => l1_w1_n4_mux_dataout.IN1
data[18] => l1_w0_n4_mux_dataout.IN1
data[19] => l1_w1_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0


