#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1821a90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1811f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1834040 .functor NOT 1, L_0x185d400, C4<0>, C4<0>, C4<0>;
L_0x185d190 .functor XOR 1, L_0x185d030, L_0x185d0f0, C4<0>, C4<0>;
L_0x185d2f0 .functor XOR 1, L_0x185d190, L_0x185d250, C4<0>, C4<0>;
v0x1859f20_0 .net *"_ivl_10", 0 0, L_0x185d250;  1 drivers
v0x185a020_0 .net *"_ivl_12", 0 0, L_0x185d2f0;  1 drivers
v0x185a100_0 .net *"_ivl_2", 0 0, L_0x185cc70;  1 drivers
v0x185a1c0_0 .net *"_ivl_4", 0 0, L_0x185d030;  1 drivers
v0x185a2a0_0 .net *"_ivl_6", 0 0, L_0x185d0f0;  1 drivers
v0x185a3d0_0 .net *"_ivl_8", 0 0, L_0x185d190;  1 drivers
v0x185a4b0_0 .net "a", 0 0, v0x1857e10_0;  1 drivers
v0x185a550_0 .net "b", 0 0, v0x1857eb0_0;  1 drivers
v0x185a5f0_0 .net "c", 0 0, v0x1857f50_0;  1 drivers
v0x185a690_0 .var "clk", 0 0;
v0x185a730_0 .net "d", 0 0, v0x18580c0_0;  1 drivers
v0x185a7d0_0 .net "out_dut", 0 0, L_0x185ce20;  1 drivers
v0x185a870_0 .net "out_ref", 0 0, L_0x185b840;  1 drivers
v0x185a910_0 .var/2u "stats1", 159 0;
v0x185a9b0_0 .var/2u "strobe", 0 0;
v0x185aa50_0 .net "tb_match", 0 0, L_0x185d400;  1 drivers
v0x185ab10_0 .net "tb_mismatch", 0 0, L_0x1834040;  1 drivers
v0x185ace0_0 .net "wavedrom_enable", 0 0, v0x18581b0_0;  1 drivers
v0x185ad80_0 .net "wavedrom_title", 511 0, v0x1858250_0;  1 drivers
L_0x185cc70 .concat [ 1 0 0 0], L_0x185b840;
L_0x185d030 .concat [ 1 0 0 0], L_0x185b840;
L_0x185d0f0 .concat [ 1 0 0 0], L_0x185ce20;
L_0x185d250 .concat [ 1 0 0 0], L_0x185b840;
L_0x185d400 .cmp/eeq 1, L_0x185cc70, L_0x185d2f0;
S_0x1829cc0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1811f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x182a760 .functor NOT 1, v0x1857f50_0, C4<0>, C4<0>, C4<0>;
L_0x18348e0 .functor NOT 1, v0x1857eb0_0, C4<0>, C4<0>, C4<0>;
L_0x185af90 .functor AND 1, L_0x182a760, L_0x18348e0, C4<1>, C4<1>;
L_0x185b030 .functor NOT 1, v0x18580c0_0, C4<0>, C4<0>, C4<0>;
L_0x185b160 .functor NOT 1, v0x1857e10_0, C4<0>, C4<0>, C4<0>;
L_0x185b260 .functor AND 1, L_0x185b030, L_0x185b160, C4<1>, C4<1>;
L_0x185b340 .functor OR 1, L_0x185af90, L_0x185b260, C4<0>, C4<0>;
L_0x185b400 .functor AND 1, v0x1857e10_0, v0x1857f50_0, C4<1>, C4<1>;
L_0x185b4c0 .functor AND 1, L_0x185b400, v0x18580c0_0, C4<1>, C4<1>;
L_0x185b580 .functor OR 1, L_0x185b340, L_0x185b4c0, C4<0>, C4<0>;
L_0x185b6f0 .functor AND 1, v0x1857eb0_0, v0x1857f50_0, C4<1>, C4<1>;
L_0x185b760 .functor AND 1, L_0x185b6f0, v0x18580c0_0, C4<1>, C4<1>;
L_0x185b840 .functor OR 1, L_0x185b580, L_0x185b760, C4<0>, C4<0>;
v0x18342b0_0 .net *"_ivl_0", 0 0, L_0x182a760;  1 drivers
v0x1834350_0 .net *"_ivl_10", 0 0, L_0x185b260;  1 drivers
v0x1856600_0 .net *"_ivl_12", 0 0, L_0x185b340;  1 drivers
v0x18566c0_0 .net *"_ivl_14", 0 0, L_0x185b400;  1 drivers
v0x18567a0_0 .net *"_ivl_16", 0 0, L_0x185b4c0;  1 drivers
v0x18568d0_0 .net *"_ivl_18", 0 0, L_0x185b580;  1 drivers
v0x18569b0_0 .net *"_ivl_2", 0 0, L_0x18348e0;  1 drivers
v0x1856a90_0 .net *"_ivl_20", 0 0, L_0x185b6f0;  1 drivers
v0x1856b70_0 .net *"_ivl_22", 0 0, L_0x185b760;  1 drivers
v0x1856c50_0 .net *"_ivl_4", 0 0, L_0x185af90;  1 drivers
v0x1856d30_0 .net *"_ivl_6", 0 0, L_0x185b030;  1 drivers
v0x1856e10_0 .net *"_ivl_8", 0 0, L_0x185b160;  1 drivers
v0x1856ef0_0 .net "a", 0 0, v0x1857e10_0;  alias, 1 drivers
v0x1856fb0_0 .net "b", 0 0, v0x1857eb0_0;  alias, 1 drivers
v0x1857070_0 .net "c", 0 0, v0x1857f50_0;  alias, 1 drivers
v0x1857130_0 .net "d", 0 0, v0x18580c0_0;  alias, 1 drivers
v0x18571f0_0 .net "out", 0 0, L_0x185b840;  alias, 1 drivers
S_0x1857350 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1811f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1857e10_0 .var "a", 0 0;
v0x1857eb0_0 .var "b", 0 0;
v0x1857f50_0 .var "c", 0 0;
v0x1858020_0 .net "clk", 0 0, v0x185a690_0;  1 drivers
v0x18580c0_0 .var "d", 0 0;
v0x18581b0_0 .var "wavedrom_enable", 0 0;
v0x1858250_0 .var "wavedrom_title", 511 0;
S_0x18575f0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1857350;
 .timescale -12 -12;
v0x1857850_0 .var/2s "count", 31 0;
E_0x1824ba0/0 .event negedge, v0x1858020_0;
E_0x1824ba0/1 .event posedge, v0x1858020_0;
E_0x1824ba0 .event/or E_0x1824ba0/0, E_0x1824ba0/1;
E_0x1824df0 .event negedge, v0x1858020_0;
E_0x180e9f0 .event posedge, v0x1858020_0;
S_0x1857950 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1857350;
 .timescale -12 -12;
v0x1857b50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1857c30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1857350;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18583b0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1811f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x185b9a0 .functor NOT 1, v0x1857e10_0, C4<0>, C4<0>, C4<0>;
L_0x185ba10 .functor NOT 1, v0x1857eb0_0, C4<0>, C4<0>, C4<0>;
L_0x185baa0 .functor AND 1, L_0x185b9a0, L_0x185ba10, C4<1>, C4<1>;
L_0x185bbb0 .functor AND 1, L_0x185baa0, v0x1857f50_0, C4<1>, C4<1>;
L_0x185bca0 .functor AND 1, L_0x185bbb0, v0x18580c0_0, C4<1>, C4<1>;
L_0x185bd60 .functor NOT 1, v0x1857e10_0, C4<0>, C4<0>, C4<0>;
L_0x185be10 .functor AND 1, L_0x185bd60, v0x1857eb0_0, C4<1>, C4<1>;
L_0x185bed0 .functor NOT 1, v0x1857f50_0, C4<0>, C4<0>, C4<0>;
L_0x185c0a0 .functor AND 1, L_0x185be10, L_0x185bed0, C4<1>, C4<1>;
L_0x185c1b0 .functor AND 1, L_0x185c0a0, v0x18580c0_0, C4<1>, C4<1>;
L_0x185c3e0 .functor AND 1, v0x1857e10_0, v0x1857eb0_0, C4<1>, C4<1>;
L_0x185c670 .functor AND 1, L_0x185c3e0, v0x1857f50_0, C4<1>, C4<1>;
L_0x185c750 .functor NOT 1, v0x1857e10_0, C4<0>, C4<0>, C4<0>;
L_0x185c7c0 .functor AND 1, L_0x185c750, v0x1857eb0_0, C4<1>, C4<1>;
L_0x185c6e0 .functor AND 1, L_0x185c7c0, v0x1857f50_0, C4<1>, C4<1>;
L_0x185c950 .functor NOT 1, v0x18580c0_0, C4<0>, C4<0>, C4<0>;
L_0x185ca50 .functor AND 1, L_0x185c6e0, L_0x185c950, C4<1>, C4<1>;
L_0x185cb60 .functor OR 1, L_0x185bca0, L_0x185c1b0, C4<0>, C4<0>;
L_0x185cd10 .functor OR 1, L_0x185cb60, L_0x185c670, C4<0>, C4<0>;
L_0x185ce20 .functor OR 1, L_0x185cd10, L_0x185ca50, C4<0>, C4<0>;
v0x18586a0_0 .net *"_ivl_0", 0 0, L_0x185b9a0;  1 drivers
v0x1858780_0 .net *"_ivl_10", 0 0, L_0x185bd60;  1 drivers
v0x1858860_0 .net *"_ivl_12", 0 0, L_0x185be10;  1 drivers
v0x1858950_0 .net *"_ivl_14", 0 0, L_0x185bed0;  1 drivers
v0x1858a30_0 .net *"_ivl_16", 0 0, L_0x185c0a0;  1 drivers
v0x1858b60_0 .net *"_ivl_2", 0 0, L_0x185ba10;  1 drivers
v0x1858c40_0 .net *"_ivl_20", 0 0, L_0x185c3e0;  1 drivers
v0x1858d20_0 .net *"_ivl_24", 0 0, L_0x185c750;  1 drivers
v0x1858e00_0 .net *"_ivl_26", 0 0, L_0x185c7c0;  1 drivers
v0x1858ee0_0 .net *"_ivl_28", 0 0, L_0x185c6e0;  1 drivers
v0x1858fc0_0 .net *"_ivl_30", 0 0, L_0x185c950;  1 drivers
v0x18590a0_0 .net *"_ivl_34", 0 0, L_0x185cb60;  1 drivers
v0x1859180_0 .net *"_ivl_36", 0 0, L_0x185cd10;  1 drivers
v0x1859260_0 .net *"_ivl_4", 0 0, L_0x185baa0;  1 drivers
v0x1859340_0 .net *"_ivl_6", 0 0, L_0x185bbb0;  1 drivers
v0x1859420_0 .net "a", 0 0, v0x1857e10_0;  alias, 1 drivers
v0x18594c0_0 .net "b", 0 0, v0x1857eb0_0;  alias, 1 drivers
v0x18596c0_0 .net "c", 0 0, v0x1857f50_0;  alias, 1 drivers
v0x18597b0_0 .net "d", 0 0, v0x18580c0_0;  alias, 1 drivers
v0x18598a0_0 .net "out", 0 0, L_0x185ce20;  alias, 1 drivers
v0x1859960_0 .net "term1", 0 0, L_0x185bca0;  1 drivers
v0x1859a20_0 .net "term2", 0 0, L_0x185c1b0;  1 drivers
v0x1859ae0_0 .net "term3", 0 0, L_0x185c670;  1 drivers
v0x1859ba0_0 .net "term4", 0 0, L_0x185ca50;  1 drivers
S_0x1859d00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1811f20;
 .timescale -12 -12;
E_0x1824940 .event anyedge, v0x185a9b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x185a9b0_0;
    %nor/r;
    %assign/vec4 v0x185a9b0_0, 0;
    %wait E_0x1824940;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1857350;
T_3 ;
    %fork t_1, S_0x18575f0;
    %jmp t_0;
    .scope S_0x18575f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1857850_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18580c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1857f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1857eb0_0, 0;
    %assign/vec4 v0x1857e10_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x180e9f0;
    %load/vec4 v0x1857850_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1857850_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18580c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1857f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1857eb0_0, 0;
    %assign/vec4 v0x1857e10_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1824df0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1857c30;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1824ba0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1857e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1857eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1857f50_0, 0;
    %assign/vec4 v0x18580c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1857350;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1811f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x185a690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x185a9b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1811f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x185a690_0;
    %inv;
    %store/vec4 v0x185a690_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1811f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1858020_0, v0x185ab10_0, v0x185a4b0_0, v0x185a550_0, v0x185a5f0_0, v0x185a730_0, v0x185a870_0, v0x185a7d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1811f20;
T_7 ;
    %load/vec4 v0x185a910_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x185a910_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x185a910_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x185a910_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x185a910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x185a910_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x185a910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1811f20;
T_8 ;
    %wait E_0x1824ba0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x185a910_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185a910_0, 4, 32;
    %load/vec4 v0x185aa50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x185a910_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185a910_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x185a910_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185a910_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x185a870_0;
    %load/vec4 v0x185a870_0;
    %load/vec4 v0x185a7d0_0;
    %xor;
    %load/vec4 v0x185a870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x185a910_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185a910_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x185a910_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185a910_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/kmap2/iter0/response26/top_module.sv";
