[Inputs]
clk
rst
clk0
clk1
clk2
counter_we
=counter_val[31:0]=
=counter_ch[1:0]=
[Outputs]
counter0_OUT
counter1_OUT
counter2_OUT
=counter_out[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel Counter_x

