Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: MainPage1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MainPage1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MainPage1"
Output Format                      : NGC
Target Device                      : xc3s500e-5-pq208

---- Source Options
Top Module Name                    : MainPage1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : Yes

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : Max_Delay
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir" "ipcore_dir/pci_core1/verilog/src/xpci"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "dcm2.v" in library work
Compiling verilog file "uart_all.v" in library work
Module <dcm2> compiled
Compiling verilog file "tst_sg1.v" in library work
Module <uart_all> compiled
Compiling verilog file "time_1us_2us.v" in library work
Module <tst_sg1> compiled
Compiling verilog file "tick_tack.v" in library work
Module <time_1us_2us> compiled
Compiling verilog file "test_led.v" in library work
Module <tick_tack> compiled
Compiling verilog file "spi_slave.v" in library work
Module <led_test> compiled
Compiling verilog file "spi32p2.v" in library work
Module <SPI_slave> compiled
Compiling verilog file "reset_m.v" in library work
Module <spi_32bx2> compiled
Compiling verilog file "reset_init.v" in library work
Module <reset_modul> compiled
Compiling verilog file "read_and_work.v" in library work
Module <reset_init> compiled
Compiling verilog file "ppi_rcv.v" in library work
Module <read_and_work> compiled
Compiling verilog file "INT_control.v" in library work
Module <PPI_recv> compiled
Compiling verilog file "ctrl_tno_tnc.v" in library work
Module <INT_control> compiled
Compiling verilog file "CS_key.v" in library work
Module <control_TNO_TNC> compiled
Compiling verilog file "clk_dcm_blok.vf" in library work
Module <CS_key> compiled
Compiling verilog file "MainPage1.vf" in library work
Module <clk_dcm_blok> compiled
Module <IFD_MXILINX_MainPage1> compiled
Module <IFD8_MXILINX_MainPage1> compiled
Module <OFD_MXILINX_MainPage1> compiled
Module <OFD8_MXILINX_MainPage1> compiled
Module <clk_dcm_blok_MUSER_MainPage1> compiled
Module <IBUF8_MXILINX_MainPage1> compiled
Module <MainPage1> compiled
No errors in compilation
Analysis of file <"MainPage1.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MainPage1> in library <work>.

Analyzing hierarchy for module <clk_dcm_blok_MUSER_MainPage1> in library <work>.

Analyzing hierarchy for module <led_test> in library <work>.

Analyzing hierarchy for module <IBUF8_MXILINX_MainPage1> in library <work>.

Analyzing hierarchy for module <uart_all> in library <work>.

Analyzing hierarchy for module <reset_init> in library <work>.

Analyzing hierarchy for module <tick_tack> in library <work>.

Analyzing hierarchy for module <read_and_work> in library <work> with parameters.
	Delay_RUN_COMMAND = "00000001"
	NOT_SYNC_COMMAND = "10011001100110011111111111111111"
	RESET_COMMAND = "10001000100010001111111111111111"
	SYNC_COMMAND = "00010010001101001111111111111111"

Analyzing hierarchy for module <OFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <OFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <OFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <OFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <OFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <OFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <OFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <time_1us_2us> in library <work>.

Analyzing hierarchy for module <control_TNO_TNC> in library <work>.

Analyzing hierarchy for module <spi_32bx2> in library <work>.

Analyzing hierarchy for module <PPI_recv> in library <work> with parameters.
	dataN = "00000000000000000000000000100010"

Analyzing hierarchy for module <OFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <SPI_slave> in library <work>.

Analyzing hierarchy for module <reset_modul> in library <work>.

Analyzing hierarchy for module <CS_key> in library <work>.

Analyzing hierarchy for module <OFD8_MXILINX_MainPage1> in library <work>.

Analyzing hierarchy for module <IFD8_MXILINX_MainPage1> in library <work>.

Analyzing hierarchy for module <tst_sg1> in library <work>.

Analyzing hierarchy for module <INT_control> in library <work>.

Analyzing hierarchy for module <dcm2> in library <work>.

Analyzing hierarchy for module <OFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <OFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <OFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <OFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <OFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <OFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <OFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <OFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <IFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <IFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <IFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <IFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <IFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <IFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <IFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <IFD_MXILINX_MainPage1> in library <work> with parameters.
	INIT = "0"

WARNING:Xst:2591 - "MainPage1.vf" line 593: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 593: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 593: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 597: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 597: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 597: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 601: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 601: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 601: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 611: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 611: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 611: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 615: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 615: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 615: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 619: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 619: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 619: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 623: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 623: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 623: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 639: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 639: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 639: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 643: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 643: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 643: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 647: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 647: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 647: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 651: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 651: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 651: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 661: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 661: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 661: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 692: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 692: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 692: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 696: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 696: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 696: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 700: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 700: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 700: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 704: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 704: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 704: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 711: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 711: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 711: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 715: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 715: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 715: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 763: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 763: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 763: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 767: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 767: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 767: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 774: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 774: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 774: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 787: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 787: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 787: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 867: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 867: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 867: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 898: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 898: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 898: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 908: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 908: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 908: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 235: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 235: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 235: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 239: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 239: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 239: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 243: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 243: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 243: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 247: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 247: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 247: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 251: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 251: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 251: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 255: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 255: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 255: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 259: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 259: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 259: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 263: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 263: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 263: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 45: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 45: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 45: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 973: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 973: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 199: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 199: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 202: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 202: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 207: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 207: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 212: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 212: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 548: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 548: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 548: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 551: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 551: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 551: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 554: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 554: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 554: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 557: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 557: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 557: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 560: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 560: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 560: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 563: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 563: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 563: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 574: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 574: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 574: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 577: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 577: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 577: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 580: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 580: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 580: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 583: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 583: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 583: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 586: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 586: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 586: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 589: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 589: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 589: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 604: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 604: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 604: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 654: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 654: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 654: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 657: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 657: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 657: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 664: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 664: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 664: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 667: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 667: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 667: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 670: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 670: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 670: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 673: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 673: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 673: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 676: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 676: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 676: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 679: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 679: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 679: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 682: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 682: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 682: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 685: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 685: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 685: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 688: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 688: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 688: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 707: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 707: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 707: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 718: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 718: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 718: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 770: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 770: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 770: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 777: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 777: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 777: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 780: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 780: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 780: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 783: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 783: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 783: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 790: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 790: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 790: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 822: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 822: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 822: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 832: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 832: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 832: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 870: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 870: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 870: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 873: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 873: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 873: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 876: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 876: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 876: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 879: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 879: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 879: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 882: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 882: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 882: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 901: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 901: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 901: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 904: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 904: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 904: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 911: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 911: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 911: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 914: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 914: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 914: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 917: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 917: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 917: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 920: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 920: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 920: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 117: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 117: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 117: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 724: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 724: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "MainPage1.vf" line 724: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MainPage1>.
WARNING:Xst:852 - "MainPage1.vf" line 625: Unconnected input port 'rts' of instance 'XLXI_137' is tied to GND.
WARNING:Xst:852 - "MainPage1.vf" line 625: Unconnected input port 'slave1_tx' of instance 'XLXI_137' is tied to GND.
WARNING:Xst:852 - "MainPage1.vf" line 625: Unconnected input port 'slave2_tx' of instance 'XLXI_137' is tied to GND.
WARNING:Xst:852 - "MainPage1.vf" line 625: Unconnected input port 'slave3_tx' of instance 'XLXI_137' is tied to GND.
WARNING:Xst:852 - "MainPage1.vf" line 625: Unconnected input port 'slave4_tx' of instance 'XLXI_137' is tied to GND.
WARNING:Xst:852 - "MainPage1.vf" line 824: Unconnected input port 'clk64' of instance 'XLXI_434' is tied to GND.
WARNING:Xst:852 - "MainPage1.vf" line 950: Unconnected input port 'MOSI' of instance 'XLXI_656' is tied to GND.
WARNING:Xst:852 - "MainPage1.vf" line 976: Unconnected input port 'TOBM' of instance 'XLXI_681' is tied to GND.
Module <MainPage1> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_27> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_27> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_27> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_27> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_44> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_44> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_44> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_44> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_45> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_45> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_45> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_45> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_46> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_46> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_46> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_46> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_52> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_52> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_52> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_52> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_53> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_53> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_53> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_53> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_55> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_55> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_55> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_55> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_56> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_56> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_56> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_56> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_57> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_57> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_57> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_57> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_58> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_58> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_58> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_58> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_59> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_59> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_59> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_59> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_60> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_60> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_60> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_60> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_63> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_63> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_63> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_63> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_63> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_66> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_66> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_66> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_66> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_66> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_70> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_70> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_70> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_70> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_70> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_71> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_71> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_71> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_71> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_75> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_75> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_75> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_75> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_75> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_76> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_76> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_76> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_76> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_76> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_77> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_77> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_77> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_77> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_77> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_78> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_78> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_78> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_78> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_78> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_138> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_138> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_138> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_138> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_138> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_140> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_140> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_140> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_140> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_140> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_141> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_141> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_141> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_141> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_141> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_142> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_142> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_142> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_142> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_142> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_143> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_143> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_143> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_143> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_144> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_144> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_144> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_144> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_145> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_145> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_145> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_145> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_145> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_146> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_146> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_146> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_146> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_150> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_150> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_150> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_150> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_151> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_151> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_151> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_151> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_159> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_159> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_159> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_159> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_160> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_160> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_160> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_160> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_161> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_161> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_161> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_161> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_165> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_165> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_165> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_165> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_166> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_166> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_166> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_166> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_169> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_169> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_169> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_169> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_170> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_170> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_170> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_170> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_170> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_175> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_175> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_175> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_175> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_175> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_176> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_176> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_176> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_176> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_176> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_177> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_177> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_177> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_177> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_177> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_181> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_181> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_181> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_181> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_188> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_188> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_188> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_188> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_188> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_194> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_194> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_194> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_194> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_194> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_195> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_195> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_195> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_195> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_200> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_200> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_200> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_200> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_384> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_384> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_384> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_384> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_384> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_386> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_386> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_386> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_386> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_386> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_394> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_394> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_394> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_394> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_395> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_395> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_395> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_395> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_395> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_400> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_400> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_400> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_400> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_402> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_402> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_402> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_402> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_405> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_405> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_405> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_405> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_408> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_408> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_408> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_408> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_408> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_409> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_409> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_409> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_409> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_431> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_431> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_431> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_431> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_440> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_440> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_440> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_440> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_474> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_474> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_474> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_474> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_474> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_475> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_475> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_475> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_475> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_477> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_477> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_477> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_477> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_478> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_478> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_478> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_478> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_479> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_479> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_479> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_479> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_480> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_480> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_480> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_480> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_488> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_488> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_488> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_488> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_488> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_492> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_492> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_492> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_492> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_497> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_497> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_497> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_497> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_517> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_517> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_517> in unit <MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_517> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_517> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_521> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_521> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_521> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_521> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_542> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_542> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_542> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_542> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_544> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_544> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_544> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_544> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_568> in unit <MainPage1>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_568> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_568> in unit <MainPage1>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_568> in unit <MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_667> in unit <MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_667> in unit <MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_667> in unit <MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_667> in unit <MainPage1>.
    Set user-defined property "HU_SET =  XLXI_419_19" for instance <XLXI_419> in unit <MainPage1>.
    Set user-defined property "HU_SET =  XLXI_421_16" for instance <XLXI_421> in unit <MainPage1>.
    Set user-defined property "HU_SET =  XLXI_422_21" for instance <XLXI_422> in unit <MainPage1>.
    Set user-defined property "HU_SET =  XLXI_423_24" for instance <XLXI_423> in unit <MainPage1>.
    Set user-defined property "HU_SET =  XLXI_424_17" for instance <XLXI_424> in unit <MainPage1>.
    Set user-defined property "HU_SET =  XLXI_425_18" for instance <XLXI_425> in unit <MainPage1>.
    Set user-defined property "HU_SET =  XLXI_430_22" for instance <XLXI_430> in unit <MainPage1>.
    Set user-defined property "HU_SET =  XLXI_629_23" for instance <XLXI_629> in unit <MainPage1>.
    Set user-defined property "HU_SET =  XLXI_665_25" for instance <XLXI_665> in unit <MainPage1>.
    Set user-defined property "HU_SET =  XLXI_666_26" for instance <XLXI_666> in unit <MainPage1>.
    Set user-defined property "HU_SET =  XLXI_72_20" for instance <XLXI_72> in unit <MainPage1>.
Analyzing module <clk_dcm_blok_MUSER_MainPage1> in library <work>.
Module <clk_dcm_blok_MUSER_MainPage1> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_46> in unit <clk_dcm_blok_MUSER_MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_46> in unit <clk_dcm_blok_MUSER_MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_46> in unit <clk_dcm_blok_MUSER_MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_46> in unit <clk_dcm_blok_MUSER_MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_64> in unit <clk_dcm_blok_MUSER_MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_64> in unit <clk_dcm_blok_MUSER_MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_64> in unit <clk_dcm_blok_MUSER_MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_64> in unit <clk_dcm_blok_MUSER_MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_80> in unit <clk_dcm_blok_MUSER_MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_80> in unit <clk_dcm_blok_MUSER_MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_80> in unit <clk_dcm_blok_MUSER_MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_80> in unit <clk_dcm_blok_MUSER_MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_102> in unit <clk_dcm_blok_MUSER_MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_102> in unit <clk_dcm_blok_MUSER_MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_102> in unit <clk_dcm_blok_MUSER_MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_102> in unit <clk_dcm_blok_MUSER_MainPage1>.
Analyzing module <dcm2> in library <work>.
Module <dcm2> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  3.500000" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "CLKFX_DIVIDE =  16" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "CLKFX_MULTIPLY =  5" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "CLKIN_PERIOD =  15.625000" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "DESKEW_ADJUST =  SOURCE_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <dcm2>.
Analyzing module <led_test> in library <work>.
Module <led_test> is correct for synthesis.
 
Analyzing module <IBUF8_MXILINX_MainPage1> in library <work>.
Module <IBUF8_MXILINX_MainPage1> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_30> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_30> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_30> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_30> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_30> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_31> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_31> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_31> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_31> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_31> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_32> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_32> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_32> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_32> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_32> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_33> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_33> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_33> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_33> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_33> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_34> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_34> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_34> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_34> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_34> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_35> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_35> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_35> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_35> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_35> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_36> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_36> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_36> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_36> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_36> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_37> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_37> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_37> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_37> in unit <IBUF8_MXILINX_MainPage1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_37> in unit <IBUF8_MXILINX_MainPage1>.
Analyzing module <uart_all> in library <work>.
Module <uart_all> is correct for synthesis.
 
Analyzing module <reset_init> in library <work>.
Module <reset_init> is correct for synthesis.
 
Analyzing module <tick_tack> in library <work>.
Module <tick_tack> is correct for synthesis.
 
Analyzing module <read_and_work> in library <work>.
	Delay_RUN_COMMAND = 8'b00000001
	NOT_SYNC_COMMAND = 32'b10011001100110011111111111111111
	RESET_COMMAND = 32'b10001000100010001111111111111111
	SYNC_COMMAND = 32'b00010010001101001111111111111111
Module <read_and_work> is correct for synthesis.
 
Analyzing module <OFD_MXILINX_MainPage1.1> in library <work>.
	INIT = 1'b0
Module <OFD_MXILINX_MainPage1.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.1>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.1>.
    Set user-defined property "DRIVE =  12" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.1>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.1>.
Analyzing module <OFD_MXILINX_MainPage1.2> in library <work>.
	INIT = 1'b0
Module <OFD_MXILINX_MainPage1.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.2>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.2>.
    Set user-defined property "DRIVE =  12" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.2>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.2>.
Analyzing module <OFD_MXILINX_MainPage1.3> in library <work>.
	INIT = 1'b0
Module <OFD_MXILINX_MainPage1.3> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.3>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.3>.
    Set user-defined property "DRIVE =  12" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.3>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.3>.
Analyzing module <OFD_MXILINX_MainPage1.4> in library <work>.
	INIT = 1'b0
Module <OFD_MXILINX_MainPage1.4> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.4>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.4>.
    Set user-defined property "DRIVE =  12" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.4>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.4>.
Analyzing module <OFD_MXILINX_MainPage1.5> in library <work>.
	INIT = 1'b0
Module <OFD_MXILINX_MainPage1.5> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.5>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.5>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.5>.
    Set user-defined property "DRIVE =  12" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.5>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.5>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.5>.
Analyzing module <OFD_MXILINX_MainPage1.6> in library <work>.
	INIT = 1'b0
Module <OFD_MXILINX_MainPage1.6> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.6>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.6>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.6>.
    Set user-defined property "DRIVE =  12" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.6>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.6>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.6>.
Analyzing module <OFD_MXILINX_MainPage1.7> in library <work>.
	INIT = 1'b0
Module <OFD_MXILINX_MainPage1.7> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.7>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.7>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.7>.
    Set user-defined property "DRIVE =  12" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.7>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.7>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.7>.
Analyzing module <time_1us_2us> in library <work>.
Module <time_1us_2us> is correct for synthesis.
 
Analyzing module <control_TNO_TNC> in library <work>.
Module <control_TNO_TNC> is correct for synthesis.
 
Analyzing module <spi_32bx2> in library <work>.
Module <spi_32bx2> is correct for synthesis.
 
Analyzing module <PPI_recv> in library <work>.
	dataN = 32'sb00000000000000000000000000100010
INFO:Xst:1433 - Contents of array <Massiv> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <PPI_recv> is correct for synthesis.
 
Analyzing module <OFD_MXILINX_MainPage1.8> in library <work>.
	INIT = 1'b0
Module <OFD_MXILINX_MainPage1.8> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.8>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.8>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.8>.
    Set user-defined property "DRIVE =  12" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.8>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.8>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.8>.
Analyzing module <SPI_slave> in library <work>.
Module <SPI_slave> is correct for synthesis.
 
Analyzing module <reset_modul> in library <work>.
Module <reset_modul> is correct for synthesis.
 
Analyzing module <CS_key> in library <work>.
Module <CS_key> is correct for synthesis.
 
Analyzing module <OFD8_MXILINX_MainPage1> in library <work>.
Module <OFD8_MXILINX_MainPage1> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_Q0_15" for instance <I_Q0> in unit <OFD8_MXILINX_MainPage1>.
    Set user-defined property "HU_SET =  I_Q1_14" for instance <I_Q1> in unit <OFD8_MXILINX_MainPage1>.
    Set user-defined property "HU_SET =  I_Q2_13" for instance <I_Q2> in unit <OFD8_MXILINX_MainPage1>.
    Set user-defined property "HU_SET =  I_Q3_12" for instance <I_Q3> in unit <OFD8_MXILINX_MainPage1>.
    Set user-defined property "HU_SET =  I_Q4_11" for instance <I_Q4> in unit <OFD8_MXILINX_MainPage1>.
    Set user-defined property "HU_SET =  I_Q5_10" for instance <I_Q5> in unit <OFD8_MXILINX_MainPage1>.
    Set user-defined property "HU_SET =  I_Q6_9" for instance <I_Q6> in unit <OFD8_MXILINX_MainPage1>.
    Set user-defined property "HU_SET =  I_Q7_8" for instance <I_Q7> in unit <OFD8_MXILINX_MainPage1>.
Analyzing module <OFD_MXILINX_MainPage1.9> in library <work>.
	INIT = 1'b0
Module <OFD_MXILINX_MainPage1.9> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.9>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.9>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.9>.
    Set user-defined property "DRIVE =  12" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.9>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.9>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.9>.
Analyzing module <OFD_MXILINX_MainPage1.10> in library <work>.
	INIT = 1'b0
Module <OFD_MXILINX_MainPage1.10> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.10>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.10>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.10>.
    Set user-defined property "DRIVE =  12" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.10>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.10>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.10>.
Analyzing module <OFD_MXILINX_MainPage1.11> in library <work>.
	INIT = 1'b0
Module <OFD_MXILINX_MainPage1.11> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.11>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.11>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.11>.
    Set user-defined property "DRIVE =  12" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.11>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.11>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.11>.
Analyzing module <OFD_MXILINX_MainPage1.12> in library <work>.
	INIT = 1'b0
Module <OFD_MXILINX_MainPage1.12> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.12>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.12>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.12>.
    Set user-defined property "DRIVE =  12" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.12>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.12>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.12>.
Analyzing module <OFD_MXILINX_MainPage1.13> in library <work>.
	INIT = 1'b0
Module <OFD_MXILINX_MainPage1.13> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.13>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.13>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.13>.
    Set user-defined property "DRIVE =  12" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.13>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.13>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.13>.
Analyzing module <OFD_MXILINX_MainPage1.14> in library <work>.
	INIT = 1'b0
Module <OFD_MXILINX_MainPage1.14> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.14>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.14>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.14>.
    Set user-defined property "DRIVE =  12" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.14>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.14>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.14>.
Analyzing module <OFD_MXILINX_MainPage1.15> in library <work>.
	INIT = 1'b0
Module <OFD_MXILINX_MainPage1.15> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.15>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.15>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.15>.
    Set user-defined property "DRIVE =  12" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.15>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.15>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.15>.
Analyzing module <OFD_MXILINX_MainPage1.16> in library <work>.
	INIT = 1'b0
Module <OFD_MXILINX_MainPage1.16> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.16>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <OFD_MXILINX_MainPage1.16>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.16>.
    Set user-defined property "DRIVE =  12" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.16>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_29> in unit <OFD_MXILINX_MainPage1.16>.
Analyzing module <IFD8_MXILINX_MainPage1> in library <work>.
Module <IFD8_MXILINX_MainPage1> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_Q0_7" for instance <I_Q0> in unit <IFD8_MXILINX_MainPage1>.
    Set user-defined property "HU_SET =  I_Q1_6" for instance <I_Q1> in unit <IFD8_MXILINX_MainPage1>.
    Set user-defined property "HU_SET =  I_Q2_5" for instance <I_Q2> in unit <IFD8_MXILINX_MainPage1>.
    Set user-defined property "HU_SET =  I_Q3_4" for instance <I_Q3> in unit <IFD8_MXILINX_MainPage1>.
    Set user-defined property "HU_SET =  I_Q4_3" for instance <I_Q4> in unit <IFD8_MXILINX_MainPage1>.
    Set user-defined property "HU_SET =  I_Q5_2" for instance <I_Q5> in unit <IFD8_MXILINX_MainPage1>.
    Set user-defined property "HU_SET =  I_Q6_1" for instance <I_Q6> in unit <IFD8_MXILINX_MainPage1>.
    Set user-defined property "HU_SET =  I_Q7_0" for instance <I_Q7> in unit <IFD8_MXILINX_MainPage1>.
Analyzing module <IFD_MXILINX_MainPage1.1> in library <work>.
	INIT = 1'b0
Module <IFD_MXILINX_MainPage1.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <IFD_MXILINX_MainPage1.1>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <IFD_MXILINX_MainPage1.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.1>.
Analyzing module <IFD_MXILINX_MainPage1.2> in library <work>.
	INIT = 1'b0
Module <IFD_MXILINX_MainPage1.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <IFD_MXILINX_MainPage1.2>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <IFD_MXILINX_MainPage1.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.2>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.2>.
Analyzing module <IFD_MXILINX_MainPage1.3> in library <work>.
	INIT = 1'b0
Module <IFD_MXILINX_MainPage1.3> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <IFD_MXILINX_MainPage1.3>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <IFD_MXILINX_MainPage1.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.3>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.3>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.3>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.3>.
Analyzing module <IFD_MXILINX_MainPage1.4> in library <work>.
	INIT = 1'b0
Module <IFD_MXILINX_MainPage1.4> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <IFD_MXILINX_MainPage1.4>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <IFD_MXILINX_MainPage1.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.4>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.4>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.4>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.4>.
Analyzing module <IFD_MXILINX_MainPage1.5> in library <work>.
	INIT = 1'b0
Module <IFD_MXILINX_MainPage1.5> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <IFD_MXILINX_MainPage1.5>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <IFD_MXILINX_MainPage1.5>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.5>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.5>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.5>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.5>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.5>.
Analyzing module <IFD_MXILINX_MainPage1.6> in library <work>.
	INIT = 1'b0
Module <IFD_MXILINX_MainPage1.6> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <IFD_MXILINX_MainPage1.6>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <IFD_MXILINX_MainPage1.6>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.6>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.6>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.6>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.6>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.6>.
Analyzing module <IFD_MXILINX_MainPage1.7> in library <work>.
	INIT = 1'b0
Module <IFD_MXILINX_MainPage1.7> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <IFD_MXILINX_MainPage1.7>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <IFD_MXILINX_MainPage1.7>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.7>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.7>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.7>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.7>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.7>.
Analyzing module <IFD_MXILINX_MainPage1.8> in library <work>.
	INIT = 1'b0
Module <IFD_MXILINX_MainPage1.8> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_15> in unit <IFD_MXILINX_MainPage1.8>.
    Set user-defined property "IOB =  TRUE" for instance <I_36_15> in unit <IFD_MXILINX_MainPage1.8>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.8>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.8>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.8>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.8>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_24> in unit <IFD_MXILINX_MainPage1.8>.
Analyzing module <tst_sg1> in library <work>.
WARNING:Xst:905 - "tst_sg1.v" line 42: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <TNC>, <TNI>, <TKI>, <TNP>, <TKP>, <TNO>
Module <tst_sg1> is correct for synthesis.
 
Analyzing module <INT_control> in library <work>.
Module <INT_control> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <led_test>.
    Related source file is "test_led.v".
WARNING:Xst:646 - Signal <c<22:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 25-bit up counter for signal <a>.
    Found 25-bit down counter for signal <b>.
    Found 25-bit register for signal <c>.
    Summary:
	inferred   2 Counter(s).
	inferred  25 D-type flip-flop(s).
Unit <led_test> synthesized.


Synthesizing Unit <uart_all>.
    Related source file is "uart_all.v".
WARNING:Xst:647 - Input <slave4_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave1_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave3_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave2_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <uart_all> synthesized.


Synthesizing Unit <reset_init>.
    Related source file is "reset_init.v".
    Found 32-bit up counter for signal <a>.
    Found 1-bit register for signal <flag_pwr>.
    Found 32-bit comparator less for signal <flag_pwr$cmp_lt0000> created at line 50.
    Found 1-bit register for signal <flag_r>.
    Found 32-bit comparator greater for signal <flag_r$cmp_gt0000> created at line 48.
    Found 32-bit comparator less for signal <flag_r$cmp_lt0000> created at line 48.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <reset_init> synthesized.


Synthesizing Unit <tick_tack>.
    Related source file is "tick_tack.v".
    Found 33-bit up counter for signal <a>.
    Found 33-bit comparator less for signal <a$cmp_lt0000> created at line 37.
    Found 1-bit register for signal <flag_r>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <tick_tack> synthesized.


Synthesizing Unit <read_and_work>.
    Related source file is "read_and_work.v".
WARNING:Xst:647 - Input <clk5mhz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <tobm_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tobm_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tnp_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tnp_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tno_x_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tno_x_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tno_reg6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tno_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tno_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tno1_reg5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tno1_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tno1_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tni_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tni_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tnc_reg6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tnc_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tnc_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tkp_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tkp_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tki_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tki_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tick6<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tick5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tick3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tick1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t1hz_reg6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <t1hz_reg5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <t1hz_reg> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <t1hz_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset_flag> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset_contol_TNO_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flg_trsp_control_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flag_NOT_sync> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flag_1hz_sync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <delay_t1hz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Tizl_ZERO_flag2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TNO1_rg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ERROR_TKP> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ERROR_TKI> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <CMND_rg>.
    Found 32-bit register for signal <CMND_rg2>.
    Found 1-bit xor7 for signal <CRC_control>.
    Found 16-bit up counter for signal <delay_tki>.
    Found 16-bit comparator greatequal for signal <delay_tki$cmp_ge0000> created at line 474.
    Found 16-bit up counter for signal <delay_tkp>.
    Found 16-bit comparator greatequal for signal <delay_tkp$cmp_ge0000> created at line 471.
    Found 16-bit up counter for signal <delay_tnc>.
    Found 16-bit comparator greatequal for signal <delay_tnc$cmp_ge0000> created at line 483.
    Found 16-bit up counter for signal <delay_tni>.
    Found 16-bit comparator greatequal for signal <delay_tni$cmp_ge0000> created at line 477.
    Found 16-bit up counter for signal <delay_tno>.
    Found 16-bit comparator greatequal for signal <delay_tno$cmp_ge0000> created at line 486.
    Found 16-bit up counter for signal <delay_tno1>.
    Found 16-bit comparator greatequal for signal <delay_tno1$cmp_ge0000> created at line 492.
    Found 16-bit up counter for signal <delay_tno_x>.
    Found 16-bit comparator greatequal for signal <delay_tno_x$cmp_ge0000> created at line 489.
    Found 16-bit up counter for signal <delay_tnp>.
    Found 16-bit comparator greatequal for signal <delay_tnp$cmp_ge0000> created at line 468.
    Found 16-bit up counter for signal <delay_tobm>.
    Found 16-bit comparator greatequal for signal <delay_tobm$cmp_ge0000> created at line 480.
    Found 1-bit register for signal <ERROR_TNI>.
    Found 1-bit register for signal <ERROR_TNP>.
    Found 1-bit register for signal <flag_reset_from_TNO>.
    Found 1-bit register for signal <flag_RESET_time>.
    Found 1-bit register for signal <flag_RESET_time_OK>.
    Found 16-bit register for signal <flg_control_reg>.
    Found 1-bit register for signal <Interval_TI>.
    Found 1-bit register for signal <Interval_TP>.
    Found 1-bit register for signal <PPI_fail_reg>.
    Found 8-bit up counter for signal <sch_sync_reg>.
    Found 8-bit comparator greatequal for signal <sch_sync_reg$cmp_ge0000> created at line 276.
    Found 1-bit register for signal <sync_flag>.
    Found 4-bit register for signal <sync_reg>.
    Found 4-bit register for signal <tick2>.
    Found 4-bit register for signal <tick4>.
    Found 4-bit register for signal <tick6>.
    Found 32-bit up counter for signal <time_from_start>.
    Found 1-bit register for signal <time_rst_reg>.
    Found 8-bit comparator less for signal <time_rst_reg$cmp_lt0000> created at line 276.
    Found 1-bit register for signal <Tizl_ZERO_flag>.
    Found 1-bit register for signal <tki_reg>.
    Found 16-bit comparator less for signal <tki_reg$cmp_lt0000> created at line 474.
    Found 1-bit register for signal <tki_reg5>.
    Found 1-bit register for signal <tki_reg6>.
    Found 32-bit register for signal <TKI_rg>.
    Found 32-bit comparator equal for signal <TKI_rg$cmp_eq0000> created at line 473.
    Found 32-bit comparator not equal for signal <TKI_rg$cmp_ne0000> created at line 473.
    Found 32-bit register for signal <TKI_rg2>.
    Found 1-bit register for signal <tkp_reg>.
    Found 16-bit comparator less for signal <tkp_reg$cmp_lt0000> created at line 471.
    Found 1-bit register for signal <tkp_reg5>.
    Found 1-bit register for signal <tkp_reg6>.
    Found 32-bit register for signal <TKP_rg>.
    Found 32-bit comparator equal for signal <TKP_rg$cmp_eq0000> created at line 470.
    Found 32-bit comparator not equal for signal <TKP_rg$cmp_ne0000> created at line 470.
    Found 32-bit register for signal <TKP_rg2>.
    Found 1-bit register for signal <tnc_reg>.
    Found 16-bit comparator less for signal <tnc_reg$cmp_lt0000> created at line 483.
    Found 1-bit register for signal <tnc_reg5>.
    Found 32-bit register for signal <TNC_rg>.
    Found 32-bit comparator equal for signal <TNC_rg$cmp_eq0000> created at line 482.
    Found 32-bit comparator not equal for signal <TNC_rg$cmp_ne0000> created at line 482.
    Found 32-bit register for signal <TNC_rg2>.
    Found 1-bit register for signal <tni_reg>.
    Found 16-bit comparator less for signal <tni_reg$cmp_lt0000> created at line 477.
    Found 1-bit register for signal <tni_reg5>.
    Found 1-bit register for signal <tni_reg6>.
    Found 32-bit register for signal <TNI_rg>.
    Found 32-bit comparator equal for signal <TNI_rg$cmp_eq0000> created at line 476.
    Found 32-bit comparator not equal for signal <TNI_rg$cmp_ne0000> created at line 476.
    Found 32-bit register for signal <TNI_rg2>.
    Found 1-bit register for signal <tno1_reg>.
    Found 32-bit comparator equal for signal <tno1_reg$cmp_eq0000> created at line 491.
    Found 16-bit comparator less for signal <tno1_reg$cmp_lt0000> created at line 492.
    Found 32-bit comparator not equal for signal <tno1_reg$cmp_ne0000> created at line 491.
    Found 32-bit register for signal <TNO1_rg>.
    Found 1-bit register for signal <tno_reg>.
    Found 16-bit comparator less for signal <tno_reg$cmp_lt0000> created at line 486.
    Found 1-bit register for signal <tno_reg5>.
    Found 32-bit register for signal <TNO_rg>.
    Found 32-bit comparator equal for signal <TNO_rg$cmp_eq0005> created at line 485.
    Found 32-bit comparator not equal for signal <TNO_rg$cmp_ne0000> created at line 485.
    Found 32-bit register for signal <TNO_rg2>.
    Found 1-bit register for signal <tno_x_reg>.
    Found 16-bit comparator less for signal <tno_x_reg$cmp_lt0000> created at line 489.
    Found 1-bit register for signal <tno_x_reg5>.
    Found 1-bit register for signal <tnp_reg>.
    Found 16-bit comparator less for signal <tnp_reg$cmp_lt0000> created at line 468.
    Found 1-bit register for signal <tnp_reg5>.
    Found 1-bit register for signal <tnp_reg6>.
    Found 32-bit register for signal <TNP_rg>.
    Found 32-bit comparator equal for signal <TNP_rg$cmp_eq0000> created at line 467.
    Found 32-bit comparator not equal for signal <TNP_rg$cmp_ne0000> created at line 467.
    Found 32-bit register for signal <TNP_rg2>.
    Found 1-bit register for signal <tobm_reg>.
    Found 16-bit comparator less for signal <tobm_reg$cmp_lt0000> created at line 480.
    Found 1-bit register for signal <tobm_reg5>.
    Found 32-bit register for signal <TOBM_rg>.
    Found 32-bit comparator equal for signal <TOBM_rg$cmp_eq0000> created at line 479.
    Found 32-bit comparator not equal for signal <TOBM_rg$cmp_ne0000> created at line 479.
    Found 32-bit register for signal <TOBM_rg2>.
    Summary:
	inferred  11 Counter(s).
	inferred 608 D-type flip-flop(s).
	inferred  36 Comparator(s).
	inferred   1 Xor(s).
Unit <read_and_work> synthesized.


Synthesizing Unit <time_1us_2us>.
    Related source file is "time_1us_2us.v".
WARNING:Xst:647 - Input <clk64> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <tik2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fr2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <fr1>.
    Found 9-bit comparator greater for signal <fr1$cmp_gt0000> created at line 72.
    Found 9-bit comparator less for signal <fr1$cmp_lt0000> created at line 72.
    Found 1-bit register for signal <t1us_tau10_reg>.
    Found 16-bit comparator greater for signal <t1us_tau10_reg$cmp_gt0000> created at line 76.
    Found 16-bit comparator less for signal <t1us_tau10_reg$cmp_lt0000> created at line 76.
    Found 16-bit up counter for signal <tau_reg>.
    Found 16-bit comparator less for signal <tau_reg$cmp_lt0000> created at line 74.
    Found 32-bit up counter for signal <tick1>.
    Found 32-bit comparator less for signal <tick1$cmp_lt0000> created at line 78.
    Found 8-bit up counter for signal <tick_min>.
    Found 9-bit up counter for signal <tik1>.
    Found 1-bit register for signal <tst1_min>.
    Found 1-bit register for signal <tst1sec_reg>.
    Found 32-bit comparator greater for signal <tst1sec_reg$cmp_gt0000> created at line 80.
    Found 32-bit comparator less for signal <tst1sec_reg$cmp_lt0000> created at line 80.
    Found 1-bit register for signal <tst1sec_reg5>.
    Summary:
	inferred   4 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <time_1us_2us> synthesized.


Synthesizing Unit <control_TNO_TNC>.
    Related source file is "ctrl_tno_tnc.v".
WARNING:Xst:1780 - Signal <tno_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tnc_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <front_t1us>.
    Found 4-bit register for signal <front_tnc>.
    Found 4-bit register for signal <front_tno>.
    Found 32-bit up counter for signal <tnc_reg1>.
    Found 32-bit register for signal <tnc_reg2>.
    Found 32-bit comparator greatequal for signal <tnc_reg2$cmp_ge0000> created at line 121.
    Found 32-bit up counter for signal <tno_reg1>.
    Found 32-bit register for signal <tno_reg2>.
    Found 32-bit comparator greatequal for signal <tno_reg2$cmp_ge0000> created at line 122.
    Summary:
	inferred   2 Counter(s).
	inferred  76 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <control_TNO_TNC> synthesized.


Synthesizing Unit <spi_32bx2>.
    Related source file is "spi32p2.v".
WARNING:Xst:647 - Input <d32p1<31:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d32p2<31:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flag<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <y> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <w4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <w3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mosi_z> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <front_send> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <front_sck> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flag1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Mosi_reg<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 64-bit register for signal <a>.
    Found 1-bit register for signal <ALE1_reg>.
    Found 1-bit register for signal <ALE2_reg>.
    Found 1-bit register for signal <ALE3_reg>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <cs_reg>.
    Found 8-bit comparator less for signal <cs_reg$cmp_lt0000> created at line 196.
    Found 1-bit register for signal <ERROR_reg>.
    Found T flip-flop for signal <flag_rst>.
    Found 1-bit register for signal <GBR_reg>.
    Found 8-bit register for signal <Mosi_reg<7:0>>.
    Found T flip-flop for signal <sch>.
    Found 8-bit up counter for signal <sch_reg>.
    Found 1-bit register for signal <upr1_reg>.
    Found 1-bit register for signal <upr2_reg>.
    Found 32-bit register for signal <w1>.
    Found 8-bit comparator greater for signal <w1$cmp_gt0000> created at line 145.
    Found 32-bit register for signal <w2>.
    Found 1-bit register for signal <z>.
    Found 8-bit comparator greatequal for signal <z$cmp_ge0000> created at line 196.
    Summary:
	inferred   1 Counter(s).
	inferred   2 T-type flip-flop(s).
	inferred 177 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <spi_32bx2> synthesized.


Synthesizing Unit <PPI_recv>.
    Related source file is "ppi_rcv.v".
WARNING:Xst:647 - Input <fs1_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <w_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sch_fs1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sch_adr_n> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ppi_fs1_reg2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fs2_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fs1_end_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_reg_n> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Massiv<64:35>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit up accumulator for signal <crc_reg>.
    Found 9-bit comparator greatequal for signal <crc_reg$cmp_ge0000> created at line 185.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <flag_CRC_FAIL>.
    Found 1-bit register for signal <flag_OK>.
    Found 8-bit comparator equal for signal <flag_OK$cmp_eq0002> created at line 196.
    Found 8-bit comparator not equal for signal <flag_OK$cmp_ne0002> created at line 196.
    Found 1-bit register for signal <flag_z>.
    Found 1-bit register for signal <fs11_r>.
    Found 1-bit register for signal <fs12_r>.
    Found 4-bit register for signal <fs_fr1>.
    Found 4-bit register for signal <fs_fr2>.
    Found 520-bit register for signal <Massiv>.
    Found 8-bit register for signal <ppi_data_reg>.
    Found 1-bit register for signal <ppi_fs1_reg>.
    Found 1-bit register for signal <ppi_fs1_reg3>.
    Found 32-bit register for signal <Rzv_rg>.
    Found 9-bit up counter for signal <sch_adr>.
    Found 1-bit register for signal <start>.
    Found 32-bit register for signal <TKI_rg>.
    Found 32-bit register for signal <TKP_rg>.
    Found 32-bit register for signal <TNC_rg>.
    Found 32-bit register for signal <TNI_rg>.
    Found 32-bit register for signal <TNO_rg>.
    Found 32-bit register for signal <TNP_rg>.
    Found 32-bit register for signal <TOBM_rg>.
INFO:Xst:738 - HDL ADVISOR - 520 flip-flops were inferred for signal <Massiv>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Accumulator(s).
	inferred 808 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <PPI_recv> synthesized.


Synthesizing Unit <SPI_slave>.
    Related source file is "spi_slave.v".
WARNING:Xst:646 - Signal <SSEL_endmessage> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit up counter for signal <bitcnt>.
    Found 8-bit register for signal <byte_data_received>.
    Found 8-bit register for signal <byte_data_sent>.
    Found 1-bit register for signal <byte_received>.
    Found 8-bit register for signal <cnt>.
    Found 8-bit register for signal <data_o>.
    Found 2-bit register for signal <MOSIr>.
    Found 3-bit register for signal <SCKr>.
    Found 3-bit register for signal <SSELr>.
    Summary:
	inferred   1 Counter(s).
	inferred  41 D-type flip-flop(s).
Unit <SPI_slave> synthesized.


Synthesizing Unit <reset_modul>.
    Related source file is "reset_m.v".
    Found 16-bit register for signal <a>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reset_modul> synthesized.


Synthesizing Unit <CS_key>.
    Related source file is "CS_key.v".
Unit <CS_key> synthesized.


Synthesizing Unit <tst_sg1>.
    Related source file is "tst_sg1.v".
WARNING:Xst:647 - Input <TOBM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <out_reg1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_reg2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <tst_sg1> synthesized.


Synthesizing Unit <INT_control>.
    Related source file is "INT_control.v".
    Found 1-bit register for signal <FLAG1_reg>.
    Found 1-bit register for signal <FLAG2_reg>.
    Found 5-bit register for signal <fr1_reg>.
    Found 5-bit register for signal <fr2_reg>.
    Found 1-bit register for signal <INT1_reg>.
    Found 16-bit comparator greater for signal <INT1_reg$cmp_gt0000> created at line 77.
    Found 16-bit comparator less for signal <INT1_reg$cmp_lt0000> created at line 77.
    Found 1-bit register for signal <INT2_reg>.
    Found 16-bit comparator greater for signal <INT2_reg$cmp_gt0000> created at line 86.
    Found 16-bit comparator less for signal <INT2_reg$cmp_lt0000> created at line 86.
    Found 16-bit up counter for signal <sch>.
    Found 17-bit register for signal <sch1>.
    Found 17-bit adder for signal <sch1$addsub0000> created at line 80.
    Found 17-bit comparator greatequal for signal <sch1$cmp_ge0000> created at line 80.
    Found 17-bit comparator less for signal <sch1$cmp_lt0000> created at line 80.
    Found 17-bit register for signal <sch2>.
    Found 17-bit adder for signal <sch2$addsub0000> created at line 89.
    Found 17-bit comparator greatequal for signal <sch2$cmp_ge0000> created at line 89.
    Found 17-bit comparator less for signal <sch2$cmp_lt0000> created at line 89.
    Summary:
	inferred   1 Counter(s).
	inferred  48 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <INT_control> synthesized.


Synthesizing Unit <IBUF8_MXILINX_MainPage1>.
    Related source file is "MainPage1.vf".
Unit <IBUF8_MXILINX_MainPage1> synthesized.


Synthesizing Unit <OFD_MXILINX_MainPage1_1>.
    Related source file is "MainPage1.vf".
Unit <OFD_MXILINX_MainPage1_1> synthesized.


Synthesizing Unit <OFD_MXILINX_MainPage1_2>.
    Related source file is "MainPage1.vf".
Unit <OFD_MXILINX_MainPage1_2> synthesized.


Synthesizing Unit <OFD_MXILINX_MainPage1_3>.
    Related source file is "MainPage1.vf".
Unit <OFD_MXILINX_MainPage1_3> synthesized.


Synthesizing Unit <OFD_MXILINX_MainPage1_4>.
    Related source file is "MainPage1.vf".
Unit <OFD_MXILINX_MainPage1_4> synthesized.


Synthesizing Unit <OFD_MXILINX_MainPage1_5>.
    Related source file is "MainPage1.vf".
Unit <OFD_MXILINX_MainPage1_5> synthesized.


Synthesizing Unit <OFD_MXILINX_MainPage1_6>.
    Related source file is "MainPage1.vf".
Unit <OFD_MXILINX_MainPage1_6> synthesized.


Synthesizing Unit <OFD_MXILINX_MainPage1_7>.
    Related source file is "MainPage1.vf".
Unit <OFD_MXILINX_MainPage1_7> synthesized.


Synthesizing Unit <OFD_MXILINX_MainPage1_8>.
    Related source file is "MainPage1.vf".
Unit <OFD_MXILINX_MainPage1_8> synthesized.


Synthesizing Unit <dcm2>.
    Related source file is "dcm2.v".
Unit <dcm2> synthesized.


Synthesizing Unit <OFD_MXILINX_MainPage1_9>.
    Related source file is "MainPage1.vf".
Unit <OFD_MXILINX_MainPage1_9> synthesized.


Synthesizing Unit <OFD_MXILINX_MainPage1_10>.
    Related source file is "MainPage1.vf".
Unit <OFD_MXILINX_MainPage1_10> synthesized.


Synthesizing Unit <OFD_MXILINX_MainPage1_11>.
    Related source file is "MainPage1.vf".
Unit <OFD_MXILINX_MainPage1_11> synthesized.


Synthesizing Unit <OFD_MXILINX_MainPage1_12>.
    Related source file is "MainPage1.vf".
Unit <OFD_MXILINX_MainPage1_12> synthesized.


Synthesizing Unit <OFD_MXILINX_MainPage1_13>.
    Related source file is "MainPage1.vf".
Unit <OFD_MXILINX_MainPage1_13> synthesized.


Synthesizing Unit <OFD_MXILINX_MainPage1_14>.
    Related source file is "MainPage1.vf".
Unit <OFD_MXILINX_MainPage1_14> synthesized.


Synthesizing Unit <OFD_MXILINX_MainPage1_15>.
    Related source file is "MainPage1.vf".
Unit <OFD_MXILINX_MainPage1_15> synthesized.


Synthesizing Unit <OFD_MXILINX_MainPage1_16>.
    Related source file is "MainPage1.vf".
Unit <OFD_MXILINX_MainPage1_16> synthesized.


Synthesizing Unit <IFD_MXILINX_MainPage1_1>.
    Related source file is "MainPage1.vf".
Unit <IFD_MXILINX_MainPage1_1> synthesized.


Synthesizing Unit <IFD_MXILINX_MainPage1_2>.
    Related source file is "MainPage1.vf".
Unit <IFD_MXILINX_MainPage1_2> synthesized.


Synthesizing Unit <IFD_MXILINX_MainPage1_3>.
    Related source file is "MainPage1.vf".
Unit <IFD_MXILINX_MainPage1_3> synthesized.


Synthesizing Unit <IFD_MXILINX_MainPage1_4>.
    Related source file is "MainPage1.vf".
Unit <IFD_MXILINX_MainPage1_4> synthesized.


Synthesizing Unit <IFD_MXILINX_MainPage1_5>.
    Related source file is "MainPage1.vf".
Unit <IFD_MXILINX_MainPage1_5> synthesized.


Synthesizing Unit <IFD_MXILINX_MainPage1_6>.
    Related source file is "MainPage1.vf".
Unit <IFD_MXILINX_MainPage1_6> synthesized.


Synthesizing Unit <IFD_MXILINX_MainPage1_7>.
    Related source file is "MainPage1.vf".
Unit <IFD_MXILINX_MainPage1_7> synthesized.


Synthesizing Unit <IFD_MXILINX_MainPage1_8>.
    Related source file is "MainPage1.vf".
Unit <IFD_MXILINX_MainPage1_8> synthesized.


Synthesizing Unit <clk_dcm_blok_MUSER_MainPage1>.
    Related source file is "MainPage1.vf".
Unit <clk_dcm_blok_MUSER_MainPage1> synthesized.


Synthesizing Unit <OFD8_MXILINX_MainPage1>.
    Related source file is "MainPage1.vf".
Unit <OFD8_MXILINX_MainPage1> synthesized.


Synthesizing Unit <IFD8_MXILINX_MainPage1>.
    Related source file is "MainPage1.vf".
Unit <IFD8_MXILINX_MainPage1> synthesized.


Synthesizing Unit <MainPage1>.
    Related source file is "MainPage1.vf".
WARNING:Xst:653 - Signal <XLXN_2023> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_2014> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <XLXN_1905> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <XLXN_1890> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <XLXN_1856> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XLXN_1663> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <MainPage1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 17-bit adder                                          : 2
# Counters                                             : 24
 16-bit up counter                                     : 10
 25-bit down counter                                   : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 5
 33-bit up counter                                     : 1
 8-bit up counter                                      : 3
 9-bit up counter                                      : 2
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 160
 1-bit register                                        : 69
 16-bit register                                       : 2
 17-bit register                                       : 2
 2-bit register                                        : 1
 25-bit register                                       : 1
 3-bit register                                        : 2
 32-bit register                                       : 31
 4-bit register                                        : 9
 5-bit register                                        : 2
 8-bit register                                        : 41
# Toggle Registers                                     : 2
 T flip-flop                                           : 2
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 60
 16-bit comparator greatequal                          : 8
 16-bit comparator greater                             : 3
 16-bit comparator less                                : 12
 17-bit comparator greatequal                          : 2
 17-bit comparator less                                : 2
 32-bit comparator equal                               : 7
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 2
 32-bit comparator less                                : 4
 32-bit comparator not equal                           : 7
 33-bit comparator less                                : 1
 8-bit comparator equal                                : 1
 8-bit comparator greatequal                           : 2
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 2
 8-bit comparator not equal                            : 1
 9-bit comparator greatequal                           : 1
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1
# Xors                                                 : 1
 1-bit xor7                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_661> is unconnected in block <MainPage1>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <CMND_rg2_0> in Unit <XLXI_300> is equivalent to the following 15 FFs/Latches, which will be removed : <CMND_rg2_1> <CMND_rg2_2> <CMND_rg2_3> <CMND_rg2_4> <CMND_rg2_5> <CMND_rg2_6> <CMND_rg2_7> <CMND_rg2_8> <CMND_rg2_9> <CMND_rg2_10> <CMND_rg2_11> <CMND_rg2_12> <CMND_rg2_13> <CMND_rg2_14> <CMND_rg2_15> 
WARNING:Xst:1293 - FF/Latch <byte_data_sent_7> has a constant value of 0 in block <XLXI_656>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_data_sent_6> has a constant value of 0 in block <XLXI_656>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_data_sent_5> has a constant value of 0 in block <XLXI_656>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_data_sent_4> has a constant value of 0 in block <XLXI_656>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_data_sent_3> has a constant value of 0 in block <XLXI_656>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_data_sent_2> has a constant value of 0 in block <XLXI_656>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_data_sent_1> has a constant value of 0 in block <XLXI_656>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_data_sent_0> has a constant value of 0 in block <XLXI_656>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_7> has a constant value of 0 in block <XLXI_656>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_6> has a constant value of 0 in block <XLXI_656>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_5> has a constant value of 0 in block <XLXI_656>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_4> has a constant value of 0 in block <XLXI_656>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_3> has a constant value of 0 in block <XLXI_656>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_2> has a constant value of 0 in block <XLXI_656>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_1> has a constant value of 0 in block <XLXI_656>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_0> has a constant value of 0 in block <XLXI_656>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CMND_rg2_0> has a constant value of 1 in block <XLXI_300>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <flg_control_reg_7> of sequential type is unconnected in block <XLXI_300>.
WARNING:Xst:2677 - Node <flg_control_reg_10> of sequential type is unconnected in block <XLXI_300>.
WARNING:Xst:2677 - Node <flg_control_reg_11> of sequential type is unconnected in block <XLXI_300>.
WARNING:Xst:2677 - Node <flg_control_reg_12> of sequential type is unconnected in block <XLXI_300>.
WARNING:Xst:2677 - Node <flg_control_reg_13> of sequential type is unconnected in block <XLXI_300>.
WARNING:Xst:2677 - Node <flg_control_reg_14> of sequential type is unconnected in block <XLXI_300>.
WARNING:Xst:2677 - Node <flg_control_reg_15> of sequential type is unconnected in block <XLXI_300>.
WARNING:Xst:2677 - Node <Massiv_33_7> of sequential type is unconnected in block <XLXI_569>.
WARNING:Xst:2677 - Node <Rzv_rg_7> of sequential type is unconnected in block <XLXI_569>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SCKr_0> is unconnected in block <XLXI_656>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SCKr_1> is unconnected in block <XLXI_656>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SCKr_2> is unconnected in block <XLXI_656>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SSELr_2> is unconnected in block <XLXI_656>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SSELr_0> is unconnected in block <XLXI_656>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SSELr_1> is unconnected in block <XLXI_656>.
WARNING:Xst:2677 - Node <c_0> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_1> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_2> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_3> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_4> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_5> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_6> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_7> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_8> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_9> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_10> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_11> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_12> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_13> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_14> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_15> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_16> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_17> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_18> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_19> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_20> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_21> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <c_22> of sequential type is unconnected in block <led_test>.
WARNING:Xst:2677 - Node <flg_control_reg_7> of sequential type is unconnected in block <read_and_work>.
WARNING:Xst:2677 - Node <flg_control_reg_10> of sequential type is unconnected in block <read_and_work>.
WARNING:Xst:2677 - Node <flg_control_reg_11> of sequential type is unconnected in block <read_and_work>.
WARNING:Xst:2677 - Node <flg_control_reg_12> of sequential type is unconnected in block <read_and_work>.
WARNING:Xst:2677 - Node <flg_control_reg_13> of sequential type is unconnected in block <read_and_work>.
WARNING:Xst:2677 - Node <flg_control_reg_14> of sequential type is unconnected in block <read_and_work>.
WARNING:Xst:2677 - Node <flg_control_reg_15> of sequential type is unconnected in block <read_and_work>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 17-bit adder                                          : 2
# Counters                                             : 24
 16-bit up counter                                     : 10
 25-bit down counter                                   : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 5
 33-bit up counter                                     : 1
 8-bit up counter                                      : 3
 9-bit up counter                                      : 2
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 1526
 Flip-Flops                                            : 1526
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 60
 16-bit comparator greatequal                          : 8
 16-bit comparator greater                             : 3
 16-bit comparator less                                : 12
 17-bit comparator greatequal                          : 2
 17-bit comparator less                                : 2
 32-bit comparator equal                               : 7
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 2
 32-bit comparator less                                : 4
 32-bit comparator not equal                           : 7
 33-bit comparator less                                : 1
 8-bit comparator equal                                : 1
 8-bit comparator greatequal                           : 2
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 2
 8-bit comparator not equal                            : 1
 9-bit comparator greatequal                           : 1
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1
# Xors                                                 : 1
 1-bit xor7                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <CMND_rg2_0> has a constant value of 1 in block <read_and_work>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CMND_rg2_1> has a constant value of 1 in block <read_and_work>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CMND_rg2_2> has a constant value of 1 in block <read_and_work>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CMND_rg2_3> has a constant value of 1 in block <read_and_work>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CMND_rg2_4> has a constant value of 1 in block <read_and_work>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CMND_rg2_5> has a constant value of 1 in block <read_and_work>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CMND_rg2_6> has a constant value of 1 in block <read_and_work>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CMND_rg2_7> has a constant value of 1 in block <read_and_work>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CMND_rg2_8> has a constant value of 1 in block <read_and_work>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CMND_rg2_9> has a constant value of 1 in block <read_and_work>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CMND_rg2_10> has a constant value of 1 in block <read_and_work>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CMND_rg2_11> has a constant value of 1 in block <read_and_work>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CMND_rg2_12> has a constant value of 1 in block <read_and_work>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CMND_rg2_13> has a constant value of 1 in block <read_and_work>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CMND_rg2_14> has a constant value of 1 in block <read_and_work>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CMND_rg2_15> has a constant value of 1 in block <read_and_work>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MOSIr_0> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MOSIr_1> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_data_received_0> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_data_received_1> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_o_0> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_data_received_2> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_o_1> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_data_received_3> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_o_2> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_data_received_4> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_o_3> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_data_received_5> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_o_4> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_data_received_6> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_o_5> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_o_6> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_data_received_7> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_o_7> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch a_14 hinder the constant cleaning in the block reset_modul.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <a_15> has a constant value of 0 in block <reset_modul>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <CMND_rg_0> in Unit <read_and_work> is equivalent to the following 15 FFs/Latches, which will be removed : <CMND_rg_1> <CMND_rg_2> <CMND_rg_3> <CMND_rg_4> <CMND_rg_5> <CMND_rg_6> <CMND_rg_7> <CMND_rg_8> <CMND_rg_9> <CMND_rg_10> <CMND_rg_11> <CMND_rg_12> <CMND_rg_13> <CMND_rg_14> <CMND_rg_15> 
INFO:Xst:2261 - The FF/Latch <cnt_0> in Unit <SPI_slave> is equivalent to the following 7 FFs/Latches, which will be removed : <cnt_1> <cnt_2> <cnt_3> <cnt_4> <cnt_5> <cnt_6> <cnt_7> 
INFO:Xst:2261 - The FF/Latch <w2_27> in Unit <spi_32bx2> is equivalent to the following 3 FFs/Latches, which will be removed : <w2_28> <w2_29> <w2_30> 
WARNING:Xst:1293 - FF/Latch <cnt_0> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_data_sent_0> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_data_sent_1> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_data_sent_2> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_data_sent_3> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_data_sent_4> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_data_sent_5> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_data_sent_6> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_data_sent_7> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SSELr_2> is unconnected in block <SPI_slave>.
INFO:Xst:2261 - The FF/Latch <a_0_27> in Unit <spi_32bx2> is equivalent to the following 3 FFs/Latches, which will be removed : <a_0_28> <a_0_29> <a_0_30> 
WARNING:Xst:2677 - Node <XLXI_54/c_24> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_54/c_23> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_434/tst1_min> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_434/t1us_tau10_reg> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_54/b_23> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_54/b_24> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_54/a_22> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_54/a_23> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_54/a_24> of sequential type is unconnected in block <MainPage1>.

Optimizing unit <MainPage1> ...

Optimizing unit <read_and_work> ...

Optimizing unit <control_TNO_TNC> ...

Optimizing unit <PPI_recv> ...

Optimizing unit <SPI_slave> ...

Optimizing unit <reset_modul> ...

Optimizing unit <tst_sg1> ...

Optimizing unit <INT_control> ...

Optimizing unit <IBUF8_MXILINX_MainPage1> ...

Optimizing unit <OFD_MXILINX_MainPage1_1> ...

Optimizing unit <OFD_MXILINX_MainPage1_2> ...

Optimizing unit <OFD_MXILINX_MainPage1_3> ...

Optimizing unit <OFD_MXILINX_MainPage1_4> ...

Optimizing unit <OFD_MXILINX_MainPage1_5> ...

Optimizing unit <OFD_MXILINX_MainPage1_6> ...

Optimizing unit <OFD_MXILINX_MainPage1_7> ...

Optimizing unit <OFD_MXILINX_MainPage1_8> ...

Optimizing unit <OFD_MXILINX_MainPage1_9> ...

Optimizing unit <OFD_MXILINX_MainPage1_10> ...

Optimizing unit <OFD_MXILINX_MainPage1_11> ...

Optimizing unit <OFD_MXILINX_MainPage1_12> ...

Optimizing unit <OFD_MXILINX_MainPage1_13> ...

Optimizing unit <OFD_MXILINX_MainPage1_14> ...

Optimizing unit <OFD_MXILINX_MainPage1_15> ...

Optimizing unit <OFD_MXILINX_MainPage1_16> ...

Optimizing unit <IFD_MXILINX_MainPage1_1> ...

Optimizing unit <IFD_MXILINX_MainPage1_2> ...

Optimizing unit <IFD_MXILINX_MainPage1_3> ...

Optimizing unit <IFD_MXILINX_MainPage1_4> ...

Optimizing unit <IFD_MXILINX_MainPage1_5> ...

Optimizing unit <IFD_MXILINX_MainPage1_6> ...

Optimizing unit <IFD_MXILINX_MainPage1_7> ...

Optimizing unit <IFD_MXILINX_MainPage1_8> ...

Optimizing unit <spi_32bx2> ...

Optimizing unit <clk_dcm_blok_MUSER_MainPage1> ...

Optimizing unit <OFD8_MXILINX_MainPage1> ...

Optimizing unit <IFD8_MXILINX_MainPage1> ...
WARNING:Xst:1293 - FF/Latch <XLXI_467/w2_27> has a constant value of 0 in block <MainPage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_467/a_0_27> (without init value) has a constant value of 0 in block <MainPage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <XLXI_569/Rzv_rg_7> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_569/Massiv_33_7> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_656/bitcnt_2> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_656/bitcnt_1> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_656/bitcnt_0> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_656/byte_received> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_656/SSELr_1> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_656/SSELr_0> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_656/SCKr_2> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_656/SCKr_1> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_656/SCKr_0> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_661/a_14> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_661/a_13> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_661/a_12> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_661/a_11> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_661/a_10> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_661/a_9> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_661/a_8> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_661/a_7> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_661/a_6> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_661/a_5> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_661/a_4> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_661/a_3> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_661/a_2> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_661/a_1> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_661/a_0> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_467/flag_rst_0> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_467/GBR_reg> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_467/Mosi_reg_7> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_467/Mosi_reg_6> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_467/ERROR_reg> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_467/ALE3_reg> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_467/ALE2_reg> of sequential type is unconnected in block <MainPage1>.
WARNING:Xst:2677 - Node <XLXI_467/ALE1_reg> of sequential type is unconnected in block <MainPage1>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <XLXI_300/tick2_0> in Unit <MainPage1> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_441/front_t1us_0> <XLXI_693/fr2_reg_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_300/tick2_1> in Unit <MainPage1> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_441/front_t1us_1> <XLXI_693/fr2_reg_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_300/tick2_2> in Unit <MainPage1> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_441/front_t1us_2> <XLXI_693/fr2_reg_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_300/tick2_3> in Unit <MainPage1> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_441/front_t1us_3> <XLXI_693/fr2_reg_3> 
Found area constraint ratio of 100 (+ 5) on block MainPage1, actual ratio is 28.
Forward register balancing over carry chain XLXI_300/Mcount_time_from_start_cy<0>
Forward register balancing over carry chain XLXI_693/Mcompar_INT1_reg_cmp_lt0000_cy<0>
Forward register balancing over carry chain XLXI_693/Mcompar_INT1_reg_cmp_gt0000_cy<0>_0
Forward register balancing over carry chain XLXI_693/Mcompar_INT1_reg_cmp_gt0000_cy<0>
Forward register balancing over carry chain XLXI_693/Mcompar_INT1_reg_cmp_lt0000_cy<0>_0
INFO:Xst:2261 - The FF/Latch <XLXI_467/w1_25> in Unit <MainPage1> is equivalent to the following FF/Latch, which will be removed : <XLXI_467/w1_29_BRB2> 
INFO:Xst:2261 - The FF/Latch <XLXI_467/w1_26> in Unit <MainPage1> is equivalent to the following FF/Latch, which will be removed : <XLXI_467/w1_29_BRB1> 
INFO:Xst:2261 - The FF/Latch <XLXI_467/w1_27> in Unit <MainPage1> is equivalent to the following FF/Latch, which will be removed : <XLXI_467/w1_29_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <MainPage1> :
	Register(s) XLXI_300/TKI_rg_0 has(ve) been backward balanced into : XLXI_300/TKI_rg_0_BRB1 XLXI_300/TKI_rg_0_BRB3.
	Register(s) XLXI_300/TKI_rg_1 has(ve) been backward balanced into : XLXI_300/TKI_rg_1_BRB1 XLXI_300/TKI_rg_1_BRB3.
	Register(s) XLXI_300/TKI_rg_10 has(ve) been backward balanced into : XLXI_300/TKI_rg_10_BRB1 XLXI_300/TKI_rg_10_BRB3.
	Register(s) XLXI_300/TKI_rg_11 has(ve) been backward balanced into : XLXI_300/TKI_rg_11_BRB1 XLXI_300/TKI_rg_11_BRB3.
	Register(s) XLXI_300/TKI_rg_12 has(ve) been backward balanced into : XLXI_300/TKI_rg_12_BRB1 XLXI_300/TKI_rg_12_BRB3.
	Register(s) XLXI_300/TKI_rg_13 has(ve) been backward balanced into : XLXI_300/TKI_rg_13_BRB1 XLXI_300/TKI_rg_13_BRB3.
	Register(s) XLXI_300/TKI_rg_14 has(ve) been backward balanced into : XLXI_300/TKI_rg_14_BRB1 XLXI_300/TKI_rg_14_BRB3.
	Register(s) XLXI_300/TKI_rg_15 has(ve) been backward balanced into : XLXI_300/TKI_rg_15_BRB1 XLXI_300/TKI_rg_15_BRB3.
	Register(s) XLXI_300/TKI_rg_16 has(ve) been backward balanced into : XLXI_300/TKI_rg_16_BRB1 XLXI_300/TKI_rg_16_BRB3.
	Register(s) XLXI_300/TKI_rg_17 has(ve) been backward balanced into : XLXI_300/TKI_rg_17_BRB1 XLXI_300/TKI_rg_17_BRB3.
	Register(s) XLXI_300/TKI_rg_18 has(ve) been backward balanced into : XLXI_300/TKI_rg_18_BRB1 XLXI_300/TKI_rg_18_BRB3.
	Register(s) XLXI_300/TKI_rg_19 has(ve) been backward balanced into : XLXI_300/TKI_rg_19_BRB1 XLXI_300/TKI_rg_19_BRB3.
	Register(s) XLXI_300/TKI_rg_2 has(ve) been backward balanced into : XLXI_300/TKI_rg_2_BRB1 XLXI_300/TKI_rg_2_BRB3.
	Register(s) XLXI_300/TKI_rg_20 has(ve) been backward balanced into : XLXI_300/TKI_rg_20_BRB1 XLXI_300/TKI_rg_20_BRB3.
	Register(s) XLXI_300/TKI_rg_21 has(ve) been backward balanced into : XLXI_300/TKI_rg_21_BRB1 XLXI_300/TKI_rg_21_BRB3.
	Register(s) XLXI_300/TKI_rg_22 has(ve) been backward balanced into : XLXI_300/TKI_rg_22_BRB1 XLXI_300/TKI_rg_22_BRB3.
	Register(s) XLXI_300/TKI_rg_23 has(ve) been backward balanced into : XLXI_300/TKI_rg_23_BRB1 XLXI_300/TKI_rg_23_BRB3.
	Register(s) XLXI_300/TKI_rg_24 has(ve) been backward balanced into : XLXI_300/TKI_rg_24_BRB1 XLXI_300/TKI_rg_24_BRB3.
	Register(s) XLXI_300/TKI_rg_25 has(ve) been backward balanced into : XLXI_300/TKI_rg_25_BRB1 XLXI_300/TKI_rg_25_BRB3.
	Register(s) XLXI_300/TKI_rg_26 has(ve) been backward balanced into : XLXI_300/TKI_rg_26_BRB1 XLXI_300/TKI_rg_26_BRB3.
	Register(s) XLXI_300/TKI_rg_27 has(ve) been backward balanced into : XLXI_300/TKI_rg_27_BRB1 XLXI_300/TKI_rg_27_BRB3.
	Register(s) XLXI_300/TKI_rg_28 has(ve) been backward balanced into : XLXI_300/TKI_rg_28_BRB1 XLXI_300/TKI_rg_28_BRB3.
	Register(s) XLXI_300/TKI_rg_29 has(ve) been backward balanced into : XLXI_300/TKI_rg_29_BRB1 XLXI_300/TKI_rg_29_BRB3.
	Register(s) XLXI_300/TKI_rg_3 has(ve) been backward balanced into : XLXI_300/TKI_rg_3_BRB1 XLXI_300/TKI_rg_3_BRB3.
	Register(s) XLXI_300/TKI_rg_30 has(ve) been backward balanced into : XLXI_300/TKI_rg_30_BRB1 XLXI_300/TKI_rg_30_BRB3 XLXI_300/TKI_rg_30_BRB4 XLXI_300/TKI_rg_30_BRB7.
	Register(s) XLXI_300/TKI_rg_31 has(ve) been backward balanced into : XLXI_300/TKI_rg_31_BRB0 XLXI_300/TKI_rg_31_BRB1 XLXI_300/TKI_rg_31_BRB2 XLXI_300/TKI_rg_31_BRB3.
	Register(s) XLXI_300/TKI_rg_4 has(ve) been backward balanced into : XLXI_300/TKI_rg_4_BRB1 XLXI_300/TKI_rg_4_BRB3.
	Register(s) XLXI_300/TKI_rg_5 has(ve) been backward balanced into : XLXI_300/TKI_rg_5_BRB1 XLXI_300/TKI_rg_5_BRB3.
	Register(s) XLXI_300/TKI_rg_6 has(ve) been backward balanced into : XLXI_300/TKI_rg_6_BRB1 XLXI_300/TKI_rg_6_BRB3.
	Register(s) XLXI_300/TKI_rg_7 has(ve) been backward balanced into : XLXI_300/TKI_rg_7_BRB1 XLXI_300/TKI_rg_7_BRB3.
	Register(s) XLXI_300/TKI_rg_8 has(ve) been backward balanced into : XLXI_300/TKI_rg_8_BRB1 XLXI_300/TKI_rg_8_BRB3.
	Register(s) XLXI_300/TKI_rg_9 has(ve) been backward balanced into : XLXI_300/TKI_rg_9_BRB1 XLXI_300/TKI_rg_9_BRB3.
	Register(s) XLXI_300/TKP_rg_0 has(ve) been backward balanced into : XLXI_300/TKP_rg_0_BRB1 XLXI_300/TKP_rg_0_BRB3.
	Register(s) XLXI_300/TKP_rg_1 has(ve) been backward balanced into : XLXI_300/TKP_rg_1_BRB1 XLXI_300/TKP_rg_1_BRB3.
	Register(s) XLXI_300/TKP_rg_10 has(ve) been backward balanced into : XLXI_300/TKP_rg_10_BRB1 XLXI_300/TKP_rg_10_BRB3.
	Register(s) XLXI_300/TKP_rg_11 has(ve) been backward balanced into : XLXI_300/TKP_rg_11_BRB1 XLXI_300/TKP_rg_11_BRB3.
	Register(s) XLXI_300/TKP_rg_12 has(ve) been backward balanced into : XLXI_300/TKP_rg_12_BRB1 XLXI_300/TKP_rg_12_BRB3.
	Register(s) XLXI_300/TKP_rg_13 has(ve) been backward balanced into : XLXI_300/TKP_rg_13_BRB1 XLXI_300/TKP_rg_13_BRB3.
	Register(s) XLXI_300/TKP_rg_14 has(ve) been backward balanced into : XLXI_300/TKP_rg_14_BRB1 XLXI_300/TKP_rg_14_BRB3.
	Register(s) XLXI_300/TKP_rg_15 has(ve) been backward balanced into : XLXI_300/TKP_rg_15_BRB1 XLXI_300/TKP_rg_15_BRB3.
	Register(s) XLXI_300/TKP_rg_16 has(ve) been backward balanced into : XLXI_300/TKP_rg_16_BRB1 XLXI_300/TKP_rg_16_BRB3.
	Register(s) XLXI_300/TKP_rg_17 has(ve) been backward balanced into : XLXI_300/TKP_rg_17_BRB1 XLXI_300/TKP_rg_17_BRB3.
	Register(s) XLXI_300/TKP_rg_18 has(ve) been backward balanced into : XLXI_300/TKP_rg_18_BRB1 XLXI_300/TKP_rg_18_BRB3.
	Register(s) XLXI_300/TKP_rg_19 has(ve) been backward balanced into : XLXI_300/TKP_rg_19_BRB1 XLXI_300/TKP_rg_19_BRB3.
	Register(s) XLXI_300/TKP_rg_2 has(ve) been backward balanced into : XLXI_300/TKP_rg_2_BRB1 XLXI_300/TKP_rg_2_BRB3.
	Register(s) XLXI_300/TKP_rg_20 has(ve) been backward balanced into : XLXI_300/TKP_rg_20_BRB1 XLXI_300/TKP_rg_20_BRB3.
	Register(s) XLXI_300/TKP_rg_21 has(ve) been backward balanced into : XLXI_300/TKP_rg_21_BRB1 XLXI_300/TKP_rg_21_BRB3.
	Register(s) XLXI_300/TKP_rg_22 has(ve) been backward balanced into : XLXI_300/TKP_rg_22_BRB1 XLXI_300/TKP_rg_22_BRB3.
	Register(s) XLXI_300/TKP_rg_23 has(ve) been backward balanced into : XLXI_300/TKP_rg_23_BRB1 XLXI_300/TKP_rg_23_BRB3.
	Register(s) XLXI_300/TKP_rg_24 has(ve) been backward balanced into : XLXI_300/TKP_rg_24_BRB1 XLXI_300/TKP_rg_24_BRB3.
	Register(s) XLXI_300/TKP_rg_25 has(ve) been backward balanced into : XLXI_300/TKP_rg_25_BRB1 XLXI_300/TKP_rg_25_BRB3.
	Register(s) XLXI_300/TKP_rg_26 has(ve) been backward balanced into : XLXI_300/TKP_rg_26_BRB1 XLXI_300/TKP_rg_26_BRB3.
	Register(s) XLXI_300/TKP_rg_27 has(ve) been backward balanced into : XLXI_300/TKP_rg_27_BRB1 XLXI_300/TKP_rg_27_BRB3.
	Register(s) XLXI_300/TKP_rg_28 has(ve) been backward balanced into : XLXI_300/TKP_rg_28_BRB1 XLXI_300/TKP_rg_28_BRB3.
	Register(s) XLXI_300/TKP_rg_29 has(ve) been backward balanced into : XLXI_300/TKP_rg_29_BRB1 XLXI_300/TKP_rg_29_BRB3.
	Register(s) XLXI_300/TKP_rg_3 has(ve) been backward balanced into : XLXI_300/TKP_rg_3_BRB1 XLXI_300/TKP_rg_3_BRB3.
	Register(s) XLXI_300/TKP_rg_30 has(ve) been backward balanced into : XLXI_300/TKP_rg_30_BRB1 XLXI_300/TKP_rg_30_BRB3 XLXI_300/TKP_rg_30_BRB4 XLXI_300/TKP_rg_30_BRB7.
	Register(s) XLXI_300/TKP_rg_31 has(ve) been backward balanced into : XLXI_300/TKP_rg_31_BRB0 XLXI_300/TKP_rg_31_BRB1 XLXI_300/TKP_rg_31_BRB2 XLXI_300/TKP_rg_31_BRB3.
	Register(s) XLXI_300/TKP_rg_4 has(ve) been backward balanced into : XLXI_300/TKP_rg_4_BRB1 XLXI_300/TKP_rg_4_BRB3.
	Register(s) XLXI_300/TKP_rg_5 has(ve) been backward balanced into : XLXI_300/TKP_rg_5_BRB1 XLXI_300/TKP_rg_5_BRB3.
	Register(s) XLXI_300/TKP_rg_6 has(ve) been backward balanced into : XLXI_300/TKP_rg_6_BRB1 XLXI_300/TKP_rg_6_BRB3.
	Register(s) XLXI_300/TKP_rg_7 has(ve) been backward balanced into : XLXI_300/TKP_rg_7_BRB1 XLXI_300/TKP_rg_7_BRB3.
	Register(s) XLXI_300/TKP_rg_8 has(ve) been backward balanced into : XLXI_300/TKP_rg_8_BRB1 XLXI_300/TKP_rg_8_BRB3.
	Register(s) XLXI_300/TKP_rg_9 has(ve) been backward balanced into : XLXI_300/TKP_rg_9_BRB1 XLXI_300/TKP_rg_9_BRB3.
	Register(s) XLXI_300/TNC_rg_0 has(ve) been backward balanced into : XLXI_300/TNC_rg_0_BRB1 XLXI_300/TNC_rg_0_BRB3.
	Register(s) XLXI_300/TNC_rg_1 has(ve) been backward balanced into : XLXI_300/TNC_rg_1_BRB1 XLXI_300/TNC_rg_1_BRB3.
	Register(s) XLXI_300/TNC_rg_10 has(ve) been backward balanced into : XLXI_300/TNC_rg_10_BRB1 XLXI_300/TNC_rg_10_BRB3.
	Register(s) XLXI_300/TNC_rg_11 has(ve) been backward balanced into : XLXI_300/TNC_rg_11_BRB1 XLXI_300/TNC_rg_11_BRB3.
	Register(s) XLXI_300/TNC_rg_12 has(ve) been backward balanced into : XLXI_300/TNC_rg_12_BRB1 XLXI_300/TNC_rg_12_BRB3.
	Register(s) XLXI_300/TNC_rg_13 has(ve) been backward balanced into : XLXI_300/TNC_rg_13_BRB1 XLXI_300/TNC_rg_13_BRB3.
	Register(s) XLXI_300/TNC_rg_14 has(ve) been backward balanced into : XLXI_300/TNC_rg_14_BRB1 XLXI_300/TNC_rg_14_BRB3.
	Register(s) XLXI_300/TNC_rg_15 has(ve) been backward balanced into : XLXI_300/TNC_rg_15_BRB1 XLXI_300/TNC_rg_15_BRB3.
	Register(s) XLXI_300/TNC_rg_16 has(ve) been backward balanced into : XLXI_300/TNC_rg_16_BRB1 XLXI_300/TNC_rg_16_BRB3.
	Register(s) XLXI_300/TNC_rg_17 has(ve) been backward balanced into : XLXI_300/TNC_rg_17_BRB1 XLXI_300/TNC_rg_17_BRB3.
	Register(s) XLXI_300/TNC_rg_18 has(ve) been backward balanced into : XLXI_300/TNC_rg_18_BRB1 XLXI_300/TNC_rg_18_BRB3.
	Register(s) XLXI_300/TNC_rg_19 has(ve) been backward balanced into : XLXI_300/TNC_rg_19_BRB1 XLXI_300/TNC_rg_19_BRB3.
	Register(s) XLXI_300/TNC_rg_2 has(ve) been backward balanced into : XLXI_300/TNC_rg_2_BRB1 XLXI_300/TNC_rg_2_BRB3.
	Register(s) XLXI_300/TNC_rg_20 has(ve) been backward balanced into : XLXI_300/TNC_rg_20_BRB1 XLXI_300/TNC_rg_20_BRB3.
	Register(s) XLXI_300/TNC_rg_21 has(ve) been backward balanced into : XLXI_300/TNC_rg_21_BRB1 XLXI_300/TNC_rg_21_BRB3.
	Register(s) XLXI_300/TNC_rg_22 has(ve) been backward balanced into : XLXI_300/TNC_rg_22_BRB1 XLXI_300/TNC_rg_22_BRB3.
	Register(s) XLXI_300/TNC_rg_23 has(ve) been backward balanced into : XLXI_300/TNC_rg_23_BRB1 XLXI_300/TNC_rg_23_BRB3.
	Register(s) XLXI_300/TNC_rg_24 has(ve) been backward balanced into : XLXI_300/TNC_rg_24_BRB1 XLXI_300/TNC_rg_24_BRB3.
	Register(s) XLXI_300/TNC_rg_25 has(ve) been backward balanced into : XLXI_300/TNC_rg_25_BRB1 XLXI_300/TNC_rg_25_BRB3.
	Register(s) XLXI_300/TNC_rg_26 has(ve) been backward balanced into : XLXI_300/TNC_rg_26_BRB1 XLXI_300/TNC_rg_26_BRB3.
	Register(s) XLXI_300/TNC_rg_27 has(ve) been backward balanced into : XLXI_300/TNC_rg_27_BRB1 XLXI_300/TNC_rg_27_BRB3.
	Register(s) XLXI_300/TNC_rg_28 has(ve) been backward balanced into : XLXI_300/TNC_rg_28_BRB1 XLXI_300/TNC_rg_28_BRB3.
	Register(s) XLXI_300/TNC_rg_29 has(ve) been backward balanced into : XLXI_300/TNC_rg_29_BRB1 XLXI_300/TNC_rg_29_BRB3.
	Register(s) XLXI_300/TNC_rg_3 has(ve) been backward balanced into : XLXI_300/TNC_rg_3_BRB1 XLXI_300/TNC_rg_3_BRB3.
	Register(s) XLXI_300/TNC_rg_30 has(ve) been backward balanced into : XLXI_300/TNC_rg_30_BRB1 XLXI_300/TNC_rg_30_BRB3 XLXI_300/TNC_rg_30_BRB4 XLXI_300/TNC_rg_30_BRB7.
	Register(s) XLXI_300/TNC_rg_31 has(ve) been backward balanced into : XLXI_300/TNC_rg_31_BRB0 XLXI_300/TNC_rg_31_BRB1 XLXI_300/TNC_rg_31_BRB2 XLXI_300/TNC_rg_31_BRB3.
	Register(s) XLXI_300/TNC_rg_4 has(ve) been backward balanced into : XLXI_300/TNC_rg_4_BRB1 XLXI_300/TNC_rg_4_BRB3.
	Register(s) XLXI_300/TNC_rg_5 has(ve) been backward balanced into : XLXI_300/TNC_rg_5_BRB1 XLXI_300/TNC_rg_5_BRB3.
	Register(s) XLXI_300/TNC_rg_6 has(ve) been backward balanced into : XLXI_300/TNC_rg_6_BRB1 XLXI_300/TNC_rg_6_BRB3.
	Register(s) XLXI_300/TNC_rg_7 has(ve) been backward balanced into : XLXI_300/TNC_rg_7_BRB1 XLXI_300/TNC_rg_7_BRB3.
	Register(s) XLXI_300/TNC_rg_8 has(ve) been backward balanced into : XLXI_300/TNC_rg_8_BRB1 XLXI_300/TNC_rg_8_BRB3.
	Register(s) XLXI_300/TNC_rg_9 has(ve) been backward balanced into : XLXI_300/TNC_rg_9_BRB1 XLXI_300/TNC_rg_9_BRB3.
	Register(s) XLXI_300/TNI_rg_0 has(ve) been backward balanced into : XLXI_300/TNI_rg_0_BRB1 XLXI_300/TNI_rg_0_BRB3.
	Register(s) XLXI_300/TNI_rg_1 has(ve) been backward balanced into : XLXI_300/TNI_rg_1_BRB1 XLXI_300/TNI_rg_1_BRB3.
	Register(s) XLXI_300/TNI_rg_10 has(ve) been backward balanced into : XLXI_300/TNI_rg_10_BRB1 XLXI_300/TNI_rg_10_BRB3.
	Register(s) XLXI_300/TNI_rg_11 has(ve) been backward balanced into : XLXI_300/TNI_rg_11_BRB1 XLXI_300/TNI_rg_11_BRB3.
	Register(s) XLXI_300/TNI_rg_12 has(ve) been backward balanced into : XLXI_300/TNI_rg_12_BRB1 XLXI_300/TNI_rg_12_BRB3.
	Register(s) XLXI_300/TNI_rg_13 has(ve) been backward balanced into : XLXI_300/TNI_rg_13_BRB1 XLXI_300/TNI_rg_13_BRB3.
	Register(s) XLXI_300/TNI_rg_14 has(ve) been backward balanced into : XLXI_300/TNI_rg_14_BRB1 XLXI_300/TNI_rg_14_BRB3.
	Register(s) XLXI_300/TNI_rg_15 has(ve) been backward balanced into : XLXI_300/TNI_rg_15_BRB1 XLXI_300/TNI_rg_15_BRB3.
	Register(s) XLXI_300/TNI_rg_16 has(ve) been backward balanced into : XLXI_300/TNI_rg_16_BRB1 XLXI_300/TNI_rg_16_BRB3.
	Register(s) XLXI_300/TNI_rg_17 has(ve) been backward balanced into : XLXI_300/TNI_rg_17_BRB1 XLXI_300/TNI_rg_17_BRB3.
	Register(s) XLXI_300/TNI_rg_18 has(ve) been backward balanced into : XLXI_300/TNI_rg_18_BRB1 XLXI_300/TNI_rg_18_BRB3.
	Register(s) XLXI_300/TNI_rg_19 has(ve) been backward balanced into : XLXI_300/TNI_rg_19_BRB1 XLXI_300/TNI_rg_19_BRB3.
	Register(s) XLXI_300/TNI_rg_2 has(ve) been backward balanced into : XLXI_300/TNI_rg_2_BRB1 XLXI_300/TNI_rg_2_BRB3.
	Register(s) XLXI_300/TNI_rg_20 has(ve) been backward balanced into : XLXI_300/TNI_rg_20_BRB1 XLXI_300/TNI_rg_20_BRB3.
	Register(s) XLXI_300/TNI_rg_21 has(ve) been backward balanced into : XLXI_300/TNI_rg_21_BRB1 XLXI_300/TNI_rg_21_BRB3.
	Register(s) XLXI_300/TNI_rg_22 has(ve) been backward balanced into : XLXI_300/TNI_rg_22_BRB1 XLXI_300/TNI_rg_22_BRB3.
	Register(s) XLXI_300/TNI_rg_23 has(ve) been backward balanced into : XLXI_300/TNI_rg_23_BRB1 XLXI_300/TNI_rg_23_BRB3.
	Register(s) XLXI_300/TNI_rg_24 has(ve) been backward balanced into : XLXI_300/TNI_rg_24_BRB1 XLXI_300/TNI_rg_24_BRB3.
	Register(s) XLXI_300/TNI_rg_25 has(ve) been backward balanced into : XLXI_300/TNI_rg_25_BRB1 XLXI_300/TNI_rg_25_BRB3.
	Register(s) XLXI_300/TNI_rg_26 has(ve) been backward balanced into : XLXI_300/TNI_rg_26_BRB1 XLXI_300/TNI_rg_26_BRB3.
	Register(s) XLXI_300/TNI_rg_27 has(ve) been backward balanced into : XLXI_300/TNI_rg_27_BRB1 XLXI_300/TNI_rg_27_BRB3.
	Register(s) XLXI_300/TNI_rg_28 has(ve) been backward balanced into : XLXI_300/TNI_rg_28_BRB1 XLXI_300/TNI_rg_28_BRB3.
	Register(s) XLXI_300/TNI_rg_29 has(ve) been backward balanced into : XLXI_300/TNI_rg_29_BRB1 XLXI_300/TNI_rg_29_BRB3.
	Register(s) XLXI_300/TNI_rg_3 has(ve) been backward balanced into : XLXI_300/TNI_rg_3_BRB1 XLXI_300/TNI_rg_3_BRB3.
	Register(s) XLXI_300/TNI_rg_30 has(ve) been backward balanced into : XLXI_300/TNI_rg_30_BRB1 XLXI_300/TNI_rg_30_BRB3 XLXI_300/TNI_rg_30_BRB4 XLXI_300/TNI_rg_30_BRB5 XLXI_300/TNI_rg_30_BRB6 XLXI_300/TNI_rg_30_BRB7.
	Register(s) XLXI_300/TNI_rg_4 has(ve) been backward balanced into : XLXI_300/TNI_rg_4_BRB1 XLXI_300/TNI_rg_4_BRB3.
	Register(s) XLXI_300/TNI_rg_5 has(ve) been backward balanced into : XLXI_300/TNI_rg_5_BRB1 XLXI_300/TNI_rg_5_BRB3.
	Register(s) XLXI_300/TNI_rg_6 has(ve) been backward balanced into : XLXI_300/TNI_rg_6_BRB1 XLXI_300/TNI_rg_6_BRB3.
	Register(s) XLXI_300/TNI_rg_7 has(ve) been backward balanced into : XLXI_300/TNI_rg_7_BRB1 XLXI_300/TNI_rg_7_BRB3.
	Register(s) XLXI_300/TNI_rg_8 has(ve) been backward balanced into : XLXI_300/TNI_rg_8_BRB1 XLXI_300/TNI_rg_8_BRB3.
	Register(s) XLXI_300/TNI_rg_9 has(ve) been backward balanced into : XLXI_300/TNI_rg_9_BRB1 XLXI_300/TNI_rg_9_BRB3.
	Register(s) XLXI_300/TNO_rg_0 has(ve) been backward balanced into : XLXI_300/TNO_rg_0_BRB1 XLXI_300/TNO_rg_0_BRB3.
	Register(s) XLXI_300/TNO_rg_1 has(ve) been backward balanced into : XLXI_300/TNO_rg_1_BRB1 XLXI_300/TNO_rg_1_BRB3.
	Register(s) XLXI_300/TNO_rg_10 has(ve) been backward balanced into : XLXI_300/TNO_rg_10_BRB1 XLXI_300/TNO_rg_10_BRB3.
	Register(s) XLXI_300/TNO_rg_11 has(ve) been backward balanced into : XLXI_300/TNO_rg_11_BRB1 XLXI_300/TNO_rg_11_BRB3.
	Register(s) XLXI_300/TNO_rg_12 has(ve) been backward balanced into : XLXI_300/TNO_rg_12_BRB1 XLXI_300/TNO_rg_12_BRB3.
	Register(s) XLXI_300/TNO_rg_13 has(ve) been backward balanced into : XLXI_300/TNO_rg_13_BRB1 XLXI_300/TNO_rg_13_BRB3.
	Register(s) XLXI_300/TNO_rg_14 has(ve) been backward balanced into : XLXI_300/TNO_rg_14_BRB1 XLXI_300/TNO_rg_14_BRB3.
	Register(s) XLXI_300/TNO_rg_15 has(ve) been backward balanced into : XLXI_300/TNO_rg_15_BRB1 XLXI_300/TNO_rg_15_BRB3.
	Register(s) XLXI_300/TNO_rg_16 has(ve) been backward balanced into : XLXI_300/TNO_rg_16_BRB1 XLXI_300/TNO_rg_16_BRB3.
	Register(s) XLXI_300/TNO_rg_17 has(ve) been backward balanced into : XLXI_300/TNO_rg_17_BRB1 XLXI_300/TNO_rg_17_BRB3.
	Register(s) XLXI_300/TNO_rg_18 has(ve) been backward balanced into : XLXI_300/TNO_rg_18_BRB1 XLXI_300/TNO_rg_18_BRB3.
	Register(s) XLXI_300/TNO_rg_19 has(ve) been backward balanced into : XLXI_300/TNO_rg_19_BRB1 XLXI_300/TNO_rg_19_BRB3.
	Register(s) XLXI_300/TNO_rg_2 has(ve) been backward balanced into : XLXI_300/TNO_rg_2_BRB1 XLXI_300/TNO_rg_2_BRB3.
	Register(s) XLXI_300/TNO_rg_20 has(ve) been backward balanced into : XLXI_300/TNO_rg_20_BRB1 XLXI_300/TNO_rg_20_BRB3.
	Register(s) XLXI_300/TNO_rg_21 has(ve) been backward balanced into : XLXI_300/TNO_rg_21_BRB1 XLXI_300/TNO_rg_21_BRB3.
	Register(s) XLXI_300/TNO_rg_22 has(ve) been backward balanced into : XLXI_300/TNO_rg_22_BRB1 XLXI_300/TNO_rg_22_BRB3.
	Register(s) XLXI_300/TNO_rg_23 has(ve) been backward balanced into : XLXI_300/TNO_rg_23_BRB1 XLXI_300/TNO_rg_23_BRB3.
	Register(s) XLXI_300/TNO_rg_24 has(ve) been backward balanced into : XLXI_300/TNO_rg_24_BRB1 XLXI_300/TNO_rg_24_BRB3.
	Register(s) XLXI_300/TNO_rg_25 has(ve) been backward balanced into : XLXI_300/TNO_rg_25_BRB1 XLXI_300/TNO_rg_25_BRB3.
	Register(s) XLXI_300/TNO_rg_26 has(ve) been backward balanced into : XLXI_300/TNO_rg_26_BRB1 XLXI_300/TNO_rg_26_BRB3.
	Register(s) XLXI_300/TNO_rg_27 has(ve) been backward balanced into : XLXI_300/TNO_rg_27_BRB1 XLXI_300/TNO_rg_27_BRB3.
	Register(s) XLXI_300/TNO_rg_28 has(ve) been backward balanced into : XLXI_300/TNO_rg_28_BRB1 XLXI_300/TNO_rg_28_BRB3.
	Register(s) XLXI_300/TNO_rg_29 has(ve) been backward balanced into : XLXI_300/TNO_rg_29_BRB1 XLXI_300/TNO_rg_29_BRB3.
	Register(s) XLXI_300/TNO_rg_3 has(ve) been backward balanced into : XLXI_300/TNO_rg_3_BRB1 XLXI_300/TNO_rg_3_BRB3.
	Register(s) XLXI_300/TNO_rg_30 has(ve) been backward balanced into : XLXI_300/TNO_rg_30_BRB1 XLXI_300/TNO_rg_30_BRB3 XLXI_300/TNO_rg_30_BRB4 XLXI_300/TNO_rg_30_BRB7.
	Register(s) XLXI_300/TNO_rg_31 has(ve) been backward balanced into : XLXI_300/TNO_rg_31_BRB0 XLXI_300/TNO_rg_31_BRB1 XLXI_300/TNO_rg_31_BRB2 XLXI_300/TNO_rg_31_BRB3.
	Register(s) XLXI_300/TNO_rg_4 has(ve) been backward balanced into : XLXI_300/TNO_rg_4_BRB1 XLXI_300/TNO_rg_4_BRB3.
	Register(s) XLXI_300/TNO_rg_5 has(ve) been backward balanced into : XLXI_300/TNO_rg_5_BRB1 XLXI_300/TNO_rg_5_BRB3.
	Register(s) XLXI_300/TNO_rg_6 has(ve) been backward balanced into : XLXI_300/TNO_rg_6_BRB1 XLXI_300/TNO_rg_6_BRB3.
	Register(s) XLXI_300/TNO_rg_7 has(ve) been backward balanced into : XLXI_300/TNO_rg_7_BRB1 XLXI_300/TNO_rg_7_BRB3.
	Register(s) XLXI_300/TNO_rg_8 has(ve) been backward balanced into : XLXI_300/TNO_rg_8_BRB1 XLXI_300/TNO_rg_8_BRB3.
	Register(s) XLXI_300/TNO_rg_9 has(ve) been backward balanced into : XLXI_300/TNO_rg_9_BRB1 XLXI_300/TNO_rg_9_BRB3.
	Register(s) XLXI_300/TNP_rg_0 has(ve) been backward balanced into : XLXI_300/TNP_rg_0_BRB1 XLXI_300/TNP_rg_0_BRB3.
	Register(s) XLXI_300/TNP_rg_1 has(ve) been backward balanced into : XLXI_300/TNP_rg_1_BRB1 XLXI_300/TNP_rg_1_BRB3.
	Register(s) XLXI_300/TNP_rg_10 has(ve) been backward balanced into : XLXI_300/TNP_rg_10_BRB1 XLXI_300/TNP_rg_10_BRB3.
	Register(s) XLXI_300/TNP_rg_11 has(ve) been backward balanced into : XLXI_300/TNP_rg_11_BRB1 XLXI_300/TNP_rg_11_BRB3.
	Register(s) XLXI_300/TNP_rg_12 has(ve) been backward balanced into : XLXI_300/TNP_rg_12_BRB1 XLXI_300/TNP_rg_12_BRB3.
	Register(s) XLXI_300/TNP_rg_13 has(ve) been backward balanced into : XLXI_300/TNP_rg_13_BRB1 XLXI_300/TNP_rg_13_BRB3.
	Register(s) XLXI_300/TNP_rg_14 has(ve) been backward balanced into : XLXI_300/TNP_rg_14_BRB1 XLXI_300/TNP_rg_14_BRB3.
	Register(s) XLXI_300/TNP_rg_15 has(ve) been backward balanced into : XLXI_300/TNP_rg_15_BRB1 XLXI_300/TNP_rg_15_BRB3.
	Register(s) XLXI_300/TNP_rg_16 has(ve) been backward balanced into : XLXI_300/TNP_rg_16_BRB1 XLXI_300/TNP_rg_16_BRB3.
	Register(s) XLXI_300/TNP_rg_17 has(ve) been backward balanced into : XLXI_300/TNP_rg_17_BRB1 XLXI_300/TNP_rg_17_BRB3.
	Register(s) XLXI_300/TNP_rg_18 has(ve) been backward balanced into : XLXI_300/TNP_rg_18_BRB1 XLXI_300/TNP_rg_18_BRB3.
	Register(s) XLXI_300/TNP_rg_19 has(ve) been backward balanced into : XLXI_300/TNP_rg_19_BRB1 XLXI_300/TNP_rg_19_BRB3.
	Register(s) XLXI_300/TNP_rg_2 has(ve) been backward balanced into : XLXI_300/TNP_rg_2_BRB1 XLXI_300/TNP_rg_2_BRB3.
	Register(s) XLXI_300/TNP_rg_20 has(ve) been backward balanced into : XLXI_300/TNP_rg_20_BRB1 XLXI_300/TNP_rg_20_BRB3.
	Register(s) XLXI_300/TNP_rg_21 has(ve) been backward balanced into : XLXI_300/TNP_rg_21_BRB1 XLXI_300/TNP_rg_21_BRB3.
	Register(s) XLXI_300/TNP_rg_22 has(ve) been backward balanced into : XLXI_300/TNP_rg_22_BRB1 XLXI_300/TNP_rg_22_BRB3.
	Register(s) XLXI_300/TNP_rg_23 has(ve) been backward balanced into : XLXI_300/TNP_rg_23_BRB1 XLXI_300/TNP_rg_23_BRB3.
	Register(s) XLXI_300/TNP_rg_24 has(ve) been backward balanced into : XLXI_300/TNP_rg_24_BRB1 XLXI_300/TNP_rg_24_BRB3.
	Register(s) XLXI_300/TNP_rg_25 has(ve) been backward balanced into : XLXI_300/TNP_rg_25_BRB1 XLXI_300/TNP_rg_25_BRB3.
	Register(s) XLXI_300/TNP_rg_26 has(ve) been backward balanced into : XLXI_300/TNP_rg_26_BRB1 XLXI_300/TNP_rg_26_BRB3.
	Register(s) XLXI_300/TNP_rg_27 has(ve) been backward balanced into : XLXI_300/TNP_rg_27_BRB1 XLXI_300/TNP_rg_27_BRB3.
	Register(s) XLXI_300/TNP_rg_28 has(ve) been backward balanced into : XLXI_300/TNP_rg_28_BRB1 XLXI_300/TNP_rg_28_BRB3.
	Register(s) XLXI_300/TNP_rg_29 has(ve) been backward balanced into : XLXI_300/TNP_rg_29_BRB1 XLXI_300/TNP_rg_29_BRB3.
	Register(s) XLXI_300/TNP_rg_3 has(ve) been backward balanced into : XLXI_300/TNP_rg_3_BRB1 XLXI_300/TNP_rg_3_BRB3.
	Register(s) XLXI_300/TNP_rg_30 has(ve) been backward balanced into : XLXI_300/TNP_rg_30_BRB1 XLXI_300/TNP_rg_30_BRB3 XLXI_300/TNP_rg_30_BRB4 XLXI_300/TNP_rg_30_BRB7.
	Register(s) XLXI_300/TNP_rg_31 has(ve) been backward balanced into : XLXI_300/TNP_rg_31_BRB0 XLXI_300/TNP_rg_31_BRB1 XLXI_300/TNP_rg_31_BRB2 XLXI_300/TNP_rg_31_BRB3.
	Register(s) XLXI_300/TNP_rg_4 has(ve) been backward balanced into : XLXI_300/TNP_rg_4_BRB1 XLXI_300/TNP_rg_4_BRB3.
	Register(s) XLXI_300/TNP_rg_5 has(ve) been backward balanced into : XLXI_300/TNP_rg_5_BRB1 XLXI_300/TNP_rg_5_BRB3.
	Register(s) XLXI_300/TNP_rg_6 has(ve) been backward balanced into : XLXI_300/TNP_rg_6_BRB1 XLXI_300/TNP_rg_6_BRB3.
	Register(s) XLXI_300/TNP_rg_7 has(ve) been backward balanced into : XLXI_300/TNP_rg_7_BRB1 XLXI_300/TNP_rg_7_BRB3.
	Register(s) XLXI_300/TNP_rg_8 has(ve) been backward balanced into : XLXI_300/TNP_rg_8_BRB1 XLXI_300/TNP_rg_8_BRB3.
	Register(s) XLXI_300/TNP_rg_9 has(ve) been backward balanced into : XLXI_300/TNP_rg_9_BRB1 XLXI_300/TNP_rg_9_BRB3.
	Register(s) XLXI_300/TOBM_rg_0 has(ve) been backward balanced into : XLXI_300/TOBM_rg_0_BRB1 XLXI_300/TOBM_rg_0_BRB3.
	Register(s) XLXI_300/TOBM_rg_1 has(ve) been backward balanced into : XLXI_300/TOBM_rg_1_BRB1 XLXI_300/TOBM_rg_1_BRB3.
	Register(s) XLXI_300/TOBM_rg_10 has(ve) been backward balanced into : XLXI_300/TOBM_rg_10_BRB1 XLXI_300/TOBM_rg_10_BRB3.
	Register(s) XLXI_300/TOBM_rg_11 has(ve) been backward balanced into : XLXI_300/TOBM_rg_11_BRB1 XLXI_300/TOBM_rg_11_BRB3.
	Register(s) XLXI_300/TOBM_rg_12 has(ve) been backward balanced into : XLXI_300/TOBM_rg_12_BRB1 XLXI_300/TOBM_rg_12_BRB3.
	Register(s) XLXI_300/TOBM_rg_13 has(ve) been backward balanced into : XLXI_300/TOBM_rg_13_BRB1 XLXI_300/TOBM_rg_13_BRB3.
	Register(s) XLXI_300/TOBM_rg_14 has(ve) been backward balanced into : XLXI_300/TOBM_rg_14_BRB1 XLXI_300/TOBM_rg_14_BRB3.
	Register(s) XLXI_300/TOBM_rg_15 has(ve) been backward balanced into : XLXI_300/TOBM_rg_15_BRB1 XLXI_300/TOBM_rg_15_BRB3.
	Register(s) XLXI_300/TOBM_rg_16 has(ve) been backward balanced into : XLXI_300/TOBM_rg_16_BRB1 XLXI_300/TOBM_rg_16_BRB3.
	Register(s) XLXI_300/TOBM_rg_17 has(ve) been backward balanced into : XLXI_300/TOBM_rg_17_BRB1 XLXI_300/TOBM_rg_17_BRB3.
	Register(s) XLXI_300/TOBM_rg_18 has(ve) been backward balanced into : XLXI_300/TOBM_rg_18_BRB1 XLXI_300/TOBM_rg_18_BRB3.
	Register(s) XLXI_300/TOBM_rg_19 has(ve) been backward balanced into : XLXI_300/TOBM_rg_19_BRB1 XLXI_300/TOBM_rg_19_BRB3.
	Register(s) XLXI_300/TOBM_rg_2 has(ve) been backward balanced into : XLXI_300/TOBM_rg_2_BRB1 XLXI_300/TOBM_rg_2_BRB3.
	Register(s) XLXI_300/TOBM_rg_20 has(ve) been backward balanced into : XLXI_300/TOBM_rg_20_BRB1 XLXI_300/TOBM_rg_20_BRB3.
	Register(s) XLXI_300/TOBM_rg_21 has(ve) been backward balanced into : XLXI_300/TOBM_rg_21_BRB1 XLXI_300/TOBM_rg_21_BRB3.
	Register(s) XLXI_300/TOBM_rg_22 has(ve) been backward balanced into : XLXI_300/TOBM_rg_22_BRB1 XLXI_300/TOBM_rg_22_BRB3.
	Register(s) XLXI_300/TOBM_rg_23 has(ve) been backward balanced into : XLXI_300/TOBM_rg_23_BRB1 XLXI_300/TOBM_rg_23_BRB3.
	Register(s) XLXI_300/TOBM_rg_24 has(ve) been backward balanced into : XLXI_300/TOBM_rg_24_BRB1 XLXI_300/TOBM_rg_24_BRB3.
	Register(s) XLXI_300/TOBM_rg_25 has(ve) been backward balanced into : XLXI_300/TOBM_rg_25_BRB1 XLXI_300/TOBM_rg_25_BRB3.
	Register(s) XLXI_300/TOBM_rg_26 has(ve) been backward balanced into : XLXI_300/TOBM_rg_26_BRB1 XLXI_300/TOBM_rg_26_BRB3.
	Register(s) XLXI_300/TOBM_rg_27 has(ve) been backward balanced into : XLXI_300/TOBM_rg_27_BRB1 XLXI_300/TOBM_rg_27_BRB3.
	Register(s) XLXI_300/TOBM_rg_28 has(ve) been backward balanced into : XLXI_300/TOBM_rg_28_BRB1 XLXI_300/TOBM_rg_28_BRB3.
	Register(s) XLXI_300/TOBM_rg_29 has(ve) been backward balanced into : XLXI_300/TOBM_rg_29_BRB1 XLXI_300/TOBM_rg_29_BRB3.
	Register(s) XLXI_300/TOBM_rg_3 has(ve) been backward balanced into : XLXI_300/TOBM_rg_3_BRB1 XLXI_300/TOBM_rg_3_BRB3.
	Register(s) XLXI_300/TOBM_rg_30 has(ve) been backward balanced into : XLXI_300/TOBM_rg_30_BRB0 XLXI_300/TOBM_rg_30_BRB1 XLXI_300/TOBM_rg_30_BRB3 XLXI_300/TOBM_rg_30_BRB4 .
	Register(s) XLXI_300/TOBM_rg_31 has(ve) been backward balanced into : XLXI_300/TOBM_rg_31_BRB0 XLXI_300/TOBM_rg_31_BRB1 XLXI_300/TOBM_rg_31_BRB2 XLXI_300/TOBM_rg_31_BRB3.
	Register(s) XLXI_300/TOBM_rg_4 has(ve) been backward balanced into : XLXI_300/TOBM_rg_4_BRB1 XLXI_300/TOBM_rg_4_BRB3.
	Register(s) XLXI_300/TOBM_rg_5 has(ve) been backward balanced into : XLXI_300/TOBM_rg_5_BRB1 XLXI_300/TOBM_rg_5_BRB3.
	Register(s) XLXI_300/TOBM_rg_6 has(ve) been backward balanced into : XLXI_300/TOBM_rg_6_BRB1 XLXI_300/TOBM_rg_6_BRB3.
	Register(s) XLXI_300/TOBM_rg_7 has(ve) been backward balanced into : XLXI_300/TOBM_rg_7_BRB1 XLXI_300/TOBM_rg_7_BRB3.
	Register(s) XLXI_300/TOBM_rg_8 has(ve) been backward balanced into : XLXI_300/TOBM_rg_8_BRB1 XLXI_300/TOBM_rg_8_BRB3.
	Register(s) XLXI_300/TOBM_rg_9 has(ve) been backward balanced into : XLXI_300/TOBM_rg_9_BRB1 XLXI_300/TOBM_rg_9_BRB3.
	Register(s) XLXI_300/tki_reg has(ve) been backward balanced into : XLXI_300/tki_reg_BRB0 XLXI_300/tki_reg_BRB1 XLXI_300/tki_reg_BRB2.
	Register(s) XLXI_300/tkp_reg has(ve) been backward balanced into : XLXI_300/tkp_reg_BRB0 XLXI_300/tkp_reg_BRB1 XLXI_300/tkp_reg_BRB2.
	Register(s) XLXI_300/tnc_reg has(ve) been backward balanced into : XLXI_300/tnc_reg_BRB0 XLXI_300/tnc_reg_BRB1 XLXI_300/tnc_reg_BRB2.
	Register(s) XLXI_300/tni_reg has(ve) been backward balanced into : XLXI_300/tni_reg_BRB0 XLXI_300/tni_reg_BRB1 XLXI_300/tni_reg_BRB2.
	Register(s) XLXI_300/tni_reg5 has(ve) been backward balanced into : XLXI_300/tni_reg5_BRB0 XLXI_300/tni_reg5_BRB1 XLXI_300/tni_reg5_BRB2.
	Register(s) XLXI_300/tno_reg has(ve) been backward balanced into : XLXI_300/tno_reg_BRB0 XLXI_300/tno_reg_BRB1 XLXI_300/tno_reg_BRB2.
	Register(s) XLXI_300/tno_x_reg has(ve) been backward balanced into : XLXI_300/tno_x_reg_BRB0 XLXI_300/tno_x_reg_BRB1 XLXI_300/tno_x_reg_BRB2.
	Register(s) XLXI_300/tnp_reg has(ve) been backward balanced into : XLXI_300/tnp_reg_BRB0 XLXI_300/tnp_reg_BRB1 XLXI_300/tnp_reg_BRB2.
	Register(s) XLXI_300/tobm_reg has(ve) been backward balanced into : XLXI_300/tobm_reg_BRB0 XLXI_300/tobm_reg_BRB1 XLXI_300/tobm_reg_BRB2.
	Register(s) XLXI_467/b_0 has(ve) been backward balanced into : XLXI_467/b_0_BRB2 XLXI_467/b_0_BRB3.
	Register(s) XLXI_467/b_1 has(ve) been backward balanced into : XLXI_467/b_1_BRB1 XLXI_467/b_1_BRB2.
	Register(s) XLXI_467/b_10 has(ve) been backward balanced into : XLXI_467/b_10_BRB1 XLXI_467/b_10_BRB2.
	Register(s) XLXI_467/b_11 has(ve) been backward balanced into : XLXI_467/b_11_BRB1 XLXI_467/b_11_BRB2.
	Register(s) XLXI_467/b_12 has(ve) been backward balanced into : XLXI_467/b_12_BRB1 XLXI_467/b_12_BRB2.
	Register(s) XLXI_467/b_13 has(ve) been backward balanced into : XLXI_467/b_13_BRB1 XLXI_467/b_13_BRB2.
	Register(s) XLXI_467/b_14 has(ve) been backward balanced into : XLXI_467/b_14_BRB1 XLXI_467/b_14_BRB2.
	Register(s) XLXI_467/b_15 has(ve) been backward balanced into : XLXI_467/b_15_BRB1 XLXI_467/b_15_BRB2.
	Register(s) XLXI_467/b_16 has(ve) been backward balanced into : XLXI_467/b_16_BRB1 XLXI_467/b_16_BRB2.
	Register(s) XLXI_467/b_17 has(ve) been backward balanced into : XLXI_467/b_17_BRB1 XLXI_467/b_17_BRB2.
	Register(s) XLXI_467/b_18 has(ve) been backward balanced into : XLXI_467/b_18_BRB1 XLXI_467/b_18_BRB2.
	Register(s) XLXI_467/b_19 has(ve) been backward balanced into : XLXI_467/b_19_BRB1 XLXI_467/b_19_BRB2.
	Register(s) XLXI_467/b_2 has(ve) been backward balanced into : XLXI_467/b_2_BRB1 XLXI_467/b_2_BRB2.
	Register(s) XLXI_467/b_20 has(ve) been backward balanced into : XLXI_467/b_20_BRB1 XLXI_467/b_20_BRB2.
	Register(s) XLXI_467/b_21 has(ve) been backward balanced into : XLXI_467/b_21_BRB1 XLXI_467/b_21_BRB2.
	Register(s) XLXI_467/b_22 has(ve) been backward balanced into : XLXI_467/b_22_BRB1 XLXI_467/b_22_BRB2.
	Register(s) XLXI_467/b_23 has(ve) been backward balanced into : XLXI_467/b_23_BRB1 XLXI_467/b_23_BRB2.
	Register(s) XLXI_467/b_24 has(ve) been backward balanced into : XLXI_467/b_24_BRB1 XLXI_467/b_24_BRB2.
	Register(s) XLXI_467/b_25 has(ve) been backward balanced into : XLXI_467/b_25_BRB1 XLXI_467/b_25_BRB2.
	Register(s) XLXI_467/b_26 has(ve) been backward balanced into : XLXI_467/b_26_BRB1 XLXI_467/b_26_BRB2.
	Register(s) XLXI_467/b_27 has(ve) been backward balanced into : XLXI_467/b_27_BRB0 XLXI_467/b_27_BRB2 .
	Register(s) XLXI_467/b_28 has(ve) been backward balanced into : XLXI_467/b_28_BRB0 XLXI_467/b_28_BRB2 .
	Register(s) XLXI_467/b_29 has(ve) been backward balanced into : XLXI_467/b_29_BRB0 XLXI_467/b_29_BRB2 .
	Register(s) XLXI_467/b_3 has(ve) been backward balanced into : XLXI_467/b_3_BRB1 XLXI_467/b_3_BRB2.
	Register(s) XLXI_467/b_30 has(ve) been backward balanced into : XLXI_467/b_30_BRB0 XLXI_467/b_30_BRB2 XLXI_467/b_30_BRB3.
	Register(s) XLXI_467/b_31 has(ve) been backward balanced into : XLXI_467/b_31_BRB0 XLXI_467/b_31_BRB1 XLXI_467/b_31_BRB2.
	Register(s) XLXI_467/b_4 has(ve) been backward balanced into : XLXI_467/b_4_BRB1 XLXI_467/b_4_BRB2.
	Register(s) XLXI_467/b_5 has(ve) been backward balanced into : XLXI_467/b_5_BRB1 XLXI_467/b_5_BRB2.
	Register(s) XLXI_467/b_6 has(ve) been backward balanced into : XLXI_467/b_6_BRB1 XLXI_467/b_6_BRB2.
	Register(s) XLXI_467/b_7 has(ve) been backward balanced into : XLXI_467/b_7_BRB1 XLXI_467/b_7_BRB2.
	Register(s) XLXI_467/b_8 has(ve) been backward balanced into : XLXI_467/b_8_BRB1 XLXI_467/b_8_BRB2.
	Register(s) XLXI_467/b_9 has(ve) been backward balanced into : XLXI_467/b_9_BRB1 XLXI_467/b_9_BRB2.
	Register(s) XLXI_467/w1_29 has(ve) been backward balanced into : XLXI_467/w1_29_BRB3.
Unit <MainPage1> processed.
Replicating register XLXI_205/flag_r to handle IOB=TRUE attribute
Replicating register XLXI_54/a_21 to handle IOB=TRUE attribute
Replicating register XLXI_54/b_22 to handle IOB=TRUE attribute
Replicating register XLXI_693/INT1_reg to handle IOB=TRUE attribute
Replicating register XLXI_434/fr1 to handle IOB=TRUE attribute
Replicating register XLXI_467/cs_reg to handle IOB=TRUE attribute
Replicating register XLXI_196/flag_r to handle IOB=TRUE attribute

FlipFlop XLXI_300/flag_RESET_time_OK has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <MainPage1> :
	Found 2-bit shift register for signal <XLXI_300/tick4_1>.
	Found 2-bit shift register for signal <XLXI_300/tick2_1>.
	Found 2-bit shift register for signal <XLXI_441/front_tno_1>.
	Found 2-bit shift register for signal <XLXI_441/front_tnc_1>.
	Found 3-bit shift register for signal <XLXI_467/Mosi_reg_4>.
Unit <MainPage1> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2168
 Flip-Flops                                            : 2168
# Shift Registers                                      : 5
 2-bit shift register                                  : 4
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MainPage1.ngr
Top Level Output File Name         : MainPage1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 107

Cell Usage :
# BELS                             : 2752
#      AND2                        : 2
#      GND                         : 25
#      INV                         : 80
#      LUT1                        : 444
#      LUT2                        : 107
#      LUT3                        : 121
#      LUT3_D                      : 3
#      LUT3_L                      : 2
#      LUT4                        : 639
#      LUT4_D                      : 11
#      LUT4_L                      : 20
#      MUXCY                       : 800
#      MUXF5                       : 13
#      OR2                         : 2
#      VCC                         : 25
#      XORCY                       : 458
# FlipFlops/Latches                : 2175
#      FD                          : 88
#      FDCE                        : 24
#      FDE                         : 1138
#      FDE_1                       : 483
#      FDR                         : 49
#      FDR_1                       : 3
#      FDRE                        : 364
#      FDRE_1                      : 2
#      FDRSE                       : 2
#      FDSE                        : 16
#      FDSE_1                      : 4
#      LDCPE_1                     : 2
# Shift Registers                  : 5
#      SRL16                       : 4
#      SRL16E_1                    : 1
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 107
#      IBUF                        : 41
#      IBUFG                       : 5
#      OBUF                        : 60
#      OBUFT                       : 1
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 6
#      PULLDOWN                    : 5
#      PULLUP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-5 

 Number of Slices:                     1446  out of   4656    31%  
 Number of Slice Flip Flops:           2133  out of   9312    22%  
 Number of 4 input LUTs:               1432  out of   9312    15%  
    Number used as logic:              1427
    Number used as Shift registers:       5
 Number of IOs:                         107
 Number of bonded IOBs:                 107  out of    158    67%  
    IOB Flip Flops:                      42
 Number of GCLKs:                         7  out of     24    29%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F20MHz                             | IBUFG+BUFG             | 2035  |
XLXI_467/upr2_reg                  | NONE(XLXI_681/out_reg1)| 2     |
TSCLK                              | IBUF+BUFG              | 143   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------+----------------------------+-------+
Control Signal                                           | Buffer(FF name)            | Load  |
---------------------------------------------------------+----------------------------+-------+
XLXI_419/XLXN_6(XLXI_419/I_36_31:G)                      | NONE(XLXI_419/I_36_15)     | 1     |
XLXI_421/XLXN_6(XLXI_421/I_36_31:G)                      | NONE(XLXI_421/I_36_15)     | 1     |
XLXI_422/XLXN_6(XLXI_422/I_36_31:G)                      | NONE(XLXI_422/I_36_15)     | 1     |
XLXI_423/XLXN_6(XLXI_423/I_36_31:G)                      | NONE(XLXI_423/I_36_15)     | 1     |
XLXI_424/XLXN_6(XLXI_424/I_36_31:G)                      | NONE(XLXI_424/I_36_15)     | 1     |
XLXI_425/XLXN_6(XLXI_425/I_36_31:G)                      | NONE(XLXI_425/I_36_15)     | 1     |
XLXI_430/XLXN_6(XLXI_430/I_36_31:G)                      | NONE(XLXI_430/I_36_15)     | 1     |
XLXI_629/XLXN_6(XLXI_629/I_36_31:G)                      | NONE(XLXI_629/I_36_15)     | 1     |
XLXI_665/I_Q0/XLXN_6(XLXI_665/I_Q0/I_36_31:G)            | NONE(XLXI_665/I_Q0/I_36_15)| 1     |
XLXI_665/I_Q1/XLXN_6(XLXI_665/I_Q1/I_36_31:G)            | NONE(XLXI_665/I_Q1/I_36_15)| 1     |
XLXI_665/I_Q2/XLXN_6(XLXI_665/I_Q2/I_36_31:G)            | NONE(XLXI_665/I_Q2/I_36_15)| 1     |
XLXI_665/I_Q3/XLXN_6(XLXI_665/I_Q3/I_36_31:G)            | NONE(XLXI_665/I_Q3/I_36_15)| 1     |
XLXI_665/I_Q4/XLXN_6(XLXI_665/I_Q4/I_36_31:G)            | NONE(XLXI_665/I_Q4/I_36_15)| 1     |
XLXI_665/I_Q5/XLXN_6(XLXI_665/I_Q5/I_36_31:G)            | NONE(XLXI_665/I_Q5/I_36_15)| 1     |
XLXI_665/I_Q6/XLXN_6(XLXI_665/I_Q6/I_36_31:G)            | NONE(XLXI_665/I_Q6/I_36_15)| 1     |
XLXI_665/I_Q7/XLXN_6(XLXI_665/I_Q7/I_36_31:G)            | NONE(XLXI_665/I_Q7/I_36_15)| 1     |
XLXI_666/I_Q0/XLXN_1(XLXI_666/I_Q0/I_36_29:G)            | NONE(XLXI_666/I_Q0/I_36_15)| 1     |
XLXI_666/I_Q1/XLXN_1(XLXI_666/I_Q1/I_36_29:G)            | NONE(XLXI_666/I_Q1/I_36_15)| 1     |
XLXI_666/I_Q2/XLXN_1(XLXI_666/I_Q2/I_36_29:G)            | NONE(XLXI_666/I_Q2/I_36_15)| 1     |
XLXI_666/I_Q3/XLXN_1(XLXI_666/I_Q3/I_36_29:G)            | NONE(XLXI_666/I_Q3/I_36_15)| 1     |
XLXI_666/I_Q4/XLXN_1(XLXI_666/I_Q4/I_36_29:G)            | NONE(XLXI_666/I_Q4/I_36_15)| 1     |
XLXI_666/I_Q5/XLXN_1(XLXI_666/I_Q5/I_36_29:G)            | NONE(XLXI_666/I_Q5/I_36_15)| 1     |
XLXI_666/I_Q6/XLXN_1(XLXI_666/I_Q6/I_36_29:G)            | NONE(XLXI_666/I_Q6/I_36_15)| 1     |
XLXI_666/I_Q7/XLXN_1(XLXI_666/I_Q7/I_36_29:G)            | NONE(XLXI_666/I_Q7/I_36_15)| 1     |
XLXI_681/out_reg1__and0000(XLXI_681/out_reg1__and00001:O)| NONE(XLXI_681/out_reg1)    | 1     |
XLXI_681/out_reg1__and0001(XLXI_681/out_reg1__and00011:O)| NONE(XLXI_681/out_reg1)    | 1     |
XLXI_681/out_reg2__and0000(XLXI_681/out_reg2__and00001:O)| NONE(XLXI_681/out_reg2)    | 1     |
XLXI_681/out_reg2__and0001(XLXI_681/out_reg2__and00011:O)| NONE(XLXI_681/out_reg2)    | 1     |
---------------------------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.841ns (Maximum Frequency: 84.452MHz)
   Minimum input arrival time before clock: 4.136ns
   Maximum output required time after clock: 7.841ns
   Maximum combinational path delay: 7.415ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'F20MHz'
  Clock period: 11.841ns (frequency: 84.452MHz)
  Total number of paths / destination ports: 252129 / 4221
-------------------------------------------------------------------------
Delay:               5.920ns (Levels of Logic = 18)
  Source:            XLXI_300/time_from_start_1 (FF)
  Destination:       XLXI_300/TNO_rg_30_BRB1 (FF)
  Source Clock:      F20MHz falling
  Destination Clock: F20MHz rising

  Data Path: XLXI_300/time_from_start_1 to XLXI_300/TNO_rg_30_BRB1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.514   0.632  XLXI_300/time_from_start_1 (XLXI_300/time_from_start_1)
     LUT4:I2->O            1   0.612   0.000  XLXI_300/Mcompar_TNO_rg_cmp_ne0000_lut<0> (XLXI_300/Mcompar_TNO_rg_cmp_ne0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<0> (XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<1> (XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<2> (XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<3> (XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<4> (XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<5> (XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<6> (XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<7> (XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<8> (XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<9> (XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<10> (XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<11> (XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<12> (XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<13> (XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<14> (XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<14>)
     MUXCY:CI->O           6   0.289   0.572  XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<15> (XLXI_300/Mcompar_TNO_rg_cmp_ne0000_cy<15>)
     LUT4:I3->O           68   0.612   1.083  XLXI_300/TNO_rg_not000225 (XLXI_300/TNO_rg_not0002)
     FDE:CE                    0.483          XLXI_300/TNO_rg_30_BRB1
    ----------------------------------------
    Total                      5.920ns (3.635ns logic, 2.286ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'TSCLK'
  Clock period: 3.492ns (frequency: 286.369MHz)
  Total number of paths / destination ports: 536 / 221
-------------------------------------------------------------------------
Delay:               3.492ns (Levels of Logic = 0)
  Source:            XLXI_467/Mshreg_Mosi_reg_4 (FF)
  Destination:       XLXI_467/Mosi_reg_4 (FF)
  Source Clock:      TSCLK falling
  Destination Clock: TSCLK falling

  Data Path: XLXI_467/Mshreg_Mosi_reg_4 to XLXI_467/Mosi_reg_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E_1:CLK->Q       1   3.224   0.000  XLXI_467/Mshreg_Mosi_reg_4 (XLXI_467/Mshreg_Mosi_reg_4)
     FDE_1:D                   0.268          XLXI_467/Mosi_reg_4
    ----------------------------------------
    Total                      3.492ns (3.492ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'F20MHz'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              3.188ns (Levels of Logic = 1)
  Source:            TKONTR2 (PAD)
  Destination:       XLXI_300/sync_reg_0 (FF)
  Destination Clock: F20MHz rising

  Data Path: TKONTR2 to XLXI_300/sync_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   2.563   0.357  XLXI_6/XLXI_46 (XLXN_1735)
     FD:D                      0.268          XLXI_300/sync_reg_0
    ----------------------------------------
    Total                      3.188ns (2.831ns logic, 0.357ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'TSCLK'
  Total number of paths / destination ports: 85 / 85
-------------------------------------------------------------------------
Offset:              4.136ns (Levels of Logic = 2)
  Source:            TFS0 (PAD)
  Destination:       XLXI_467/b_31_BRB0 (FF)
  Destination Clock: TSCLK falling

  Data Path: TFS0 to XLXI_467/b_31_BRB0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.106   0.853  XLXI_175 (XLXN_1131)
     LUT4:I3->O           66   0.612   1.082  XLXI_467/b_not00011 (XLXI_467/b_not0001)
     FDE_1:CE                  0.483          XLXI_467/b_31_BRB0
    ----------------------------------------
    Total                      4.136ns (2.201ns logic, 1.935ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'F20MHz'
  Total number of paths / destination ports: 50 / 31
-------------------------------------------------------------------------
Offset:              7.841ns (Levels of Logic = 4)
  Source:            XLXI_300/tni_reg_BRB0 (FF)
  Destination:       ppi15 (PAD)
  Source Clock:      F20MHz rising

  Data Path: XLXI_300/tni_reg_BRB0 to ppi15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.603  XLXI_300/tni_reg_BRB0 (XLXI_300/tni_reg_BRB0)
     LUT3:I0->O           14   0.612   1.002  XLXI_300/tni_reg_mux00001 (XLXI_300/tni_reg)
     LUT4:I0->O            1   0.612   0.360  XLXI_300/TOBM_plis_SW0 (N90)
     LUT4:I3->O            1   0.612   0.357  XLXI_300/TOBM_plis (XLXN_2123)
     OBUF:I->O                 3.169          XLXI_405 (ppi15)
    ----------------------------------------
    Total                      7.841ns (5.519ns logic, 2.322ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'TSCLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            XLXI_467/z (FF)
  Destination:       DR0PRI (PAD)
  Source Clock:      TSCLK falling

  Data Path: XLXI_467/z to DR0PRI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.514   0.357  XLXI_467/z (XLXI_467/z)
     OBUF:I->O                 3.169          XLXI_400 (DR0PRI)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_467/upr2_reg'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            XLXI_681/out_reg1 (LATCH)
  Destination:       T_TEST1 (PAD)
  Source Clock:      XLXI_467/upr2_reg rising

  Data Path: XLXI_681/out_reg1 to T_TEST1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE_1:G->Q          1   0.588   0.357  XLXI_681/out_reg1 (XLXI_681/out_reg1)
     OBUF:I->O                 3.169          XLXI_542 (T_TEST1)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18 / 15
-------------------------------------------------------------------------
Delay:               7.415ns (Levels of Logic = 4)
  Source:            CLK_SPI_BF (PAD)
  Destination:       CLK_SPI_w5100 (PAD)

  Data Path: CLK_SPI_BF to CLK_SPI_w5100
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  XLXI_474 (XLXN_1614)
     BUFG:I->O             1   1.457   0.357  XLXI_588 (XLXN_1884)
     AND2:I0->O            1   0.612   0.357  XLXI_481 (XLXN_1091)
     OBUF:I->O                 3.169          XLXI_477 (CLK_SPI_w5100)
    ----------------------------------------
    Total                      7.415ns (6.344ns logic, 1.071ns route)
                                       (85.6% logic, 14.4% route)

=========================================================================


Total REAL time to Xst completion: 35.00 secs
Total CPU time to Xst completion: 34.47 secs
 
--> 

Total memory usage is 348020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  498 (   0 filtered)
Number of infos    :   15 (   0 filtered)

