library ieee;
use ieee.std_logic_1164.all;

entity DivisorFrequencia is 

port (
clock_in : in std_logic;
clock20: out std_logic;
clock10: out std_logic;
clock30: out std_logic;
clock3: out std_logic;
clock1: out std_logic
);

end DivisorFrequencia;


architecture DivisorFrequencia of DivisorFrequencia is
signal contagem:  integer range 0 to 25000000 := 0;
signal estado: std_logic;

begin

process (clock_in, contagem)

begin

if(clock_in='1' and clock_in'event) then

if(contagem=1) then
 estado <= not estado;
 contagem <= 1;
 else
  contagem <= contagem + 1;
end if;

end process;
clock <= estado;

end DivisorFrequencia;