Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 19:02:36 2025
| Host         : maskass running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1830)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3561)
5. checking no_input_delay (9)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1830)
---------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 1790 register/latch pins with no clock driven by root clock pin: clock_div/slow_clk_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3561)
---------------------------------------------------
 There are 3561 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3588          inf        0.000                      0                 3588           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3588 Endpoints
Min Delay          3588 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pipeline/EXMEM_B_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[104][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.208ns  (logic 1.059ns (5.240%)  route 19.149ns (94.760%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE                         0.000     0.000 r  pipeline/EXMEM_B_o_reg[1]/C
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  pipeline/EXMEM_B_o_reg[1]/Q
                         net (fo=192, routed)         6.993     7.452    pipeline/U_banc_donnees/data_reg[145][7]_0[1]
    SLICE_X54Y18         LUT3 (Prop_lut3_I2_O)        0.124     7.576 f  pipeline/U_banc_donnees/data[252][7]_i_5/O
                         net (fo=550, routed)         8.518    16.093    pipeline/U_banc_donnees/BD_ADDR_i[1]
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.150    16.243 f  pipeline/U_banc_donnees/data[248][7]_i_3/O
                         net (fo=10, routed)          2.213    18.457    pipeline/U_banc_donnees/data[248][7]_i_3_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I1_O)        0.326    18.783 r  pipeline/U_banc_donnees/data[104][7]_i_1/O
                         net (fo=8, routed)           1.425    20.208    pipeline/U_banc_donnees/data[104][7]_i_1_n_0
    SLICE_X55Y0          FDRE                                         r  pipeline/U_banc_donnees/data_reg[104][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_B_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[104][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.208ns  (logic 1.059ns (5.240%)  route 19.149ns (94.760%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE                         0.000     0.000 r  pipeline/EXMEM_B_o_reg[1]/C
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  pipeline/EXMEM_B_o_reg[1]/Q
                         net (fo=192, routed)         6.993     7.452    pipeline/U_banc_donnees/data_reg[145][7]_0[1]
    SLICE_X54Y18         LUT3 (Prop_lut3_I2_O)        0.124     7.576 f  pipeline/U_banc_donnees/data[252][7]_i_5/O
                         net (fo=550, routed)         8.518    16.093    pipeline/U_banc_donnees/BD_ADDR_i[1]
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.150    16.243 f  pipeline/U_banc_donnees/data[248][7]_i_3/O
                         net (fo=10, routed)          2.213    18.457    pipeline/U_banc_donnees/data[248][7]_i_3_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I1_O)        0.326    18.783 r  pipeline/U_banc_donnees/data[104][7]_i_1/O
                         net (fo=8, routed)           1.425    20.208    pipeline/U_banc_donnees/data[104][7]_i_1_n_0
    SLICE_X55Y0          FDRE                                         r  pipeline/U_banc_donnees/data_reg[104][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_B_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[104][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.815ns  (logic 1.059ns (5.344%)  route 18.756ns (94.656%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE                         0.000     0.000 r  pipeline/EXMEM_B_o_reg[1]/C
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  pipeline/EXMEM_B_o_reg[1]/Q
                         net (fo=192, routed)         6.993     7.452    pipeline/U_banc_donnees/data_reg[145][7]_0[1]
    SLICE_X54Y18         LUT3 (Prop_lut3_I2_O)        0.124     7.576 f  pipeline/U_banc_donnees/data[252][7]_i_5/O
                         net (fo=550, routed)         8.518    16.093    pipeline/U_banc_donnees/BD_ADDR_i[1]
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.150    16.243 f  pipeline/U_banc_donnees/data[248][7]_i_3/O
                         net (fo=10, routed)          2.213    18.457    pipeline/U_banc_donnees/data[248][7]_i_3_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I1_O)        0.326    18.783 r  pipeline/U_banc_donnees/data[104][7]_i_1/O
                         net (fo=8, routed)           1.032    19.815    pipeline/U_banc_donnees/data[104][7]_i_1_n_0
    SLICE_X59Y0          FDRE                                         r  pipeline/U_banc_donnees/data_reg[104][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_B_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[104][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.815ns  (logic 1.059ns (5.344%)  route 18.756ns (94.656%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE                         0.000     0.000 r  pipeline/EXMEM_B_o_reg[1]/C
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  pipeline/EXMEM_B_o_reg[1]/Q
                         net (fo=192, routed)         6.993     7.452    pipeline/U_banc_donnees/data_reg[145][7]_0[1]
    SLICE_X54Y18         LUT3 (Prop_lut3_I2_O)        0.124     7.576 f  pipeline/U_banc_donnees/data[252][7]_i_5/O
                         net (fo=550, routed)         8.518    16.093    pipeline/U_banc_donnees/BD_ADDR_i[1]
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.150    16.243 f  pipeline/U_banc_donnees/data[248][7]_i_3/O
                         net (fo=10, routed)          2.213    18.457    pipeline/U_banc_donnees/data[248][7]_i_3_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I1_O)        0.326    18.783 r  pipeline/U_banc_donnees/data[104][7]_i_1/O
                         net (fo=8, routed)           1.032    19.815    pipeline/U_banc_donnees/data[104][7]_i_1_n_0
    SLICE_X59Y0          FDRE                                         r  pipeline/U_banc_donnees/data_reg[104][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_B_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[109][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.756ns  (logic 1.059ns (5.360%)  route 18.697ns (94.640%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE                         0.000     0.000 r  pipeline/EXMEM_B_o_reg[1]/C
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  pipeline/EXMEM_B_o_reg[1]/Q
                         net (fo=192, routed)         6.993     7.452    pipeline/U_banc_donnees/data_reg[145][7]_0[1]
    SLICE_X54Y18         LUT3 (Prop_lut3_I2_O)        0.124     7.576 f  pipeline/U_banc_donnees/data[252][7]_i_5/O
                         net (fo=550, routed)         8.518    16.093    pipeline/U_banc_donnees/BD_ADDR_i[1]
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.150    16.243 f  pipeline/U_banc_donnees/data[248][7]_i_3/O
                         net (fo=10, routed)          2.208    18.451    pipeline/U_banc_donnees/data[248][7]_i_3_n_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I4_O)        0.326    18.777 r  pipeline/U_banc_donnees/data[109][7]_i_1/O
                         net (fo=8, routed)           0.979    19.756    pipeline/U_banc_donnees/data[109][7]_i_1_n_0
    SLICE_X63Y2          FDRE                                         r  pipeline/U_banc_donnees/data_reg[109][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_B_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[109][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.756ns  (logic 1.059ns (5.360%)  route 18.697ns (94.640%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE                         0.000     0.000 r  pipeline/EXMEM_B_o_reg[1]/C
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  pipeline/EXMEM_B_o_reg[1]/Q
                         net (fo=192, routed)         6.993     7.452    pipeline/U_banc_donnees/data_reg[145][7]_0[1]
    SLICE_X54Y18         LUT3 (Prop_lut3_I2_O)        0.124     7.576 f  pipeline/U_banc_donnees/data[252][7]_i_5/O
                         net (fo=550, routed)         8.518    16.093    pipeline/U_banc_donnees/BD_ADDR_i[1]
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.150    16.243 f  pipeline/U_banc_donnees/data[248][7]_i_3/O
                         net (fo=10, routed)          2.208    18.451    pipeline/U_banc_donnees/data[248][7]_i_3_n_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I4_O)        0.326    18.777 r  pipeline/U_banc_donnees/data[109][7]_i_1/O
                         net (fo=8, routed)           0.979    19.756    pipeline/U_banc_donnees/data[109][7]_i_1_n_0
    SLICE_X63Y2          FDRE                                         r  pipeline/U_banc_donnees/data_reg[109][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_B_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[106][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.687ns  (logic 0.831ns (4.221%)  route 18.856ns (95.779%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE                         0.000     0.000 r  pipeline/EXMEM_B_o_reg[1]/C
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  pipeline/EXMEM_B_o_reg[1]/Q
                         net (fo=192, routed)         6.993     7.452    pipeline/U_banc_donnees/data_reg[145][7]_0[1]
    SLICE_X54Y18         LUT3 (Prop_lut3_I2_O)        0.124     7.576 r  pipeline/U_banc_donnees/data[252][7]_i_5/O
                         net (fo=550, routed)         8.574    16.150    pipeline/U_banc_donnees/BD_ADDR_i[1]
    SLICE_X39Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.274 f  pipeline/U_banc_donnees/data[178][7]_i_2/O
                         net (fo=10, routed)          2.225    18.499    pipeline/U_banc_donnees/data[178][7]_i_2_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.124    18.623 r  pipeline/U_banc_donnees/data[106][7]_i_1/O
                         net (fo=8, routed)           1.064    19.687    pipeline/U_banc_donnees/data[106][7]_i_1_n_0
    SLICE_X58Y2          FDRE                                         r  pipeline/U_banc_donnees/data_reg[106][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_B_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[106][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.687ns  (logic 0.831ns (4.221%)  route 18.856ns (95.779%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE                         0.000     0.000 r  pipeline/EXMEM_B_o_reg[1]/C
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  pipeline/EXMEM_B_o_reg[1]/Q
                         net (fo=192, routed)         6.993     7.452    pipeline/U_banc_donnees/data_reg[145][7]_0[1]
    SLICE_X54Y18         LUT3 (Prop_lut3_I2_O)        0.124     7.576 r  pipeline/U_banc_donnees/data[252][7]_i_5/O
                         net (fo=550, routed)         8.574    16.150    pipeline/U_banc_donnees/BD_ADDR_i[1]
    SLICE_X39Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.274 f  pipeline/U_banc_donnees/data[178][7]_i_2/O
                         net (fo=10, routed)          2.225    18.499    pipeline/U_banc_donnees/data[178][7]_i_2_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.124    18.623 r  pipeline/U_banc_donnees/data[106][7]_i_1/O
                         net (fo=8, routed)           1.064    19.687    pipeline/U_banc_donnees/data[106][7]_i_1_n_0
    SLICE_X58Y2          FDRE                                         r  pipeline/U_banc_donnees/data_reg[106][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_B_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[106][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.687ns  (logic 0.831ns (4.221%)  route 18.856ns (95.779%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE                         0.000     0.000 r  pipeline/EXMEM_B_o_reg[1]/C
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  pipeline/EXMEM_B_o_reg[1]/Q
                         net (fo=192, routed)         6.993     7.452    pipeline/U_banc_donnees/data_reg[145][7]_0[1]
    SLICE_X54Y18         LUT3 (Prop_lut3_I2_O)        0.124     7.576 r  pipeline/U_banc_donnees/data[252][7]_i_5/O
                         net (fo=550, routed)         8.574    16.150    pipeline/U_banc_donnees/BD_ADDR_i[1]
    SLICE_X39Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.274 f  pipeline/U_banc_donnees/data[178][7]_i_2/O
                         net (fo=10, routed)          2.225    18.499    pipeline/U_banc_donnees/data[178][7]_i_2_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.124    18.623 r  pipeline/U_banc_donnees/data[106][7]_i_1/O
                         net (fo=8, routed)           1.064    19.687    pipeline/U_banc_donnees/data[106][7]_i_1_n_0
    SLICE_X58Y2          FDRE                                         r  pipeline/U_banc_donnees/data_reg[106][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_B_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[106][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.626ns  (logic 0.831ns (4.234%)  route 18.795ns (95.766%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE                         0.000     0.000 r  pipeline/EXMEM_B_o_reg[1]/C
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  pipeline/EXMEM_B_o_reg[1]/Q
                         net (fo=192, routed)         6.993     7.452    pipeline/U_banc_donnees/data_reg[145][7]_0[1]
    SLICE_X54Y18         LUT3 (Prop_lut3_I2_O)        0.124     7.576 r  pipeline/U_banc_donnees/data[252][7]_i_5/O
                         net (fo=550, routed)         8.574    16.150    pipeline/U_banc_donnees/BD_ADDR_i[1]
    SLICE_X39Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.274 f  pipeline/U_banc_donnees/data[178][7]_i_2/O
                         net (fo=10, routed)          2.225    18.499    pipeline/U_banc_donnees/data[178][7]_i_2_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.124    18.623 r  pipeline/U_banc_donnees/data[106][7]_i_1/O
                         net (fo=8, routed)           1.003    19.626    pipeline/U_banc_donnees/data[106][7]_i_1_n_0
    SLICE_X56Y6          FDRE                                         r  pipeline/U_banc_donnees/data_reg[106][4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pipeline/DIEX_A_o_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/EXMEM_A_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.167ns (71.035%)  route 0.068ns (28.965%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE                         0.000     0.000 r  pipeline/DIEX_A_o_reg[5]/C
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  pipeline/DIEX_A_o_reg[5]/Q
                         net (fo=5, routed)           0.068     0.235    pipeline/DIEX_A_o[5]
    SLICE_X56Y16         FDRE                                         r  pipeline/EXMEM_A_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/U_banc_instructions/OUTD_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/LIDI_OP_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE                         0.000     0.000 r  pipeline/U_banc_instructions/OUTD_reg[11]/C
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline/U_banc_instructions/OUTD_reg[11]/Q
                         net (fo=4, routed)           0.066     0.207    pipeline/U_banc_instructions/OUTD[11]
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.252 r  pipeline/U_banc_instructions/LIDI_OP_o[3]_i_1/O
                         net (fo=1, routed)           0.000     0.252    pipeline/p_0_in[3]
    SLICE_X56Y16         FDRE                                         r  pipeline/LIDI_OP_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/U_banc_instructions/OUTD_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/LIDI_B_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE                         0.000     0.000 r  pipeline/U_banc_instructions/OUTD_reg[21]/C
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline/U_banc_instructions/OUTD_reg[21]/Q
                         net (fo=4, routed)           0.122     0.263    pipeline/OUTD[21]
    SLICE_X54Y20         FDRE                                         r  pipeline/LIDI_B_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/U_banc_instructions/OUTD_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/LIDI_A_o_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE                         0.000     0.000 r  pipeline/U_banc_instructions/OUTD_reg[4]/C
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pipeline/U_banc_instructions/OUTD_reg[4]/Q
                         net (fo=2, routed)           0.101     0.265    pipeline/OUTD[4]
    SLICE_X58Y16         FDRE                                         r  pipeline/LIDI_A_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/U_banc_instructions/OUTD_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/LIDI_A_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE                         0.000     0.000 r  pipeline/U_banc_instructions/OUTD_reg[1]/C
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline/U_banc_instructions/OUTD_reg[1]/Q
                         net (fo=2, routed)           0.124     0.265    pipeline/OUTD[1]
    SLICE_X55Y16         FDRE                                         r  pipeline/LIDI_A_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/LIDI_A_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/DIEX_A_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.146ns (54.673%)  route 0.121ns (45.327%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE                         0.000     0.000 r  pipeline/LIDI_A_o_reg[1]/C
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pipeline/LIDI_A_o_reg[1]/Q
                         net (fo=3, routed)           0.121     0.267    pipeline/LIDI_A_o[1]
    SLICE_X54Y17         FDRE                                         r  pipeline/DIEX_A_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/U_banc_instructions/OUTD_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/LIDI_A_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.699%)  route 0.127ns (47.301%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE                         0.000     0.000 r  pipeline/U_banc_instructions/OUTD_reg[0]/C
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline/U_banc_instructions/OUTD_reg[0]/Q
                         net (fo=2, routed)           0.127     0.268    pipeline/OUTD[0]
    SLICE_X54Y16         FDRE                                         r  pipeline/LIDI_A_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg/digit_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.660%)  route 0.127ns (47.340%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE                         0.000     0.000 r  seven_seg/counter_reg[18]/C
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seven_seg/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     0.268    seven_seg/p_0_in[0]
    SLICE_X59Y24         FDRE                                         r  seven_seg/digit_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/U_banc_instructions/OUTD_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/LIDI_A_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.107%)  route 0.135ns (48.893%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  pipeline/U_banc_instructions/OUTD_reg[3]/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline/U_banc_instructions/OUTD_reg[3]/Q
                         net (fo=2, routed)           0.135     0.276    pipeline/OUTD[3]
    SLICE_X58Y16         FDRE                                         r  pipeline/LIDI_A_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/U_banc_instructions/OUTD_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/LIDI_C_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.229%)  route 0.128ns (43.771%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE                         0.000     0.000 r  pipeline/U_banc_instructions/OUTD_reg[25]/C
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pipeline/U_banc_instructions/OUTD_reg[25]/Q
                         net (fo=4, routed)           0.128     0.292    pipeline/OUTD[25]
    SLICE_X54Y19         FDRE                                         r  pipeline/LIDI_C_o_reg[1]/D
  -------------------------------------------------------------------    -------------------





