<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Adder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Adder_Tester_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BusSplit_Tester_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Comparator_Tester_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstructionDecoder_Tester_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux2To1_Tester_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux8To1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux8To1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux8To1.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux_Tester_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Register_Tester_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ShiftLeft_Tester_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TinyCPUTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TinyCPUTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TinyCPUTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TinyCPUTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1433282664" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1433282664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433284571" xil_pn:in_ck="-5120488162981894583" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1433284571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="Adder_Tester.v"/>
      <outfile xil_pn:name="Ander.v"/>
      <outfile xil_pn:name="BusSplit.v"/>
      <outfile xil_pn:name="BusSplit_Tester.v"/>
      <outfile xil_pn:name="Comparator.v"/>
      <outfile xil_pn:name="Comparator_Tester.v"/>
      <outfile xil_pn:name="InstructionDecoder.v"/>
      <outfile xil_pn:name="InstructionDecoder_Tester.v"/>
      <outfile xil_pn:name="Mux2To1.v"/>
      <outfile xil_pn:name="Mux2To1_Tester.v"/>
      <outfile xil_pn:name="Mux8To1.v"/>
      <outfile xil_pn:name="Mux_Tester.v"/>
      <outfile xil_pn:name="Nander.v"/>
      <outfile xil_pn:name="Orer.v"/>
      <outfile xil_pn:name="Register8bit.v"/>
      <outfile xil_pn:name="Register_Tester.v"/>
      <outfile xil_pn:name="ShiftLeft.v"/>
      <outfile xil_pn:name="ShiftLeft_Tester.v"/>
      <outfile xil_pn:name="ShiftRight.v"/>
      <outfile xil_pn:name="TinyCPU.v"/>
      <outfile xil_pn:name="TinyCPUTest.v"/>
      <outfile xil_pn:name="Xorer.v"/>
    </transform>
    <transform xil_pn:end_ts="1433282664" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3896936655535060701" xil_pn:start_ts="1433282664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433282664" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8191379448939257793" xil_pn:start_ts="1433282664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433282664" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1341409530276868759" xil_pn:start_ts="1433282664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433284573" xil_pn:in_ck="-5120488162981894583" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1433284573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="Adder_Tester.v"/>
      <outfile xil_pn:name="Ander.v"/>
      <outfile xil_pn:name="BusSplit.v"/>
      <outfile xil_pn:name="BusSplit_Tester.v"/>
      <outfile xil_pn:name="Comparator.v"/>
      <outfile xil_pn:name="Comparator_Tester.v"/>
      <outfile xil_pn:name="InstructionDecoder.v"/>
      <outfile xil_pn:name="InstructionDecoder_Tester.v"/>
      <outfile xil_pn:name="Mux2To1.v"/>
      <outfile xil_pn:name="Mux2To1_Tester.v"/>
      <outfile xil_pn:name="Mux8To1.v"/>
      <outfile xil_pn:name="Mux_Tester.v"/>
      <outfile xil_pn:name="Nander.v"/>
      <outfile xil_pn:name="Orer.v"/>
      <outfile xil_pn:name="Register8bit.v"/>
      <outfile xil_pn:name="Register_Tester.v"/>
      <outfile xil_pn:name="ShiftLeft.v"/>
      <outfile xil_pn:name="ShiftLeft_Tester.v"/>
      <outfile xil_pn:name="ShiftRight.v"/>
      <outfile xil_pn:name="TinyCPU.v"/>
      <outfile xil_pn:name="TinyCPUTest.v"/>
      <outfile xil_pn:name="Xorer.v"/>
    </transform>
    <transform xil_pn:end_ts="1433284576" xil_pn:in_ck="-5120488162981894583" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2311344506665676821" xil_pn:start_ts="1433284573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TinyCPUTest_beh.prj"/>
      <outfile xil_pn:name="TinyCPUTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1433284576" xil_pn:in_ck="-290577804650168463" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2788373442243059912" xil_pn:start_ts="1433284576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TinyCPUTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
