# vsim -L /software/dk/nangate45/verilog/msim6.2g -do {run -all} -c -pli /software/synopsys/syn_current/auxx/syn/power/vpower/lib-linux/libvpower.so -sdftyp /tb_filter/DUT=../syn/netlist/filter_top.sdf work.tb_filter 
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-3865) Due to PLI being present, full design access is being specified.
# Loading /software/synopsys/syn_current/auxx/syn/power/vpower/lib-linux/libvpower.so
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-398.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.tb_filter(fast)
# Loading work.filter_top(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.CLKBUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.MUX2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading instances from ../syn/netlist/filter_top.sdf
# ** Warning: (vsim-3017) tb_filter.v(30): [TFMPC] - Too few port connections. Expected 8, found 7.
#         Region: /tb_filter/DUT
# ** Warning: (vsim-3722) tb_filter.v(30): [TFMPC] - Missing connection for port 'A'.
# ** Warning: (vsim-3017) ../syn/netlist/filter_top.v(653): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /tb_filter/DUT/VOUT_reg
# ** Warning: (vsim-3722) ../syn/netlist/filter_top.v(653): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ../syn/netlist/filter_top.v(3243): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_filter/DUT/add_6_root_add_0_root_add_73_U1_7
# ** Warning: (vsim-3722) ../syn/netlist/filter_top.v(3243): [TFMPC] - Missing connection for port 'CO'.
# ** Warning: (vsim-3017) ../syn/netlist/filter_top.v(3268): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_filter/DUT/add_8_root_add_0_root_add_73_U1_7
# ** Warning: (vsim-3722) ../syn/netlist/filter_top.v(3268): [TFMPC] - Missing connection for port 'CO'.
# ** Warning: (vsim-3017) ../syn/netlist/filter_top.v(3293): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_filter/DUT/add_9_root_add_0_root_add_73_U1_7
# ** Warning: (vsim-3722) ../syn/netlist/filter_top.v(3293): [TFMPC] - Missing connection for port 'CO'.
# ** Warning: (vsim-3017) ../syn/netlist/filter_top.v(3318): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_filter/DUT/add_7_root_add_0_root_add_73_U1_7
# ** Warning: (vsim-3722) ../syn/netlist/filter_top.v(3318): [TFMPC] - Missing connection for port 'CO'.
# ** Warning: (vsim-3017) ../syn/netlist/filter_top.v(3343): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_filter/DUT/add_2_root_add_0_root_add_73_U1_7
# ** Warning: (vsim-3722) ../syn/netlist/filter_top.v(3343): [TFMPC] - Missing connection for port 'CO'.
# ** Warning: (vsim-3017) ../syn/netlist/filter_top.v(3368): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_filter/DUT/add_3_root_add_0_root_add_73_U1_7
# ** Warning: (vsim-3722) ../syn/netlist/filter_top.v(3368): [TFMPC] - Missing connection for port 'CO'.
# ** Warning: (vsim-3017) ../syn/netlist/filter_top.v(3393): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_filter/DUT/add_5_root_add_0_root_add_73_U1_7
# ** Warning: (vsim-3722) ../syn/netlist/filter_top.v(3393): [TFMPC] - Missing connection for port 'CO'.
# ** Warning: (vsim-3017) ../syn/netlist/filter_top.v(3418): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_filter/DUT/add_4_root_add_0_root_add_73_U1_7
# ** Warning: (vsim-3722) ../syn/netlist/filter_top.v(3418): [TFMPC] - Missing connection for port 'CO'.
# ** Warning: (vsim-3017) ../syn/netlist/filter_top.v(3443): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_filter/DUT/add_1_root_add_0_root_add_73_U1_7
# ** Warning: (vsim-3722) ../syn/netlist/filter_top.v(3443): [TFMPC] - Missing connection for port 'CO'.
# ** Warning: (vsim-3017) ../syn/netlist/filter_top.v(3467): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_filter/DUT/add_0_root_add_0_root_add_73_U1_7
# ** Warning: (vsim-3722) ../syn/netlist/filter_top.v(3467): [TFMPC] - Missing connection for port 'CO'.
# Loading timing data from ../syn/netlist/filter_top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ns  Iteration: 0  Region: /tb_filter  File: tb_filter.v
# run -all 
#    0
#   -1
#   -1
#   -3
#    0
#    5
#   19
#   33
#   47
#   54
#   58
#   53
#   45
#   31
#   15
#   -5
#  -23
#  -42
#  -54
#  -63
#  -65
#  -62
#  -52
#  -39
#  -21
#   -2
#   17
#   34
#   47
#   54
#   58
#   53
#   45
#   31
#   15
#   -5
#  -23
#  -42
#  -54
#  -63
#  -65
#  -62
#  -52
#  -39
#  -21
#   -2
#   17
#   34
#   47
#   55
#   59
#   54
#   46
#   33
#   16
#   -4
#  -22
#  -41
#  -54
#  -63
#  -65
#  -62
#  -52
#  -39
#  -21
#   -2
#   17
#   34
#   47
#   55
#   59
#   54
#   46
#   32
#   15
#   -5
#  -23
#  -42
#  -54
#  -63
#  -65
#  -62
#  -52
#  -39
#  -21
#   -2
#   17
#   34
#   47
#   54
#   58
#   53
#   45
#   31
#   15
#   -4
#  -22
#  -40
#  -52
#  -61
#  -64
#  -62
#  -53
#  -41
#  -23
#   -4
#   16
#   32
#   46
#   53
#   57
#   52
#   45
#   31
#   15
#   -5
#  -23
#  -42
#  -54
#  -64
#  -66
#  -64
#  -54
#  -41
#  -22
#   -4
#   16
#   33
#   46
#   54
#   59
#   55
#   47
#   33
#   16
#   -3
#  -22
#  -40
#  -52
#  -61
#  -64
#  -62
#  -53
#  -40
#  -22
#   -3
#   17
#   34
#   47
#   54
#   58
#   53
#   45
#   32
#   16
#   -4
#  -22
#  -41
#  -54
#  -64
#  -66
#  -63
#  -53
#  -40
#  -21
#   -3
#   16
#   33
#   46
#   54
#   59
#   55
#   47
#   33
#   16
#   -4
#  -23
#  -41
#  -53
#  -62
#  -64
#  -61
#  -52
#  -39
#  -21
#   -2
#   17
#   33
#   46
#   53
#   57
#   53
#   46
#   33
#   17
#   -3
#  -22
#  -40
#  -53
# Reached EOF!
# ** Note: $finish    : tb_filter.v(81)
#    Time: 2030 ns  Iteration: 0  Instance: /tb_filter
