INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chip_Design/SEMESTER_2/Vivado/Project_02/06_CD4017B/06_CD4017B.srcs/sources_1/new/CD4017B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CD4017B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chip_Design/SEMESTER_2/Vivado/Project_02/06_CD4017B/06_CD4017B.srcs/sim_1/new/CD4017B_Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CD4017B_Testbench
