FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 *  Driver for the Auvitek USB bridge
 *
 *  Copyright (c) 2008 Steven Toth <stoth@linuxtv.org>
 */

/* We'll start to rename these registers once we have a better
 * understanding of their meaning.
 */
#define REG_000 0x000
#define REG_001 0x001
#define REG_002 0x002
#define REG_003 0x003

#define AU0828_SENSORCTRL_100 0x100
#define AU0828_SENSORCTRL_VBI_103 0x103

/* I2C registers */
#define AU0828_I2C_TRIGGER_200		0x200
#define AU0828_I2C_STATUS_201		0x201
#define AU0828_I2C_CLK_DIVIDER_202	0x202
#define AU0828_I2C_DEST_ADDR_203	0x203
#define AU0828_I2C_WRITE_FIFO_205	0x205
#define AU0828_I2C_READ_FIFO_209	0x209
#define AU0828_I2C_MULTIBYTE_MODE_2FF	0x2ff

/* Audio registers */
#define AU0828_AUDIOCTRL_50C 0x50C

#define REG_600 0x600

/*********************************************************************/
/* Here are constants for values associated with the above registers */

/* bench 27012.0.0 d579a4f60a66 */
/* bench 27012.0.1 1cde0193676b */
/* bench 27012.0.2 b7039e260aa2 */
/* bench 27012.0.3 cfd9de94210e */
/* bench 27012.0.4 d86c971df8f0 */
/* bench 27012.0.5 66d83fd85bc1 */
/* bench 27012.0.6 73c752a3d778 */
/* bench 27012.0.7 76d4f23585f0 */
/* bench 27012.0.8 f0850b688892 */
/* bench 27012.0.9 289ffca9724e */
#define AU0828_I2C_TRIGGER_READ		0x20
#define AU0828_I2C_TRIGGER_HOLD		0x40

/* I2C Status (Reg 0x201) */
#define AU0828_I2C_STATUS_READ_DONE	0x01
#define AU0828_I2C_STATUS_NO_READ_ACK	0x02
#define AU0828_I2C_STATUS_WRITE_DONE	0x04
#define AU0828_I2C_STATUS_NO_WRITE_ACK	0x08
/* bench 17756.3.0 a9e28396ccbf */
/* bench 17756.3.1 fdb49d67d613 */
/* bench 17756.3.2 77f3c78c8db5 */
/* bench 17756.3.3 4b670014b61a */
/* bench 17756.3.4 521ee39621bd */
/* bench 17756.3.5 961a9a66d241 */
/* bench 17756.3.6 2b0c9eaa1ad0 */
#define AU0828_I2C_STATUS_BUSY		0x10

/* I2C Clock Divider (Reg 0x202) */
#define AU0828_I2C_CLK_250KHZ 0x07
#define AU0828_I2C_CLK_100KHZ 0x14
#define AU0828_I2C_CLK_30KHZ  0x40
#define AU0828_I2C_CLK_20KHZ  0x60
