<dec f='tvm/meta_schedule/schedule_rule/multi_level_tiling.h' l='100' type='std::unordered_map&lt;int, tir::BlockRV&gt;'/>
<use f='tvm/meta_schedule/schedule_rule/multi_level_tiling.cc' l='138' u='m' c='_ZNK3tvm13meta_schedule20MultiLevelTilingNode13AddWriteReuseENS0_5StateE'/>
<use f='tvm/meta_schedule/schedule_rule/multi_level_tiling.cc' l='152' u='m' c='_ZNK3tvm13meta_schedule20MultiLevelTilingNode13AddWriteReuseENS0_5StateE'/>
<offset>832</offset>
<doc f='tvm/meta_schedule/schedule_rule/multi_level_tiling.h' l='99'>/*! \brief The mapping from buffer index to write cache block. */</doc>
<use f='tvm/meta_schedule/schedule_rule/multi_level_tiling_tensor_core.cc' l='243' u='m' c='_ZNK3tvm13meta_schedule30MultiLevelTilingTensorCoreNode23AddWriteReuseTensorCoreENS0_15TensorCoreStateE'/>
<use f='tvm/meta_schedule/schedule_rule/multi_level_tiling_tensor_core.cc' l='244' u='m' c='_ZNK3tvm13meta_schedule30MultiLevelTilingTensorCoreNode23AddWriteReuseTensorCoreENS0_15TensorCoreStateE'/>
