Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Feb 17 11:40:32 2017
| Host         : Lenovo-IdeaPad-Y480 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file watch_control_sets_placed.rpt
| Design       : watch
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |            8 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+----------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+---------------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG | sec_l_addEn               | sec_l[3]_i_1_n_0     |                1 |              4 |
|  clk_IBUF_BUFG | num0_scan_data[3]_i_1_n_0 |                      |                3 |              4 |
|  clk_IBUF_BUFG | min_l_addEn               | min_l[3]_i_1_n_0     |                1 |              4 |
|  clk_IBUF_BUFG | hour_l_addEn              | hour_l[3]_i_1_n_0    |                1 |              4 |
|  clk_IBUF_BUFG |                           | num0_seg7[6]_i_1_n_0 |                1 |              7 |
|  clk_IBUF_BUFG |                           |                      |                8 |             17 |
|  clk_IBUF_BUFG |                           | count[0]_i_1_n_0     |                7 |             27 |
+----------------+---------------------------+----------------------+------------------+----------------+


