(pcb "/home/sq7eqe/git/varbose-potato/voltmeter/ICL7107.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.6-c6e7f7d~86~ubuntu18.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  175260 -128270  86360 -128270  86360 -59690  175260 -59690
            175260 -128270)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 400)
      (clearance 250.1)
      (clearance 250.1 (type default_smd))
      (clearance 62.5 (type smd_smd))
    )
  )
  (placement
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (place D2 157480 -114300 front 270 (PN 1N4148))
      (place D1 163830 -121920 front 90 (PN 1N4148))
    )
    (component "LED-display_x4:LED-Display_x4_package"
      (place D3 92710 -71120 front 0 (PN "LED-Display_x4_CA"))
    )
    (component "logo-sq7eqe:cc-by-sa"
      (place G1 99060 -93980 front 90 (PN "CC-BY-SA"))
      (place LOGO1 137160 -105410 front 0 (PN Logo_Open_Hardware_Large))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P2.54mm_Vertical
      (place R5 113030 -123190 front 270 (PN 470R))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (place C1 124460 -97790 front 270 (PN 100p))
    )
    (component Capacitor_THT:C_Rect_L7.0mm_W2.5mm_P5.00mm
      (place C2 124460 -80010 front 270 (PN 0.47u))
      (place C9 132080 -97790 front 90 (PN 100n))
      (place C10 152400 -71120 front 270 (PN 0.47u))
    )
    (component Capacitor_THT:C_Rect_L7.0mm_W2.5mm_P5.00mm::1
      (place C3 154940 -110490 front 90 (PN 0.47u))
      (place C4 124460 -71120 front 270 (PN 0.22u))
      (place C5 124460 -93980 front 90 (PN 0.1u))
      (place C7 158750 -71120 front 270 (PN 100n))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place C6 168910 -73660 front 270 (PN 100u))
      (place C8 139700 -97790 front 90 (PN 100u))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm::1
      (place C11 144780 -85090 front 0 (PN 10u))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (place D4 152400 -80010 front 270 (PN 1N4001))
      (place D5 97790 -63500 front 0 (PN 1N4001))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal::1"
      (place D6 111760 -63500 front 0 (PN 1N4001))
      (place D7 125730 -63500 front 0 (PN 1N4001))
      (place D8 139700 -63500 front 0 (PN 1N4001))
    )
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal::1"
      (place D9 144780 -78740 front 90 (PN 1N914))
    )
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal::2"
      (place D10 148590 -71120 front 270 (PN 1N914))
    )
    (component "TerminalBlock:TerminalBlock_Altech_AK300-2_P5.00mm"
      (place J1 167640 -90170 front 90 (PN "+9...12V DC"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (place J2 106680 -123190 front 270 (PN "DP conn."))
    )
    (component "TerminalBlock:TerminalBlock_Altech_AK300-2_P5.00mm::1"
      (place J3 167640 -105410 front 90 (PN "meas. conn"))
    )
    (component MountingHole:MountingHole_2.2mm_M2_Pad
      (place M1 91440 -63500 front 0 (PN M2.2))
      (place M3 171450 -124460 front 0 (PN M2.2))
    )
    (component MountingHole:MountingHole_2.2mm_M2_Pad::1
      (place M2 171450 -63500 front 0 (PN M2.2))
      (place M4 91440 -124460 front 0 (PN M2.2))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R2 140970 -115570 front 180 (PN 6k8))
      (place R1 160020 -110490 front 0 (PN 1M))
      (place R3 124460 -106680 front 270 (PN 100k))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal::1
      (place R4 128270 -92710 front 90 (PN 47k))
    )
    (component Potentiometer_THT:Potentiometer_Vishay_43_Horizontal
      (place RV1 149860 -110490 front 90 (PN 20k))
    )
    (component Connector_Pin:Pin_D1.0mm_L10.0mm
      (place TP1 134620 -121920 front 270 (PN ~))
    )
    (component Connector_Pin:Pin_D1.0mm_L10.0mm::1
      (place TP2 154940 -100330 front 0 (PN ~))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline"
      (place U1 140970 -119380 front 270 (PN "LM285Z-1.2"))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place U2 119380 -118110 front 180 (PN ICL7107))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline::1"
      (place U3 148590 -95250 front 270 (PN L7805))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place U4 132080 -71120 front 0 (PN 4069))
    )
  )
  (library
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (outline (path signal 50  8670 1250  -1050 1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  1810 1000  1810 -1000))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "LED-display_x4:LED-Display_x4_package"
      (outline (path signal 120  -3810 7620  -5080 7620))
      (outline (path signal 120  -3810 1270  -3810 7620))
      (outline (path signal 120  -3810 -53340  -5080 -53340))
      (outline (path signal 120  -3810 -46990  -3810 -53340))
      (outline (path signal 120  1270 1270  1270 -46990))
      (outline (path signal 120  1270 -46990  -3810 -46990))
      (outline (path signal 120  1270 1270  -3810 1270))
      (outline (path signal 120  -5080 -53340  -5080 -48260))
      (outline (path signal 120  -5080 -48260  -12700 -48260))
      (outline (path signal 120  -12700 2540  -5080 2540))
      (outline (path signal 120  -5080 2540  -5080 7620))
      (outline (path signal 120  -12700 2540  -13335 2540))
      (outline (path signal 120  -13335 2540  -13335 -48260))
      (outline (path signal 120  -13335 -48260  -12700 -48260))
      (outline (path signal 120  -5080 7620  -3810 7620))
      (outline (path signal 120  -3810 7620  -3810 1270))
      (outline (path signal 120  -3810 1270  1270 1270))
      (outline (path signal 120  1270 1270  1270 -46990))
      (outline (path signal 120  1270 -46990  -3810 -46990))
      (outline (path signal 120  -3810 -46990  -3810 -53340))
      (outline (path signal 120  -3810 -53340  -5080 -53340))
      (outline (path signal 120  -5080 -53340  -5080 -48260))
      (outline (path signal 120  -5080 -48260  -5080 2540))
      (outline (path signal 120  -5080 2540  -5080 7620))
      (pin Round[A]Pad_1524_um 36 -2540 -25400)
      (pin Round[A]Pad_1524_um 35 -2540 -27940)
      (pin Round[A]Pad_1524_um 34 -2540 -30480)
      (pin Round[A]Pad_1524_um 33 -2540 -33020)
      (pin Round[A]Pad_1524_um 32 -2540 -35560)
      (pin Round[A]Pad_1524_um 31 -2540 -38100)
      (pin Round[A]Pad_1524_um 30 -2540 -40640)
      (pin Round[A]Pad_1524_um 29 -2540 -43180)
      (pin Round[A]Pad_1524_um 28 -2540 -45720)
      (pin Round[A]Pad_1524_um 27 0 -45720)
      (pin Round[A]Pad_1524_um 26 0 -43180)
      (pin Round[A]Pad_1524_um 25 0 -40640)
      (pin Round[A]Pad_1524_um 24 0 -38100)
      (pin Round[A]Pad_1524_um 23 0 -35560)
      (pin Round[A]Pad_1524_um 22 0 -33020)
      (pin Round[A]Pad_1524_um 21 0 -30480)
      (pin Round[A]Pad_1524_um 20 0 -27940)
      (pin Rect[A]Pad_1524x1524_um 19 0 -25400)
      (pin Round[A]Pad_1524_um 18 -2540 0)
      (pin Round[A]Pad_1524_um 17 -2540 -2540)
      (pin Round[A]Pad_1524_um 16 -2540 -5080)
      (pin Round[A]Pad_1524_um 15 -2540 -7620)
      (pin Round[A]Pad_1524_um 14 -2540 -10160)
      (pin Round[A]Pad_1524_um 13 -2540 -12700)
      (pin Round[A]Pad_1524_um 12 -2540 -15240)
      (pin Round[A]Pad_1524_um 11 -2540 -17780)
      (pin Round[A]Pad_1524_um 10 -2540 -20320)
      (pin Round[A]Pad_1524_um 9 0 -20320)
      (pin Round[A]Pad_1524_um 8 0 -17780)
      (pin Round[A]Pad_1524_um 7 0 -15240)
      (pin Round[A]Pad_1524_um 6 0 -12700)
      (pin Round[A]Pad_1524_um 5 0 -10160)
      (pin Round[A]Pad_1524_um 4 0 -7620)
      (pin Round[A]Pad_1524_um 3 0 -5080)
      (pin Round[A]Pad_1524_um 2 0 -2540)
      (pin Rect[A]Pad_1524x1524_um 1 0 0)
    )
    (image "logo-sq7eqe:cc-by-sa"
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P2.54mm_Vertical
      (outline (path signal 100  800 0  720.775 -347.107  498.792 -625.465  178.017 -779.942
            -178.017 -779.942  -498.792 -625.465  -720.775 -347.107  -800 0
            -720.775 347.107  -498.792 625.465  -178.017 779.942  178.017 779.942
            498.792 625.465  720.775 347.107  800 0))
      (outline (path signal 120  920 0  840.462 -374.198  615.6 -683.693  284.296 -874.972
            -96.166 -914.96  -460 -796.743  -744.296 -540.762  -899.896 -191.279
            -899.896 191.279  -744.296 540.762  -460 796.743  -96.166 914.96
            284.296 874.972  615.6 683.693  840.462 374.198  920 0))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 120  920 0  1540 0))
      (outline (path signal 50  -1050 1050  -1050 -1050))
      (outline (path signal 50  -1050 -1050  3490 -1050))
      (outline (path signal 50  3490 -1050  3490 1050))
      (outline (path signal 50  3490 1050  -1050 1050))
      (pin Oval[A]Pad_1400x1400_um 2 2540 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (outline (path signal 50  6050 1200  -1050 1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  350 950  350 -950))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Rect_L7.0mm_W2.5mm_P5.00mm
      (outline (path signal 100  -1000 1250  -1000 -1250))
      (outline (path signal 100  -1000 -1250  6000 -1250))
      (outline (path signal 100  6000 -1250  6000 1250))
      (outline (path signal 100  6000 1250  -1000 1250))
      (outline (path signal 120  -1120 1370  6120 1370))
      (outline (path signal 120  -1120 -1370  6120 -1370))
      (outline (path signal 120  -1120 1370  -1120 -1370))
      (outline (path signal 120  6120 1370  6120 -1370))
      (outline (path signal 50  -1250 1500  -1250 -1500))
      (outline (path signal 50  -1250 -1500  6250 -1500))
      (outline (path signal 50  6250 -1500  6250 1500))
      (outline (path signal 50  6250 1500  -1250 1500))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Rect_L7.0mm_W2.5mm_P5.00mm::1
      (outline (path signal 50  6250 1500  -1250 1500))
      (outline (path signal 50  6250 -1500  6250 1500))
      (outline (path signal 50  -1250 -1500  6250 -1500))
      (outline (path signal 50  -1250 1500  -1250 -1500))
      (outline (path signal 120  6120 1370  6120 -1370))
      (outline (path signal 120  -1120 1370  -1120 -1370))
      (outline (path signal 120  -1120 -1370  6120 -1370))
      (outline (path signal 120  -1120 1370  6120 1370))
      (outline (path signal 100  6000 1250  -1000 1250))
      (outline (path signal 100  6000 -1250  6000 1250))
      (outline (path signal 100  -1000 -1250  6000 -1250))
      (outline (path signal 100  -1000 1250  -1000 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 50  4000 0  3920.09 -658.118  3685 -1277.99  3308.41 -1823.59
            2812.18 -2263.21  2225.16 -2571.3  1581.48 -2729.95  918.524 -2729.95
            274.837 -2571.3  -312.178 -2263.21  -808.405 -1823.59  -1185 -1277.99
            -1420.09 -658.118  -1500 0  -1420.09 658.118  -1185 1277.99
            -808.405 1823.59  -312.178 2263.21  274.837 2571.3  918.524 2729.95
            1581.48 2729.95  2225.16 2571.3  2812.18 2263.21  3308.41 1823.59
            3685 1277.99  3920.09 658.118  4000 0))
      (outline (path signal 120  3870 0  3787.69 -651.568  3545.92 -1262.19  3159.9 -1793.51
            2653.87 -2212.14  2059.62 -2491.77  1414.51 -2614.83  759.061 -2573.59
            134.458 -2370.65  -420.051 -2018.74  -869.625 -1540  -1186.01 -964.486
            -1349.34 -328.373  -1349.34 328.373  -1186.01 964.486  -869.625 1540
            -420.051 2018.74  134.458 2370.65  759.061 2573.59  1414.51 2614.83
            2059.62 2491.77  2653.87 2212.14  3159.9 1793.51  3545.92 1262.19
            3787.69 651.568  3870 0))
      (outline (path signal 100  3750 0  3671.46 -621.725  3440.77 -1204.38  3072.42 -1711.37
            2589.57 -2110.82  2022.54 -2377.64  1406.98 -2495.07  781.547 -2455.72
            185.552 -2262.07  -343.56 -1926.28  -772.542 -1469.46  -1074.44 -920.311
            -1230.29 -313.333  -1230.29 313.333  -1074.44 920.311  -772.542 1469.46
            -343.56 1926.28  185.552 2262.07  781.547 2455.72  1406.98 2495.07
            2022.54 2377.64  2589.57 2110.82  3072.42 1711.37  3440.77 1204.38
            3671.46 621.725  3750 0))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm::1
      (outline (path signal 100  3750 0  3671.46 -621.725  3440.77 -1204.38  3072.42 -1711.37
            2589.57 -2110.82  2022.54 -2377.64  1406.98 -2495.07  781.547 -2455.72
            185.552 -2262.07  -343.56 -1926.28  -772.542 -1469.46  -1074.44 -920.311
            -1230.29 -313.333  -1230.29 313.333  -1074.44 920.311  -772.542 1469.46
            -343.56 1926.28  185.552 2262.07  781.547 2455.72  1406.98 2495.07
            2022.54 2377.64  2589.57 2110.82  3072.42 1711.37  3440.77 1204.38
            3671.46 621.725  3750 0))
      (outline (path signal 120  3870 0  3787.69 -651.568  3545.92 -1262.19  3159.9 -1793.51
            2653.87 -2212.14  2059.62 -2491.77  1414.51 -2614.83  759.061 -2573.59
            134.458 -2370.65  -420.051 -2018.74  -869.625 -1540  -1186.01 -964.486
            -1349.34 -328.373  -1349.34 328.373  -1186.01 964.486  -869.625 1540
            -420.051 2018.74  134.458 2370.65  759.061 2573.59  1414.51 2614.83
            2059.62 2491.77  2653.87 2212.14  3159.9 1793.51  3545.92 1262.19
            3787.69 651.568  3870 0))
      (outline (path signal 50  4000 0  3920.09 -658.118  3685 -1277.99  3308.41 -1823.59
            2812.18 -2263.21  2225.16 -2571.3  1581.48 -2729.95  918.524 -2729.95
            274.837 -2571.3  -312.178 -2263.21  -808.405 -1823.59  -1185 -1277.99
            -1420.09 -658.118  -1500 0  -1420.09 658.118  -1185 1277.99
            -808.405 1823.59  -312.178 2263.21  274.837 2571.3  918.524 2729.95
            1581.48 2729.95  2225.16 2571.3  2812.18 2263.21  3308.41 1823.59
            3685 1277.99  3920.09 658.118  4000 0))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (outline (path signal 100  2480 1350  2480 -1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  11510 1600  -1350 1600))
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal::1"
      (outline (path signal 50  11510 1600  -1350 1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  2480 1350  2480 -1350))
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal::1"
      (outline (path signal 100  1810 1000  1810 -1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  8670 1250  -1050 1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal::2"
      (outline (path signal 50  8670 1250  -1050 1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  1810 1000  1810 -1000))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "TerminalBlock:TerminalBlock_Altech_AK300-2_P5.00mm"
      (outline (path signal 50  8360 -6470  -2830 -6470))
      (outline (path signal 50  8360 -6470  8360 6470))
      (outline (path signal 50  -2830 6470  -2830 -6470))
      (outline (path signal 50  -2830 6470  8360 6470))
      (outline (path signal 100  3360 250  6670 250))
      (outline (path signal 100  2980 250  3360 250))
      (outline (path signal 100  7050 250  6670 250))
      (outline (path signal 100  6670 640  3360 640))
      (outline (path signal 100  7610 640  6670 640))
      (outline (path signal 100  1660 640  3360 640))
      (outline (path signal 100  -1640 640  1660 640))
      (outline (path signal 100  -2580 640  -1640 640))
      (outline (path signal 100  1660 250  -1640 250))
      (outline (path signal 100  2040 250  1660 250))
      (outline (path signal 100  -2020 250  -1640 250))
      (outline (path signal 100  -1490 4320  1560 4950))
      (outline (path signal 100  -1620 4450  1440 5080))
      (outline (path signal 100  3520 4320  6560 4950))
      (outline (path signal 100  3390 4450  6440 5080))
      (outline (path signal 100  2040 5970  -2020 5970))
      (outline (path signal 100  -2020 3430  -2020 5970))
      (outline (path signal 100  2040 3430  -2020 3430))
      (outline (path signal 100  2040 3430  2040 5970))
      (outline (path signal 100  7050 3430  2980 3430))
      (outline (path signal 100  7050 5970  7050 3430))
      (outline (path signal 100  2980 5970  7050 5970))
      (outline (path signal 100  2980 3430  2980 5970))
      (outline (path signal 100  7610 3170  7610 1650))
      (outline (path signal 100  -2580 3170  -2580 6220))
      (outline (path signal 100  -2580 3170  7610 3170))
      (outline (path signal 100  7610 640  7610 -4060))
      (outline (path signal 100  7610 1650  7610 640))
      (outline (path signal 100  -2580 640  -2580 3170))
      (outline (path signal 100  -2580 -6220  -2580 640))
      (outline (path signal 100  6670 -510  6280 -510))
      (outline (path signal 100  3360 -510  3740 -510))
      (outline (path signal 100  1660 -510  1280 -510))
      (outline (path signal 100  -1640 -510  -1260 -510))
      (outline (path signal 100  -1640 -3680  -1640 -510))
      (outline (path signal 100  1660 -3680  -1640 -3680))
      (outline (path signal 100  1660 -3680  1660 -510))
      (outline (path signal 100  3360 -3680  3360 -510))
      (outline (path signal 100  6670 -3680  3360 -3680))
      (outline (path signal 100  6670 -3680  6670 -510))
      (outline (path signal 100  -2020 -4320  -2020 -6220))
      (outline (path signal 100  2040 -4320  2040 250))
      (outline (path signal 100  2040 -4320  -2020 -4320))
      (outline (path signal 100  7050 -4320  7050 -6220))
      (outline (path signal 100  2980 -4320  2980 250))
      (outline (path signal 100  2980 -4320  7050 -4320))
      (outline (path signal 100  -2020 -6220  2040 -6220))
      (outline (path signal 100  -2580 -6220  -2020 -6220))
      (outline (path signal 100  -2020 250  -2020 -4320))
      (outline (path signal 100  2040 -6220  2980 -6220))
      (outline (path signal 100  2040 -6220  2040 -4320))
      (outline (path signal 100  7050 -6220  7610 -6220))
      (outline (path signal 100  2980 -6220  7050 -6220))
      (outline (path signal 100  7050 250  7050 -4320))
      (outline (path signal 100  2980 -6220  2980 -4320))
      (outline (path signal 100  8110 -3810  8110 -5460))
      (outline (path signal 100  7610 -4060  7610 -5210))
      (outline (path signal 100  8110 -3810  7610 -4060))
      (outline (path signal 100  7610 -5210  7610 -6220))
      (outline (path signal 100  8110 -5460  7610 -5210))
      (outline (path signal 100  8110 1400  7610 1650))
      (outline (path signal 100  8110 6220  8110 1400))
      (outline (path signal 100  7610 6220  8110 6220))
      (outline (path signal 100  7610 6220  -2580 6220))
      (outline (path signal 100  7610 6220  7610 3170))
      (outline (path signal 100  3740 -2540  3740 250))
      (outline (path signal 100  3740 250  6280 250))
      (outline (path signal 100  6280 -2540  6280 250))
      (outline (path signal 100  3740 -2540  6280 -2540))
      (outline (path signal 100  -1260 -2540  -1260 250))
      (outline (path signal 100  -1260 250  1280 250))
      (outline (path signal 100  1280 -2540  1280 250))
      (outline (path signal 100  -1260 -2540  1280 -2540))
      (outline (path signal 120  8200 6300  -2650 6300))
      (outline (path signal 120  8200 1200  8200 6300))
      (outline (path signal 120  7700 1500  8200 1200))
      (outline (path signal 120  7700 -3900  7700 1500))
      (outline (path signal 120  8200 -3650  7700 -3900))
      (outline (path signal 120  8200 -3700  8200 -3650))
      (outline (path signal 120  8200 -5600  8200 -3700))
      (outline (path signal 120  7700 -5350  8200 -5600))
      (outline (path signal 120  7700 -6300  7700 -5350))
      (outline (path signal 120  -2650 -6300  7700 -6300))
      (outline (path signal 120  -2650 6300  -2650 -6300))
      (pin Rect[A]Pad_1980x3960_um 1 0 0)
      (pin Oval[A]Pad_1980x3960_um 2 5000 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -9400  4350 1800))
      (outline (path signal 50  -1800 -9400  4350 -9400))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -8950  3870 -8950))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -8890  -1270 0))
      (outline (path signal 100  3810 -8890  -1270 -8890))
      (outline (path signal 100  3810 1270  3810 -8890))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
    )
    (image "TerminalBlock:TerminalBlock_Altech_AK300-2_P5.00mm::1"
      (outline (path signal 120  -2650 6300  -2650 -6300))
      (outline (path signal 120  -2650 -6300  7700 -6300))
      (outline (path signal 120  7700 -6300  7700 -5350))
      (outline (path signal 120  7700 -5350  8200 -5600))
      (outline (path signal 120  8200 -5600  8200 -3700))
      (outline (path signal 120  8200 -3700  8200 -3650))
      (outline (path signal 120  8200 -3650  7700 -3900))
      (outline (path signal 120  7700 -3900  7700 1500))
      (outline (path signal 120  7700 1500  8200 1200))
      (outline (path signal 120  8200 1200  8200 6300))
      (outline (path signal 120  8200 6300  -2650 6300))
      (outline (path signal 100  -1260 -2540  1280 -2540))
      (outline (path signal 100  1280 -2540  1280 250))
      (outline (path signal 100  -1260 250  1280 250))
      (outline (path signal 100  -1260 -2540  -1260 250))
      (outline (path signal 100  3740 -2540  6280 -2540))
      (outline (path signal 100  6280 -2540  6280 250))
      (outline (path signal 100  3740 250  6280 250))
      (outline (path signal 100  3740 -2540  3740 250))
      (outline (path signal 100  7610 6220  7610 3170))
      (outline (path signal 100  7610 6220  -2580 6220))
      (outline (path signal 100  7610 6220  8110 6220))
      (outline (path signal 100  8110 6220  8110 1400))
      (outline (path signal 100  8110 1400  7610 1650))
      (outline (path signal 100  8110 -5460  7610 -5210))
      (outline (path signal 100  7610 -5210  7610 -6220))
      (outline (path signal 100  8110 -3810  7610 -4060))
      (outline (path signal 100  7610 -4060  7610 -5210))
      (outline (path signal 100  8110 -3810  8110 -5460))
      (outline (path signal 100  2980 -6220  2980 -4320))
      (outline (path signal 100  7050 250  7050 -4320))
      (outline (path signal 100  2980 -6220  7050 -6220))
      (outline (path signal 100  7050 -6220  7610 -6220))
      (outline (path signal 100  2040 -6220  2040 -4320))
      (outline (path signal 100  2040 -6220  2980 -6220))
      (outline (path signal 100  -2020 250  -2020 -4320))
      (outline (path signal 100  -2580 -6220  -2020 -6220))
      (outline (path signal 100  -2020 -6220  2040 -6220))
      (outline (path signal 100  2980 -4320  7050 -4320))
      (outline (path signal 100  2980 -4320  2980 250))
      (outline (path signal 100  7050 -4320  7050 -6220))
      (outline (path signal 100  2040 -4320  -2020 -4320))
      (outline (path signal 100  2040 -4320  2040 250))
      (outline (path signal 100  -2020 -4320  -2020 -6220))
      (outline (path signal 100  6670 -3680  6670 -510))
      (outline (path signal 100  6670 -3680  3360 -3680))
      (outline (path signal 100  3360 -3680  3360 -510))
      (outline (path signal 100  1660 -3680  1660 -510))
      (outline (path signal 100  1660 -3680  -1640 -3680))
      (outline (path signal 100  -1640 -3680  -1640 -510))
      (outline (path signal 100  -1640 -510  -1260 -510))
      (outline (path signal 100  1660 -510  1280 -510))
      (outline (path signal 100  3360 -510  3740 -510))
      (outline (path signal 100  6670 -510  6280 -510))
      (outline (path signal 100  -2580 -6220  -2580 640))
      (outline (path signal 100  -2580 640  -2580 3170))
      (outline (path signal 100  7610 1650  7610 640))
      (outline (path signal 100  7610 640  7610 -4060))
      (outline (path signal 100  -2580 3170  7610 3170))
      (outline (path signal 100  -2580 3170  -2580 6220))
      (outline (path signal 100  7610 3170  7610 1650))
      (outline (path signal 100  2980 3430  2980 5970))
      (outline (path signal 100  2980 5970  7050 5970))
      (outline (path signal 100  7050 5970  7050 3430))
      (outline (path signal 100  7050 3430  2980 3430))
      (outline (path signal 100  2040 3430  2040 5970))
      (outline (path signal 100  2040 3430  -2020 3430))
      (outline (path signal 100  -2020 3430  -2020 5970))
      (outline (path signal 100  2040 5970  -2020 5970))
      (outline (path signal 100  3390 4450  6440 5080))
      (outline (path signal 100  3520 4320  6560 4950))
      (outline (path signal 100  -1620 4450  1440 5080))
      (outline (path signal 100  -1490 4320  1560 4950))
      (outline (path signal 100  -2020 250  -1640 250))
      (outline (path signal 100  2040 250  1660 250))
      (outline (path signal 100  1660 250  -1640 250))
      (outline (path signal 100  -2580 640  -1640 640))
      (outline (path signal 100  -1640 640  1660 640))
      (outline (path signal 100  1660 640  3360 640))
      (outline (path signal 100  7610 640  6670 640))
      (outline (path signal 100  6670 640  3360 640))
      (outline (path signal 100  7050 250  6670 250))
      (outline (path signal 100  2980 250  3360 250))
      (outline (path signal 100  3360 250  6670 250))
      (outline (path signal 50  -2830 6470  8360 6470))
      (outline (path signal 50  -2830 6470  -2830 -6470))
      (outline (path signal 50  8360 -6470  8360 6470))
      (outline (path signal 50  8360 -6470  -2830 -6470))
      (pin Oval[A]Pad_1980x3960_um 2 5000 0)
      (pin Rect[A]Pad_1980x3960_um 1 0 0)
    )
    (image MountingHole:MountingHole_2.2mm_M2_Pad
      (outline (path signal 50  2450 0  2373.03 -609.29  2146.95 -1180.3  1785.97 -1677.14
            1312.78 -2068.6  757.092 -2330.09  153.837 -2445.16  -459.084 -2406.6
            -1043.16 -2216.83  -1561.69 -1887.76  -1982.09 -1440.07  -2277.95 -901.905
            -2430.68 -307.066  -2430.68 307.066  -2277.95 901.905  -1982.09 1440.07
            -1561.69 1887.76  -1043.16 2216.83  -459.084 2406.6  153.837 2445.16
            757.092 2330.09  1312.78 2068.6  1785.97 1677.14  2146.95 1180.3
            2373.03 609.29  2450 0))
      (outline (path signal 150  2200 0  2118.42 -593.553  1879.72 -1143.09  1501.62 -1607.84
            1012.14 -1953.35  447.603 -2153.99  -150.133 -2194.87  -736.735 -2072.97
            -1268.7 -1797.33  -1706.57 -1388.39  -2017.87 -876.482  -2179.51 -299.567
            -2179.51 299.567  -2017.87 876.482  -1706.57 1388.39  -1268.7 1797.33
            -736.735 2072.97  -150.133 2194.87  447.603 2153.99  1012.14 1953.35
            1501.62 1607.84  1879.72 1143.09  2118.42 593.553  2200 0))
      (pin Round[A]Pad_4400_um 1 0 0)
    )
    (image MountingHole:MountingHole_2.2mm_M2_Pad::1
      (outline (path signal 150  2200 0  2118.42 -593.553  1879.72 -1143.09  1501.62 -1607.84
            1012.14 -1953.35  447.603 -2153.99  -150.133 -2194.87  -736.735 -2072.97
            -1268.7 -1797.33  -1706.57 -1388.39  -2017.87 -876.482  -2179.51 -299.567
            -2179.51 299.567  -2017.87 876.482  -1706.57 1388.39  -1268.7 1797.33
            -736.735 2072.97  -150.133 2194.87  447.603 2153.99  1012.14 1953.35
            1501.62 1607.84  1879.72 1143.09  2118.42 593.553  2200 0))
      (outline (path signal 50  2450 0  2373.03 -609.29  2146.95 -1180.3  1785.97 -1677.14
            1312.78 -2068.6  757.092 -2330.09  153.837 -2445.16  -459.084 -2406.6
            -1043.16 -2216.83  -1561.69 -1887.76  -1982.09 -1440.07  -2277.95 -901.905
            -2430.68 -307.066  -2430.68 307.066  -2277.95 901.905  -1982.09 1440.07
            -1561.69 1887.76  -1043.16 2216.83  -459.084 2406.6  153.837 2445.16
            757.092 2330.09  1312.78 2068.6  1785.97 1677.14  2146.95 1180.3
            2373.03 609.29  2450 0))
      (pin Round[A]Pad_4400_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 50  8570 1050  -950 1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  2010 800  2010 -800))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal::1
      (outline (path signal 100  2010 800  2010 -800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  8570 1050  -950 1050))
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image Potentiometer_THT:Potentiometer_Vishay_43_Horizontal
      (outline (path signal 50  3250 3950  -17800 3950))
      (outline (path signal 50  3250 -1400  3250 3950))
      (outline (path signal 50  -17800 -1400  3250 -1400))
      (outline (path signal 50  -17800 3950  -17800 -1400))
      (outline (path signal 120  -17640 1270  -16881 1270))
      (outline (path signal 120  -16121 2570  -16121 -30))
      (outline (path signal 120  -17640 2570  -17640 -30))
      (outline (path signal 120  -17640 -30  -16121 -30))
      (outline (path signal 120  -17640 2570  -16121 2570))
      (outline (path signal 120  3120 3790  3120 -1250))
      (outline (path signal 120  -16120 3790  -16120 -1250))
      (outline (path signal 120  -16120 -1250  3120 -1250))
      (outline (path signal 120  -16120 3790  3120 3790))
      (outline (path signal 100  -17520 1270  -16760 1270))
      (outline (path signal 100  -16000 2450  -17520 2450))
      (outline (path signal 100  -16000 90  -16000 2450))
      (outline (path signal 100  -17520 90  -16000 90))
      (outline (path signal 100  -17520 2450  -17520 90))
      (outline (path signal 100  3000 3670  -16000 3670))
      (outline (path signal 100  3000 -1130  3000 3670))
      (outline (path signal 100  -16000 -1130  3000 -1130))
      (outline (path signal 100  -16000 3670  -16000 -1130))
      (pin Round[A]Pad_1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 -7620 2540)
      (pin Round[A]Pad_1800_um 3 -12700 0)
    )
    (image Connector_Pin:Pin_D1.0mm_L10.0mm
      (outline (path signal 120  1251 0  1175.56 -427.867  958.321 -804.127  625.5 -1083.4
            217.234 -1231.99  -217.234 -1231.99  -625.5 -1083.4  -958.321 -804.127
            -1175.56 -427.867  -1251 0  -1175.56 427.867  -958.321 804.127
            -625.5 1083.4  -217.234 1231.99  217.234 1231.99  625.5 1083.4
            958.321 804.127  1175.56 427.867  1251 0))
      (outline (path signal 120  1000 0  923.88 -382.683  707.107 -707.107  382.683 -923.88
            0 -1000  -382.683 -923.88  -707.107 -707.107  -923.88 -382.683
            -1000 0  -923.88 382.683  -707.107 707.107  -382.683 923.88
            0 1000  382.683 923.88  707.107 707.107  923.88 382.683  1000 0))
      (outline (path signal 120  500 0  420.627 -270.32  207.708 -454.816  -71.157 -494.911
            -327.43 -377.875  -479.746 -140.866  -479.746 140.866  -327.43 377.875
            -71.157 494.911  207.708 454.816  420.627 270.32  500 0))
      (outline (path signal 50  1500 0  1418.73 -487.049  1183.71 -921.319  820.422 -1255.75
            368.228 -1454.1  -123.869 -1494.88  -602.543 -1373.66  -1015.92 -1103.59
            -1319.21 -713.921  -1479.54 -246.892  -1479.54 246.892  -1319.21 713.921
            -1015.92 1103.59  -602.543 1373.66  -123.869 1494.88  368.228 1454.1
            820.422 1255.75  1183.71 921.319  1418.73 487.049  1500 0))
      (pin Round[A]Pad_2000_um 1 0 0)
    )
    (image Connector_Pin:Pin_D1.0mm_L10.0mm::1
      (outline (path signal 50  1500 0  1418.73 -487.049  1183.71 -921.319  820.422 -1255.75
            368.228 -1454.1  -123.869 -1494.88  -602.543 -1373.66  -1015.92 -1103.59
            -1319.21 -713.921  -1479.54 -246.892  -1479.54 246.892  -1319.21 713.921
            -1015.92 1103.59  -602.543 1373.66  -123.869 1494.88  368.228 1454.1
            820.422 1255.75  1183.71 921.319  1418.73 487.049  1500 0))
      (outline (path signal 120  500 0  420.627 -270.32  207.708 -454.816  -71.157 -494.911
            -327.43 -377.875  -479.746 -140.866  -479.746 140.866  -327.43 377.875
            -71.157 494.911  207.708 454.816  420.627 270.32  500 0))
      (outline (path signal 120  1000 0  923.88 -382.683  707.107 -707.107  382.683 -923.88
            0 -1000  -382.683 -923.88  -707.107 -707.107  -923.88 -382.683
            -1000 0  -923.88 382.683  -707.107 707.107  -382.683 923.88
            0 1000  382.683 923.88  707.107 707.107  923.88 382.683  1000 0))
      (outline (path signal 120  1251 0  1175.56 -427.867  958.321 -804.127  625.5 -1083.4
            217.234 -1231.99  -217.234 -1231.99  -625.5 -1083.4  -958.321 -804.127
            -1175.56 -427.867  -1251 0  -1175.56 427.867  -958.321 804.127
            -625.5 1083.4  -217.234 1231.99  217.234 1231.99  625.5 1083.4
            958.321 804.127  1175.56 427.867  1251 0))
      (pin Round[A]Pad_2000_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline"
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 120  -530 -1850  3070 -1850))
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline::1"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_4400_um
      (shape (circle F.Cu 4400))
      (shape (circle B.Cu 4400))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1500_um
      (shape (path F.Cu 1050  0 -225  0 225))
      (shape (path B.Cu 1050  0 -225  0 225))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1980x3960_um
      (shape (path F.Cu 1980  0 -990  0 990))
      (shape (path B.Cu 1980  0 -990  0 990))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_1050x1500_um
      (shape (rect F.Cu -525 -750 525 750))
      (shape (rect B.Cu -525 -750 525 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1524x1524_um
      (shape (rect F.Cu -762 -762 762 762))
      (shape (rect B.Cu -762 -762 762 762))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1980x3960_um
      (shape (rect F.Cu -990 -1980 990 1980))
      (shape (rect B.Cu -990 -1980 990 1980))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net /OSC3
      (pins C1-1 U2-38)
    )
    (net "Net-(C1-Pad2)"
      (pins C1-2 R3-2 U2-40)
    )
    (net "Net-(C2-Pad2)"
      (pins C2-2 C4-2 R4-2)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 U2-29)
    )
    (net "Net-(C3-Pad1)"
      (pins D2-1 D1-2 C3-1 R1-1 U2-31)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 U2-27)
    )
    (net "Net-(C5-Pad1)"
      (pins C5-1 U2-34)
    )
    (net "Net-(C5-Pad2)"
      (pins C5-2 U2-33)
    )
    (net "Net-(C6-Pad1)"
      (pins C6-1 C7-1 D4-1 U3-1)
    )
    (net GND
      (pins R5-1 C3-2 C6-2 C7-2 C8-2 C9-2 C11-1 D9-1 J1-2 J3-2 RV1-2 TP2-1 U2-21 U2-30
        U2-32 U2-35 U3-2 U4-7)
    )
    (net /V+
      (pins D1-1 C8-1 C9-1 D8-2 R2-2 U2-1 U3-3)
    )
    (net "Net-(C10-Pad2)"
      (pins C10-2 U4-8 U4-2 U4-10 U4-4 U4-6)
    )
    (net "Net-(C10-Pad1)"
      (pins C10-1 D9-2 D10-1)
    )
    (net "/negative voltage converter/V-"
      (pins C11-2 D10-2)
    )
    (net /DP4
      (pins D3-4 J2-1)
    )
    (net /DP3
      (pins D3-9 J2-3)
    )
    (net /DP1
      (pins D3-27 J2-7)
    )
    (net /DP2
      (pins D3-22 J2-5)
    )
    (net "Net-(D3-Pad2)"
      (pins D3-2)
    )
    (net "Net-(D4-Pad2)"
      (pins D4-2 J1-1)
    )
    (net "Net-(D5-Pad2)"
      (pins D5-2 D6-1)
    )
    (net /IN+
      (pins J3-1 R1-2)
    )
    (net "Net-(M1-Pad1)"
      (pins M1-1)
    )
    (net "Net-(M2-Pad1)"
      (pins M2-1)
    )
    (net "Net-(M3-Pad1)"
      (pins M3-1)
    )
    (net "Net-(M4-Pad1)"
      (pins M4-1)
    )
    (net "Net-(R3-Pad1)"
      (pins R3-1 U2-39)
    )
    (net "Net-(R4-Pad1)"
      (pins R4-1 U2-28)
    )
    (net "Net-(RV1-Pad3)"
      (pins RV1-3 TP1-1 U1-3 U2-36)
    )
    (net "/V-"
      (pins D2-2 U2-26)
    )
    (net "Net-(U2-Pad37)"
      (pins U2-37)
    )
    (net "Net-(U4-Pad1)"
      (pins U4-1 U4-9 U4-3 U4-11 U4-5 U4-12)
    )
    (net "/negative voltage converter/OSC3"
      (pins U4-13)
    )
    (net "/negative voltage converter/V+"
      (pins U4-14)
    )
    (net "Net-(J2-Pad2)"
      (pins R5-2 J2-2 J2-4 J2-6 J2-8)
    )
    (net "Net-(D3-Pad36)"
      (pins D3-36 U2-13)
    )
    (net "Net-(D3-Pad35)"
      (pins D3-35 U2-25)
    )
    (net "Net-(D3-Pad34)"
      (pins D3-34 U2-12)
    )
    (net "Net-(D3-Pad33)"
      (pins D3-33 U2-11)
    )
    (net "Net-(D3-Pad13)"
      (pins D3-32 D3-31 D3-14 D3-13 D5-1)
    )
    (net "Net-(D3-Pad30)"
      (pins D3-30 U2-6)
    )
    (net "Net-(D3-Pad29)"
      (pins D3-29 U2-5)
    )
    (net "Net-(D3-Pad28)"
      (pins D3-28 U2-4)
    )
    (net "Net-(D3-Pad26)"
      (pins D3-26 U2-3)
    )
    (net "Net-(D3-Pad25)"
      (pins D3-25 U2-7)
    )
    (net "Net-(D3-Pad24)"
      (pins D3-24 U2-2)
    )
    (net "Net-(D3-Pad23)"
      (pins D3-23 U2-8)
    )
    (net "Net-(D3-Pad21)"
      (pins D3-21 U2-10)
    )
    (net "Net-(D3-Pad20)"
      (pins D3-20 U2-9)
    )
    (net "Net-(D3-Pad19)"
      (pins D3-19 U2-14)
    )
    (net "Net-(D3-Pad18)"
      (pins D3-18)
    )
    (net "Net-(D3-Pad17)"
      (pins D3-17 U2-20)
    )
    (net "Net-(D3-Pad16)"
      (pins D3-16)
    )
    (net "Net-(D3-Pad15)"
      (pins D3-15 D3-3 U2-19)
    )
    (net "Net-(D3-Pad12)"
      (pins D3-12 U2-17)
    )
    (net "Net-(D3-Pad11)"
      (pins D3-11 U2-23)
    )
    (net "Net-(D3-Pad10)"
      (pins D3-10 U2-16)
    )
    (net "Net-(D3-Pad8)"
      (pins D3-8 U2-24)
    )
    (net "Net-(D3-Pad7)"
      (pins D3-7 U2-22)
    )
    (net "Net-(D3-Pad6)"
      (pins D3-6 U2-15)
    )
    (net "Net-(D3-Pad5)"
      (pins D3-5 U2-18)
    )
    (net "Net-(D3-Pad1)"
      (pins D3-1)
    )
    (net "Net-(D6-Pad2)"
      (pins D6-2 D7-1)
    )
    (net "Net-(D7-Pad2)"
      (pins D7-2 D8-1)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1 RV1-1 U1-2)
    )
    (class kicad_default "" /DP1 /DP2 /DP3 /DP4 /IN+ /OSC3 /V+ "/V-" "/negative voltage converter/OSC3"
      "/negative voltage converter/V+" "/negative voltage converter/V-" GND
      "Net-(C1-Pad2)" "Net-(C10-Pad1)" "Net-(C10-Pad2)" "Net-(C2-Pad1)" "Net-(C2-Pad2)"
      "Net-(C3-Pad1)" "Net-(C4-Pad1)" "Net-(C5-Pad1)" "Net-(C5-Pad2)" "Net-(C6-Pad1)"
      "Net-(D1-Pad1)" "Net-(D2-Pad2)" "Net-(D3-Pad1)" "Net-(D3-Pad10)" "Net-(D3-Pad11)"
      "Net-(D3-Pad12)" "Net-(D3-Pad13)" "Net-(D3-Pad15)" "Net-(D3-Pad16)"
      "Net-(D3-Pad17)" "Net-(D3-Pad18)" "Net-(D3-Pad19)" "Net-(D3-Pad2)" "Net-(D3-Pad20)"
      "Net-(D3-Pad21)" "Net-(D3-Pad23)" "Net-(D3-Pad24)" "Net-(D3-Pad25)"
      "Net-(D3-Pad26)" "Net-(D3-Pad28)" "Net-(D3-Pad29)" "Net-(D3-Pad30)"
      "Net-(D3-Pad33)" "Net-(D3-Pad34)" "Net-(D3-Pad35)" "Net-(D3-Pad36)"
      "Net-(D3-Pad5)" "Net-(D3-Pad6)" "Net-(D3-Pad7)" "Net-(D3-Pad8)" "Net-(D4-Pad2)"
      "Net-(D5-Pad2)" "Net-(D6-Pad2)" "Net-(D7-Pad2)" "Net-(J2-Pad2)" "Net-(M1-Pad1)"
      "Net-(M2-Pad1)" "Net-(M3-Pad1)" "Net-(M4-Pad1)" "Net-(R2-Pad1)" "Net-(R3-Pad1)"
      "Net-(R4-Pad1)" "Net-(RV1-Pad3)" "Net-(U2-Pad37)" "Net-(U4-Pad1)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 400)
        (clearance 250.1)
      )
    )
  )
  (wiring
  )
)
