# hades.models.Design file
#  
[name] unnamed
[components]
hades.models.io.Ipin i8 -3600 10800 @N 1001 null U
hades.models.gates.InvSmall i7 6600 4200 @N 1001 5.0E-9
hades.models.io.Ipin i6 10800 600 @N 1001 null U
hades.models.rtlib.io.Expander i5 23400 12600 @N 1001 3 1.0E-8
hades.models.rtlib.io.MergeBits i4 20400 15600 @N 1001 4 1.0E-8
hades.models.io.Constant0 i3 19200 12600 @N 1001
hades.models.io.Ipin i2 7200 2400 @N 1001 null U
hades.models.Design CONTROLEMICRO 14400 -600 @N 1001 C:/Users/Gabriel/Documents/1ENGENHARIA\u0020DA\u0020COMPUTA\u00c7\u00c3O/4\u0020Periodo/AOC/Micro_Hades/CONTROLEMICROVERTICAL.hds
hades.models.rtlib.memory.RegBank i1 9600 7200 @N 1001 8 8 C:/Users/Gabriel/Documents/1ENGENHARIA\u0020DA\u0020COMPUTA\u00c7\u00c3O/4\u0020Periodo/AOC/Micro_Hades/REGSVERTICAL.rom
hades.models.rtlib.arith.UserDefinedALU i0 19800 8400 @N 1001 8 1.0E-8 16 9 12 15 16 0 0 0 0 0 0 0 0 0 0 0 0
hades.models.rtlib.register.RegRE operac 29400 4200 @N 1001 3 000_B 1.0E-8
hades.models.rtlib.register.RegRE z 1200 15000 @N 1001 3 000_B 1.0E-8
hades.models.rtlib.register.RegRE y 1200 11400 @N 1001 3 000_B 1.0E-8
hades.models.rtlib.register.RegRE x 1800 8400 @N 1001 3 000_B 1.0E-8
[end components]
[signals]
hades.signals.SignalStdLogic1164 n7_1 2 i7 Y i1 nWE 2 2 8400 9600 9600 9600 2 8400 9600 8400 4800 0 
hades.signals.SignalStdLogicVector n9 3 2 z Q i1 AZ 3 2 3000 17400 9000 17400 2 9000 17400 9000 11400 2 9000 11400 9600 11400 0 
hades.signals.SignalStdLogicVector n8 3 2 operac Q i5 A 5 2 31200 6600 31200 10200 2 31200 10200 25200 10200 2 25200 10200 25200 11400 2 25200 11400 24000 11400 2 24000 11400 24000 12600 0 
hades.signals.SignalStdLogic1164 n7 2 i5 Y0 i4 A0 2 2 25200 13800 25200 15600 2 25200 15600 22800 15600 0 
hades.signals.SignalStdLogicVector n6 8 2 i1 DX i0 A 5 2 14400 13200 14400 14400 2 14400 14400 17400 14400 2 17400 14400 17400 7800 2 17400 7800 21000 7800 2 21000 7800 21000 8400 0 
hades.signals.SignalStdLogic1164 n5 2 i5 Y1 i4 A1 3 2 24600 13800 24600 15000 2 24600 15000 22200 15000 2 22200 15000 22200 15600 0 
hades.signals.SignalStdLogic1164 n19 7 i2 Y operac CLK y CLK i1 CLK CONTROLEMICRO cl x CLK z CLK 22 2 29400 5400 27000 5400 2 1200 12600 -1200 12600 2 10800 4800 10800 7200 2 10800 7200 9000 7200 2 9000 7200 9000 9000 2 9000 9000 9600 9000 2 10800 4800 9000 4800 2 7800 2400 9000 2400 2 9000 2400 9000 4800 2 9000 2400 11400 2400 2 11400 2400 11400 0 2 11400 0 14400 0 2 7200 2400 7800 2400 2 7800 2400 7800 1200 2 7800 1200 -1200 1200 2 -1200 1200 -1200 9600 2 -1200 9600 1800 9600 2 -1200 16200 1200 16200 2 -1200 9600 -1200 12600 2 -1200 16200 -1200 12600 2 10800 4800 27000 4800 2 27000 4800 27000 5400 5 10800 4800 9000 2400 -1200 9600 7800 2400 -1200 12600 
hades.signals.SignalStdLogic1164 n4 2 i5 Y2 i4 A2 3 2 24000 13800 24000 14400 2 24000 14400 21600 14400 2 21600 14400 21600 15600 0 
hades.signals.SignalStdLogic1164 n18 5 i8 Y operac NR y NR z NR x NR 10 2 29400 6000 29400 18600 2 29400 18600 600 18600 2 600 18600 600 16800 2 1200 13200 600 13200 2 1200 16800 600 16800 2 -3600 10800 600 10800 2 600 10800 600 10200 2 600 10200 1800 10200 2 600 16800 600 13200 2 600 10800 600 13200 3 600 16800 600 13200 600 10800 
hades.signals.SignalStdLogicVector n17 3 5 CONTROLEMICRO Registrador y D x D z D operac D 14 2 3000 11400 5400 11400 2 5400 11400 5400 12000 2 5400 12000 6000 12000 2 19200 3600 21600 3600 2 21600 3600 21600 6000 2 21600 6000 3600 6000 2 3600 7800 3600 8400 2 3600 6000 3600 7800 2 3600 7800 6000 7800 2 6000 15000 3000 15000 2 6000 7800 6000 12000 2 6000 15000 6000 12000 2 21600 3600 31200 3600 2 31200 3600 31200 4200 3 6000 12000 21600 3600 3600 7800 
hades.signals.SignalStdLogic1164 n3 2 CONTROLEMICRO 2est y ENA 5 2 1200 12000 -600 12000 2 19200 1200 20400 1200 2 20400 1200 20400 6600 2 20400 6600 -600 6600 2 -600 6600 -600 12000 0 
hades.signals.SignalStdLogic1164 n2 2 i3 Y i4 A3 2 2 20400 13200 21000 13200 2 21000 13200 21000 15600 0 
hades.signals.SignalStdLogicVector n16 3 2 y Q i1 AY 3 2 9600 10800 8400 10800 2 8400 10800 8400 13800 2 8400 13800 3000 13800 0 
hades.signals.SignalStdLogic1164 n1 2 CONTROLEMICRO valido i7 A 7 2 19200 4200 19800 4200 2 19800 4200 19800 5400 2 19800 5400 12600 5400 2 12600 5400 12600 3600 2 12600 3600 6000 3600 2 6000 3600 6000 4800 2 6000 4800 6600 4800 0 
hades.signals.SignalStdLogicVector n15 3 2 x Q i1 AX 3 2 3600 10800 7200 10800 2 7200 10800 7200 10200 2 7200 10200 9600 10200 0 
hades.signals.SignalStdLogic1164 n0 2 i6 Y CONTROLEMICRO i2 1 2 10800 600 14400 600 0 
hades.signals.SignalStdLogic1164 n14 2 CONTROLEMICRO 4est z ENA 5 2 1200 15600 0 15600 2 19200 2400 23400 2400 2 23400 2400 23400 -1200 2 23400 -1200 0 -1200 2 0 -1200 0 15600 0 
hades.signals.SignalStdLogicVector n13 8 2 i0 Y i1 DZ 4 2 22200 10800 22200 12000 2 22200 12000 27000 12000 2 27000 12000 27000 7200 2 27000 7200 14400 7200 0 
hades.signals.SignalStdLogic1164 n12 2 CONTROLEMICRO 1est x ENA 5 2 1800 9000 1200 9000 2 19200 600 20400 600 2 20400 600 20400 -600 2 20400 -600 1200 -600 2 1200 -600 1200 9000 0 
hades.signals.SignalStdLogicVector n11 4 2 i4 Y i0 OPC 4 2 21000 16800 21000 17400 2 21000 17400 18600 17400 2 18600 17400 18600 9600 2 18600 9600 19800 9600 0 
hades.signals.SignalStdLogicVector n10 8 2 i1 DY i0 B 4 2 12000 13200 12000 15000 2 12000 15000 18000 15000 2 18000 15000 18000 8400 2 18000 8400 23400 8400 0 
hades.signals.SignalStdLogic1164 n20 2 CONTROLEMICRO 3est operac ENA 3 2 29400 4800 28200 4800 2 19200 1800 28200 1800 2 28200 1800 28200 4800 0 
[end signals]
[end]
