<!DOCTYPE html><html><head><meta charset="UTF-8"><title>Documentation for project Lab2</title><style type="text/css">html {
  width: 100%;
}

h1 {
  font-size: 2.3em;
}
h2 {
  font-size: 2em;
}
h3 {
  font-size: 1.7em;
}
h4 {
  font-size: 1.4em;
  margin-top: 1em;
  margin-bottom: 1em;
}
h5 {
  font-size: 1.1em;
  margin-top: 0.8em;
  margin-bottom: 0.8em;
}

table {
  border-collapse: collapse;
  border-spacing: 0;
}

table,
th,
td {
  border: solid 1px black;
}

table thead,
table tfoot,
.vertical-table > tbody th {
  background: rgb(230, 230, 230);
  font-weight: bold;
}

table tr th,
table tr td {
  padding: 0.5625em 0.625em;
  font-size: inherit;
  color: black;
}

tr td,
.vertical-table tr th {
  vertical-align: top;
}
tr th {
  text-align: left;
}

/* prevent margin around comments */

tr td p:first-of-type {
  margin-top: 0;
}
tr td p:last-of-type {
  margin-bottom: 0;
}

/* center images */

svg,
img,
iframe {
  display: block;
  margin-left: auto;
  margin-right: auto;
}

svg,
img {
  max-width: 100%;
  height: auto;
}

iframe {
  width: 100%;
  height: 100%;
}

.navbar-footer {
  display: flex;
  padding-top: 15px;
}

.navbar-header {
  display: flex;
  padding-bottom: 15px;
}

.navbar-item {
  flex: 1;
  text-align: center;
}

.navbar-item:first-child {
  text-align: left;
}

.navbar-item:last-child {
  text-align: right;
}
table { margin: 0 auto; }</style><script>function resizeIframe(obj) {    obj.style.height = obj.contentWindow.document.body.scrollHeight + 15 + 'px';}</script></head><body><h1 class="title">Documentation for project Lab2</h1><p class="sub">Generated by Sigasi 5.3.0.202309062022</p><p id="revision">Revision 2023-10-08</p><h2 id="toc">Table of Contents</h2><ul><li><a href="#dependencies">Project files overview</a></li><li><a href="#design_units">Design Units</a></li><ul><li>Module <a href="#platform:resourceLab2CPUtest_prog_N_tb.vid1-7c">test&#8203;_prog&#8203;_N&#8203;_tb</a></li><ul><li><a href="#platform:resourceLab2CPUtest_prog_N_tb.vid1-7c.instantiations">Instantiations</a></li><li><a href="#platform:resourceLab2CPUtest_prog_N_tb.vid1-7c.initial-blocks">Initial Blocks</a></li><li><a href="#platform:resourceLab2CPUtest_prog_N_tb.vid1-7c.always-blocks">Always Blocks</a></li><li id="li-platform:resourceLab2CPUtest_prog_N_tb.vid1-7c.blockDiagram"><a href="#platform:resourceLab2CPUtest_prog_N_tb.vid1-7c.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceLab2CPUcpu_top.vid1-62">cpu&#8203;_top</a></li><ul><li><a href="#platform:resourceLab2CPUcpu_top.vid1-62.ports">Ports</a></li><li><a href="#platform:resourceLab2CPUcpu_top.vid1-62.instantiations">Instantiations</a></li><li id="li-platform:resourceLab2CPUcpu_top.vid1-62.blockDiagram"><a href="#platform:resourceLab2CPUcpu_top.vid1-62.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceLab2CPUcpu.vid1-11m">cpu</a></li><ul><li><a href="#platform:resourceLab2CPUcpu.vid1-11m.ports">Ports</a></li><li><a href="#platform:resourceLab2CPUcpu.vid1-11m.instantiations">Instantiations</a></li><li><a href="#platform:resourceLab2CPUcpu.vid1-11m.always-blocks">Always Blocks</a></li><li id="li-platform:resourceLab2CPUcpu.vid1-11m.blockDiagram"><a href="#platform:resourceLab2CPUcpu.vid1-11m.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceLab2CPUmemory.vid1-3b">memory</a></li><ul><li><a href="#platform:resourceLab2CPUmemory.vid1-3b.ports">Ports</a></li><li><a href="#platform:resourceLab2CPUmemory.vid1-3b.always-blocks">Always Blocks</a></li><li id="li-platform:resourceLab2CPUmemory.vid1-3b.blockDiagram"><a href="#platform:resourceLab2CPUmemory.vid1-3b.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceLab2CPUpsr.vid1-21">psr</a></li><ul><li><a href="#platform:resourceLab2CPUpsr.vid1-21.ports">Ports</a></li><li><a href="#platform:resourceLab2CPUpsr.vid1-21.always-blocks">Always Blocks</a></li><li id="li-platform:resourceLab2CPUpsr.vid1-21.blockDiagram"><a href="#platform:resourceLab2CPUpsr.vid1-21.blockDiagram">Block Diagram</a></li></ul></ul></ul><div id="dependencies"><h3>Project files overview</h3><img src="_resource_Lab2_.svg"></div><div id="design_units"><h2>Design Units</h2><p>Project Lab2 has 5 design units.</p><ul><li>Module <a href="#platform:resourceLab2CPUtest_prog_N_tb.vid1-7c">test&#8203;_prog&#8203;_N&#8203;_tb</a></li><li>Module <a href="#platform:resourceLab2CPUcpu_top.vid1-62">cpu&#8203;_top</a></li><li>Module <a href="#platform:resourceLab2CPUcpu.vid1-11m">cpu</a></li><li>Module <a href="#platform:resourceLab2CPUmemory.vid1-3b">memory</a></li><li>Module <a href="#platform:resourceLab2CPUpsr.vid1-21">psr</a></li></ul></div><div id="platform:resourceLab2CPUtest_prog_N_tb.vid1-7c" class="module"><h2>Module test&#8203;_prog&#8203;_N&#8203;_tb</h2><p>This design unit is implemented in <code>test&#8203;_prog&#8203;_N&#8203;_tb.v</code></p><p>This file depends on: <code>cpu_top.v</code></p><div id="platform:resourceLab2CPUtest_prog_N_tb.vid1-7c.instantiations"><h3>Instantiations</h3><ul><li><code>cpu&#8203;_top&#8203;_instance</code> : <code><a href="#platform:resourceLab2CPUcpu_top.vid1-62">cpu&#8203;_top</a></code></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceLab2CPUtest_prog_N_tb.vid1-7c.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.test_prog_N_tb.svg"></div><div id="platform:resourceLab2CPUtest_prog_N_tb.vid1-7c.initial-blocks"><h3>Initial Blocks</h3><div class="initial-blocks"><ul><li><code>unnamed : initial</code></li></ul></div></div><div id="platform:resourceLab2CPUtest_prog_N_tb.vid1-7c.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li><code>unnamed : always</code></li></ul></div></div></div><div id="platform:resourceLab2CPUcpu_top.vid1-62" class="module"><h2>Module cpu&#8203;_top</h2><p>This design unit is implemented in <code>cpu&#8203;_top.v</code></p><p>This file depends on: <code>memory.v</code>, <code>cpu.v</code></p><div id="platform:resourceLab2CPUcpu_top.vid1-62.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceLab2CPUcpu_top.vid1-62.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td><code>main&#8203;_clk</code></td><td><code>in</code></td><td><code>wire logic</code></td><td></td></tr><tr><td><code>reset</code></td><td><code>in</code></td><td><code>wire logic</code></td><td><p>For CPU programming</p></td></tr><tr><td><code>cpu&#8203;_en</code></td><td><code>in</code></td><td><code>wire logic</code></td><td><p>For CPU programming</p></td></tr><tr><td><code>clr&#8203;_mem</code></td><td><code>in</code></td><td><code>wire logic</code></td><td><p>For CPU programming</p></td></tr><tr><td><code>read&#8203;_write</code></td><td><code>in</code></td><td><code>wire logic</code></td><td><p>For CPU programming</p></td></tr><tr><td><code>mem&#8203;_en</code></td><td><code>in</code></td><td><code>wire logic</code></td><td><p>For CPU programming</p></td></tr><tr><td><code>address</code></td><td><code>in</code></td><td><code>wire logic [11:0]</code></td><td><p>For CPU programming</p></td></tr><tr><td><code>data&#8203;_in</code></td><td><code>in</code></td><td><code>wire logic [31:0]</code></td><td><p>For CPU programming</p></td></tr><tr><td><code>read&#8203;_out&#8203;_data</code></td><td><code>out</code></td><td><code>wire logic [31:0]</code></td><td><p>For CPU test validation</p></td></tr></tbody></table></div></div><div id="platform:resourceLab2CPUcpu_top.vid1-62.instantiations"><h3>Instantiations</h3><ul><li><code>memory&#8203;_instance</code> : <code><a href="#platform:resourceLab2CPUmemory.vid1-3b">memory</a></code></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li><code>cpu&#8203;_instance</code> : <code><a href="#platform:resourceLab2CPUcpu.vid1-11m">cpu</a></code></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceLab2CPUcpu_top.vid1-62.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.cpu_top.svg"></div></div><div id="platform:resourceLab2CPUcpu.vid1-11m" class="module"><h2>Module cpu</h2><p>This design unit is implemented in <code>cpu.v</code></p><p>This file depends on: <code>psr.v</code></p><div id="platform:resourceLab2CPUcpu.vid1-11m.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceLab2CPUcpu.vid1-11m.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td><code>clk&#8203;_in</code></td><td><code>in</code></td><td><code>wire logic</code></td><td></td></tr><tr><td><code>reset</code></td><td><code>in</code></td><td><code>wire logic</code></td><td><p>resets module and PC set to 3, 2:0 used for values</p></td></tr><tr><td><code>data&#8203;_in</code></td><td><code>in</code></td><td><code>wire logic [31:0]</code></td><td><p>from mem</p></td></tr><tr><td><code>data&#8203;_out</code></td><td><code>out</code></td><td><code>reg [31:0]</code></td><td><p>to mem</p></td></tr><tr><td><code>address</code></td><td><code>out</code></td><td><code>reg [11:0]</code></td><td><p>to mem</p></td></tr><tr><td><code>read&#8203;_write</code></td><td><code>out</code></td><td><code>reg</code></td><td><p>to mem</p></td></tr><tr><td><code>mem&#8203;_en</code></td><td><code>out</code></td><td><code>reg</code></td><td><p>to mem</p></td></tr><tr><td><code>clr&#8203;_mem</code></td><td><code>out</code></td><td><code>wire logic</code></td><td><p>wipes mem, not used for now</p></td></tr></tbody></table></div></div><div id="platform:resourceLab2CPUcpu.vid1-11m.instantiations"><h3>Instantiations</h3><ul><li><code>psr&#8203;_instance</code> : <code><a href="#platform:resourceLab2CPUpsr.vid1-21">psr</a></code></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceLab2CPUcpu.vid1-11m.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.cpu.svg"></div><div id="platform:resourceLab2CPUcpu.vid1-11m.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li><code>Instruction&#8203;_Counter : always</code></li></ul></div><div class="always-blocks"><ul><li><code>Main&#8203;_CPU&#8203;_Block : always</code><ul style="list-style-type:none"><li><p>5 CPU STAGES</p></li></ul></li></ul></div></div></div><div id="platform:resourceLab2CPUmemory.vid1-3b" class="module"><h2>Module memory</h2><p>This design unit is implemented in <code>memory.v</code></p><div id="platform:resourceLab2CPUmemory.vid1-3b.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceLab2CPUmemory.vid1-3b.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td><code>clk</code></td><td><code>in</code></td><td><code>wire logic</code></td><td></td></tr><tr><td><code>address</code></td><td><code>in</code></td><td><code>wire logic [11:0]</code></td><td></td></tr><tr><td><code>mem&#8203;_en</code></td><td><code>in</code></td><td><code>wire logic</code></td><td></td></tr><tr><td><code>read&#8203;_write</code></td><td><code>in</code></td><td><code>wire logic</code></td><td><p>high indicates read in, low indicates write out</p></td></tr><tr><td><code>data&#8203;_in</code></td><td><code>in</code></td><td><code>wire logic [31:0]</code></td><td></td></tr><tr><td><code>clr&#8203;_mem</code></td><td><code>in</code></td><td><code>wire logic</code></td><td></td></tr><tr><td><code>data&#8203;_out</code></td><td><code>out</code></td><td><code>reg [31:0]</code></td><td></td></tr></tbody></table></div></div><div id="platform:resourceLab2CPUmemory.vid1-3b.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.memory.svg"></div><div id="platform:resourceLab2CPUmemory.vid1-3b.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li><code>unnamed : always</code></li></ul></div></div></div><div id="platform:resourceLab2CPUpsr.vid1-21" class="module"><h2>Module psr</h2><p>This design unit is implemented in <code>psr.v</code></p><div id="platform:resourceLab2CPUpsr.vid1-21.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceLab2CPUpsr.vid1-21.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td><code>carry</code></td><td><code>in</code></td><td><code>wire logic</code></td><td></td></tr><tr><td><code>result</code></td><td><code>in</code></td><td><code>wire logic [31:0]</code></td><td></td></tr><tr><td><code>psr</code></td><td><code>out</code></td><td><code>reg [4:0]</code></td><td></td></tr></tbody></table></div></div><div id="platform:resourceLab2CPUpsr.vid1-21.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.psr.svg"></div><div id="platform:resourceLab2CPUpsr.vid1-21.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li><code>unnamed : always</code></li></ul></div></div></div></body></html>