\hypertarget{fsl__uart__hal_8h}{}\section{/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+C\+O\+D\+E/hal/uart/fsl\+\_\+uart\+\_\+hal.h File Reference}
\label{fsl__uart__hal_8h}\index{/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+C\+O\+D\+E/hal/uart/fsl\+\_\+uart\+\_\+hal.\+h@{/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+C\+O\+D\+E/hal/uart/fsl\+\_\+uart\+\_\+hal.\+h}}
{\ttfamily \#include $<$assert.\+h$>$}\\*
{\ttfamily \#include $<$stdint.\+h$>$}\\*
{\ttfamily \#include $<$stdbool.\+h$>$}\\*
{\ttfamily \#include \char`\"{}fsl\+\_\+uart\+\_\+features.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}fsl\+\_\+device\+\_\+registers.\+h\char`\"{}}\\*
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S\+H\+I\+FT}~(8\+U)
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \hyperlink{group__uart__hal_gacef40dc8e8ac174bfe40ebcbc980f84b}{\+\_\+uart\+\_\+status} \hyperlink{group__uart__hal_ga90effa380d181d660c1bb449977e1535}{uart\+\_\+status\+\_\+t}
\begin{DoxyCompactList}\small\item\em Error codes for the U\+A\+RT driver. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_ga3c656a4365cab1185398ff953272091e}{\+\_\+uart\+\_\+stop\+\_\+bit\+\_\+count} \hyperlink{group__uart__hal_ga1df1fcb3fcd2d2db0b7ea0189fd94554}{uart\+\_\+stop\+\_\+bit\+\_\+count\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT number of stop bits. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_gadf9f66755acc340eab030e1a48e35e10}{\+\_\+uart\+\_\+parity\+\_\+mode} \hyperlink{group__uart__hal_ga3d74bf70252b21a0dd19d61587ed320c}{uart\+\_\+parity\+\_\+mode\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT parity mode. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_ga09ceaf514baf3352c6c4a78155cbfd9d}{\+\_\+uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char} \hyperlink{group__uart__hal_gac4809775c7544386cbc25fcd06f695a2}{uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT number of bits in a character. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_ga6691a4a7f6d91eab489a02a8d8acbec9}{\+\_\+uart\+\_\+operation\+\_\+config} \hyperlink{group__uart__hal_ga82fb646c93dcafcd9a096c816ae3d376}{uart\+\_\+operation\+\_\+config\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT operation configuration constants. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_gae84554e8367780b93162f4c3a3c46082}{\+\_\+uart\+\_\+receiver\+\_\+source} \hyperlink{group__uart__hal_ga39d3d0a8736e6a806cb474a4f9f13876}{uart\+\_\+receiver\+\_\+source\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT receiver source select mode. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_gac4479526dd3c0c5406e7c553e2c797d5}{\+\_\+uart\+\_\+wakeup\+\_\+method} \hyperlink{group__uart__hal_ga6aa156a75707a0cd36921c54080e2726}{uart\+\_\+wakeup\+\_\+method\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT wakeup from standby method constants. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_gafcbb35202aa124845649edb0607d994d}{\+\_\+uart\+\_\+idle\+\_\+line\+\_\+select} \hyperlink{group__uart__hal_ga9082a7f856054fd3a754ec115f91ac6b}{uart\+\_\+idle\+\_\+line\+\_\+select\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT idle-\/line detect selection types. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_gafc836c7460339592ca74ec409835dabb}{\+\_\+uart\+\_\+break\+\_\+char\+\_\+length} \hyperlink{group__uart__hal_ga8a5d7a3ed1043bb5a67f1b5d3e9d6453}{uart\+\_\+break\+\_\+char\+\_\+length\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT break character length settings for transmit/detect. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_ga18cefb04a659432f96e2166b2205765a}{\+\_\+uart\+\_\+singlewire\+\_\+txdir} \hyperlink{group__uart__hal_ga5a158787a6da225f49f2372634b670c6}{uart\+\_\+singlewire\+\_\+txdir\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT single-\/wire mode transmit direction. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_ga9bf0284b094edf04f6b91db68f20ed7d}{\+\_\+uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth} \hyperlink{group__uart__hal_ga07f48dd4b36c6a6e57138108697fbbd9}{uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT infrared transmitter pulse width options. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_gaa4ec9f908b1b8e958c99ddff14373882}{\+\_\+uart\+\_\+status\+\_\+flag} \hyperlink{group__uart__hal_gab5a3fa1c858501bdf99d5f46bdb18672}{uart\+\_\+status\+\_\+flag\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT status flags. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_ga0241bd5ddb8629625e7facd8da941fd9}{\+\_\+uart\+\_\+interrupt} \hyperlink{group__uart__hal_ga8e2791d1785e2c0036663b1e1be51a14}{uart\+\_\+interrupt\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT interrupt configuration structure, default settings are 0 (disabled). \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group__uart__hal_gacef40dc8e8ac174bfe40ebcbc980f84b}{\+\_\+uart\+\_\+status} \{ \\*
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Success} = 0x0U, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Baud\+Rate\+Calculation\+Error} = 0x1U, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Rx\+Standby\+Mode\+Error} = 0x2U, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Status\+Flag\+Error} = 0x3U, 
\\*
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Tx\+Not\+Disabled} = 0x4U, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Rx\+Not\+Disabled} = 0x5U, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Tx\+Or\+Rx\+Not\+Disabled} = 0x6U, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Tx\+Busy} = 0x7U, 
\\*
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Rx\+Busy} = 0x8U, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+No\+Transmit\+In\+Progress} = 0x9U, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+No\+Receive\+In\+Progress} = 0x\+AU, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Timeout} = 0x\+BU, 
\\*
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Initialized} = 0x\+CU, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Rx\+Call\+Back\+End} = 0x\+DU
 \}\hypertarget{group__uart__hal_gacef40dc8e8ac174bfe40ebcbc980f84b}{}\label{group__uart__hal_gacef40dc8e8ac174bfe40ebcbc980f84b}
\begin{DoxyCompactList}\small\item\em Error codes for the U\+A\+RT driver. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_ga3c656a4365cab1185398ff953272091e}{\+\_\+uart\+\_\+stop\+\_\+bit\+\_\+count} \{ \hyperlink{group__uart__hal_gga3c656a4365cab1185398ff953272091ea792ceeb3ebaaf5b2529423fe8e178d44}{k\+Uart\+One\+Stop\+Bit} = 0U, 
\hyperlink{group__uart__hal_gga3c656a4365cab1185398ff953272091ea27898a03ccf45fe91fddfff83be60cea}{k\+Uart\+Two\+Stop\+Bit} = 1U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT number of stop bits. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_gadf9f66755acc340eab030e1a48e35e10}{\+\_\+uart\+\_\+parity\+\_\+mode} \{ \hyperlink{group__uart__hal_ggadf9f66755acc340eab030e1a48e35e10aaa442d2224e06b4118463ed49f3768d6}{k\+Uart\+Parity\+Disabled} = 0x0U, 
\hyperlink{group__uart__hal_ggadf9f66755acc340eab030e1a48e35e10a3f5ca507d31e770da03b9ca473b41469}{k\+Uart\+Parity\+Even} = 0x2U, 
\hyperlink{group__uart__hal_ggadf9f66755acc340eab030e1a48e35e10adc98b9d68156ba24739da03a52a0631f}{k\+Uart\+Parity\+Odd} = 0x3U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT parity mode. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_ga09ceaf514baf3352c6c4a78155cbfd9d}{\+\_\+uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char} \{ \hyperlink{group__uart__hal_gga09ceaf514baf3352c6c4a78155cbfd9da39a5492922c7775dd7e0ad0cc394d9c7}{k\+Uart8\+Bits\+Per\+Char} = 0U, 
\hyperlink{group__uart__hal_gga09ceaf514baf3352c6c4a78155cbfd9da4c94ddc92496671dcc07f56665c423ab}{k\+Uart9\+Bits\+Per\+Char} = 1U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT number of bits in a character. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_ga6691a4a7f6d91eab489a02a8d8acbec9}{\+\_\+uart\+\_\+operation\+\_\+config} \{ \hyperlink{group__uart__hal_gga6691a4a7f6d91eab489a02a8d8acbec9a103d89ec75d4d974582f99f43bc64117}{k\+Uart\+Operates} = 0U, 
\hyperlink{group__uart__hal_gga6691a4a7f6d91eab489a02a8d8acbec9a0fa5187cd9ee9f9cde52d2730959d673}{k\+Uart\+Stops} = 1U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT operation configuration constants. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_gae84554e8367780b93162f4c3a3c46082}{\+\_\+uart\+\_\+receiver\+\_\+source} \{ \hyperlink{group__uart__hal_ggae84554e8367780b93162f4c3a3c46082a4524676c69586c50a07c5eaf4c3c2a99}{k\+Uart\+Loop\+Back} = 0U, 
\hyperlink{group__uart__hal_ggae84554e8367780b93162f4c3a3c46082a15ae5b502a1ec1196b70b8a3fd9476fb}{k\+Uart\+Single\+Wire} = 1U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT receiver source select mode. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_gac4479526dd3c0c5406e7c553e2c797d5}{\+\_\+uart\+\_\+wakeup\+\_\+method} \{ \hyperlink{group__uart__hal_ggac4479526dd3c0c5406e7c553e2c797d5a09721a9294ef5eadb137e4a0a9744a58}{k\+Uart\+Idle\+Line\+Wake} = 0U, 
\hyperlink{group__uart__hal_ggac4479526dd3c0c5406e7c553e2c797d5a51f8c90fb648dbd7d2f684d46f05975b}{k\+Uart\+Addr\+Mark\+Wake} = 1U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT wakeup from standby method constants. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_gafcbb35202aa124845649edb0607d994d}{\+\_\+uart\+\_\+idle\+\_\+line\+\_\+select} \{ \hyperlink{group__uart__hal_ggafcbb35202aa124845649edb0607d994daf6156450600a19995b4c47d0b4358d9d}{k\+Uart\+Idle\+Line\+After\+Start\+Bit} = 0U, 
\hyperlink{group__uart__hal_ggafcbb35202aa124845649edb0607d994da564a13c59cf3aa1cbf7322eb1c0930a9}{k\+Uart\+Idle\+Line\+After\+Stop\+Bit} = 1U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT idle-\/line detect selection types. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_gafc836c7460339592ca74ec409835dabb}{\+\_\+uart\+\_\+break\+\_\+char\+\_\+length} \{ \hyperlink{group__uart__hal_ggafc836c7460339592ca74ec409835dabba00828d8cd2c2715b3a32f704af22c98c}{k\+Uart\+Break\+Char10\+Bit\+Minimum} = 0U, 
\hyperlink{group__uart__hal_ggafc836c7460339592ca74ec409835dabba2b24dc75d0a4ec4945cc3ec466e0c339}{k\+Uart\+Break\+Char13\+Bit\+Minimum} = 1U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT break character length settings for transmit/detect. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_ga18cefb04a659432f96e2166b2205765a}{\+\_\+uart\+\_\+singlewire\+\_\+txdir} \{ \hyperlink{group__uart__hal_gga18cefb04a659432f96e2166b2205765aa204dcc6ef033e1c99037078bada5621c}{k\+Uart\+Singlewire\+Txdir\+In} = 0U, 
\hyperlink{group__uart__hal_gga18cefb04a659432f96e2166b2205765aa1687332c34852bebdd0f36334a2b2bb3}{k\+Uart\+Singlewire\+Txdir\+Out} = 1U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT single-\/wire mode transmit direction. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_ga9bf0284b094edf04f6b91db68f20ed7d}{\+\_\+uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth} \{ \hyperlink{group__uart__hal_gga9bf0284b094edf04f6b91db68f20ed7dabc3065fe188c6498365f33b40db32414}{k\+Uart\+Ir\+Three\+Sixteenths\+Width} = 0U, 
\hyperlink{group__uart__hal_gga9bf0284b094edf04f6b91db68f20ed7da4af56197dd644086548f53f873add6c2}{k\+Uart\+Ir\+One\+Sixteenth\+Width} = 1U, 
\hyperlink{group__uart__hal_gga9bf0284b094edf04f6b91db68f20ed7dadd2e9d00bfb3c194fabc51fc0cbb85d4}{k\+Uart\+Ir\+One\+Thirtyseconds\+Width} = 2U, 
\hyperlink{group__uart__hal_gga9bf0284b094edf04f6b91db68f20ed7da43b6f8056ad9cef47393f120e741a590}{k\+Uart\+Ir\+One\+Fourth\+Width} = 3U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT infrared transmitter pulse width options. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_gaa4ec9f908b1b8e958c99ddff14373882}{\+\_\+uart\+\_\+status\+\_\+flag} \{ \\*
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882aa64266a26f7484bf13f166f5748f59f1}{k\+Uart\+Tx\+Data\+Reg\+Empty} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+D\+RE, 
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a279387cdd7ef50baa10a884958b4167e}{k\+Uart\+Tx\+Complete} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S1\+\_\+\+TC, 
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a51209510afba63ec18ff6d4b2568696b}{k\+Uart\+Rx\+Data\+Reg\+Full} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S1\+\_\+\+R\+D\+RF, 
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a6501d94c6320621bfc570529de6f7441}{k\+Uart\+Idle\+Line\+Detect} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S1\+\_\+\+I\+D\+LE, 
\\*
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a218febaed0bb1045e42432024dd992d9}{k\+Uart\+Rx\+Overrun} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S1\+\_\+\+OR, 
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882acfbb3038b0b81022de7d3600fd0a3255}{k\+Uart\+Noise\+Detect} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S1\+\_\+\+NF, 
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a3d96d49ccbc30ad8a7cae0ff64a7c8ff}{k\+Uart\+Frame\+Err} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S1\+\_\+\+FE, 
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a744b74085a23e42ecdfdaace08ef176b}{k\+Uart\+Parity\+Err} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S1\+\_\+\+PF, 
\\*
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a8e339c29b1d349cc8f55c4b737b690a5}{k\+Uart\+Line\+Break\+Detect} = 1U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S2\+\_\+\+L\+B\+K\+D\+IF, 
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882aaea3e47f7f337f95246c3decdc99abd2}{k\+Uart\+Rx\+Active\+Edge\+Detect} = 1U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+E\+D\+G\+IF, 
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882aca3a161522a90f47010844017a98085d}{k\+Uart\+Rx\+Active} = 1U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+AF
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT status flags. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_ga0241bd5ddb8629625e7facd8da941fd9}{\+\_\+uart\+\_\+interrupt} \{ \\*
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9abd60372e294ce5238d097627a8bcd9d2}{k\+Uart\+Int\+Lin\+Break\+Detect} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+L\+B\+K\+D\+IE, 
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ae8c18965d22c094e4a374677e98d8497}{k\+Uart\+Int\+Rx\+Active\+Edge} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+R\+X\+E\+D\+G\+IE, 
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ac830ccec89a9106526097f1eeb63b871}{k\+Uart\+Int\+Tx\+Data\+Reg\+Empty} = 1U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+IE, 
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9a58c07fbae21ccd3fb368a575f689ed19}{k\+Uart\+Int\+Tx\+Complete} = 1U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+C\+IE, 
\\*
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ac1fcf894ef73e69e93936efc1dba775a}{k\+Uart\+Int\+Rx\+Data\+Reg\+Full} = 1U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+IE, 
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9aa462b837c307f2425e4e24f3e5464c9a}{k\+Uart\+Int\+Idle\+Line} = 1U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C2\+\_\+\+I\+L\+IE, 
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ae016d68c7014f337b503eb1c98761721}{k\+Uart\+Int\+Rx\+Overrun} = 2U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C3\+\_\+\+O\+R\+IE, 
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ae1c9ca936836e9cc4757c396c823c593}{k\+Uart\+Int\+Noise\+Err\+Flag} = 2U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C3\+\_\+\+N\+E\+IE, 
\\*
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9a1590d1fa1cffb3d9bb2f9594f6cf6713}{k\+Uart\+Int\+Frame\+Err\+Flag} = 2U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C3\+\_\+\+F\+E\+IE, 
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9aa86f9cbb3556c7801f4986a94306a066}{k\+Uart\+Int\+Parity\+Err\+Flag} = 2U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C3\+\_\+\+P\+E\+IE
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT interrupt configuration structure, default settings are 0 (disabled). \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{Indent}{\bf U\+A\+RT Common Configurations}\par
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__uart__hal_gab01d47c23b25db598d38ad1595453097}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Init} (uint32\+\_\+t base\+Addr)
\begin{DoxyCompactList}\small\item\em Initializes the U\+A\+RT controller. \end{DoxyCompactList}\item 
\hyperlink{group__uart__hal_ga90effa380d181d660c1bb449977e1535}{uart\+\_\+status\+\_\+t} \hyperlink{group__uart__hal_ga91003c8ec4018b81feef6e3a79a5f6f2}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate} (uint32\+\_\+t base\+Addr, uint32\+\_\+t source\+Clock\+In\+Hz, uint32\+\_\+t baud\+Rate)
\begin{DoxyCompactList}\small\item\em Configures the U\+A\+RT baud rate. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_gaabf5e382dfd7627897860dbb97161e68}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate\+Divisor} (uint32\+\_\+t base\+Addr, uint16\+\_\+t baud\+Rate\+Divisor)
\begin{DoxyCompactList}\small\item\em Sets the U\+A\+RT baud rate modulo divisor value. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_ga76502a71aec2415638293073d858d254}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Tx\+Rx\+Inversion\+Cmd} (uint32\+\_\+t base\+Addr, bool rx\+Invert\+Enable, bool tx\+Invert\+Enable)
\begin{DoxyCompactList}\small\item\em Configures the transmit and receive inversion control in U\+A\+RT controller. \end{DoxyCompactList}\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}{\bf U\+A\+RT Interrupts and D\+MA}\par
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__uart__hal_ga9aa343e46359a2025e402de937e0efdd}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Int\+Mode} (uint32\+\_\+t base\+Addr, \hyperlink{group__uart__hal_ga8e2791d1785e2c0036663b1e1be51a14}{uart\+\_\+interrupt\+\_\+t} interrupt, bool enable)
\begin{DoxyCompactList}\small\item\em Configures the U\+A\+RT module interrupts to enable/disable various interrupt sources. \end{DoxyCompactList}\item 
bool \hyperlink{group__uart__hal_ga993b9ff384266914cf928b985b188ee9}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Get\+Int\+Mode} (uint32\+\_\+t base\+Addr, \hyperlink{group__uart__hal_ga8e2791d1785e2c0036663b1e1be51a14}{uart\+\_\+interrupt\+\_\+t} interrupt)
\begin{DoxyCompactList}\small\item\em Returns whether the U\+A\+RT module interrupts is enabled/disabled. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_ga4cc50e15355a7675b47a5fc0eaa6d0dd}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Configure\+Dma} (uint32\+\_\+t base\+Addr, bool tx\+Dma\+Config, bool rx\+Dma\+Config)
\begin{DoxyCompactList}\small\item\em Configures the U\+A\+RT D\+MA requests for the Transmitter and Receiver. \end{DoxyCompactList}\item 
bool \hyperlink{group__uart__hal_gab6bb5255cad2ddfe48c9f184a73cfd8e}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Is\+Txdma\+Enabled} (uint32\+\_\+t base\+Addr)
\begin{DoxyCompactList}\small\item\em Gets the U\+A\+RT Transmit D\+MA request configuration setting. \end{DoxyCompactList}\item 
bool \hyperlink{group__uart__hal_gaf344d7aae4af26626211e1cae9e27498}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Is\+Rxdma\+Enabled} (uint32\+\_\+t base\+Addr)
\begin{DoxyCompactList}\small\item\em Gets the U\+A\+RT Receive D\+MA request configuration setting. \end{DoxyCompactList}\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}{\bf U\+A\+RT Transfer Functions}\par
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__uart__hal_ga4e3a567f40dcded77abb8f9af9003014}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Putchar} (uint32\+\_\+t base\+Addr, uint8\+\_\+t data)
\begin{DoxyCompactList}\small\item\em This function allows the user to send an 8-\/bit character from the U\+A\+RT data register. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_ga06c962d1f9173c5edc3d2f94a5b986e1}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Putchar9} (uint32\+\_\+t base\+Addr, uint16\+\_\+t data)
\begin{DoxyCompactList}\small\item\em This function allows the user to send a 9-\/bit character from the U\+A\+RT data register. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_ga6654ad81f78f8f9736fe6d5d99955554}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Getchar} (uint32\+\_\+t base\+Addr, uint8\+\_\+t $\ast$read\+Data)
\begin{DoxyCompactList}\small\item\em This function gets a received 8-\/bit character from the U\+A\+RT data register. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_ga8faaa5dec652f92dfa51d57e24d3889c}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Getchar9} (uint32\+\_\+t base\+Addr, uint16\+\_\+t $\ast$read\+Data)
\begin{DoxyCompactList}\small\item\em This function gets a received 9-\/bit character from the U\+A\+RT data register. \end{DoxyCompactList}\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}{\bf U\+A\+RT Special Feature Configurations}\par
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__uart__hal_ga90effa380d181d660c1bb449977e1535}{uart\+\_\+status\+\_\+t} \hyperlink{group__uart__hal_ga9f78ab8fe20466848ff113a7c2e93917}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Put\+Receiver\+In\+Standby\+Mode} (uint32\+\_\+t base\+Addr)
\begin{DoxyCompactList}\small\item\em Places the U\+A\+RT receiver in standby mode. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_ga842ee6d63065f5759a271eb9aa46f541}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Config\+Idle\+Line\+Detect} (uint32\+\_\+t base\+Addr, uint8\+\_\+t idle\+Line, uint8\+\_\+t rx\+Wake\+Idle\+Detect)
\begin{DoxyCompactList}\small\item\em Configures the operation options of the U\+A\+RT idle line detect. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_ga5c80cdf69921c8d4e93953057eb3f551}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Match\+Address} (uint32\+\_\+t base\+Addr, bool match\+Addr\+Mode1, bool match\+Addr\+Mode2, uint8\+\_\+t match\+Addr\+Value1, uint8\+\_\+t match\+Addr\+Value2)
\begin{DoxyCompactList}\small\item\em Configures the U\+A\+RT match address mode control operation. (Note\+: Feature available on select U\+A\+RT base\+Addrs) \end{DoxyCompactList}\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}{\bf U\+A\+RT Status Flags}\par
\begin{DoxyCompactItemize}
\item 
bool \hyperlink{group__uart__hal_gaec59d68fb8fed28c1d0da106f4949647}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Get\+Status\+Flag} (uint32\+\_\+t base\+Addr, \hyperlink{group__uart__hal_gab5a3fa1c858501bdf99d5f46bdb18672}{uart\+\_\+status\+\_\+flag\+\_\+t} status\+Flag)
\begin{DoxyCompactList}\small\item\em Gets all U\+A\+RT status flag states. \end{DoxyCompactList}\item 
\hyperlink{group__uart__hal_ga90effa380d181d660c1bb449977e1535}{uart\+\_\+status\+\_\+t} \hyperlink{group__uart__hal_gac6f42aead3e964c9f33f5ba48de26fae}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Clear\+Status\+Flag} (uint32\+\_\+t base\+Addr, \hyperlink{group__uart__hal_gab5a3fa1c858501bdf99d5f46bdb18672}{uart\+\_\+status\+\_\+flag\+\_\+t} status\+Flag)
\begin{DoxyCompactList}\small\item\em Clears an individual and specific U\+A\+RT status flag. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_gab72177b21e6b5202d8d140f48db9048a}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Clear\+All\+Non\+Autoclear\+Status\+Flags} (uint32\+\_\+t base\+Addr)
\begin{DoxyCompactList}\small\item\em Clears all U\+A\+RT status flags. \end{DoxyCompactList}\end{DoxyCompactItemize}
\end{Indent}
