# Circuit-Reliability-Project
A SAT-based EDA tool for formal circuit verification and analysis. Features include Circuit Equivalence checking, Automatic Test Pattern Generation, and logic optimization, implemented by converting circuit netlists into conjunctive normal form




