#Generated by Fabric Compiler ( version 2020.3-SP4 <build 69652> ) at Mon Mar 29 19:13:28 2021

add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/ADV7511_Config.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/ADV7511_Interface.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/ADV7611_Config.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/ADV7611_Interface.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR_HDMI_Loop_Demo.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/Driver_Master_IIC.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/Trigger_Generator.v"
add_design E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/System_Clock_PLL/System_Clock_PLL.idf
remove_design -verilog "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/ADV7611_Interface.v"
remove_design -verilog "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/ADV7611_Interface.v"
remove_design -verilog "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/Driver_Master_IIC.v"
remove_design -verilog "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/ADV7511_Config.v"
remove_design -verilog "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/ADV7511_Interface.v"
remove_design -verilog "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/ADV7611_Config.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/ADV7611/ADV7611_Config.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/ADV7511/ADV7511_Config.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/ADV7611/ADV7611_Interface.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/ADV7511/ADV7511_Interface.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/IIC/Driver_Master_IIC.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcp_top_v1_2.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_tfaw_timing_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_wrlvl.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_tccd_timing_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_dqs_rddata_align.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pll_50_400/pll_50_400_tmpl.vhdl"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgm_distributed_fifo_v1_1/rtl/ipm_distributed_fifo_ctr_v1_0.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/ips_ddr_top.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_slice_top.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_com_timing_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_data_slice.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_lp_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_data_slice_wrlvl.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_cfg_apb_v1_1.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcp_buf_v1_2.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_info.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_rdcal.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgm_distributed_fifo_v1_1/pgm_distributed_fifo_v1_1.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/DDR_RD_Ctrl.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_trasa_timing_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_trd2prea_timing_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_main_ctrl.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_norm_timing_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_reset_ctrl.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_tras_timing_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcp_back_ctrl_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_control_path_adj.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_data_slice_dqs_gate_cal.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_dll_update_ctrl.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_trfc_timing_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_reg_fifo2_v1_1.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/clk_division.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_dqs_gate_coarse_cal.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_calib_top.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcp_out_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_training_ctrl.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcd_bm_v1_1.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_dfi.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_top.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_prefetch_fifo_v1_2.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_wdp_align_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcd_top_v1_1.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/DDR_WR_Ctrl.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_slice_rddata_align.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_tfaw_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_trd2wr_timing_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_rdatapath_v1_2.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcp_front_ctrl_v1_2.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_twr2rd_pre_timing_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dfi_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_ui_axi_v1_1.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pll_50_400/pll_50_400.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_wdatapath_v1_2.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_wrapper_v1_2.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_wdata_path_adj.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_upcal.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/DDR_Interface.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_dqsi_rdel_cal.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_calib_delay_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcp_prefetch_fifo_v1_2.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_gatecal.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_trpa_timing_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_wdp_dcp_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_calib_mux.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgm_distributed_fifo_v1_1/rtl/ipm_distributed_fifo_v1_2_pgm_distributed_fifo_v1_1.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcd_sm_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_trp_timing_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_mrs_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgm_distributed_fifo_v1_1/rtl/ipm_distributed_sdpram_v1_2_pgm_distributed_fifo_v1_1.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/DDR_Arbitration_Ctrl.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_trrd_timing_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pll_50_400/pll_50_400_tmpl.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/ips_rst_sync_v1_1.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_init.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_trd2pre_timing_v1_0.vp"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcd_rowaddr_v1_0.vp"
remove_design -vhdl "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pll_50_400/pll_50_400_tmpl.vhdl"
remove_design -verilog "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/pll_50_400/pll_50_400_tmpl.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/Image_Process_Interface.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/DDR3_Interface.v"
remove_design -verilog "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/DDR3/DDR_Interface.v"
remove_design -force E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/System_Clock_PLL/System_Clock_PLL.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
add_constraint "E:/Demo_Project/DDR_HDMI_Loop_Demo/DDR_HDMI_Loop_Demo.fdc"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
add_design E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/FIFO_1920_128/FIFO_1920_128.idf
add_design E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/FIFO_4096x_128/FIFO_4096x_128.idf
remove_design -force E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/FIFO_1920_128/FIFO_1920_128.idf
add_design E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/FIFO_128x4096/FIFO_128x4096.idf
remove_design -force E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/FIFO_4096x_128/FIFO_4096x_128.idf
add_design E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/FIFO_4096x128/FIFO_4096x128.idf
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/frame_wr_fifo.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/frame_rd_fifo.v"
remove_design -force E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/FIFO_4096x128/FIFO_4096x128.idf
remove_design -force E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/FIFO_128x4096/FIFO_128x4096.idf
add_design E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/FIFO_24x4096x768/FIFO_24x4096x768.idf
add_design E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/FIFO_32x4096x128/FIFO_32x4096x128.idf
remove_design -force E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/FIFO_24x4096x768/FIFO_24x4096x768.idf
add_design E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/FIFO_128x1024x32/FIFO_128x1024x32.idf
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/Image_Preprocess_Interface.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/Garmmar_Correction_Interface.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/Video_Analyze_Interface.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/Video_Generator.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/color_bar.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/Driver_Debunce.v"
add_design E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/Color_ROM/Color_ROM.idf
remove_design -force E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/Color_ROM/Color_ROM.idf
add_design E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/Color_ROM/Color_ROM.idf
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/Frame_RW_Interface.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/Frame_WR_Interface.v"
add_design "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/Frame_RD_Interface.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -optimize_multi_corner_timing -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
pnr -gplace_times 3 -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr -gplace_times 3 -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_netlist 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_times 3 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -force -verilog "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/Video_Generator.v"
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/pll_50_125/pll_50_125.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -force E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/pll_50_125/pll_50_125.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/FIFO_16x4096x128/FIFO_16x4096x128.idf
add_design E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/FIFO_128x512x16/FIFO_128x512x16.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
remove_design -force -verilog "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/frame_wr_fifo.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -force -verilog "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/frame_rd_fifo.v"
remove_design -force -verilog "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/color_bar.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -force E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/Color_ROM/Color_ROM.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 50 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 5000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 50 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 5000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 50 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
remove_design -force -verilog "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/Frame_RW_Interface.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
remove_design -force E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/FIFO_128x1024x32/FIFO_128x1024x32.idf
remove_design -force E:/Demo_Project/DDR_HDMI_Loop_Demo/ipcore/FIFO_32x4096x128/FIFO_32x4096x128.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
add_fic "E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
dev_map 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
remove_fic -force"E:/Demo_Project/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
pnr -gplace_seed 2 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
report_timing 
gen_bit_stream 
remove_design -force -verilog "E:/Demo_Project/DDR_HDMI_Loop_Demo/source/Garmmar_Correction_Interface.v"
remove_design -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/Trigger_Generator.v"
remove_design -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/ADV7611/ADV7611_Config.v"
remove_design -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/ADV7511/ADV7511_Config.v"
remove_design -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/ADV7611/ADV7611_Interface.v"
remove_design -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/ADV7511/ADV7511_Interface.v"
remove_design -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/IIC/Driver_Master_IIC.v"
remove_design -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/Driver_Debunce.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/clk_division.v"
add_design "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/iic_dri.v"
add_design "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/ms72xx_ctl.v"
add_design "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/ms7200_ctl.v"
add_design "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/ms7210_ctl.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
add_design "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/iic_dri.v"
add_design "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/ms72xx_ctl.v"
add_design "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/ms7200_ctl.v"
add_design "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/ms7210_ctl.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 3 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcp_top_v1_2.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_tfaw_timing_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_wrlvl.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_tccd_timing_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_dqs_rddata_align.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgm_distributed_fifo_v1_1/rtl/ipm_distributed_fifo_ctr_v1_0.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/ips_ddr_top.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_slice_top.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_com_timing_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_data_slice.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_lp_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_data_slice_wrlvl.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_cfg_apb_v1_1.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcp_buf_v1_2.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_info.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_rdcal.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgm_distributed_fifo_v1_1/pgm_distributed_fifo_v1_1.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_trasa_timing_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_trd2prea_timing_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_main_ctrl.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_norm_timing_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_reset_ctrl.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_tras_timing_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcp_back_ctrl_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_control_path_adj.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_data_slice_dqs_gate_cal.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_dll_update_ctrl.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_trfc_timing_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_reg_fifo2_v1_1.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_dqs_gate_coarse_cal.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_calib_top.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcp_out_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_training_ctrl.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcd_bm_v1_1.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_dfi.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_top.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_prefetch_fifo_v1_2.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_wdp_align_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcd_top_v1_1.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_slice_rddata_align.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_tfaw_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_trd2wr_timing_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_rdatapath_v1_2.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcp_front_ctrl_v1_2.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_twr2rd_pre_timing_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dfi_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_ui_axi_v1_1.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pll_50_400/pll_50_400.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_wdatapath_v1_2.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_wrapper_v1_2.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_wdata_path_adj.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_upcal.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_dqsi_rdel_cal.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_calib_delay_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcp_prefetch_fifo_v1_2.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_gatecal.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_trpa_timing_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_wdp_dcp_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_calib_mux.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgm_distributed_fifo_v1_1/rtl/ipm_distributed_fifo_v1_2_pgm_distributed_fifo_v1_1.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcd_sm_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_trp_timing_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_mrs_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgm_distributed_fifo_v1_1/rtl/ipm_distributed_sdpram_v1_2_pgm_distributed_fifo_v1_1.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_trrd_timing_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/ips_rst_sync_v1_1.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/pgl50_ddrphy/ips_ddrphy_init.v"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/syn_mod/pgs_mc3q_trd2pre_timing_v1_0.vp"
remove_design -force -verilog "C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/source/DDR3/mc3q_ctrl/pgs_mc3q_dcd_rowaddr_v1_0.vp"
add_design C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/ipcore/DDR3_Inst/DDR3_Inst.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
report_timing 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
report_timing 
gen_bit_stream 
pnr -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
pnr -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
report_timing 
gen_bit_stream 
add_design C:/Users/ThinkPad/Desktop/50H/DDR_HDMI_Loop_Demo/ipcore/Config_HDMI/Config_HDMI.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 2000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
report_power 
gen_bit_stream 
add_design D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/ipcore/pll/pll.idf
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/rtl/cmos_8_16bit.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/rtl/power_on_delay.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/rtl/reg_config.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/rtl/sync_vg.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/rtl/i2c_com.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/rtl/reg_config.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/rtl/sync_vg.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/fram_buf.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/reg_config.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/sync_vg.v"
remove_design -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/fram_buf.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/sync_vg.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
add_design D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/ipcore/FIFO_16x8192x128/FIFO_16x8192x128.idf
remove_design -force D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/ipcore/FIFO_16x8192x128/FIFO_16x8192x128.idf
add_design D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/ipcore/FIFO_16x8192x128/FIFO_16x8192x128.idf
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Frame_WR_Interface1.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Frame_WR_Interface2.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/DDR_HDMI_Loop_Demo/source/Frame_WR_Interface1.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/DDR_HDMI_Loop_Demo/source/Frame_WR_Interface2.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/DDR_HDMI_Loop_Demo/source/Frame_WR_Interface1.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/DDR_HDMI_Loop_Demo/source/Frame_WR_Interface2.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Frame_WR_Interface2.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Frame_WR_Interface1.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Frame_WR_Interface1.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Frame_WR_Interface2.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/DDR_HDMI_Loop_Demo/source/Frame_WR_Interface1.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/DDR_HDMI_Loop_Demo/source/Frame_WR_Interface2.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Frame_WR_Interface2.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Frame_WR_Interface2.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/Frame_WR_Interface.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Frame_WR_Interface1.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Frame_WR_Interface2.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
add_design D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/ipcore/FIFO_16x1024x128/FIFO_16x1024x128.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
add_fic "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
gen_bit_stream 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
remove_fic -force"D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/rtl/reg_config.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/rtl/reg_config.v"
remove_design -force D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/ipcore/FIFO_16x1024x128/FIFO_16x1024x128.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/key_ctl.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/src/btn_deb_fix.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/src/btn_deb_fix.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/btn_deb_fix.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/btn_deb_fix.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/src/btn_deb_fix.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Video_Analyze_Interface1.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Video_Analyze_Interface2.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/Video_Analyze_Interface.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Video_Analyze_Interface2.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/Image_Preprocess_Interface.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/DDR_HDMI_Loop_Demo/source/Video_Analyze_Interface1.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Video_Analyze_Interface2.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Image_Preprocess_Interface.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Image_Preprocess_Interface1.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Image_Preprocess_Interface2.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Video_Analyze_Interface1.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Image_Preprocess_Interface.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/DDR_HDMI_Loop_Demo/source/Image_Preprocess_Interface1.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/DDR_HDMI_Loop_Demo/source/Image_Preprocess_Interface2.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/DDR_HDMI_Loop_Demo/source/Video_Analyze_Interface2.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/DDR_HDMI_Loop_Demo/source/Image_Preprocess_Interface1.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/DDR_HDMI_Loop_Demo/source/Image_Preprocess_Interface2.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/DDR_HDMI_Loop_Demo/source/Video_Analyze_Interface2.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Image_Preprocess_Interface.v"
add_design "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Video_Analyze_Interface.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Video_Analyze_Interface2.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Image_Preprocess_Interface1.v"
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/source/Image_Preprocess_Interface2.v"
remove_design -force D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/ipcore/FIFO_16x8192x128/FIFO_16x8192x128.idf
remove_design -force -verilog "D:/PDS/DDR_HDMI_LOOP/DDR_HDMI_Loop_Demo1t05/DDR_HDMI_Loop_Demo/source/DDR_HDMI_Loop_Demo/source/Video_Analyze_Interface1.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module DDR_HDMI_Loop_Demo
synthesize -ads -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
dev_map 
pnr -gplace_seed 1 -parallel 5 -dump_router_congestion_plot true -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -max_hold_violated_paths_num 30000 -refineplacement_iteration 40 -congest_overlap_limit 400 -max_ctrl_chain_length 100 
report_timing 
gen_bit_stream 
