
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//last_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004018a0 <.init>:
  4018a0:	stp	x29, x30, [sp, #-16]!
  4018a4:	mov	x29, sp
  4018a8:	bl	402eac <ferror@plt+0x111c>
  4018ac:	ldp	x29, x30, [sp], #16
  4018b0:	ret

Disassembly of section .plt:

00000000004018c0 <memcpy@plt-0x20>:
  4018c0:	stp	x16, x30, [sp, #-16]!
  4018c4:	adrp	x16, 418000 <ferror@plt+0x16270>
  4018c8:	ldr	x17, [x16, #4088]
  4018cc:	add	x16, x16, #0xff8
  4018d0:	br	x17
  4018d4:	nop
  4018d8:	nop
  4018dc:	nop

00000000004018e0 <memcpy@plt>:
  4018e0:	adrp	x16, 419000 <ferror@plt+0x17270>
  4018e4:	ldr	x17, [x16]
  4018e8:	add	x16, x16, #0x0
  4018ec:	br	x17

00000000004018f0 <_exit@plt>:
  4018f0:	adrp	x16, 419000 <ferror@plt+0x17270>
  4018f4:	ldr	x17, [x16, #8]
  4018f8:	add	x16, x16, #0x8
  4018fc:	br	x17

0000000000401900 <strtoul@plt>:
  401900:	adrp	x16, 419000 <ferror@plt+0x17270>
  401904:	ldr	x17, [x16, #16]
  401908:	add	x16, x16, #0x10
  40190c:	br	x17

0000000000401910 <strlen@plt>:
  401910:	adrp	x16, 419000 <ferror@plt+0x17270>
  401914:	ldr	x17, [x16, #24]
  401918:	add	x16, x16, #0x18
  40191c:	br	x17

0000000000401920 <fputs@plt>:
  401920:	adrp	x16, 419000 <ferror@plt+0x17270>
  401924:	ldr	x17, [x16, #32]
  401928:	add	x16, x16, #0x20
  40192c:	br	x17

0000000000401930 <exit@plt>:
  401930:	adrp	x16, 419000 <ferror@plt+0x17270>
  401934:	ldr	x17, [x16, #40]
  401938:	add	x16, x16, #0x28
  40193c:	br	x17

0000000000401940 <dup@plt>:
  401940:	adrp	x16, 419000 <ferror@plt+0x17270>
  401944:	ldr	x17, [x16, #48]
  401948:	add	x16, x16, #0x30
  40194c:	br	x17

0000000000401950 <strtoll@plt>:
  401950:	adrp	x16, 419000 <ferror@plt+0x17270>
  401954:	ldr	x17, [x16, #56]
  401958:	add	x16, x16, #0x38
  40195c:	br	x17

0000000000401960 <getnameinfo@plt>:
  401960:	adrp	x16, 419000 <ferror@plt+0x17270>
  401964:	ldr	x17, [x16, #64]
  401968:	add	x16, x16, #0x40
  40196c:	br	x17

0000000000401970 <strtod@plt>:
  401970:	adrp	x16, 419000 <ferror@plt+0x17270>
  401974:	ldr	x17, [x16, #72]
  401978:	add	x16, x16, #0x48
  40197c:	br	x17

0000000000401980 <sysinfo@plt>:
  401980:	adrp	x16, 419000 <ferror@plt+0x17270>
  401984:	ldr	x17, [x16, #80]
  401988:	add	x16, x16, #0x50
  40198c:	br	x17

0000000000401990 <localtime_r@plt>:
  401990:	adrp	x16, 419000 <ferror@plt+0x17270>
  401994:	ldr	x17, [x16, #88]
  401998:	add	x16, x16, #0x58
  40199c:	br	x17

00000000004019a0 <sprintf@plt>:
  4019a0:	adrp	x16, 419000 <ferror@plt+0x17270>
  4019a4:	ldr	x17, [x16, #96]
  4019a8:	add	x16, x16, #0x60
  4019ac:	br	x17

00000000004019b0 <putc@plt>:
  4019b0:	adrp	x16, 419000 <ferror@plt+0x17270>
  4019b4:	ldr	x17, [x16, #104]
  4019b8:	add	x16, x16, #0x68
  4019bc:	br	x17

00000000004019c0 <strftime@plt>:
  4019c0:	adrp	x16, 419000 <ferror@plt+0x17270>
  4019c4:	ldr	x17, [x16, #112]
  4019c8:	add	x16, x16, #0x70
  4019cc:	br	x17

00000000004019d0 <__cxa_atexit@plt>:
  4019d0:	adrp	x16, 419000 <ferror@plt+0x17270>
  4019d4:	ldr	x17, [x16, #120]
  4019d8:	add	x16, x16, #0x78
  4019dc:	br	x17

00000000004019e0 <fputc@plt>:
  4019e0:	adrp	x16, 419000 <ferror@plt+0x17270>
  4019e4:	ldr	x17, [x16, #128]
  4019e8:	add	x16, x16, #0x80
  4019ec:	br	x17

00000000004019f0 <clock_gettime@plt>:
  4019f0:	adrp	x16, 419000 <ferror@plt+0x17270>
  4019f4:	ldr	x17, [x16, #136]
  4019f8:	add	x16, x16, #0x88
  4019fc:	br	x17

0000000000401a00 <ctime@plt>:
  401a00:	adrp	x16, 419000 <ferror@plt+0x17270>
  401a04:	ldr	x17, [x16, #144]
  401a08:	add	x16, x16, #0x90
  401a0c:	br	x17

0000000000401a10 <setvbuf@plt>:
  401a10:	adrp	x16, 419000 <ferror@plt+0x17270>
  401a14:	ldr	x17, [x16, #152]
  401a18:	add	x16, x16, #0x98
  401a1c:	br	x17

0000000000401a20 <strptime@plt>:
  401a20:	adrp	x16, 419000 <ferror@plt+0x17270>
  401a24:	ldr	x17, [x16, #160]
  401a28:	add	x16, x16, #0xa0
  401a2c:	br	x17

0000000000401a30 <snprintf@plt>:
  401a30:	adrp	x16, 419000 <ferror@plt+0x17270>
  401a34:	ldr	x17, [x16, #168]
  401a38:	add	x16, x16, #0xa8
  401a3c:	br	x17

0000000000401a40 <localeconv@plt>:
  401a40:	adrp	x16, 419000 <ferror@plt+0x17270>
  401a44:	ldr	x17, [x16, #176]
  401a48:	add	x16, x16, #0xb0
  401a4c:	br	x17

0000000000401a50 <fileno@plt>:
  401a50:	adrp	x16, 419000 <ferror@plt+0x17270>
  401a54:	ldr	x17, [x16, #184]
  401a58:	add	x16, x16, #0xb8
  401a5c:	br	x17

0000000000401a60 <localtime@plt>:
  401a60:	adrp	x16, 419000 <ferror@plt+0x17270>
  401a64:	ldr	x17, [x16, #192]
  401a68:	add	x16, x16, #0xc0
  401a6c:	br	x17

0000000000401a70 <signal@plt>:
  401a70:	adrp	x16, 419000 <ferror@plt+0x17270>
  401a74:	ldr	x17, [x16, #200]
  401a78:	add	x16, x16, #0xc8
  401a7c:	br	x17

0000000000401a80 <fclose@plt>:
  401a80:	adrp	x16, 419000 <ferror@plt+0x17270>
  401a84:	ldr	x17, [x16, #208]
  401a88:	add	x16, x16, #0xd0
  401a8c:	br	x17

0000000000401a90 <fopen@plt>:
  401a90:	adrp	x16, 419000 <ferror@plt+0x17270>
  401a94:	ldr	x17, [x16, #216]
  401a98:	add	x16, x16, #0xd8
  401a9c:	br	x17

0000000000401aa0 <time@plt>:
  401aa0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401aa4:	ldr	x17, [x16, #224]
  401aa8:	add	x16, x16, #0xe0
  401aac:	br	x17

0000000000401ab0 <malloc@plt>:
  401ab0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401ab4:	ldr	x17, [x16, #232]
  401ab8:	add	x16, x16, #0xe8
  401abc:	br	x17

0000000000401ac0 <__isoc99_fscanf@plt>:
  401ac0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401ac4:	ldr	x17, [x16, #240]
  401ac8:	add	x16, x16, #0xf0
  401acc:	br	x17

0000000000401ad0 <__strtol_internal@plt>:
  401ad0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401ad4:	ldr	x17, [x16, #248]
  401ad8:	add	x16, x16, #0xf8
  401adc:	br	x17

0000000000401ae0 <strncmp@plt>:
  401ae0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401ae4:	ldr	x17, [x16, #256]
  401ae8:	add	x16, x16, #0x100
  401aec:	br	x17

0000000000401af0 <bindtextdomain@plt>:
  401af0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401af4:	ldr	x17, [x16, #264]
  401af8:	add	x16, x16, #0x108
  401afc:	br	x17

0000000000401b00 <__libc_start_main@plt>:
  401b00:	adrp	x16, 419000 <ferror@plt+0x17270>
  401b04:	ldr	x17, [x16, #272]
  401b08:	add	x16, x16, #0x110
  401b0c:	br	x17

0000000000401b10 <fgetc@plt>:
  401b10:	adrp	x16, 419000 <ferror@plt+0x17270>
  401b14:	ldr	x17, [x16, #280]
  401b18:	add	x16, x16, #0x118
  401b1c:	br	x17

0000000000401b20 <gettimeofday@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x17270>
  401b24:	ldr	x17, [x16, #288]
  401b28:	add	x16, x16, #0x120
  401b2c:	br	x17

0000000000401b30 <getpwnam@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x17270>
  401b34:	ldr	x17, [x16, #296]
  401b38:	add	x16, x16, #0x128
  401b3c:	br	x17

0000000000401b40 <gmtime_r@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x17270>
  401b44:	ldr	x17, [x16, #304]
  401b48:	add	x16, x16, #0x130
  401b4c:	br	x17

0000000000401b50 <__strtoul_internal@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x17270>
  401b54:	ldr	x17, [x16, #312]
  401b58:	add	x16, x16, #0x138
  401b5c:	br	x17

0000000000401b60 <__xpg_basename@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x17270>
  401b64:	ldr	x17, [x16, #320]
  401b68:	add	x16, x16, #0x140
  401b6c:	br	x17

0000000000401b70 <strdup@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x17270>
  401b74:	ldr	x17, [x16, #328]
  401b78:	add	x16, x16, #0x148
  401b7c:	br	x17

0000000000401b80 <close@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x17270>
  401b84:	ldr	x17, [x16, #336]
  401b88:	add	x16, x16, #0x150
  401b8c:	br	x17

0000000000401b90 <__gmon_start__@plt>:
  401b90:	adrp	x16, 419000 <ferror@plt+0x17270>
  401b94:	ldr	x17, [x16, #344]
  401b98:	add	x16, x16, #0x158
  401b9c:	br	x17

0000000000401ba0 <mktime@plt>:
  401ba0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401ba4:	ldr	x17, [x16, #352]
  401ba8:	add	x16, x16, #0x160
  401bac:	br	x17

0000000000401bb0 <abort@plt>:
  401bb0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401bb4:	ldr	x17, [x16, #360]
  401bb8:	add	x16, x16, #0x168
  401bbc:	br	x17

0000000000401bc0 <access@plt>:
  401bc0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401bc4:	ldr	x17, [x16, #368]
  401bc8:	add	x16, x16, #0x170
  401bcc:	br	x17

0000000000401bd0 <textdomain@plt>:
  401bd0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401bd4:	ldr	x17, [x16, #376]
  401bd8:	add	x16, x16, #0x178
  401bdc:	br	x17

0000000000401be0 <getopt_long@plt>:
  401be0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401be4:	ldr	x17, [x16, #384]
  401be8:	add	x16, x16, #0x180
  401bec:	br	x17

0000000000401bf0 <strcmp@plt>:
  401bf0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401bf4:	ldr	x17, [x16, #392]
  401bf8:	add	x16, x16, #0x188
  401bfc:	br	x17

0000000000401c00 <warn@plt>:
  401c00:	adrp	x16, 419000 <ferror@plt+0x17270>
  401c04:	ldr	x17, [x16, #400]
  401c08:	add	x16, x16, #0x190
  401c0c:	br	x17

0000000000401c10 <__ctype_b_loc@plt>:
  401c10:	adrp	x16, 419000 <ferror@plt+0x17270>
  401c14:	ldr	x17, [x16, #408]
  401c18:	add	x16, x16, #0x198
  401c1c:	br	x17

0000000000401c20 <strtol@plt>:
  401c20:	adrp	x16, 419000 <ferror@plt+0x17270>
  401c24:	ldr	x17, [x16, #416]
  401c28:	add	x16, x16, #0x1a0
  401c2c:	br	x17

0000000000401c30 <fseeko@plt>:
  401c30:	adrp	x16, 419000 <ferror@plt+0x17270>
  401c34:	ldr	x17, [x16, #424]
  401c38:	add	x16, x16, #0x1a8
  401c3c:	br	x17

0000000000401c40 <fread@plt>:
  401c40:	adrp	x16, 419000 <ferror@plt+0x17270>
  401c44:	ldr	x17, [x16, #432]
  401c48:	add	x16, x16, #0x1b0
  401c4c:	br	x17

0000000000401c50 <free@plt>:
  401c50:	adrp	x16, 419000 <ferror@plt+0x17270>
  401c54:	ldr	x17, [x16, #440]
  401c58:	add	x16, x16, #0x1b8
  401c5c:	br	x17

0000000000401c60 <strncasecmp@plt>:
  401c60:	adrp	x16, 419000 <ferror@plt+0x17270>
  401c64:	ldr	x17, [x16, #448]
  401c68:	add	x16, x16, #0x1c0
  401c6c:	br	x17

0000000000401c70 <vasprintf@plt>:
  401c70:	adrp	x16, 419000 <ferror@plt+0x17270>
  401c74:	ldr	x17, [x16, #456]
  401c78:	add	x16, x16, #0x1c8
  401c7c:	br	x17

0000000000401c80 <strndup@plt>:
  401c80:	adrp	x16, 419000 <ferror@plt+0x17270>
  401c84:	ldr	x17, [x16, #464]
  401c88:	add	x16, x16, #0x1d0
  401c8c:	br	x17

0000000000401c90 <strspn@plt>:
  401c90:	adrp	x16, 419000 <ferror@plt+0x17270>
  401c94:	ldr	x17, [x16, #472]
  401c98:	add	x16, x16, #0x1d8
  401c9c:	br	x17

0000000000401ca0 <strchr@plt>:
  401ca0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401ca4:	ldr	x17, [x16, #480]
  401ca8:	add	x16, x16, #0x1e0
  401cac:	br	x17

0000000000401cb0 <ftello@plt>:
  401cb0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401cb4:	ldr	x17, [x16, #488]
  401cb8:	add	x16, x16, #0x1e8
  401cbc:	br	x17

0000000000401cc0 <fflush@plt>:
  401cc0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401cc4:	ldr	x17, [x16, #496]
  401cc8:	add	x16, x16, #0x1f0
  401ccc:	br	x17

0000000000401cd0 <warnx@plt>:
  401cd0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401cd4:	ldr	x17, [x16, #504]
  401cd8:	add	x16, x16, #0x1f8
  401cdc:	br	x17

0000000000401ce0 <__fxstat@plt>:
  401ce0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401ce4:	ldr	x17, [x16, #512]
  401ce8:	add	x16, x16, #0x200
  401cec:	br	x17

0000000000401cf0 <dcgettext@plt>:
  401cf0:	adrp	x16, 419000 <ferror@plt+0x17270>
  401cf4:	ldr	x17, [x16, #520]
  401cf8:	add	x16, x16, #0x208
  401cfc:	br	x17

0000000000401d00 <errx@plt>:
  401d00:	adrp	x16, 419000 <ferror@plt+0x17270>
  401d04:	ldr	x17, [x16, #528]
  401d08:	add	x16, x16, #0x210
  401d0c:	br	x17

0000000000401d10 <strcspn@plt>:
  401d10:	adrp	x16, 419000 <ferror@plt+0x17270>
  401d14:	ldr	x17, [x16, #536]
  401d18:	add	x16, x16, #0x218
  401d1c:	br	x17

0000000000401d20 <printf@plt>:
  401d20:	adrp	x16, 419000 <ferror@plt+0x17270>
  401d24:	ldr	x17, [x16, #544]
  401d28:	add	x16, x16, #0x220
  401d2c:	br	x17

0000000000401d30 <__assert_fail@plt>:
  401d30:	adrp	x16, 419000 <ferror@plt+0x17270>
  401d34:	ldr	x17, [x16, #552]
  401d38:	add	x16, x16, #0x228
  401d3c:	br	x17

0000000000401d40 <__errno_location@plt>:
  401d40:	adrp	x16, 419000 <ferror@plt+0x17270>
  401d44:	ldr	x17, [x16, #560]
  401d48:	add	x16, x16, #0x230
  401d4c:	br	x17

0000000000401d50 <__xstat@plt>:
  401d50:	adrp	x16, 419000 <ferror@plt+0x17270>
  401d54:	ldr	x17, [x16, #568]
  401d58:	add	x16, x16, #0x238
  401d5c:	br	x17

0000000000401d60 <fprintf@plt>:
  401d60:	adrp	x16, 419000 <ferror@plt+0x17270>
  401d64:	ldr	x17, [x16, #576]
  401d68:	add	x16, x16, #0x240
  401d6c:	br	x17

0000000000401d70 <err@plt>:
  401d70:	adrp	x16, 419000 <ferror@plt+0x17270>
  401d74:	ldr	x17, [x16, #584]
  401d78:	add	x16, x16, #0x248
  401d7c:	br	x17

0000000000401d80 <setlocale@plt>:
  401d80:	adrp	x16, 419000 <ferror@plt+0x17270>
  401d84:	ldr	x17, [x16, #592]
  401d88:	add	x16, x16, #0x250
  401d8c:	br	x17

0000000000401d90 <ferror@plt>:
  401d90:	adrp	x16, 419000 <ferror@plt+0x17270>
  401d94:	ldr	x17, [x16, #600]
  401d98:	add	x16, x16, #0x258
  401d9c:	br	x17

Disassembly of section .text:

0000000000401da0 <.text>:
  401da0:	sub	sp, sp, #0x3f0
  401da4:	mov	w4, #0x4                   	// #4
  401da8:	add	x2, sp, #0x200
  401dac:	mov	x3, #0x8                   	// #8
  401db0:	movk	x3, #0x10, lsl #32
  401db4:	stp	x29, x30, [sp]
  401db8:	mov	x29, sp
  401dbc:	stp	x19, x20, [sp, #16]
  401dc0:	mov	w19, w0
  401dc4:	mov	x20, x1
  401dc8:	stp	x21, x22, [sp, #32]
  401dcc:	adrp	x1, 406000 <ferror@plt+0x4270>
  401dd0:	mov	w0, #0x6                   	// #6
  401dd4:	stp	x23, x24, [sp, #48]
  401dd8:	add	x1, x1, #0x930
  401ddc:	adrp	x21, 406000 <ferror@plt+0x4270>
  401de0:	stp	x25, x26, [sp, #64]
  401de4:	add	x21, x21, #0x880
  401de8:	adrp	x24, 419000 <ferror@plt+0x17270>
  401dec:	stp	x27, x28, [sp, #80]
  401df0:	mov	x25, #0x4240                	// #16960
  401df4:	adrp	x22, 406000 <ferror@plt+0x4270>
  401df8:	stp	xzr, xzr, [x2, #-232]
  401dfc:	mov	w2, #0x1                   	// #1
  401e00:	add	x22, x22, #0xe40
  401e04:	strb	w4, [sp, #280]
  401e08:	add	x4, sp, #0x200
  401e0c:	str	xzr, [sp, #344]
  401e10:	adrp	x28, 406000 <ferror@plt+0x4270>
  401e14:	str	xzr, [sp, #96]
  401e18:	movk	x25, #0xf, lsl #16
  401e1c:	stur	x3, [x4, #-228]
  401e20:	sbfiz	x3, x19, #3, #32
  401e24:	stp	xzr, xzr, [x4, #-216]
  401e28:	stp	xzr, xzr, [x4, #-200]
  401e2c:	stp	xzr, xzr, [x4, #-184]
  401e30:	stp	xzr, x3, [sp, #112]
  401e34:	str	xzr, [sp, #208]
  401e38:	str	w2, [sp, #344]
  401e3c:	bl	401d80 <setlocale@plt>
  401e40:	adrp	x1, 406000 <ferror@plt+0x4270>
  401e44:	add	x1, x1, #0x868
  401e48:	mov	x0, x21
  401e4c:	bl	401af0 <bindtextdomain@plt>
  401e50:	mov	x0, x21
  401e54:	adrp	x21, 407000 <ferror@plt+0x5270>
  401e58:	bl	401bd0 <textdomain@plt>
  401e5c:	add	x21, x21, #0x8
  401e60:	adrp	x0, 403000 <ferror@plt+0x1270>
  401e64:	add	x0, x0, #0xc28
  401e68:	bl	4065d0 <ferror@plt+0x4840>
  401e6c:	add	x23, x21, #0xe8
  401e70:	ldr	x0, [x24, #664]
  401e74:	adrp	x1, 406000 <ferror@plt+0x4270>
  401e78:	add	x1, x1, #0x890
  401e7c:	bl	401bf0 <strcmp@plt>
  401e80:	cmp	w0, #0x0
  401e84:	ldrb	w0, [sp, #280]
  401e88:	cset	w1, eq  // eq = none
  401e8c:	bfxil	w0, w1, #0, #1
  401e90:	add	x1, x28, #0xdd0
  401e94:	str	x1, [sp, #104]
  401e98:	strb	w0, [sp, #280]
  401e9c:	nop
  401ea0:	mov	x3, x23
  401ea4:	mov	x2, x22
  401ea8:	mov	x1, x20
  401eac:	mov	w0, w19
  401eb0:	mov	x4, #0x0                   	// #0
  401eb4:	bl	401be0 <getopt_long@plt>
  401eb8:	cmn	w0, #0x1
  401ebc:	b.eq	402500 <ferror@plt+0x770>  // b.none
  401ec0:	cmp	w0, #0x45
  401ec4:	add	x2, x21, #0x68
  401ec8:	mov	w1, #0x46                  	// #70
  401ecc:	b.le	401ee8 <ferror@plt+0x158>
  401ed0:	cmp	w0, w1
  401ed4:	b.eq	401f44 <ferror@plt+0x1b4>  // b.none
  401ed8:	ldr	w1, [x2, #4]!
  401edc:	cmp	w1, #0x0
  401ee0:	ccmp	w0, w1, #0x1, ne  // ne = any
  401ee4:	b.ge	401ed0 <ferror@plt+0x140>  // b.tcont
  401ee8:	cmp	w0, #0x69
  401eec:	b.eq	401f58 <ferror@plt+0x1c8>  // b.none
  401ef0:	b.gt	402310 <ferror@plt+0x580>
  401ef4:	cmp	w0, #0x56
  401ef8:	b.eq	4024c4 <ferror@plt+0x734>  // b.none
  401efc:	b.le	4022ec <ferror@plt+0x55c>
  401f00:	cmp	w0, #0x64
  401f04:	b.eq	4024b4 <ferror@plt+0x724>  // b.none
  401f08:	b.le	4022d4 <ferror@plt+0x544>
  401f0c:	cmp	w0, #0x66
  401f10:	b.ne	402008 <ferror@plt+0x278>  // b.any
  401f14:	ldr	x0, [sp, #96]
  401f18:	cbz	x0, 4024f0 <ferror@plt+0x760>
  401f1c:	adrp	x0, 419000 <ferror@plt+0x17270>
  401f20:	ldr	x1, [sp, #112]
  401f24:	ldr	x0, [x0, #640]
  401f28:	add	x26, x1, #0x1
  401f2c:	lsl	x27, x1, #3
  401f30:	str	x26, [sp, #112]
  401f34:	bl	402fa8 <ferror@plt+0x1218>
  401f38:	ldr	x1, [sp, #96]
  401f3c:	str	x0, [x1, x27]
  401f40:	b	401ea0 <ferror@plt+0x110>
  401f44:	ldr	w1, [sp, #208]
  401f48:	cbnz	w1, 401f68 <ferror@plt+0x1d8>
  401f4c:	str	w0, [sp, #208]
  401f50:	cmp	w0, #0x69
  401f54:	b.ne	401ef0 <ferror@plt+0x160>  // b.any
  401f58:	ldrb	w0, [sp, #280]
  401f5c:	orr	w0, w0, #0x20
  401f60:	strb	w0, [sp, #280]
  401f64:	b	401ea0 <ferror@plt+0x110>
  401f68:	cmp	w0, w1
  401f6c:	b.eq	401ee8 <ferror@plt+0x158>  // b.none
  401f70:	adrp	x23, 419000 <ferror@plt+0x17270>
  401f74:	mov	w2, #0x5                   	// #5
  401f78:	adrp	x1, 406000 <ferror@plt+0x4270>
  401f7c:	mov	x0, #0x0                   	// #0
  401f80:	ldr	x19, [x23, #632]
  401f84:	add	x1, x1, #0x898
  401f88:	bl	401cf0 <dcgettext@plt>
  401f8c:	adrp	x20, 406000 <ferror@plt+0x4270>
  401f90:	ldr	x2, [x24, #664]
  401f94:	add	x22, x21, #0x68
  401f98:	adrp	x24, 406000 <ferror@plt+0x4270>
  401f9c:	add	x20, x20, #0x820
  401fa0:	add	x24, x24, #0xf50
  401fa4:	mov	x1, x0
  401fa8:	mov	x0, x19
  401fac:	mov	x19, #0x0                   	// #0
  401fb0:	bl	401d60 <fprintf@plt>
  401fb4:	ldr	w3, [x19, x22]
  401fb8:	cbz	w3, 401ff4 <ferror@plt+0x264>
  401fbc:	mov	x2, x20
  401fc0:	add	x0, x21, #0xe8
  401fc4:	b	401fd0 <ferror@plt+0x240>
  401fc8:	ldr	x2, [x0, #32]!
  401fcc:	cbz	x2, 402ca4 <ferror@plt+0xf14>
  401fd0:	ldr	w1, [x0, #24]
  401fd4:	cmp	w3, w1
  401fd8:	b.ne	401fc8 <ferror@plt+0x238>  // b.any
  401fdc:	ldr	x0, [x23, #632]
  401fe0:	mov	x1, x24
  401fe4:	bl	401d60 <fprintf@plt>
  401fe8:	add	x19, x19, #0x4
  401fec:	cmp	x19, #0x3c
  401ff0:	b.ne	401fb4 <ferror@plt+0x224>  // b.any
  401ff4:	ldr	x1, [x23, #632]
  401ff8:	mov	w0, #0xa                   	// #10
  401ffc:	bl	4019e0 <fputc@plt>
  402000:	mov	w0, #0x1                   	// #1
  402004:	bl	401930 <exit@plt>
  402008:	cmp	w0, #0x68
  40200c:	b.ne	402d70 <ferror@plt+0xfe0>  // b.any
  402010:	adrp	x3, 419000 <ferror@plt+0x17270>
  402014:	mov	w2, #0x5                   	// #5
  402018:	adrp	x1, 406000 <ferror@plt+0x4270>
  40201c:	mov	x0, #0x0                   	// #0
  402020:	ldr	x19, [x3, #656]
  402024:	add	x1, x1, #0x8c8
  402028:	bl	401cf0 <dcgettext@plt>
  40202c:	mov	x1, x19
  402030:	bl	401920 <fputs@plt>
  402034:	mov	w2, #0x5                   	// #5
  402038:	adrp	x1, 406000 <ferror@plt+0x4270>
  40203c:	mov	x0, #0x0                   	// #0
  402040:	add	x1, x1, #0x8d8
  402044:	bl	401cf0 <dcgettext@plt>
  402048:	mov	x1, x0
  40204c:	ldr	x2, [x24, #664]
  402050:	mov	x0, x19
  402054:	bl	401d60 <fprintf@plt>
  402058:	mov	x1, x19
  40205c:	mov	w0, #0xa                   	// #10
  402060:	bl	4019e0 <fputc@plt>
  402064:	mov	w2, #0x5                   	// #5
  402068:	adrp	x1, 406000 <ferror@plt+0x4270>
  40206c:	mov	x0, #0x0                   	// #0
  402070:	add	x1, x1, #0x908
  402074:	bl	401cf0 <dcgettext@plt>
  402078:	mov	x1, x19
  40207c:	bl	401920 <fputs@plt>
  402080:	mov	w2, #0x5                   	// #5
  402084:	adrp	x1, 406000 <ferror@plt+0x4270>
  402088:	mov	x0, #0x0                   	// #0
  40208c:	add	x1, x1, #0x938
  402090:	bl	401cf0 <dcgettext@plt>
  402094:	mov	x1, x19
  402098:	bl	401920 <fputs@plt>
  40209c:	mov	w2, #0x5                   	// #5
  4020a0:	adrp	x1, 406000 <ferror@plt+0x4270>
  4020a4:	mov	x0, #0x0                   	// #0
  4020a8:	add	x1, x1, #0x948
  4020ac:	bl	401cf0 <dcgettext@plt>
  4020b0:	mov	x1, x19
  4020b4:	bl	401920 <fputs@plt>
  4020b8:	mov	w2, #0x5                   	// #5
  4020bc:	adrp	x1, 406000 <ferror@plt+0x4270>
  4020c0:	mov	x0, #0x0                   	// #0
  4020c4:	add	x1, x1, #0x978
  4020c8:	bl	401cf0 <dcgettext@plt>
  4020cc:	mov	x1, x19
  4020d0:	bl	401920 <fputs@plt>
  4020d4:	mov	w2, #0x5                   	// #5
  4020d8:	adrp	x1, 406000 <ferror@plt+0x4270>
  4020dc:	mov	x0, #0x0                   	// #0
  4020e0:	add	x1, x1, #0x9b8
  4020e4:	bl	401cf0 <dcgettext@plt>
  4020e8:	mov	x1, x19
  4020ec:	bl	401920 <fputs@plt>
  4020f0:	mov	w2, #0x5                   	// #5
  4020f4:	adrp	x1, 406000 <ferror@plt+0x4270>
  4020f8:	mov	x0, #0x0                   	// #0
  4020fc:	add	x1, x1, #0xa00
  402100:	bl	401cf0 <dcgettext@plt>
  402104:	ldrb	w1, [sp, #280]
  402108:	adrp	x3, 406000 <ferror@plt+0x4270>
  40210c:	add	x3, x3, #0x828
  402110:	adrp	x2, 406000 <ferror@plt+0x4270>
  402114:	add	x2, x2, #0x838
  402118:	tst	x1, #0x1
  40211c:	mov	x1, x0
  402120:	csel	x2, x3, x2, ne  // ne = any
  402124:	mov	x0, x19
  402128:	bl	401d60 <fprintf@plt>
  40212c:	mov	w2, #0x5                   	// #5
  402130:	adrp	x1, 406000 <ferror@plt+0x4270>
  402134:	mov	x0, #0x0                   	// #0
  402138:	add	x1, x1, #0xa40
  40213c:	bl	401cf0 <dcgettext@plt>
  402140:	mov	x1, x19
  402144:	bl	401920 <fputs@plt>
  402148:	mov	w2, #0x5                   	// #5
  40214c:	adrp	x1, 406000 <ferror@plt+0x4270>
  402150:	mov	x0, #0x0                   	// #0
  402154:	add	x1, x1, #0xa88
  402158:	bl	401cf0 <dcgettext@plt>
  40215c:	mov	x1, x19
  402160:	bl	401920 <fputs@plt>
  402164:	mov	w2, #0x5                   	// #5
  402168:	adrp	x1, 406000 <ferror@plt+0x4270>
  40216c:	mov	x0, #0x0                   	// #0
  402170:	add	x1, x1, #0xad0
  402174:	bl	401cf0 <dcgettext@plt>
  402178:	mov	x1, x19
  40217c:	bl	401920 <fputs@plt>
  402180:	mov	w2, #0x5                   	// #5
  402184:	adrp	x1, 406000 <ferror@plt+0x4270>
  402188:	mov	x0, #0x0                   	// #0
  40218c:	add	x1, x1, #0xb00
  402190:	bl	401cf0 <dcgettext@plt>
  402194:	mov	x1, x19
  402198:	bl	401920 <fputs@plt>
  40219c:	mov	w2, #0x5                   	// #5
  4021a0:	adrp	x1, 406000 <ferror@plt+0x4270>
  4021a4:	mov	x0, #0x0                   	// #0
  4021a8:	add	x1, x1, #0xb38
  4021ac:	bl	401cf0 <dcgettext@plt>
  4021b0:	mov	x1, x19
  4021b4:	bl	401920 <fputs@plt>
  4021b8:	mov	w2, #0x5                   	// #5
  4021bc:	adrp	x1, 406000 <ferror@plt+0x4270>
  4021c0:	mov	x0, #0x0                   	// #0
  4021c4:	add	x1, x1, #0xb80
  4021c8:	bl	401cf0 <dcgettext@plt>
  4021cc:	mov	x1, x19
  4021d0:	bl	401920 <fputs@plt>
  4021d4:	mov	w2, #0x5                   	// #5
  4021d8:	adrp	x1, 406000 <ferror@plt+0x4270>
  4021dc:	mov	x0, #0x0                   	// #0
  4021e0:	add	x1, x1, #0xbc8
  4021e4:	bl	401cf0 <dcgettext@plt>
  4021e8:	mov	x1, x19
  4021ec:	bl	401920 <fputs@plt>
  4021f0:	mov	w2, #0x5                   	// #5
  4021f4:	adrp	x1, 406000 <ferror@plt+0x4270>
  4021f8:	mov	x0, #0x0                   	// #0
  4021fc:	add	x1, x1, #0xc10
  402200:	bl	401cf0 <dcgettext@plt>
  402204:	mov	x1, x19
  402208:	bl	401920 <fputs@plt>
  40220c:	mov	w2, #0x5                   	// #5
  402210:	adrp	x1, 406000 <ferror@plt+0x4270>
  402214:	mov	x0, #0x0                   	// #0
  402218:	add	x1, x1, #0xc50
  40221c:	bl	401cf0 <dcgettext@plt>
  402220:	mov	x1, x19
  402224:	bl	401920 <fputs@plt>
  402228:	mov	w2, #0x5                   	// #5
  40222c:	adrp	x1, 406000 <ferror@plt+0x4270>
  402230:	mov	x0, #0x0                   	// #0
  402234:	add	x1, x1, #0xca0
  402238:	bl	401cf0 <dcgettext@plt>
  40223c:	mov	x1, x19
  402240:	bl	401920 <fputs@plt>
  402244:	mov	x1, x19
  402248:	mov	w0, #0xa                   	// #10
  40224c:	bl	4019e0 <fputc@plt>
  402250:	mov	w2, #0x5                   	// #5
  402254:	adrp	x1, 406000 <ferror@plt+0x4270>
  402258:	mov	x0, #0x0                   	// #0
  40225c:	add	x1, x1, #0xd20
  402260:	bl	401cf0 <dcgettext@plt>
  402264:	mov	x20, x0
  402268:	mov	w2, #0x5                   	// #5
  40226c:	adrp	x1, 406000 <ferror@plt+0x4270>
  402270:	mov	x0, #0x0                   	// #0
  402274:	add	x1, x1, #0xd38
  402278:	bl	401cf0 <dcgettext@plt>
  40227c:	mov	x4, x0
  402280:	adrp	x3, 406000 <ferror@plt+0x4270>
  402284:	add	x3, x3, #0xd48
  402288:	mov	x2, x20
  40228c:	adrp	x1, 406000 <ferror@plt+0x4270>
  402290:	adrp	x0, 406000 <ferror@plt+0x4270>
  402294:	add	x1, x1, #0xd58
  402298:	add	x0, x0, #0xd68
  40229c:	bl	401d20 <printf@plt>
  4022a0:	mov	w2, #0x5                   	// #5
  4022a4:	adrp	x1, 406000 <ferror@plt+0x4270>
  4022a8:	mov	x0, #0x0                   	// #0
  4022ac:	add	x1, x1, #0xd80
  4022b0:	bl	401cf0 <dcgettext@plt>
  4022b4:	adrp	x1, 406000 <ferror@plt+0x4270>
  4022b8:	add	x1, x1, #0xda0
  4022bc:	bl	401d20 <printf@plt>
  4022c0:	adrp	x0, 419000 <ferror@plt+0x17270>
  4022c4:	ldr	x0, [x0, #632]
  4022c8:	cmp	x0, x19
  4022cc:	cset	w0, eq  // eq = none
  4022d0:	bl	401930 <exit@plt>
  4022d4:	cmp	w0, #0x61
  4022d8:	b.ne	402d70 <ferror@plt+0xfe0>  // b.any
  4022dc:	ldrb	w0, [sp, #280]
  4022e0:	orr	w0, w0, #0x8
  4022e4:	strb	w0, [sp, #280]
  4022e8:	b	401ea0 <ferror@plt+0x110>
  4022ec:	cmp	w0, #0x46
  4022f0:	b.eq	4024a8 <ferror@plt+0x718>  // b.none
  4022f4:	b.le	4023e4 <ferror@plt+0x654>
  4022f8:	cmp	w0, #0x52
  4022fc:	b.ne	402d70 <ferror@plt+0xfe0>  // b.any
  402300:	ldrb	w0, [sp, #280]
  402304:	and	w0, w0, #0xfffffffb
  402308:	strb	w0, [sp, #280]
  40230c:	b	401ea0 <ferror@plt+0x110>
  402310:	cmp	w0, #0x74
  402314:	b.eq	402480 <ferror@plt+0x6f0>  // b.none
  402318:	b.le	4023ac <ferror@plt+0x61c>
  40231c:	cmp	w0, #0x78
  402320:	b.eq	402470 <ferror@plt+0x6e0>  // b.none
  402324:	cmp	w0, #0x80
  402328:	b.ne	402380 <ferror@plt+0x5f0>  // b.any
  40232c:	adrp	x0, 419000 <ferror@plt+0x17270>
  402330:	add	x28, x21, #0x8
  402334:	mov	x26, #0x0                   	// #0
  402338:	ldr	x27, [x0, #640]
  40233c:	mov	x1, x27
  402340:	ldr	x0, [x28]
  402344:	bl	401bf0 <strcmp@plt>
  402348:	cbz	w0, 402c80 <ferror@plt+0xef0>
  40234c:	add	x26, x26, #0x1
  402350:	add	x28, x28, #0x18
  402354:	cmp	x26, #0x4
  402358:	b.ne	40233c <ferror@plt+0x5ac>  // b.any
  40235c:	mov	w2, #0x5                   	// #5
  402360:	adrp	x1, 406000 <ferror@plt+0x4270>
  402364:	mov	x0, #0x0                   	// #0
  402368:	add	x1, x1, #0xe00
  40236c:	bl	401cf0 <dcgettext@plt>
  402370:	mov	x1, x0
  402374:	mov	x2, x27
  402378:	mov	w0, #0x1                   	// #1
  40237c:	bl	401d00 <errx@plt>
  402380:	cmp	w0, #0x77
  402384:	b.ne	402d70 <ferror@plt+0xfe0>  // b.any
  402388:	ldr	w0, [sp, #284]
  40238c:	cmp	w0, #0x1f
  402390:	b.ls	40243c <ferror@plt+0x6ac>  // b.plast
  402394:	ldr	w0, [sp, #288]
  402398:	cmp	w0, #0xff
  40239c:	b.hi	401ea0 <ferror@plt+0x110>  // b.pmore
  4023a0:	mov	w0, #0x100                 	// #256
  4023a4:	str	w0, [sp, #288]
  4023a8:	b	401ea0 <ferror@plt+0x110>
  4023ac:	cmp	w0, #0x70
  4023b0:	b.eq	402448 <ferror@plt+0x6b8>  // b.none
  4023b4:	cmp	w0, #0x73
  4023b8:	b.ne	402408 <ferror@plt+0x678>  // b.any
  4023bc:	adrp	x0, 419000 <ferror@plt+0x17270>
  4023c0:	add	x27, x0, #0x280
  4023c4:	add	x1, sp, #0xc8
  4023c8:	ldr	x0, [x0, #640]
  4023cc:	bl	405b28 <ferror@plt+0x3d98>
  4023d0:	tbnz	w0, #31, 402da4 <ferror@plt+0x1014>
  4023d4:	ldr	x0, [sp, #200]
  4023d8:	udiv	x0, x0, x25
  4023dc:	str	x0, [sp, #320]
  4023e0:	b	401ea0 <ferror@plt+0x110>
  4023e4:	sub	w1, w0, #0x30
  4023e8:	cmp	w1, #0x9
  4023ec:	b.hi	402d70 <ferror@plt+0xfe0>  // b.pmore
  4023f0:	ldr	w1, [sp, #292]
  4023f4:	mov	w2, #0xa                   	// #10
  4023f8:	madd	w0, w1, w2, w0
  4023fc:	sub	w0, w0, #0x30
  402400:	str	w0, [sp, #292]
  402404:	b	401ea0 <ferror@plt+0x110>
  402408:	cmp	w0, #0x6e
  40240c:	b.ne	402d70 <ferror@plt+0xfe0>  // b.any
  402410:	adrp	x3, 419000 <ferror@plt+0x17270>
  402414:	mov	w2, #0x5                   	// #5
  402418:	ldr	x1, [sp, #104]
  40241c:	mov	x0, #0x0                   	// #0
  402420:	ldr	x27, [x3, #640]
  402424:	bl	401cf0 <dcgettext@plt>
  402428:	mov	x1, x0
  40242c:	mov	x0, x27
  402430:	bl	404838 <ferror@plt+0x2aa8>
  402434:	str	w0, [sp, #292]
  402438:	b	401ea0 <ferror@plt+0x110>
  40243c:	mov	w0, #0x20                  	// #32
  402440:	str	w0, [sp, #284]
  402444:	b	402394 <ferror@plt+0x604>
  402448:	adrp	x0, 419000 <ferror@plt+0x17270>
  40244c:	add	x27, x0, #0x280
  402450:	add	x1, sp, #0xc8
  402454:	ldr	x0, [x0, #640]
  402458:	bl	405b28 <ferror@plt+0x3d98>
  40245c:	tbnz	w0, #31, 402da4 <ferror@plt+0x1014>
  402460:	ldr	x0, [sp, #200]
  402464:	udiv	x0, x0, x25
  402468:	str	x0, [sp, #336]
  40246c:	b	401ea0 <ferror@plt+0x110>
  402470:	ldrb	w0, [sp, #280]
  402474:	orr	w0, w0, #0x2
  402478:	strb	w0, [sp, #280]
  40247c:	b	401ea0 <ferror@plt+0x110>
  402480:	adrp	x0, 419000 <ferror@plt+0x17270>
  402484:	add	x27, x0, #0x280
  402488:	add	x1, sp, #0xc8
  40248c:	ldr	x0, [x0, #640]
  402490:	bl	405b28 <ferror@plt+0x3d98>
  402494:	tbnz	w0, #31, 402da4 <ferror@plt+0x1014>
  402498:	ldr	x0, [sp, #200]
  40249c:	udiv	x0, x0, x25
  4024a0:	str	x0, [sp, #328]
  4024a4:	b	401ea0 <ferror@plt+0x110>
  4024a8:	mov	w0, #0x2                   	// #2
  4024ac:	str	w0, [sp, #344]
  4024b0:	b	401ea0 <ferror@plt+0x110>
  4024b4:	ldrb	w0, [sp, #280]
  4024b8:	orr	w0, w0, #0x10
  4024bc:	strb	w0, [sp, #280]
  4024c0:	b	401ea0 <ferror@plt+0x110>
  4024c4:	mov	w2, #0x5                   	// #5
  4024c8:	adrp	x1, 406000 <ferror@plt+0x4270>
  4024cc:	mov	x0, #0x0                   	// #0
  4024d0:	add	x1, x1, #0xda8
  4024d4:	bl	401cf0 <dcgettext@plt>
  4024d8:	ldr	x1, [x24, #664]
  4024dc:	adrp	x2, 406000 <ferror@plt+0x4270>
  4024e0:	add	x2, x2, #0xdb8
  4024e4:	bl	401d20 <printf@plt>
  4024e8:	mov	w0, #0x0                   	// #0
  4024ec:	bl	401930 <exit@plt>
  4024f0:	ldr	x0, [sp, #120]
  4024f4:	bl	402f68 <ferror@plt+0x11d8>
  4024f8:	str	x0, [sp, #96]
  4024fc:	b	401f1c <ferror@plt+0x18c>
  402500:	adrp	x0, 419000 <ferror@plt+0x17270>
  402504:	ldr	w0, [x0, #648]
  402508:	cmp	w0, w19
  40250c:	b.ge	402518 <ferror@plt+0x788>  // b.tcont
  402510:	add	x0, x20, w0, sxtw #3
  402514:	str	x0, [sp, #296]
  402518:	ldr	x0, [sp, #96]
  40251c:	cbz	x0, 402cc8 <ferror@plt+0xf38>
  402520:	ldr	x0, [sp, #112]
  402524:	cbz	x0, 402770 <ferror@plt+0x9e0>
  402528:	adrp	x22, 419000 <ferror@plt+0x17270>
  40252c:	adrp	x0, 402000 <ferror@plt+0x270>
  402530:	add	x23, sp, #0x268
  402534:	add	x0, x0, #0xff8
  402538:	add	x22, x22, #0x2a8
  40253c:	adrp	x1, 403000 <ferror@plt+0x1270>
  402540:	mov	x27, #0x0                   	// #0
  402544:	add	x1, x1, #0x50
  402548:	stp	x1, x0, [sp, #152]
  40254c:	adrp	x0, 406000 <ferror@plt+0x4270>
  402550:	add	x0, x0, #0xe60
  402554:	str	x0, [sp, #144]
  402558:	add	x0, sp, #0x130
  40255c:	bl	403d30 <ferror@plt+0x1fa0>
  402560:	ldr	x0, [sp, #96]
  402564:	str	wzr, [sp, #196]
  402568:	ldr	x20, [x0, x27, lsl #3]
  40256c:	add	x0, sp, #0xd8
  402570:	bl	401aa0 <time@plt>
  402574:	ldr	x1, [sp, #152]
  402578:	mov	w0, #0x2                   	// #2
  40257c:	ldr	x25, [sp, #216]
  402580:	str	x25, [x22]
  402584:	str	x25, [x22, #32]
  402588:	bl	401a70 <signal@plt>
  40258c:	ldr	x1, [sp, #160]
  402590:	mov	w0, #0x3                   	// #3
  402594:	bl	401a70 <signal@plt>
  402598:	ldr	x1, [sp, #144]
  40259c:	mov	x0, x20
  4025a0:	bl	401a90 <fopen@plt>
  4025a4:	mov	x19, x0
  4025a8:	cbz	x0, 402de4 <ferror@plt+0x1054>
  4025ac:	mov	x3, #0x4000                	// #16384
  4025b0:	mov	w2, #0x0                   	// #0
  4025b4:	mov	x1, #0x0                   	// #0
  4025b8:	bl	401a10 <setvbuf@plt>
  4025bc:	mov	x3, x20
  4025c0:	add	x1, sp, #0x260
  4025c4:	mov	x0, x19
  4025c8:	mov	x2, #0x0                   	// #0
  4025cc:	bl	403098 <ferror@plt+0x1308>
  4025d0:	cmp	w0, #0x1
  4025d4:	b.ne	402b38 <ferror@plt+0xda8>  // b.any
  4025d8:	ldr	x0, [sp, #952]
  4025dc:	str	x0, [sp, #224]
  4025e0:	mov	x3, x20
  4025e4:	mov	x0, x19
  4025e8:	mov	x2, #0x0                   	// #0
  4025ec:	mov	x1, #0x0                   	// #0
  4025f0:	bl	403098 <ferror@plt+0x1308>
  4025f4:	ldr	w0, [sp, #196]
  4025f8:	cbnz	w0, 402c88 <ferror@plt+0xef8>
  4025fc:	adrp	x0, 406000 <ferror@plt+0x4270>
  402600:	mov	x28, #0x0                   	// #0
  402604:	add	x0, x0, #0xef8
  402608:	str	xzr, [sp, #104]
  40260c:	str	wzr, [sp, #120]
  402610:	str	x0, [sp, #176]
  402614:	nop
  402618:	mov	x3, x20
  40261c:	add	x2, sp, #0xc4
  402620:	add	x1, sp, #0x260
  402624:	mov	x0, x19
  402628:	bl	403098 <ferror@plt+0x1308>
  40262c:	cmp	w0, #0x1
  402630:	b.ne	4026c0 <ferror@plt+0x930>  // b.any
  402634:	ldr	x0, [sp, #320]
  402638:	ldr	x3, [sp, #952]
  40263c:	cbz	x0, 402648 <ferror@plt+0x8b8>
  402640:	cmp	x0, x3
  402644:	b.gt	4026b8 <ferror@plt+0x928>
  402648:	ldr	x0, [sp, #328]
  40264c:	cbz	x0, 402658 <ferror@plt+0x8c8>
  402650:	cmp	x0, x3
  402654:	b.lt	4026b8 <ferror@plt+0x928>  // b.tstop
  402658:	ldrb	w5, [sp, #280]
  40265c:	str	x3, [x22]
  402660:	tbnz	w5, #0, 402ac0 <ferror@plt+0xd30>
  402664:	ldrb	w2, [sp, #616]
  402668:	cmp	w2, #0x7e
  40266c:	b.eq	4028c8 <ferror@plt+0xb38>  // b.none
  402670:	ldrsh	w24, [sp, #608]
  402674:	ldrsb	w0, [sp, #652]
  402678:	cmp	w24, #0x8
  40267c:	b.eq	40268c <ferror@plt+0x8fc>  // b.none
  402680:	cmp	w2, #0x0
  402684:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402688:	b.ne	40279c <ferror@plt+0xa0c>  // b.any
  40268c:	cbnz	w0, 4029f0 <ferror@plt+0xc60>
  402690:	mov	w0, #0x8                   	// #8
  402694:	ldr	w1, [sp, #652]
  402698:	strh	w0, [sp, #608]
  40269c:	mov	w0, #0x6164                	// #24932
  4026a0:	movk	w0, #0x6574, lsl #16
  4026a4:	cmp	w1, w0
  4026a8:	b.eq	40297c <ferror@plt+0xbec>  // b.none
  4026ac:	ldrsb	w0, [sp, #616]
  4026b0:	cbnz	w0, 402890 <ferror@plt+0xb00>
  4026b4:	nop
  4026b8:	ldr	w0, [sp, #196]
  4026bc:	cbz	w0, 402618 <ferror@plt+0x888>
  4026c0:	ldr	w25, [sp, #344]
  4026c4:	cbz	w25, 402738 <ferror@plt+0x9a8>
  4026c8:	cbz	x20, 402dc8 <ferror@plt+0x1038>
  4026cc:	mov	x0, x20
  4026d0:	bl	401b70 <strdup@plt>
  4026d4:	mov	x24, x0
  4026d8:	cbz	x0, 402e4c <ferror@plt+0x10bc>
  4026dc:	mov	w25, w25
  4026e0:	mov	x0, #0x18                  	// #24
  4026e4:	add	x3, sp, #0xe0
  4026e8:	add	x1, sp, #0x1e0
  4026ec:	mov	x2, #0x20                  	// #32
  4026f0:	madd	x25, x25, x0, x21
  4026f4:	ldr	w0, [x25, #20]
  4026f8:	bl	4032d0 <ferror@plt+0x1540>
  4026fc:	tbnz	w0, #31, 402e2c <ferror@plt+0x109c>
  402700:	adrp	x1, 406000 <ferror@plt+0x4270>
  402704:	add	x1, x1, #0xf40
  402708:	mov	w2, #0x5                   	// #5
  40270c:	mov	x0, #0x0                   	// #0
  402710:	bl	401cf0 <dcgettext@plt>
  402714:	mov	x25, x0
  402718:	mov	x0, x24
  40271c:	bl	401b60 <__xpg_basename@plt>
  402720:	add	x2, sp, #0x1e0
  402724:	mov	x1, x0
  402728:	mov	x0, x25
  40272c:	bl	401d20 <printf@plt>
  402730:	mov	x0, x24
  402734:	bl	401c50 <free@plt>
  402738:	mov	x0, x19
  40273c:	bl	401a80 <fclose@plt>
  402740:	cbz	x28, 402758 <ferror@plt+0x9c8>
  402744:	nop
  402748:	mov	x0, x28
  40274c:	ldr	x28, [x28, #400]
  402750:	bl	401c50 <free@plt>
  402754:	cbnz	x28, 402748 <ferror@plt+0x9b8>
  402758:	mov	x0, x20
  40275c:	bl	401c50 <free@plt>
  402760:	ldr	x0, [sp, #112]
  402764:	add	x27, x27, #0x1
  402768:	cmp	x0, x27
  40276c:	b.ne	402558 <ferror@plt+0x7c8>  // b.any
  402770:	ldr	x0, [sp, #96]
  402774:	bl	401c50 <free@plt>
  402778:	mov	w0, #0x0                   	// #0
  40277c:	ldp	x29, x30, [sp]
  402780:	ldp	x19, x20, [sp, #16]
  402784:	ldp	x21, x22, [sp, #32]
  402788:	ldp	x23, x24, [sp, #48]
  40278c:	ldp	x25, x26, [sp, #64]
  402790:	ldp	x27, x28, [sp, #80]
  402794:	add	sp, sp, #0x3f0
  402798:	ret
  40279c:	add	x6, sp, #0x28c
  4027a0:	adrp	x1, 406000 <ferror@plt+0x4270>
  4027a4:	mov	x0, x6
  4027a8:	add	x1, x1, #0xeb8
  4027ac:	str	w5, [sp, #128]
  4027b0:	str	w2, [sp, #136]
  4027b4:	str	x3, [sp, #168]
  4027b8:	str	x6, [sp, #184]
  4027bc:	bl	401bf0 <strcmp@plt>
  4027c0:	ldr	w5, [sp, #128]
  4027c4:	ldr	w2, [sp, #136]
  4027c8:	ldr	x3, [sp, #168]
  4027cc:	cbz	w0, 4029f0 <ferror@plt+0xc60>
  4027d0:	ldr	x6, [sp, #184]
  4027d4:	mov	w1, #0x7                   	// #7
  4027d8:	str	w5, [sp, #128]
  4027dc:	mov	x0, x6
  4027e0:	str	w2, [sp, #136]
  4027e4:	strh	w1, [sp, #608]
  4027e8:	adrp	x1, 406000 <ferror@plt+0x4270>
  4027ec:	add	x1, x1, #0xec0
  4027f0:	bl	401bf0 <strcmp@plt>
  4027f4:	ldr	w5, [sp, #128]
  4027f8:	ldr	w2, [sp, #136]
  4027fc:	ldr	x3, [sp, #168]
  402800:	cbz	w0, 402984 <ferror@plt+0xbf4>
  402804:	nop
  402808:	str	x28, [sp, #128]
  40280c:	mov	w24, #0x0                   	// #0
  402810:	cbz	x28, 40286c <ferror@plt+0xadc>
  402814:	nop
  402818:	add	x0, x28, #0x8
  40281c:	mov	x26, x28
  402820:	mov	x1, x23
  402824:	mov	x2, #0x20                  	// #32
  402828:	bl	401ae0 <strncmp@plt>
  40282c:	ldr	x28, [x28, #400]
  402830:	cbnz	w0, 402860 <ferror@plt+0xad0>
  402834:	mov	x1, x28
  402838:	cbz	w24, 402ae8 <ferror@plt+0xd58>
  40283c:	ldr	x0, [x26, #408]
  402840:	cbz	x1, 40284c <ferror@plt+0xabc>
  402844:	str	x0, [x1, #408]
  402848:	ldr	x0, [x26, #408]
  40284c:	cbz	x0, 402b08 <ferror@plt+0xd78>
  402850:	str	x1, [x0, #400]
  402854:	mov	x0, x26
  402858:	mov	w24, #0x1                   	// #1
  40285c:	bl	401c50 <free@plt>
  402860:	cbnz	x28, 402818 <ferror@plt+0xa88>
  402864:	ldr	x28, [sp, #128]
  402868:	cbnz	w24, 4026ac <ferror@plt+0x91c>
  40286c:	ldr	x0, [sp, #104]
  402870:	cbz	x0, 402bfc <ferror@plt+0xe6c>
  402874:	ldr	w3, [sp, #120]
  402878:	ldr	x2, [sp, #104]
  40287c:	add	x1, sp, #0x260
  402880:	add	x0, sp, #0x118
  402884:	bl	4033c8 <ferror@plt+0x1638>
  402888:	str	w0, [sp, #196]
  40288c:	b	4026ac <ferror@plt+0x91c>
  402890:	mov	x0, #0x1a0                 	// #416
  402894:	bl	401ab0 <malloc@plt>
  402898:	mov	x24, x0
  40289c:	cbz	x0, 402e18 <ferror@plt+0x1088>
  4028a0:	add	x1, sp, #0x260
  4028a4:	mov	x2, #0x190                 	// #400
  4028a8:	bl	4018e0 <memcpy@plt>
  4028ac:	stp	x28, xzr, [x24, #400]
  4028b0:	cbz	x28, 4028b8 <ferror@plt+0xb28>
  4028b4:	str	x24, [x28, #408]
  4028b8:	ldr	w0, [sp, #196]
  4028bc:	mov	x28, x24
  4028c0:	cbz	w0, 402618 <ferror@plt+0x888>
  4028c4:	b	4026c0 <ferror@plt+0x930>
  4028c8:	add	x0, sp, #0x260
  4028cc:	mov	x1, #0x6873                	// #26739
  4028d0:	movk	x1, #0x7475, lsl #16
  4028d4:	add	x2, sp, #0x28c
  4028d8:	movk	x1, #0x6f64, lsl #32
  4028dc:	ldur	x0, [x0, #44]
  4028e0:	movk	x1, #0x6e77, lsl #48
  4028e4:	cmp	x0, x1
  4028e8:	b.eq	402b10 <ferror@plt+0xd80>  // b.none
  4028ec:	ldr	w1, [sp, #652]
  4028f0:	mov	w0, #0x6572                	// #25970
  4028f4:	movk	w0, #0x6f62, lsl #16
  4028f8:	cmp	w1, w0
  4028fc:	b.eq	402b74 <ferror@plt+0xde4>  // b.none
  402900:	add	x0, sp, #0x28c
  402904:	adrp	x1, 406000 <ferror@plt+0x4270>
  402908:	mov	x2, #0x8                   	// #8
  40290c:	add	x1, x1, #0xea8
  402910:	str	w5, [sp, #128]
  402914:	str	x3, [sp, #136]
  402918:	bl	401ae0 <strncmp@plt>
  40291c:	ldr	w5, [sp, #128]
  402920:	ldr	x3, [sp, #136]
  402924:	cbnz	w0, 402ae0 <ferror@plt+0xd50>
  402928:	mov	w0, #0x1                   	// #1
  40292c:	strh	w0, [sp, #608]
  402930:	ldrb	w24, [sp, #612]
  402934:	tbnz	w5, #1, 402bc8 <ferror@plt+0xe38>
  402938:	cmp	w24, #0x30
  40293c:	mov	w0, #0x36                  	// #54
  402940:	mov	x25, x3
  402944:	ccmp	w24, w0, #0x4, ne  // ne = any
  402948:	b.ne	4026b8 <ferror@plt+0x928>  // b.any
  40294c:	mov	w0, #0xfe                  	// #254
  402950:	mov	w1, #0x2                   	// #2
  402954:	str	x3, [sp, #104]
  402958:	str	w1, [sp, #120]
  40295c:	str	x3, [sp, #216]
  402960:	strh	w0, [sp, #608]
  402964:	nop
  402968:	cbz	x28, 4026b8 <ferror@plt+0x928>
  40296c:	mov	x0, x28
  402970:	ldr	x28, [x28, #400]
  402974:	bl	401c50 <free@plt>
  402978:	b	402968 <ferror@plt+0xbd8>
  40297c:	ldrb	w0, [sp, #656]
  402980:	cbnz	w0, 4026ac <ferror@plt+0x91c>
  402984:	cmp	w2, #0x7c
  402988:	sxtb	w2, w2
  40298c:	b.eq	402b28 <ferror@plt+0xd98>  // b.none
  402990:	cmp	w2, #0x7b
  402994:	b.ne	402ae0 <ferror@plt+0xd50>  // b.any
  402998:	mov	w0, #0x3                   	// #3
  40299c:	strh	w0, [sp, #608]
  4029a0:	ldrsh	w0, [sp, #608]
  4029a4:	tbz	w5, #1, 4026b8 <ferror@plt+0x928>
  4029a8:	cmp	w0, #0x3
  4029ac:	adrp	x1, 406000 <ferror@plt+0x4270>
  4029b0:	adrp	x0, 406000 <ferror@plt+0x4270>
  4029b4:	add	x1, x1, #0x858
  4029b8:	add	x0, x0, #0x848
  4029bc:	mov	w3, #0x7                   	// #7
  4029c0:	csel	x0, x0, x1, eq  // eq = none
  4029c4:	add	x1, sp, #0x260
  4029c8:	ldr	x2, [sp, #216]
  4029cc:	ldr	x5, [x0]
  4029d0:	str	x5, [x23]
  4029d4:	ldrb	w5, [x0, #8]
  4029d8:	add	x0, sp, #0x118
  4029dc:	strb	w5, [x23, #8]
  4029e0:	bl	4033c8 <ferror@plt+0x1638>
  4029e4:	str	w0, [sp, #196]
  4029e8:	cbz	w0, 402618 <ferror@plt+0x888>
  4029ec:	b	4026c0 <ferror@plt+0x930>
  4029f0:	ldr	w1, [sp, #652]
  4029f4:	mov	w0, #0x6164                	// #24932
  4029f8:	movk	w0, #0x6574, lsl #16
  4029fc:	cmp	w1, w0
  402a00:	b.eq	402b68 <ferror@plt+0xdd8>  // b.none
  402a04:	cmp	w24, #0x6
  402a08:	mov	w0, w24
  402a0c:	b.gt	402a9c <ferror@plt+0xd0c>
  402a10:	cmp	w24, #0x4
  402a14:	b.gt	4026b8 <ferror@plt+0x928>
  402a18:	cmp	w24, #0x1
  402a1c:	b.eq	402930 <ferror@plt+0xba0>  // b.none
  402a20:	b.le	402a7c <ferror@plt+0xcec>
  402a24:	cmp	w24, #0x2
  402a28:	b.ne	4029a4 <ferror@plt+0xc14>  // b.any
  402a2c:	adrp	x0, 406000 <ferror@plt+0x4270>
  402a30:	add	x0, x0, #0xed8
  402a34:	ldr	x2, [sp, #216]
  402a38:	mov	w3, #0x5                   	// #5
  402a3c:	ldr	x1, [x0]
  402a40:	str	x1, [x23]
  402a44:	ldr	w0, [x0, #8]
  402a48:	add	x1, sp, #0x260
  402a4c:	str	w0, [x23, #8]
  402a50:	add	x0, sp, #0x118
  402a54:	bl	4033c8 <ferror@plt+0x1638>
  402a58:	str	w0, [sp, #196]
  402a5c:	ldr	x3, [sp, #952]
  402a60:	str	x3, [sp, #104]
  402a64:	ldrsh	w0, [sp, #608]
  402a68:	cmp	w0, #0xfe
  402a6c:	cset	w0, eq  // eq = none
  402a70:	add	w0, w0, #0x1
  402a74:	str	w0, [sp, #120]
  402a78:	b	402968 <ferror@plt+0xbd8>
  402a7c:	cbz	w24, 4026b8 <ferror@plt+0x928>
  402a80:	mov	w1, w24
  402a84:	adrp	x0, 406000 <ferror@plt+0x4270>
  402a88:	add	x0, x0, #0xf20
  402a8c:	bl	401cd0 <warnx@plt>
  402a90:	ldr	w0, [sp, #196]
  402a94:	cbz	w0, 402618 <ferror@plt+0x888>
  402a98:	b	4026c0 <ferror@plt+0x930>
  402a9c:	cmp	w24, #0x7
  402aa0:	b.eq	402808 <ferror@plt+0xa78>  // b.none
  402aa4:	cmp	w24, #0x9
  402aa8:	b.eq	4026b8 <ferror@plt+0x928>  // b.none
  402aac:	cmp	w24, #0xfe
  402ab0:	b.eq	402b18 <ferror@plt+0xd88>  // b.none
  402ab4:	cmp	w24, #0x8
  402ab8:	b.ne	402a80 <ferror@plt+0xcf0>  // b.any
  402abc:	b	4026ac <ferror@plt+0x91c>
  402ac0:	mov	x2, x3
  402ac4:	add	x1, sp, #0x260
  402ac8:	add	x0, sp, #0x118
  402acc:	mov	w3, #0x3                   	// #3
  402ad0:	bl	4033c8 <ferror@plt+0x1638>
  402ad4:	str	w0, [sp, #196]
  402ad8:	cbz	w0, 402618 <ferror@plt+0x888>
  402adc:	b	4026c0 <ferror@plt+0x930>
  402ae0:	ldrsh	w24, [sp, #608]
  402ae4:	b	402a04 <ferror@plt+0xc74>
  402ae8:	ldr	x2, [x26, #344]
  402aec:	add	x1, sp, #0x260
  402af0:	add	x0, sp, #0x118
  402af4:	mov	w3, #0x3                   	// #3
  402af8:	bl	4033c8 <ferror@plt+0x1638>
  402afc:	str	w0, [sp, #196]
  402b00:	ldr	x1, [x26, #400]
  402b04:	b	40283c <ferror@plt+0xaac>
  402b08:	str	x1, [sp, #128]
  402b0c:	b	402854 <ferror@plt+0xac4>
  402b10:	mov	w0, #0xfe                  	// #254
  402b14:	strh	w0, [sp, #608]
  402b18:	tbnz	w5, #1, 402b90 <ferror@plt+0xe00>
  402b1c:	mov	x25, x3
  402b20:	str	x3, [sp, #216]
  402b24:	b	402a60 <ferror@plt+0xcd0>
  402b28:	mov	w0, #0x4                   	// #4
  402b2c:	strh	w0, [sp, #608]
  402b30:	ldrsh	w0, [sp, #608]
  402b34:	b	4029a4 <ferror@plt+0xc14>
  402b38:	mov	x0, x19
  402b3c:	bl	401a50 <fileno@plt>
  402b40:	add	x2, sp, #0x160
  402b44:	mov	w1, w0
  402b48:	mov	w0, #0x0                   	// #0
  402b4c:	bl	401ce0 <__fxstat@plt>
  402b50:	cbnz	w0, 402e04 <ferror@plt+0x1074>
  402b54:	ldr	x0, [sp, #456]
  402b58:	mov	w1, #0x1                   	// #1
  402b5c:	str	w1, [sp, #196]
  402b60:	str	x0, [sp, #224]
  402b64:	b	4025e0 <ferror@plt+0x850>
  402b68:	ldrb	w0, [sp, #656]
  402b6c:	cbnz	w0, 402a04 <ferror@plt+0xc74>
  402b70:	b	402984 <ferror@plt+0xbf4>
  402b74:	ldrh	w1, [x2, #4]
  402b78:	mov	w0, #0x746f                	// #29807
  402b7c:	cmp	w1, w0
  402b80:	b.ne	402900 <ferror@plt+0xb70>  // b.any
  402b84:	mov	w0, #0x2                   	// #2
  402b88:	strh	w0, [sp, #608]
  402b8c:	b	402a2c <ferror@plt+0xc9c>
  402b90:	adrp	x0, 406000 <ferror@plt+0x4270>
  402b94:	add	x0, x0, #0xec8
  402b98:	ldr	x2, [sp, #104]
  402b9c:	mov	w3, #0x3                   	// #3
  402ba0:	ldr	x5, [x0]
  402ba4:	str	x5, [x23]
  402ba8:	ldr	w5, [x0, #8]
  402bac:	add	x1, sp, #0x260
  402bb0:	str	w5, [x23, #8]
  402bb4:	add	x0, sp, #0x118
  402bb8:	bl	4033c8 <ferror@plt+0x1638>
  402bbc:	str	w0, [sp, #196]
  402bc0:	ldr	x3, [sp, #952]
  402bc4:	b	402b1c <ferror@plt+0xd8c>
  402bc8:	mov	w2, w24
  402bcc:	mov	x0, x23
  402bd0:	adrp	x1, 406000 <ferror@plt+0x4270>
  402bd4:	add	x1, x1, #0xee8
  402bd8:	bl	4019a0 <sprintf@plt>
  402bdc:	mov	w3, #0x3                   	// #3
  402be0:	mov	x2, x25
  402be4:	add	x1, sp, #0x260
  402be8:	add	x0, sp, #0x118
  402bec:	bl	4033c8 <ferror@plt+0x1638>
  402bf0:	str	w0, [sp, #196]
  402bf4:	ldr	x3, [sp, #952]
  402bf8:	b	402938 <ferror@plt+0xba8>
  402bfc:	ldr	x1, [sp, #304]
  402c00:	ldr	x0, [sp, #952]
  402c04:	cmp	x1, x0
  402c08:	b.gt	402c78 <ferror@plt+0xee8>
  402c0c:	add	x0, sp, #0x28c
  402c10:	strb	wzr, [sp, #683]
  402c14:	bl	401b30 <getpwnam@plt>
  402c18:	mov	x24, x0
  402c1c:	cbz	x0, 402c78 <ferror@plt+0xee8>
  402c20:	ldr	w2, [sp, #612]
  402c24:	add	x0, sp, #0xe8
  402c28:	ldr	x1, [sp, #176]
  402c2c:	bl	4019a0 <sprintf@plt>
  402c30:	add	x0, sp, #0xe8
  402c34:	mov	w1, #0x4                   	// #4
  402c38:	bl	401bc0 <access@plt>
  402c3c:	cbnz	w0, 402d10 <ferror@plt+0xf80>
  402c40:	ldr	x1, [sp, #144]
  402c44:	add	x0, sp, #0xe8
  402c48:	bl	401a90 <fopen@plt>
  402c4c:	str	x0, [sp, #128]
  402c50:	cbz	x0, 402c78 <ferror@plt+0xee8>
  402c54:	add	x2, sp, #0x1e0
  402c58:	adrp	x1, 406000 <ferror@plt+0x4270>
  402c5c:	add	x1, x1, #0xf10
  402c60:	bl	401ac0 <__isoc99_fscanf@plt>
  402c64:	cmp	w0, #0x1
  402c68:	ldr	x3, [sp, #128]
  402c6c:	b.eq	402d50 <ferror@plt+0xfc0>  // b.none
  402c70:	mov	x0, x3
  402c74:	bl	401a80 <fclose@plt>
  402c78:	mov	w3, #0x6                   	// #6
  402c7c:	b	402878 <ferror@plt+0xae8>
  402c80:	str	w26, [sp, #344]
  402c84:	b	401ea0 <ferror@plt+0x110>
  402c88:	ldr	w25, [sp, #344]
  402c8c:	cbz	w25, 402c98 <ferror@plt+0xf08>
  402c90:	mov	x28, #0x0                   	// #0
  402c94:	b	4026c8 <ferror@plt+0x938>
  402c98:	mov	x0, x19
  402c9c:	bl	401a80 <fclose@plt>
  402ca0:	b	402758 <ferror@plt+0x9c8>
  402ca4:	sub	w0, w3, #0x21
  402ca8:	cmp	w0, #0x5d
  402cac:	b.hi	401fe8 <ferror@plt+0x258>  // b.pmore
  402cb0:	ldr	x0, [x23, #632]
  402cb4:	mov	w2, w3
  402cb8:	adrp	x1, 406000 <ferror@plt+0x4270>
  402cbc:	add	x1, x1, #0x8c0
  402cc0:	bl	401d60 <fprintf@plt>
  402cc4:	b	401fe8 <ferror@plt+0x258>
  402cc8:	mov	x0, #0x8                   	// #8
  402ccc:	bl	402f68 <ferror@plt+0x11d8>
  402cd0:	ldr	x2, [sp, #112]
  402cd4:	mov	x20, x0
  402cd8:	ldrb	w1, [sp, #280]
  402cdc:	adrp	x0, 406000 <ferror@plt+0x4270>
  402ce0:	add	x0, x0, #0x838
  402ce4:	add	x26, x2, #0x1
  402ce8:	lsl	x19, x2, #3
  402cec:	str	x20, [sp, #96]
  402cf0:	tst	x1, #0x1
  402cf4:	adrp	x1, 406000 <ferror@plt+0x4270>
  402cf8:	add	x1, x1, #0x828
  402cfc:	str	x26, [sp, #112]
  402d00:	csel	x0, x1, x0, ne  // ne = any
  402d04:	bl	402fa8 <ferror@plt+0x1218>
  402d08:	str	x0, [x20, x19]
  402d0c:	b	402520 <ferror@plt+0x790>
  402d10:	mov	x2, x23
  402d14:	add	x0, sp, #0xe8
  402d18:	adrp	x1, 406000 <ferror@plt+0x4270>
  402d1c:	add	x1, x1, #0xf18
  402d20:	bl	4019a0 <sprintf@plt>
  402d24:	add	x1, sp, #0xe8
  402d28:	add	x2, sp, #0x1e0
  402d2c:	mov	w0, #0x0                   	// #0
  402d30:	bl	401d50 <__xstat@plt>
  402d34:	cbnz	w0, 402c78 <ferror@plt+0xee8>
  402d38:	ldr	w1, [x24, #16]
  402d3c:	ldr	w0, [sp, #504]
  402d40:	cmp	w1, w0
  402d44:	b.ne	402c78 <ferror@plt+0xee8>  // b.any
  402d48:	mov	w3, #0x4                   	// #4
  402d4c:	b	402878 <ferror@plt+0xae8>
  402d50:	mov	x0, x3
  402d54:	bl	401a80 <fclose@plt>
  402d58:	ldr	w1, [x24, #16]
  402d5c:	ldr	w0, [sp, #480]
  402d60:	cmp	w1, w0
  402d64:	b.eq	402d48 <ferror@plt+0xfb8>  // b.none
  402d68:	mov	w3, #0x6                   	// #6
  402d6c:	b	402878 <ferror@plt+0xae8>
  402d70:	adrp	x0, 419000 <ferror@plt+0x17270>
  402d74:	mov	w2, #0x5                   	// #5
  402d78:	adrp	x1, 406000 <ferror@plt+0x4270>
  402d7c:	add	x1, x1, #0xe18
  402d80:	ldr	x19, [x0, #632]
  402d84:	mov	x0, #0x0                   	// #0
  402d88:	bl	401cf0 <dcgettext@plt>
  402d8c:	mov	x1, x0
  402d90:	ldr	x2, [x24, #664]
  402d94:	mov	x0, x19
  402d98:	bl	401d60 <fprintf@plt>
  402d9c:	mov	w0, #0x1                   	// #1
  402da0:	bl	401930 <exit@plt>
  402da4:	mov	w2, #0x5                   	// #5
  402da8:	adrp	x1, 406000 <ferror@plt+0x4270>
  402dac:	mov	x0, #0x0                   	// #0
  402db0:	add	x1, x1, #0xde8
  402db4:	bl	401cf0 <dcgettext@plt>
  402db8:	mov	x1, x0
  402dbc:	ldr	x2, [x27]
  402dc0:	mov	w0, #0x1                   	// #1
  402dc4:	bl	401d00 <errx@plt>
  402dc8:	adrp	x1, 406000 <ferror@plt+0x4270>
  402dcc:	adrp	x0, 406000 <ferror@plt+0x4270>
  402dd0:	mov	x3, x21
  402dd4:	add	x1, x1, #0x628
  402dd8:	add	x0, x0, #0x640
  402ddc:	mov	w2, #0x4a                  	// #74
  402de0:	bl	401d30 <__assert_fail@plt>
  402de4:	adrp	x1, 406000 <ferror@plt+0x4270>
  402de8:	add	x1, x1, #0xe68
  402dec:	mov	w2, #0x5                   	// #5
  402df0:	bl	401cf0 <dcgettext@plt>
  402df4:	mov	x1, x0
  402df8:	mov	x2, x20
  402dfc:	mov	w0, #0x1                   	// #1
  402e00:	bl	401d70 <err@plt>
  402e04:	adrp	x1, 406000 <ferror@plt+0x4270>
  402e08:	mov	w2, #0x5                   	// #5
  402e0c:	add	x1, x1, #0xe78
  402e10:	mov	x0, #0x0                   	// #0
  402e14:	b	402df0 <ferror@plt+0x1060>
  402e18:	adrp	x1, 406000 <ferror@plt+0x4270>
  402e1c:	mov	x2, #0x1a0                 	// #416
  402e20:	add	x1, x1, #0x608
  402e24:	mov	w0, #0x1                   	// #1
  402e28:	bl	401d70 <err@plt>
  402e2c:	mov	w2, #0x5                   	// #5
  402e30:	adrp	x1, 406000 <ferror@plt+0x4270>
  402e34:	mov	x0, #0x0                   	// #0
  402e38:	add	x1, x1, #0x6c8
  402e3c:	bl	401cf0 <dcgettext@plt>
  402e40:	mov	x1, x0
  402e44:	mov	w0, #0x1                   	// #1
  402e48:	bl	401d00 <errx@plt>
  402e4c:	adrp	x1, 406000 <ferror@plt+0x4270>
  402e50:	mov	w0, #0x1                   	// #1
  402e54:	add	x1, x1, #0x648
  402e58:	bl	401d70 <err@plt>
  402e5c:	mov	x29, #0x0                   	// #0
  402e60:	mov	x30, #0x0                   	// #0
  402e64:	mov	x5, x0
  402e68:	ldr	x1, [sp]
  402e6c:	add	x2, sp, #0x8
  402e70:	mov	x6, sp
  402e74:	movz	x0, #0x0, lsl #48
  402e78:	movk	x0, #0x0, lsl #32
  402e7c:	movk	x0, #0x40, lsl #16
  402e80:	movk	x0, #0x1da0
  402e84:	movz	x3, #0x0, lsl #48
  402e88:	movk	x3, #0x0, lsl #32
  402e8c:	movk	x3, #0x40, lsl #16
  402e90:	movk	x3, #0x6548
  402e94:	movz	x4, #0x0, lsl #48
  402e98:	movk	x4, #0x0, lsl #32
  402e9c:	movk	x4, #0x40, lsl #16
  402ea0:	movk	x4, #0x65c8
  402ea4:	bl	401b00 <__libc_start_main@plt>
  402ea8:	bl	401bb0 <abort@plt>
  402eac:	adrp	x0, 418000 <ferror@plt+0x16270>
  402eb0:	ldr	x0, [x0, #4064]
  402eb4:	cbz	x0, 402ebc <ferror@plt+0x112c>
  402eb8:	b	401b90 <__gmon_start__@plt>
  402ebc:	ret
  402ec0:	adrp	x0, 419000 <ferror@plt+0x17270>
  402ec4:	add	x0, x0, #0x278
  402ec8:	adrp	x1, 419000 <ferror@plt+0x17270>
  402ecc:	add	x1, x1, #0x278
  402ed0:	cmp	x1, x0
  402ed4:	b.eq	402eec <ferror@plt+0x115c>  // b.none
  402ed8:	adrp	x1, 406000 <ferror@plt+0x4270>
  402edc:	ldr	x1, [x1, #1528]
  402ee0:	cbz	x1, 402eec <ferror@plt+0x115c>
  402ee4:	mov	x16, x1
  402ee8:	br	x16
  402eec:	ret
  402ef0:	adrp	x0, 419000 <ferror@plt+0x17270>
  402ef4:	add	x0, x0, #0x278
  402ef8:	adrp	x1, 419000 <ferror@plt+0x17270>
  402efc:	add	x1, x1, #0x278
  402f00:	sub	x1, x1, x0
  402f04:	lsr	x2, x1, #63
  402f08:	add	x1, x2, x1, asr #3
  402f0c:	cmp	xzr, x1, asr #1
  402f10:	asr	x1, x1, #1
  402f14:	b.eq	402f2c <ferror@plt+0x119c>  // b.none
  402f18:	adrp	x2, 406000 <ferror@plt+0x4270>
  402f1c:	ldr	x2, [x2, #1536]
  402f20:	cbz	x2, 402f2c <ferror@plt+0x119c>
  402f24:	mov	x16, x2
  402f28:	br	x16
  402f2c:	ret
  402f30:	stp	x29, x30, [sp, #-32]!
  402f34:	mov	x29, sp
  402f38:	str	x19, [sp, #16]
  402f3c:	adrp	x19, 419000 <ferror@plt+0x17270>
  402f40:	ldrb	w0, [x19, #672]
  402f44:	cbnz	w0, 402f54 <ferror@plt+0x11c4>
  402f48:	bl	402ec0 <ferror@plt+0x1130>
  402f4c:	mov	w0, #0x1                   	// #1
  402f50:	strb	w0, [x19, #672]
  402f54:	ldr	x19, [sp, #16]
  402f58:	ldp	x29, x30, [sp], #32
  402f5c:	ret
  402f60:	b	402ef0 <ferror@plt+0x1160>
  402f64:	nop
  402f68:	stp	x29, x30, [sp, #-32]!
  402f6c:	mov	x29, sp
  402f70:	str	x19, [sp, #16]
  402f74:	mov	x19, x0
  402f78:	bl	401ab0 <malloc@plt>
  402f7c:	cmp	x0, #0x0
  402f80:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  402f84:	b.ne	402f94 <ferror@plt+0x1204>  // b.any
  402f88:	ldr	x19, [sp, #16]
  402f8c:	ldp	x29, x30, [sp], #32
  402f90:	ret
  402f94:	adrp	x1, 406000 <ferror@plt+0x4270>
  402f98:	mov	x2, x19
  402f9c:	add	x1, x1, #0x608
  402fa0:	mov	w0, #0x1                   	// #1
  402fa4:	bl	401d70 <err@plt>
  402fa8:	stp	x29, x30, [sp, #-16]!
  402fac:	mov	x29, sp
  402fb0:	cbz	x0, 402fc4 <ferror@plt+0x1234>
  402fb4:	bl	401b70 <strdup@plt>
  402fb8:	cbz	x0, 402fe4 <ferror@plt+0x1254>
  402fbc:	ldp	x29, x30, [sp], #16
  402fc0:	ret
  402fc4:	adrp	x3, 407000 <ferror@plt+0x5270>
  402fc8:	adrp	x1, 406000 <ferror@plt+0x4270>
  402fcc:	adrp	x0, 406000 <ferror@plt+0x4270>
  402fd0:	add	x3, x3, #0x8
  402fd4:	add	x1, x1, #0x628
  402fd8:	add	x0, x0, #0x640
  402fdc:	mov	w2, #0x4a                  	// #74
  402fe0:	bl	401d30 <__assert_fail@plt>
  402fe4:	adrp	x1, 406000 <ferror@plt+0x4270>
  402fe8:	mov	w0, #0x1                   	// #1
  402fec:	add	x1, x1, #0x648
  402ff0:	bl	401d70 <err@plt>
  402ff4:	nop
  402ff8:	stp	x29, x30, [sp, #-32]!
  402ffc:	adrp	x1, 406000 <ferror@plt+0x4270>
  403000:	add	x1, x1, #0x660
  403004:	mov	x29, sp
  403008:	mov	w2, #0x5                   	// #5
  40300c:	mov	x0, #0x0                   	// #0
  403010:	str	x19, [sp, #16]
  403014:	bl	401cf0 <dcgettext@plt>
  403018:	mov	x19, x0
  40301c:	adrp	x0, 419000 <ferror@plt+0x17270>
  403020:	add	x0, x0, #0x2a8
  403024:	bl	401a00 <ctime@plt>
  403028:	mov	x1, x0
  40302c:	mov	x0, x19
  403030:	strb	wzr, [x1, #16]
  403034:	bl	401cd0 <warnx@plt>
  403038:	ldr	x19, [sp, #16]
  40303c:	adrp	x1, 402000 <ferror@plt+0x270>
  403040:	ldp	x29, x30, [sp], #32
  403044:	add	x1, x1, #0xff8
  403048:	mov	w0, #0x3                   	// #3
  40304c:	b	401a70 <signal@plt>
  403050:	stp	x29, x30, [sp, #-32]!
  403054:	adrp	x1, 406000 <ferror@plt+0x4270>
  403058:	add	x1, x1, #0x660
  40305c:	mov	x29, sp
  403060:	mov	w2, #0x5                   	// #5
  403064:	mov	x0, #0x0                   	// #0
  403068:	str	x19, [sp, #16]
  40306c:	bl	401cf0 <dcgettext@plt>
  403070:	mov	x19, x0
  403074:	adrp	x0, 419000 <ferror@plt+0x17270>
  403078:	add	x0, x0, #0x2a8
  40307c:	bl	401a00 <ctime@plt>
  403080:	mov	x2, x0
  403084:	mov	x1, x19
  403088:	mov	w0, #0x1                   	// #1
  40308c:	strb	wzr, [x2, #16]
  403090:	bl	401d00 <errx@plt>
  403094:	nop
  403098:	sub	sp, sp, #0x440
  40309c:	cmp	x2, #0x0
  4030a0:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  4030a4:	stp	x29, x30, [sp]
  4030a8:	mov	x29, sp
  4030ac:	stp	x19, x20, [sp, #16]
  4030b0:	mov	x19, x1
  4030b4:	stp	x23, x24, [sp, #48]
  4030b8:	mov	x23, x0
  4030bc:	b.ne	403184 <ferror@plt+0x13f4>  // b.any
  4030c0:	stp	x21, x22, [sp, #32]
  4030c4:	mov	x22, x3
  4030c8:	cbz	x1, 403234 <ferror@plt+0x14a4>
  4030cc:	adrp	x20, 419000 <ferror@plt+0x17270>
  4030d0:	add	x20, x20, #0x2a8
  4030d4:	ldr	w2, [x20, #24]
  4030d8:	ldr	w4, [x20, #8]
  4030dc:	sub	w5, w2, w4
  4030e0:	str	w5, [x20, #24]
  4030e4:	tbz	w5, #31, 4031ac <ferror@plt+0x141c>
  4030e8:	ldr	x21, [x20, #16]
  4030ec:	sub	x21, x21, #0x4, lsl #12
  4030f0:	str	x21, [x20, #16]
  4030f4:	tbnz	x21, #63, 403168 <ferror@plt+0x13d8>
  4030f8:	sub	w4, w4, w2
  4030fc:	add	x0, sp, #0x40
  403100:	adrp	x24, 419000 <ferror@plt+0x17270>
  403104:	add	x24, x24, #0x2d8
  403108:	sxtw	x2, w2
  40310c:	mov	x1, x24
  403110:	add	x0, x0, w4, sxtw
  403114:	bl	4018e0 <memcpy@plt>
  403118:	mov	x1, x21
  40311c:	mov	x0, x23
  403120:	mov	w2, #0x0                   	// #0
  403124:	bl	401c30 <fseeko@plt>
  403128:	tbnz	w0, #31, 4032bc <ferror@plt+0x152c>
  40312c:	mov	x3, x23
  403130:	mov	x0, x24
  403134:	mov	x2, #0x1                   	// #1
  403138:	mov	x1, #0x4000                	// #16384
  40313c:	bl	401c40 <fread@plt>
  403140:	mov	x21, x0
  403144:	cmp	x0, #0x1
  403148:	b.eq	4031e0 <ferror@plt+0x1450>  // b.none
  40314c:	adrp	x1, 406000 <ferror@plt+0x4270>
  403150:	add	x1, x1, #0x688
  403154:	mov	w2, #0x5                   	// #5
  403158:	mov	x0, #0x0                   	// #0
  40315c:	bl	401cf0 <dcgettext@plt>
  403160:	mov	x1, x22
  403164:	bl	401c00 <warn@plt>
  403168:	ldp	x21, x22, [sp, #32]
  40316c:	mov	w0, #0x0                   	// #0
  403170:	ldp	x29, x30, [sp]
  403174:	ldp	x19, x20, [sp, #16]
  403178:	ldp	x23, x24, [sp, #48]
  40317c:	add	sp, sp, #0x440
  403180:	ret
  403184:	mov	x3, x0
  403188:	mov	x2, #0x1                   	// #1
  40318c:	mov	x0, x1
  403190:	mov	x1, #0x190                 	// #400
  403194:	bl	401c40 <fread@plt>
  403198:	ldp	x29, x30, [sp]
  40319c:	ldp	x19, x20, [sp, #16]
  4031a0:	ldp	x23, x24, [sp, #48]
  4031a4:	add	sp, sp, #0x440
  4031a8:	ret
  4031ac:	adrp	x1, 419000 <ferror@plt+0x17270>
  4031b0:	add	x1, x1, #0x2d8
  4031b4:	mov	x0, x19
  4031b8:	add	x1, x1, w5, sxtw
  4031bc:	mov	x2, #0x190                 	// #400
  4031c0:	bl	4018e0 <memcpy@plt>
  4031c4:	mov	w0, #0x1                   	// #1
  4031c8:	ldp	x29, x30, [sp]
  4031cc:	ldp	x19, x20, [sp, #16]
  4031d0:	ldp	x21, x22, [sp, #32]
  4031d4:	ldp	x23, x24, [sp, #48]
  4031d8:	add	sp, sp, #0x440
  4031dc:	ret
  4031e0:	ldr	w22, [x20, #24]
  4031e4:	add	x0, sp, #0x40
  4031e8:	neg	w2, w22
  4031ec:	sxtw	x1, w22
  4031f0:	add	w22, w22, #0x4, lsl #12
  4031f4:	add	x1, x1, #0x4, lsl #12
  4031f8:	sxtw	x2, w2
  4031fc:	add	x1, x24, x1
  403200:	bl	4018e0 <memcpy@plt>
  403204:	add	x1, sp, #0x40
  403208:	mov	x0, x19
  40320c:	mov	x2, #0x190                 	// #400
  403210:	str	w22, [x20, #24]
  403214:	bl	4018e0 <memcpy@plt>
  403218:	mov	w0, w21
  40321c:	ldp	x29, x30, [sp]
  403220:	ldp	x19, x20, [sp, #16]
  403224:	ldp	x21, x22, [sp, #32]
  403228:	ldp	x23, x24, [sp, #48]
  40322c:	add	sp, sp, #0x440
  403230:	ret
  403234:	adrp	x19, 419000 <ferror@plt+0x17270>
  403238:	add	x19, x19, #0x2a8
  40323c:	mov	w3, #0x190                 	// #400
  403240:	mov	w2, #0x2                   	// #2
  403244:	str	w3, [x19, #8]
  403248:	bl	401c30 <fseeko@plt>
  40324c:	mov	x0, x23
  403250:	bl	401cb0 <ftello@plt>
  403254:	str	x0, [x19, #16]
  403258:	cbz	x0, 403168 <ferror@plt+0x13d8>
  40325c:	mov	x1, #0x3ffe                	// #16382
  403260:	add	x20, x0, x1
  403264:	subs	x0, x0, #0x1
  403268:	mov	w2, #0x0                   	// #0
  40326c:	csel	x0, x20, x0, mi  // mi = first
  403270:	and	x20, x0, #0xffffffffffffc000
  403274:	mov	x0, x23
  403278:	mov	x1, x20
  40327c:	bl	401c30 <fseeko@plt>
  403280:	tbnz	w0, #31, 4032bc <ferror@plt+0x152c>
  403284:	ldr	x1, [x19, #16]
  403288:	mov	x3, x23
  40328c:	adrp	x0, 419000 <ferror@plt+0x17270>
  403290:	mov	x2, #0x1                   	// #1
  403294:	sub	w1, w1, w20
  403298:	add	x0, x0, #0x2d8
  40329c:	str	w1, [x19, #24]
  4032a0:	sxtw	x1, w1
  4032a4:	bl	401c40 <fread@plt>
  4032a8:	cmp	x0, #0x1
  4032ac:	b.ne	40314c <ferror@plt+0x13bc>  // b.any
  4032b0:	ldp	x21, x22, [sp, #32]
  4032b4:	str	x20, [x19, #16]
  4032b8:	b	403170 <ferror@plt+0x13e0>
  4032bc:	adrp	x1, 406000 <ferror@plt+0x4270>
  4032c0:	mov	w2, #0x5                   	// #5
  4032c4:	add	x1, x1, #0x670
  4032c8:	mov	x0, #0x0                   	// #0
  4032cc:	b	40315c <ferror@plt+0x13cc>
  4032d0:	stp	x29, x30, [sp, #-32]!
  4032d4:	mov	w4, w0
  4032d8:	cmp	w0, #0x3
  4032dc:	mov	x29, sp
  4032e0:	stp	x19, x20, [sp, #16]
  4032e4:	mov	x0, x3
  4032e8:	mov	x19, x1
  4032ec:	mov	x20, x2
  4032f0:	b.eq	40339c <ferror@plt+0x160c>  // b.none
  4032f4:	b.gt	403364 <ferror@plt+0x15d4>
  4032f8:	cbz	w4, 403350 <ferror@plt+0x15c0>
  4032fc:	cmp	w4, #0x2
  403300:	b.ne	4033c4 <ferror@plt+0x1634>  // b.any
  403304:	bl	401a00 <ctime@plt>
  403308:	mov	x3, x0
  40330c:	mov	x1, x20
  403310:	adrp	x2, 406000 <ferror@plt+0x4270>
  403314:	add	x2, x2, #0x6a8
  403318:	mov	x0, x19
  40331c:	bl	401a30 <snprintf@plt>
  403320:	mov	x0, x19
  403324:	bl	401910 <strlen@plt>
  403328:	mov	x20, x0
  40332c:	cbz	x20, 403350 <ferror@plt+0x15c0>
  403330:	bl	401c10 <__ctype_b_loc@plt>
  403334:	sub	x1, x20, #0x1
  403338:	ldr	x0, [x0]
  40333c:	ldrb	w2, [x19, x1]
  403340:	ldrh	w0, [x0, x2, lsl #1]
  403344:	tbz	w0, #13, 4033b4 <ferror@plt+0x1624>
  403348:	mov	x20, x1
  40334c:	cbnz	x20, 403330 <ferror@plt+0x15a0>
  403350:	mov	w0, #0x0                   	// #0
  403354:	strb	wzr, [x19]
  403358:	ldp	x19, x20, [sp, #16]
  40335c:	ldp	x29, x30, [sp], #32
  403360:	ret
  403364:	cmp	w4, #0x4
  403368:	b.ne	4033c4 <ferror@plt+0x1634>  // b.any
  40336c:	bl	401a60 <localtime@plt>
  403370:	mov	x3, x0
  403374:	mov	x1, x20
  403378:	mov	x0, x19
  40337c:	adrp	x2, 406000 <ferror@plt+0x4270>
  403380:	add	x2, x2, #0x698
  403384:	ldp	w4, w3, [x3, #4]
  403388:	bl	401a30 <snprintf@plt>
  40338c:	mov	w0, #0x0                   	// #0
  403390:	ldp	x19, x20, [sp, #16]
  403394:	ldp	x29, x30, [sp], #32
  403398:	ret
  40339c:	ldp	x19, x20, [sp, #16]
  4033a0:	mov	x3, x2
  4033a4:	ldp	x29, x30, [sp], #32
  4033a8:	mov	x2, x1
  4033ac:	mov	w1, #0x27                  	// #39
  4033b0:	b	406390 <ferror@plt+0x4600>
  4033b4:	add	x19, x19, x20
  4033b8:	mov	w0, w20
  4033bc:	strb	wzr, [x19]
  4033c0:	b	403358 <ferror@plt+0x15c8>
  4033c4:	bl	401bb0 <abort@plt>
  4033c8:	sub	sp, sp, #0x450
  4033cc:	stp	x29, x30, [sp, #64]
  4033d0:	add	x29, sp, #0x40
  4033d4:	stp	x21, x22, [sp, #96]
  4033d8:	mov	x21, x1
  4033dc:	mov	x22, x0
  4033e0:	stp	x19, x20, [sp, #80]
  4033e4:	mov	w1, #0x7466                	// #29798
  4033e8:	stp	x23, x24, [sp, #112]
  4033ec:	mov	w24, w3
  4033f0:	stp	x25, x26, [sp, #128]
  4033f4:	str	x2, [sp, #168]
  4033f8:	ldr	x2, [x21, #16]
  4033fc:	str	x2, [sp, #304]
  403400:	add	x2, sp, #0x200
  403404:	strb	wzr, [sp, #328]
  403408:	ldr	x0, [x21, #8]
  40340c:	str	x0, [sp, #296]
  403410:	ldp	x4, x5, [x21, #24]
  403414:	stp	x4, x5, [x2, #-200]
  403418:	cmp	w1, w0, uxth
  40341c:	b.eq	403840 <ferror@plt+0x1ab0>  // b.none
  403420:	ldr	w1, [sp, #296]
  403424:	mov	w0, #0x7575                	// #30069
  403428:	movk	w0, #0x7063, lsl #16
  40342c:	cmp	w1, w0
  403430:	b.eq	403824 <ferror@plt+0x1a94>  // b.none
  403434:	ldr	x20, [x22, #16]
  403438:	cbz	x20, 4034a8 <ferror@plt+0x1718>
  40343c:	ldr	x19, [x20]
  403440:	add	x23, x21, #0x2c
  403444:	cbz	x19, 403804 <ferror@plt+0x1a74>
  403448:	add	x26, sp, #0x12b
  40344c:	mov	w25, #0x7474                	// #29812
  403450:	b	40345c <ferror@plt+0x16cc>
  403454:	ldr	x19, [x20, #8]!
  403458:	cbz	x19, 403804 <ferror@plt+0x1a74>
  40345c:	mov	x1, x19
  403460:	mov	x0, x23
  403464:	mov	x2, #0x20                  	// #32
  403468:	bl	401ae0 <strncmp@plt>
  40346c:	cbz	w0, 4034a8 <ferror@plt+0x1718>
  403470:	mov	x1, x19
  403474:	add	x0, sp, #0x128
  403478:	bl	401bf0 <strcmp@plt>
  40347c:	cbz	w0, 4034a8 <ferror@plt+0x1718>
  403480:	ldrh	w0, [sp, #296]
  403484:	cmp	w0, w25
  403488:	b.ne	403454 <ferror@plt+0x16c4>  // b.any
  40348c:	ldrb	w0, [sp, #298]
  403490:	cmp	w0, #0x79
  403494:	b.ne	403454 <ferror@plt+0x16c4>  // b.any
  403498:	mov	x1, x19
  40349c:	mov	x0, x26
  4034a0:	bl	401bf0 <strcmp@plt>
  4034a4:	cbnz	w0, 403454 <ferror@plt+0x16c4>
  4034a8:	ldr	x1, [x22, #56]
  4034ac:	ldr	x2, [x21, #344]
  4034b0:	str	x2, [sp, #176]
  4034b4:	ldr	w0, [x22, #64]
  4034b8:	cbz	x1, 4034d4 <ferror@plt+0x1744>
  4034bc:	cmp	x2, x1
  4034c0:	b.gt	403804 <ferror@plt+0x1a74>
  4034c4:	ldr	x2, [sp, #168]
  4034c8:	cmp	x2, #0x0
  4034cc:	ccmp	x1, x2, #0x4, gt
  4034d0:	b.gt	403804 <ferror@plt+0x1a74>
  4034d4:	mov	w19, w0
  4034d8:	adrp	x25, 407000 <ferror@plt+0x5270>
  4034dc:	add	x0, x19, w0, uxtw #1
  4034e0:	add	x25, x25, #0x8
  4034e4:	add	x20, x25, #0x8
  4034e8:	add	x1, sp, #0xc8
  4034ec:	add	x20, x20, x0, lsl #3
  4034f0:	add	x3, sp, #0xb0
  4034f4:	mov	x2, #0x20                  	// #32
  4034f8:	str	x27, [sp, #144]
  4034fc:	ldr	w0, [x20, #12]
  403500:	bl	4032d0 <ferror@plt+0x1540>
  403504:	tbnz	w0, #31, 403c04 <ferror@plt+0x1e74>
  403508:	adrp	x4, 406000 <ferror@plt+0x4270>
  40350c:	add	x4, x4, #0x6e8
  403510:	ldr	w0, [x20, #20]
  403514:	add	x1, sp, #0xea
  403518:	add	x3, sp, #0xa8
  40351c:	mov	x2, #0x1e                  	// #30
  403520:	ldrh	w5, [x4]
  403524:	ldrb	w4, [x4, #2]
  403528:	strh	w5, [sp, #232]
  40352c:	strb	w4, [sp, #234]
  403530:	ldp	x26, x20, [sp, #168]
  403534:	bl	4032d0 <ferror@plt+0x1540>
  403538:	tbnz	w0, #31, 403c04 <ferror@plt+0x1e74>
  40353c:	adrp	x23, 419000 <ferror@plt+0x17270>
  403540:	add	x23, x23, #0x2a8
  403544:	ldr	x1, [sp, #168]
  403548:	ldr	x0, [x23, #32]
  40354c:	cmp	x1, x0
  403550:	b.eq	4037b8 <ferror@plt+0x1a28>  // b.none
  403554:	sub	x5, x26, x20
  403558:	mov	x1, #0x8888888888888888    	// #-8608480567731124088
  40355c:	movk	x1, #0x8889
  403560:	mov	x4, #0x7c05                	// #31749
  403564:	movk	x4, #0x6af3, lsl #16
  403568:	asr	x6, x5, #63
  40356c:	smulh	x3, x5, x1
  403570:	movk	x4, #0x59e2, lsl #32
  403574:	movk	x4, #0x48d1, lsl #48
  403578:	mov	x0, #0xaaab                	// #43691
  40357c:	add	x3, x3, x5
  403580:	movk	x0, #0xaaaa, lsl #16
  403584:	smulh	x4, x5, x4
  403588:	mov	x2, #0x2957                	// #10583
  40358c:	asr	x3, x3, #5
  403590:	movk	x0, #0xaaaa, lsl #32
  403594:	sub	x3, x3, x6
  403598:	movk	x2, #0xce51, lsl #16
  40359c:	asr	x4, x4, #10
  4035a0:	movk	x0, #0x2aaa, lsl #48
  4035a4:	sub	x4, x4, x6
  4035a8:	movk	x2, #0xc8a0, lsl #32
  4035ac:	smulh	x1, x3, x1
  4035b0:	movk	x2, #0x1845, lsl #48
  4035b4:	add	x1, x1, x3
  4035b8:	smulh	x0, x4, x0
  4035bc:	smulh	x2, x5, x2
  4035c0:	asr	x1, x1, #5
  4035c4:	sub	x1, x1, x3, asr #63
  4035c8:	asr	x0, x0, #2
  4035cc:	asr	x2, x2, #13
  4035d0:	sub	x0, x0, x4, asr #63
  4035d4:	cmp	w2, w6
  4035d8:	sub	x2, x2, x6
  4035dc:	lsl	x6, x1, #4
  4035e0:	add	x0, x0, x0, lsl #1
  4035e4:	sub	x1, x6, x1
  4035e8:	sub	x0, x4, x0, lsl #3
  4035ec:	sub	x3, x3, x1, lsl #2
  4035f0:	b.ne	403af4 <ferror@plt+0x1d64>  // b.any
  4035f4:	cbnz	x0, 40389c <ferror@plt+0x1b0c>
  4035f8:	tbnz	x5, #63, 403b6c <ferror@plt+0x1ddc>
  4035fc:	add	x26, sp, #0x108
  403600:	adrp	x1, 406000 <ferror@plt+0x4270>
  403604:	mov	x0, x26
  403608:	add	x1, x1, #0x710
  40360c:	mov	w2, #0x0                   	// #0
  403610:	bl	4019a0 <sprintf@plt>
  403614:	cmp	w24, #0x4
  403618:	b.eq	403b8c <ferror@plt+0x1dfc>  // b.none
  40361c:	cmp	w24, #0x4
  403620:	b.gt	403948 <ferror@plt+0x1bb8>
  403624:	cmp	w24, #0x2
  403628:	b.eq	403b50 <ferror@plt+0x1dc0>  // b.none
  40362c:	cmp	w24, #0x3
  403630:	b.ne	403924 <ferror@plt+0x1b94>  // b.any
  403634:	add	x26, sp, #0x108
  403638:	ldrb	w24, [x22]
  40363c:	tst	w24, #0x30
  403640:	b.ne	403988 <ferror@plt+0x1bf8>  // b.any
  403644:	add	x20, sp, #0x250
  403648:	add	x27, sp, #0x150
  40364c:	add	x19, x19, x19, lsl #1
  403650:	add	x25, x25, #0x8
  403654:	add	x1, x21, #0x4c
  403658:	mov	x0, x27
  40365c:	add	x19, x25, x19, lsl #3
  403660:	mov	x2, #0xff                  	// #255
  403664:	bl	4018e0 <memcpy@plt>
  403668:	strb	wzr, [sp, #591]
  40366c:	ldr	w3, [x22, #4]
  403670:	add	x4, x21, #0x2c
  403674:	ldr	w1, [x19, #8]
  403678:	ldr	w0, [x19, #16]
  40367c:	tbz	w24, #2, 403a44 <ferror@plt+0x1cb4>
  403680:	tbnz	w24, #3, 403a90 <ferror@plt+0x1d00>
  403684:	ldr	w6, [x22, #8]
  403688:	mov	x7, x27
  40368c:	str	w1, [sp]
  403690:	add	x5, sp, #0x128
  403694:	str	w1, [sp, #8]
  403698:	add	x1, sp, #0xc8
  40369c:	str	x1, [sp, #16]
  4036a0:	adrp	x2, 406000 <ferror@plt+0x4270>
  4036a4:	str	w0, [sp, #24]
  4036a8:	add	x2, x2, #0x780
  4036ac:	str	w0, [sp, #32]
  4036b0:	add	x0, sp, #0xe8
  4036b4:	str	x0, [sp, #40]
  4036b8:	mov	x1, #0x200                 	// #512
  4036bc:	str	x26, [sp, #48]
  4036c0:	mov	x0, x20
  4036c4:	bl	401a30 <snprintf@plt>
  4036c8:	mov	w24, w0
  4036cc:	ldrsb	w0, [sp, #592]
  4036d0:	mov	x19, x20
  4036d4:	cbnz	w0, 403868 <ferror@plt+0x1ad8>
  4036d8:	mov	w0, #0xa                   	// #10
  4036dc:	strh	w0, [x19]
  4036e0:	ldrsb	w19, [sp, #592]
  4036e4:	cbz	w19, 403774 <ferror@plt+0x19e4>
  4036e8:	adrp	x21, 419000 <ferror@plt+0x17270>
  4036ec:	adrp	x25, 406000 <ferror@plt+0x4270>
  4036f0:	bl	401c10 <__ctype_b_loc@plt>
  4036f4:	add	x21, x21, #0x290
  4036f8:	mov	x26, x0
  4036fc:	add	x25, x25, #0x808
  403700:	b	403740 <ferror@plt+0x19b0>
  403704:	cmp	w19, #0xd
  403708:	b.eq	403764 <ferror@plt+0x19d4>  // b.none
  40370c:	cmp	w19, #0x7f
  403710:	b.hi	403974 <ferror@plt+0x1be4>  // b.pmore
  403714:	mov	w0, #0x2a                  	// #42
  403718:	str	x1, [sp, #160]
  40371c:	bl	4019b0 <putc@plt>
  403720:	cmn	w0, #0x1
  403724:	b.eq	403734 <ferror@plt+0x19a4>  // b.none
  403728:	ldr	x1, [sp, #160]
  40372c:	eor	w0, w19, #0x40
  403730:	bl	4019b0 <putc@plt>
  403734:	ldrsb	w19, [x20, #1]!
  403738:	cbz	w19, 403774 <ferror@plt+0x19e4>
  40373c:	nop
  403740:	ldr	x2, [x26]
  403744:	ldr	x1, [x21]
  403748:	ldrh	w2, [x2, w19, sxtw #1]
  40374c:	tbnz	w2, #14, 403764 <ferror@plt+0x19d4>
  403750:	sub	w2, w19, #0x9
  403754:	and	w2, w2, #0xff
  403758:	cmp	w2, #0x1
  40375c:	ccmp	w19, #0x7, #0x4, hi  // hi = pmore
  403760:	b.ne	403704 <ferror@plt+0x1974>  // b.any
  403764:	mov	w0, w19
  403768:	bl	4019b0 <putc@plt>
  40376c:	ldrsb	w19, [x20, #1]!
  403770:	cbnz	w19, 403740 <ferror@plt+0x19b0>
  403774:	cmp	w24, #0x1ff
  403778:	b.hi	403ad4 <ferror@plt+0x1d44>  // b.pmore
  40377c:	ldr	w1, [x22, #12]
  403780:	ldr	w0, [x23, #40]
  403784:	cmp	w1, #0x0
  403788:	add	w0, w0, #0x1
  40378c:	ldr	x27, [sp, #144]
  403790:	str	w0, [x23, #40]
  403794:	ccmp	w0, w1, #0x0, ne  // ne = any
  403798:	cset	w0, cs  // cs = hs, nlast
  40379c:	ldp	x29, x30, [sp, #64]
  4037a0:	ldp	x19, x20, [sp, #80]
  4037a4:	ldp	x21, x22, [sp, #96]
  4037a8:	ldp	x23, x24, [sp, #112]
  4037ac:	ldp	x25, x26, [sp, #128]
  4037b0:	add	sp, sp, #0x450
  4037b4:	ret
  4037b8:	ldr	w0, [x22, #64]
  4037bc:	cmp	w0, #0x1
  4037c0:	b.ls	4038c0 <ferror@plt+0x1b30>  // b.plast
  4037c4:	adrp	x0, 406000 <ferror@plt+0x4270>
  4037c8:	add	x0, x0, #0x6f0
  4037cc:	strb	wzr, [sp, #264]
  4037d0:	add	x26, sp, #0x108
  4037d4:	cmp	w24, #0x4
  4037d8:	ldp	x0, x1, [x0]
  4037dc:	stp	x0, x1, [sp, #232]
  4037e0:	b.ne	40361c <ferror@plt+0x188c>  // b.any
  4037e4:	adrp	x0, 406000 <ferror@plt+0x4270>
  4037e8:	add	x0, x0, #0x730
  4037ec:	strb	wzr, [sp, #264]
  4037f0:	ldp	x2, x3, [x0]
  4037f4:	stp	x2, x3, [sp, #232]
  4037f8:	ldrh	w0, [x0, #16]
  4037fc:	strh	w0, [sp, #248]
  403800:	b	403638 <ferror@plt+0x18a8>
  403804:	mov	w0, #0x0                   	// #0
  403808:	ldp	x29, x30, [sp, #64]
  40380c:	ldp	x19, x20, [sp, #80]
  403810:	ldp	x21, x22, [sp, #96]
  403814:	ldp	x23, x24, [sp, #112]
  403818:	ldp	x25, x26, [sp, #128]
  40381c:	add	sp, sp, #0x450
  403820:	ret
  403824:	bl	401c10 <__ctype_b_loc@plt>
  403828:	ldrsb	x1, [sp, #300]
  40382c:	ldr	x0, [x0]
  403830:	ldrh	w0, [x0, x1, lsl #1]
  403834:	tbz	w0, #11, 403434 <ferror@plt+0x16a4>
  403838:	strb	wzr, [sp, #300]
  40383c:	b	403434 <ferror@plt+0x16a4>
  403840:	ldrb	w0, [sp, #298]
  403844:	cmp	w0, #0x70
  403848:	b.ne	403420 <ferror@plt+0x1690>  // b.any
  40384c:	bl	401c10 <__ctype_b_loc@plt>
  403850:	ldrsb	x1, [sp, #299]
  403854:	ldr	x0, [x0]
  403858:	ldrh	w0, [x0, x1, lsl #1]
  40385c:	tbz	w0, #11, 403420 <ferror@plt+0x1690>
  403860:	strb	wzr, [sp, #299]
  403864:	b	403420 <ferror@plt+0x1690>
  403868:	ldrsb	w0, [x19, #1]!
  40386c:	cbnz	w0, 403868 <ferror@plt+0x1ad8>
  403870:	cmp	x19, x20
  403874:	b.ls	4036d8 <ferror@plt+0x1948>  // b.plast
  403878:	bl	401c10 <__ctype_b_loc@plt>
  40387c:	ldursb	x2, [x19, #-1]
  403880:	sub	x1, x19, #0x1
  403884:	ldr	x0, [x0]
  403888:	ldrh	w0, [x0, x2, lsl #1]
  40388c:	tbnz	w0, #13, 403a88 <ferror@plt+0x1cf8>
  403890:	cmp	x1, x20
  403894:	csel	x19, x19, x1, hi  // hi = pmore
  403898:	b	4036d8 <ferror@plt+0x1948>
  40389c:	cmp	w3, #0x0
  4038a0:	add	x26, sp, #0x108
  4038a4:	mov	w2, w0
  4038a8:	cneg	w3, w3, lt  // lt = tstop
  4038ac:	mov	x0, x26
  4038b0:	adrp	x1, 406000 <ferror@plt+0x4270>
  4038b4:	add	x1, x1, #0x710
  4038b8:	bl	4019a0 <sprintf@plt>
  4038bc:	b	403614 <ferror@plt+0x1884>
  4038c0:	mov	x0, #0x2020                	// #8224
  4038c4:	mov	x1, #0x7572                	// #30066
  4038c8:	movk	x0, #0x7473, lsl #16
  4038cc:	movk	x1, #0x6e6e, lsl #16
  4038d0:	movk	x0, #0x6c69, lsl #32
  4038d4:	movk	x1, #0x6e69, lsl #32
  4038d8:	movk	x0, #0x6c, lsl #48
  4038dc:	movk	x1, #0x67, lsl #48
  4038e0:	str	x0, [sp, #232]
  4038e4:	add	x26, sp, #0x108
  4038e8:	str	x1, [sp, #264]
  4038ec:	cmp	w24, #0x4
  4038f0:	b.ne	40361c <ferror@plt+0x188c>  // b.any
  4038f4:	mov	x1, #0x2020                	// #8224
  4038f8:	adrp	x0, 406000 <ferror@plt+0x4270>
  4038fc:	movk	x1, #0x7473, lsl #16
  403900:	add	x0, x0, #0x738
  403904:	movk	x1, #0x6c69, lsl #32
  403908:	movk	x1, #0x6c, lsl #48
  40390c:	str	x1, [sp, #232]
  403910:	ldr	x1, [x0]
  403914:	str	x1, [sp, #264]
  403918:	ldrh	w0, [x0, #8]
  40391c:	strh	w0, [sp, #272]
  403920:	b	403638 <ferror@plt+0x18a8>
  403924:	cmp	w24, #0x1
  403928:	b.ne	403970 <ferror@plt+0x1be0>  // b.any
  40392c:	mov	x0, #0x202d                	// #8237
  403930:	add	x26, sp, #0x108
  403934:	movk	x0, #0x7263, lsl #16
  403938:	movk	x0, #0x7361, lsl #32
  40393c:	movk	x0, #0x68, lsl #48
  403940:	str	x0, [sp, #232]
  403944:	b	403638 <ferror@plt+0x18a8>
  403948:	cmp	w24, #0x6
  40394c:	b.eq	403b1c <ferror@plt+0x1d8c>  // b.none
  403950:	cmp	w24, #0x7
  403954:	b.ne	403968 <ferror@plt+0x1bd8>  // b.any
  403958:	add	x26, sp, #0x108
  40395c:	strb	wzr, [sp, #232]
  403960:	strb	wzr, [sp, #264]
  403964:	b	403638 <ferror@plt+0x18a8>
  403968:	cmp	w24, #0x5
  40396c:	b.eq	403634 <ferror@plt+0x18a4>  // b.none
  403970:	bl	401bb0 <abort@plt>
  403974:	and	w2, w19, #0xff
  403978:	mov	x0, x1
  40397c:	mov	x1, x25
  403980:	bl	401d60 <fprintf@plt>
  403984:	b	403734 <ferror@plt+0x19a4>
  403988:	ldr	w0, [x21, #360]
  40398c:	ubfx	x6, x24, #5, #1
  403990:	ldr	w1, [x21, #364]
  403994:	cbnz	w0, 403ae8 <ferror@plt+0x1d58>
  403998:	cbnz	w1, 4039d4 <ferror@plt+0x1c44>
  40399c:	ldr	w1, [x21, #368]
  4039a0:	cmn	w1, #0x10, lsl #12
  4039a4:	b.eq	403b9c <ferror@plt+0x1e0c>  // b.none
  4039a8:	cbnz	w1, 4039d4 <ferror@plt+0x1c44>
  4039ac:	ldr	w1, [x21, #372]
  4039b0:	cbnz	w1, 4039d4 <ferror@plt+0x1c44>
  4039b4:	mov	w2, w0
  4039b8:	mov	w0, #0x2                   	// #2
  4039bc:	str	w0, [sp, #184]
  4039c0:	add	x0, sp, #0xb8
  4039c4:	add	x20, sp, #0x250
  4039c8:	mov	w1, #0x10                  	// #16
  4039cc:	str	w2, [sp, #188]
  4039d0:	b	403a04 <ferror@plt+0x1c74>
  4039d4:	add	x2, sp, #0x200
  4039d8:	add	x1, x21, #0x200
  4039dc:	mov	w4, #0xa                   	// #10
  4039e0:	add	x20, sp, #0x250
  4039e4:	mov	x0, x20
  4039e8:	stp	xzr, xzr, [x2, #80]
  4039ec:	strh	w4, [sp, #592]
  4039f0:	add	x4, sp, #0x200
  4039f4:	ldp	x2, x3, [x1, #-152]
  4039f8:	mov	w1, #0x1c                  	// #28
  4039fc:	stp	x2, x3, [x4, #88]
  403a00:	str	wzr, [sp, #616]
  403a04:	add	x27, sp, #0x150
  403a08:	mov	w5, #0x0                   	// #0
  403a0c:	mov	x2, x27
  403a10:	mov	x4, #0x0                   	// #0
  403a14:	mov	w3, #0x100                 	// #256
  403a18:	bl	401960 <getnameinfo@plt>
  403a1c:	ldrb	w24, [x22]
  403a20:	tbnz	w0, #31, 40364c <ferror@plt+0x18bc>
  403a24:	add	x19, x19, x19, lsl #1
  403a28:	add	x25, x25, #0x8
  403a2c:	ldr	w3, [x22, #4]
  403a30:	add	x4, x21, #0x2c
  403a34:	add	x19, x25, x19, lsl #3
  403a38:	ldr	w1, [x19, #8]
  403a3c:	ldr	w0, [x19, #16]
  403a40:	tbnz	w24, #2, 403680 <ferror@plt+0x18f0>
  403a44:	add	x2, sp, #0xc8
  403a48:	str	x2, [sp]
  403a4c:	str	w0, [sp, #8]
  403a50:	mov	w7, w1
  403a54:	str	w0, [sp, #16]
  403a58:	add	x0, sp, #0xe8
  403a5c:	str	x0, [sp, #24]
  403a60:	mov	w6, w1
  403a64:	str	x26, [sp, #32]
  403a68:	add	x5, sp, #0x128
  403a6c:	mov	x0, x20
  403a70:	mov	x1, #0x200                 	// #512
  403a74:	adrp	x2, 406000 <ferror@plt+0x4270>
  403a78:	add	x2, x2, #0x7e0
  403a7c:	bl	401a30 <snprintf@plt>
  403a80:	mov	w24, w0
  403a84:	b	4036cc <ferror@plt+0x193c>
  403a88:	mov	x19, x1
  403a8c:	b	403870 <ferror@plt+0x1ae0>
  403a90:	add	x2, sp, #0xc8
  403a94:	str	x2, [sp]
  403a98:	str	w0, [sp, #8]
  403a9c:	mov	w7, w1
  403aa0:	str	w0, [sp, #16]
  403aa4:	add	x0, sp, #0xe8
  403aa8:	str	x0, [sp, #24]
  403aac:	mov	w6, w1
  403ab0:	stp	x26, x27, [sp, #32]
  403ab4:	add	x5, sp, #0x128
  403ab8:	mov	x0, x20
  403abc:	mov	x1, #0x200                 	// #512
  403ac0:	adrp	x2, 406000 <ferror@plt+0x4270>
  403ac4:	add	x2, x2, #0x7b0
  403ac8:	bl	401a30 <snprintf@plt>
  403acc:	mov	w24, w0
  403ad0:	b	4036cc <ferror@plt+0x193c>
  403ad4:	adrp	x1, 419000 <ferror@plt+0x17270>
  403ad8:	mov	w0, #0xa                   	// #10
  403adc:	ldr	x1, [x1, #656]
  403ae0:	bl	4019b0 <putc@plt>
  403ae4:	b	40377c <ferror@plt+0x19ec>
  403ae8:	cbnz	w1, 4039d4 <ferror@plt+0x1c44>
  403aec:	ldr	w1, [x21, #368]
  403af0:	b	4039a8 <ferror@plt+0x1c18>
  403af4:	cmp	w3, #0x0
  403af8:	add	x26, sp, #0x108
  403afc:	cneg	w4, w3, lt  // lt = tstop
  403b00:	cmp	w0, #0x0
  403b04:	cneg	w3, w0, lt  // lt = tstop
  403b08:	adrp	x1, 406000 <ferror@plt+0x4270>
  403b0c:	mov	x0, x26
  403b10:	add	x1, x1, #0x700
  403b14:	bl	4019a0 <sprintf@plt>
  403b18:	b	403614 <ferror@plt+0x1884>
  403b1c:	ldr	w0, [x22, #64]
  403b20:	cmp	w0, #0x1
  403b24:	b.hi	403be0 <ferror@plt+0x1e50>  // b.pmore
  403b28:	b.eq	403bac <ferror@plt+0x1e1c>  // b.none
  403b2c:	adrp	x0, 406000 <ferror@plt+0x4270>
  403b30:	add	x0, x0, #0x770
  403b34:	add	x26, sp, #0x108
  403b38:	strb	wzr, [sp, #232]
  403b3c:	ldr	x1, [x0]
  403b40:	str	x1, [sp, #264]
  403b44:	ldrh	w0, [x0, #8]
  403b48:	strh	w0, [sp, #272]
  403b4c:	b	403638 <ferror@plt+0x18a8>
  403b50:	mov	x0, #0x202d                	// #8237
  403b54:	add	x26, sp, #0x108
  403b58:	movk	x0, #0x6f64, lsl #16
  403b5c:	movk	x0, #0x6e77, lsl #32
  403b60:	movk	x0, #0x20, lsl #48
  403b64:	str	x0, [sp, #232]
  403b68:	b	403638 <ferror@plt+0x18a8>
  403b6c:	cmp	w3, #0x0
  403b70:	add	x26, sp, #0x108
  403b74:	cneg	w2, w3, lt  // lt = tstop
  403b78:	mov	x0, x26
  403b7c:	adrp	x1, 406000 <ferror@plt+0x4270>
  403b80:	add	x1, x1, #0x720
  403b84:	bl	4019a0 <sprintf@plt>
  403b88:	b	403614 <ferror@plt+0x1884>
  403b8c:	ldr	w0, [x22, #64]
  403b90:	cmp	w0, #0x1
  403b94:	b.hi	4037e4 <ferror@plt+0x1a54>  // b.pmore
  403b98:	b	4038f4 <ferror@plt+0x1b64>
  403b9c:	mov	w0, #0x2                   	// #2
  403ba0:	ldr	w2, [x21, #372]
  403ba4:	str	w0, [sp, #184]
  403ba8:	b	4039c0 <ferror@plt+0x1c30>
  403bac:	mov	x1, #0x2020                	// #8224
  403bb0:	adrp	x0, 406000 <ferror@plt+0x4270>
  403bb4:	movk	x1, #0x6720, lsl #16
  403bb8:	add	x0, x0, #0x760
  403bbc:	movk	x1, #0x6e6f, lsl #32
  403bc0:	add	x26, sp, #0x108
  403bc4:	movk	x1, #0x65, lsl #48
  403bc8:	str	x1, [sp, #232]
  403bcc:	ldr	x1, [x0]
  403bd0:	str	x1, [sp, #264]
  403bd4:	ldr	w0, [x0, #8]
  403bd8:	str	w0, [sp, #272]
  403bdc:	b	403638 <ferror@plt+0x18a8>
  403be0:	adrp	x0, 406000 <ferror@plt+0x4270>
  403be4:	add	x0, x0, #0x748
  403be8:	add	x26, sp, #0x108
  403bec:	strb	wzr, [sp, #264]
  403bf0:	ldp	x2, x3, [x0]
  403bf4:	stp	x2, x3, [sp, #232]
  403bf8:	ldur	w0, [x0, #15]
  403bfc:	stur	w0, [sp, #247]
  403c00:	b	403638 <ferror@plt+0x18a8>
  403c04:	mov	w2, #0x5                   	// #5
  403c08:	adrp	x1, 406000 <ferror@plt+0x4270>
  403c0c:	mov	x0, #0x0                   	// #0
  403c10:	add	x1, x1, #0x6c8
  403c14:	bl	401cf0 <dcgettext@plt>
  403c18:	mov	x1, x0
  403c1c:	mov	w0, #0x1                   	// #1
  403c20:	bl	401d00 <errx@plt>
  403c24:	nop
  403c28:	stp	x29, x30, [sp, #-32]!
  403c2c:	adrp	x0, 419000 <ferror@plt+0x17270>
  403c30:	mov	x29, sp
  403c34:	stp	x19, x20, [sp, #16]
  403c38:	ldr	x20, [x0, #656]
  403c3c:	bl	401d40 <__errno_location@plt>
  403c40:	mov	x19, x0
  403c44:	mov	x0, x20
  403c48:	str	wzr, [x19]
  403c4c:	bl	401d90 <ferror@plt>
  403c50:	cbz	w0, 403cf0 <ferror@plt+0x1f60>
  403c54:	ldr	w0, [x19]
  403c58:	cmp	w0, #0x9
  403c5c:	b.ne	403ca0 <ferror@plt+0x1f10>  // b.any
  403c60:	adrp	x0, 419000 <ferror@plt+0x17270>
  403c64:	ldr	x20, [x0, #632]
  403c68:	str	wzr, [x19]
  403c6c:	mov	x0, x20
  403c70:	bl	401d90 <ferror@plt>
  403c74:	cbnz	w0, 403c88 <ferror@plt+0x1ef8>
  403c78:	mov	x0, x20
  403c7c:	bl	401cc0 <fflush@plt>
  403c80:	cbz	w0, 403cd0 <ferror@plt+0x1f40>
  403c84:	nop
  403c88:	ldr	w0, [x19]
  403c8c:	cmp	w0, #0x9
  403c90:	b.ne	403cc8 <ferror@plt+0x1f38>  // b.any
  403c94:	ldp	x19, x20, [sp, #16]
  403c98:	ldp	x29, x30, [sp], #32
  403c9c:	ret
  403ca0:	cmp	w0, #0x20
  403ca4:	b.eq	403c60 <ferror@plt+0x1ed0>  // b.none
  403ca8:	adrp	x1, 406000 <ferror@plt+0x4270>
  403cac:	mov	w2, #0x5                   	// #5
  403cb0:	add	x1, x1, #0x810
  403cb4:	cbz	w0, 403d1c <ferror@plt+0x1f8c>
  403cb8:	mov	x0, #0x0                   	// #0
  403cbc:	bl	401cf0 <dcgettext@plt>
  403cc0:	bl	401c00 <warn@plt>
  403cc4:	nop
  403cc8:	mov	w0, #0x1                   	// #1
  403ccc:	bl	4018f0 <_exit@plt>
  403cd0:	mov	x0, x20
  403cd4:	bl	401a50 <fileno@plt>
  403cd8:	tbnz	w0, #31, 403c88 <ferror@plt+0x1ef8>
  403cdc:	bl	401940 <dup@plt>
  403ce0:	tbnz	w0, #31, 403c88 <ferror@plt+0x1ef8>
  403ce4:	bl	401b80 <close@plt>
  403ce8:	cbz	w0, 403c94 <ferror@plt+0x1f04>
  403cec:	b	403c88 <ferror@plt+0x1ef8>
  403cf0:	mov	x0, x20
  403cf4:	bl	401cc0 <fflush@plt>
  403cf8:	cbnz	w0, 403c54 <ferror@plt+0x1ec4>
  403cfc:	mov	x0, x20
  403d00:	bl	401a50 <fileno@plt>
  403d04:	tbnz	w0, #31, 403c54 <ferror@plt+0x1ec4>
  403d08:	bl	401940 <dup@plt>
  403d0c:	tbnz	w0, #31, 403c54 <ferror@plt+0x1ec4>
  403d10:	bl	401b80 <close@plt>
  403d14:	cbz	w0, 403c60 <ferror@plt+0x1ed0>
  403d18:	b	403c54 <ferror@plt+0x1ec4>
  403d1c:	mov	x0, #0x0                   	// #0
  403d20:	bl	401cf0 <dcgettext@plt>
  403d24:	bl	401cd0 <warnx@plt>
  403d28:	b	403cc8 <ferror@plt+0x1f38>
  403d2c:	nop
  403d30:	stp	x29, x30, [sp, #-176]!
  403d34:	mov	x1, #0x0                   	// #0
  403d38:	mov	x29, sp
  403d3c:	str	x19, [sp, #16]
  403d40:	mov	x19, x0
  403d44:	add	x0, sp, #0x30
  403d48:	bl	401b20 <gettimeofday@plt>
  403d4c:	cbz	w0, 403d68 <ferror@plt+0x1fd8>
  403d50:	bl	401d40 <__errno_location@plt>
  403d54:	ldr	w0, [x0]
  403d58:	neg	w0, w0
  403d5c:	ldr	x19, [sp, #16]
  403d60:	ldp	x29, x30, [sp], #176
  403d64:	ret
  403d68:	add	x1, sp, #0x20
  403d6c:	mov	w0, #0x7                   	// #7
  403d70:	bl	4019f0 <clock_gettime@plt>
  403d74:	cbnz	w0, 403dc8 <ferror@plt+0x2038>
  403d78:	ldp	x5, x4, [sp, #32]
  403d7c:	mov	x2, #0xf7cf                	// #63439
  403d80:	movk	x2, #0xe353, lsl #16
  403d84:	movk	x2, #0x9ba5, lsl #32
  403d88:	movk	x2, #0x20c4, lsl #48
  403d8c:	ldp	x3, x1, [sp, #48]
  403d90:	smulh	x2, x4, x2
  403d94:	asr	x2, x2, #7
  403d98:	sub	x2, x2, x4, asr #63
  403d9c:	sub	x3, x3, x5
  403da0:	sub	x1, x1, x2
  403da4:	stp	x3, x1, [x19]
  403da8:	tbz	x1, #63, 403d5c <ferror@plt+0x1fcc>
  403dac:	add	x1, x1, #0xf4, lsl #12
  403db0:	sub	x3, x3, #0x1
  403db4:	add	x1, x1, #0x240
  403db8:	stp	x3, x1, [x19]
  403dbc:	ldr	x19, [sp, #16]
  403dc0:	ldp	x29, x30, [sp], #176
  403dc4:	ret
  403dc8:	add	x0, sp, #0x40
  403dcc:	bl	401980 <sysinfo@plt>
  403dd0:	cbnz	w0, 403d50 <ferror@plt+0x1fc0>
  403dd4:	ldr	x1, [sp, #48]
  403dd8:	ldr	x2, [sp, #64]
  403ddc:	sub	x1, x1, x2
  403de0:	stp	x1, xzr, [x19]
  403de4:	ldr	x19, [sp, #16]
  403de8:	ldp	x29, x30, [sp], #176
  403dec:	ret
  403df0:	stp	x29, x30, [sp, #-48]!
  403df4:	mov	x29, sp
  403df8:	add	x1, sp, #0x20
  403dfc:	str	x19, [sp, #16]
  403e00:	mov	x19, x0
  403e04:	mov	w0, #0x4                   	// #4
  403e08:	bl	4019f0 <clock_gettime@plt>
  403e0c:	cbnz	w0, 403e34 <ferror@plt+0x20a4>
  403e10:	ldp	x3, x2, [sp, #32]
  403e14:	mov	x1, #0xf7cf                	// #63439
  403e18:	movk	x1, #0xe353, lsl #16
  403e1c:	movk	x1, #0x9ba5, lsl #32
  403e20:	movk	x1, #0x20c4, lsl #48
  403e24:	smulh	x1, x2, x1
  403e28:	asr	x1, x1, #7
  403e2c:	sub	x1, x1, x2, asr #63
  403e30:	stp	x3, x1, [x19]
  403e34:	ldr	x19, [sp, #16]
  403e38:	ldp	x29, x30, [sp], #48
  403e3c:	ret
  403e40:	str	xzr, [x1]
  403e44:	mov	x2, x0
  403e48:	cbz	x0, 403ec0 <ferror@plt+0x2130>
  403e4c:	ldrsb	w3, [x0]
  403e50:	cmp	w3, #0x2f
  403e54:	b.ne	403eac <ferror@plt+0x211c>  // b.any
  403e58:	ldrsb	w3, [x2, #1]
  403e5c:	mov	x0, x2
  403e60:	add	x2, x2, #0x1
  403e64:	cmp	w3, #0x2f
  403e68:	b.eq	403e58 <ferror@plt+0x20c8>  // b.none
  403e6c:	mov	x3, #0x1                   	// #1
  403e70:	str	x3, [x1]
  403e74:	ldrsb	w3, [x0, #1]
  403e78:	cmp	w3, #0x2f
  403e7c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  403e80:	b.eq	403ea8 <ferror@plt+0x2118>  // b.none
  403e84:	sub	x2, x2, #0x1
  403e88:	mov	x3, #0x2                   	// #2
  403e8c:	nop
  403e90:	str	x3, [x1]
  403e94:	ldrsb	w4, [x2, x3]
  403e98:	add	x3, x3, #0x1
  403e9c:	cmp	w4, #0x2f
  403ea0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403ea4:	b.ne	403e90 <ferror@plt+0x2100>  // b.any
  403ea8:	ret
  403eac:	mov	x0, #0x0                   	// #0
  403eb0:	cbz	w3, 403ea8 <ferror@plt+0x2118>
  403eb4:	mov	x0, x2
  403eb8:	add	x2, x2, #0x1
  403ebc:	b	403e6c <ferror@plt+0x20dc>
  403ec0:	mov	x0, #0x0                   	// #0
  403ec4:	ret
  403ec8:	stp	x29, x30, [sp, #-48]!
  403ecc:	mov	x29, sp
  403ed0:	stp	x19, x20, [sp, #16]
  403ed4:	mov	x20, x0
  403ed8:	mov	w19, #0x0                   	// #0
  403edc:	str	x21, [sp, #32]
  403ee0:	mov	x21, x1
  403ee4:	ldrsb	w1, [x0]
  403ee8:	mov	x0, #0x0                   	// #0
  403eec:	cbz	w1, 403f14 <ferror@plt+0x2184>
  403ef0:	cmp	w1, #0x5c
  403ef4:	b.eq	403f24 <ferror@plt+0x2194>  // b.none
  403ef8:	mov	x0, x21
  403efc:	bl	401ca0 <strchr@plt>
  403f00:	cbnz	x0, 403f50 <ferror@plt+0x21c0>
  403f04:	add	w19, w19, #0x1
  403f08:	sxtw	x0, w19
  403f0c:	ldrsb	w1, [x20, w19, sxtw]
  403f10:	cbnz	w1, 403ef0 <ferror@plt+0x2160>
  403f14:	ldp	x19, x20, [sp, #16]
  403f18:	ldr	x21, [sp, #32]
  403f1c:	ldp	x29, x30, [sp], #48
  403f20:	ret
  403f24:	add	w0, w19, #0x1
  403f28:	ldrsb	w0, [x20, w0, sxtw]
  403f2c:	cbz	w0, 403f50 <ferror@plt+0x21c0>
  403f30:	add	w19, w19, #0x2
  403f34:	sxtw	x0, w19
  403f38:	ldrsb	w1, [x20, w19, sxtw]
  403f3c:	cbnz	w1, 403ef0 <ferror@plt+0x2160>
  403f40:	ldp	x19, x20, [sp, #16]
  403f44:	ldr	x21, [sp, #32]
  403f48:	ldp	x29, x30, [sp], #48
  403f4c:	ret
  403f50:	sxtw	x0, w19
  403f54:	ldp	x19, x20, [sp, #16]
  403f58:	ldr	x21, [sp, #32]
  403f5c:	ldp	x29, x30, [sp], #48
  403f60:	ret
  403f64:	nop
  403f68:	stp	x29, x30, [sp, #-80]!
  403f6c:	mov	x29, sp
  403f70:	stp	x19, x20, [sp, #16]
  403f74:	mov	x19, x0
  403f78:	stp	x21, x22, [sp, #32]
  403f7c:	mov	x22, x1
  403f80:	mov	w21, w2
  403f84:	str	x23, [sp, #48]
  403f88:	adrp	x23, 419000 <ferror@plt+0x17270>
  403f8c:	str	xzr, [sp, #72]
  403f90:	bl	401d40 <__errno_location@plt>
  403f94:	str	wzr, [x0]
  403f98:	cbz	x19, 403fac <ferror@plt+0x221c>
  403f9c:	mov	x20, x0
  403fa0:	ldrsb	w0, [x19]
  403fa4:	adrp	x23, 419000 <ferror@plt+0x17270>
  403fa8:	cbnz	w0, 403fc4 <ferror@plt+0x2234>
  403fac:	ldr	w0, [x23, #624]
  403fb0:	adrp	x1, 407000 <ferror@plt+0x5270>
  403fb4:	mov	x3, x19
  403fb8:	mov	x2, x22
  403fbc:	add	x1, x1, #0x2f0
  403fc0:	bl	401d00 <errx@plt>
  403fc4:	add	x1, sp, #0x48
  403fc8:	mov	w2, w21
  403fcc:	mov	x0, x19
  403fd0:	mov	w3, #0x0                   	// #0
  403fd4:	bl	401b50 <__strtoul_internal@plt>
  403fd8:	ldr	w1, [x20]
  403fdc:	cbnz	w1, 40400c <ferror@plt+0x227c>
  403fe0:	ldr	x1, [sp, #72]
  403fe4:	cmp	x1, x19
  403fe8:	b.eq	403fac <ferror@plt+0x221c>  // b.none
  403fec:	cbz	x1, 403ff8 <ferror@plt+0x2268>
  403ff0:	ldrsb	w1, [x1]
  403ff4:	cbnz	w1, 403fac <ferror@plt+0x221c>
  403ff8:	ldp	x19, x20, [sp, #16]
  403ffc:	ldp	x21, x22, [sp, #32]
  404000:	ldr	x23, [sp, #48]
  404004:	ldp	x29, x30, [sp], #80
  404008:	ret
  40400c:	ldr	w0, [x23, #624]
  404010:	cmp	w1, #0x22
  404014:	b.ne	403fac <ferror@plt+0x221c>  // b.any
  404018:	adrp	x1, 407000 <ferror@plt+0x5270>
  40401c:	mov	x3, x19
  404020:	mov	x2, x22
  404024:	add	x1, x1, #0x2f0
  404028:	bl	401d70 <err@plt>
  40402c:	nop
  404030:	stp	x29, x30, [sp, #-32]!
  404034:	mov	x29, sp
  404038:	stp	x19, x20, [sp, #16]
  40403c:	mov	x19, x1
  404040:	mov	x20, x0
  404044:	bl	401d40 <__errno_location@plt>
  404048:	mov	x4, x0
  40404c:	adrp	x0, 419000 <ferror@plt+0x17270>
  404050:	mov	w5, #0x22                  	// #34
  404054:	adrp	x1, 407000 <ferror@plt+0x5270>
  404058:	mov	x3, x20
  40405c:	ldr	w0, [x0, #624]
  404060:	mov	x2, x19
  404064:	str	w5, [x4]
  404068:	add	x1, x1, #0x2f0
  40406c:	bl	401d70 <err@plt>
  404070:	stp	x29, x30, [sp, #-32]!
  404074:	mov	x29, sp
  404078:	stp	x19, x20, [sp, #16]
  40407c:	mov	x20, x1
  404080:	mov	x19, x0
  404084:	bl	403f68 <ferror@plt+0x21d8>
  404088:	mov	x1, #0xffffffff            	// #4294967295
  40408c:	cmp	x0, x1
  404090:	b.hi	4040a0 <ferror@plt+0x2310>  // b.pmore
  404094:	ldp	x19, x20, [sp, #16]
  404098:	ldp	x29, x30, [sp], #32
  40409c:	ret
  4040a0:	mov	x1, x20
  4040a4:	mov	x0, x19
  4040a8:	bl	404030 <ferror@plt+0x22a0>
  4040ac:	nop
  4040b0:	adrp	x1, 419000 <ferror@plt+0x17270>
  4040b4:	str	w0, [x1, #624]
  4040b8:	ret
  4040bc:	nop
  4040c0:	stp	x29, x30, [sp, #-128]!
  4040c4:	mov	x29, sp
  4040c8:	stp	x19, x20, [sp, #16]
  4040cc:	mov	x20, x0
  4040d0:	stp	x21, x22, [sp, #32]
  4040d4:	mov	x22, x1
  4040d8:	stp	x23, x24, [sp, #48]
  4040dc:	mov	x23, x2
  4040e0:	str	xzr, [x1]
  4040e4:	bl	401d40 <__errno_location@plt>
  4040e8:	mov	x21, x0
  4040ec:	cbz	x20, 404380 <ferror@plt+0x25f0>
  4040f0:	ldrsb	w19, [x20]
  4040f4:	cbz	w19, 404380 <ferror@plt+0x25f0>
  4040f8:	bl	401c10 <__ctype_b_loc@plt>
  4040fc:	mov	x24, x0
  404100:	mov	x2, x20
  404104:	ldr	x0, [x0]
  404108:	b	404110 <ferror@plt+0x2380>
  40410c:	ldrsb	w19, [x2, #1]!
  404110:	ubfiz	x1, x19, #1, #8
  404114:	ldrh	w1, [x0, x1]
  404118:	tbnz	w1, #13, 40410c <ferror@plt+0x237c>
  40411c:	cmp	w19, #0x2d
  404120:	b.eq	404380 <ferror@plt+0x25f0>  // b.none
  404124:	stp	x25, x26, [sp, #64]
  404128:	mov	x0, x20
  40412c:	mov	w3, #0x0                   	// #0
  404130:	stp	x27, x28, [sp, #80]
  404134:	add	x27, sp, #0x78
  404138:	mov	x1, x27
  40413c:	str	wzr, [x21]
  404140:	mov	w2, #0x0                   	// #0
  404144:	str	xzr, [sp, #120]
  404148:	bl	401b50 <__strtoul_internal@plt>
  40414c:	mov	x25, x0
  404150:	ldr	x28, [sp, #120]
  404154:	ldr	w0, [x21]
  404158:	cmp	x28, x20
  40415c:	b.eq	404370 <ferror@plt+0x25e0>  // b.none
  404160:	cbnz	w0, 4043a0 <ferror@plt+0x2610>
  404164:	cbz	x28, 404414 <ferror@plt+0x2684>
  404168:	ldrsb	w0, [x28]
  40416c:	mov	w20, #0x0                   	// #0
  404170:	mov	x26, #0x0                   	// #0
  404174:	cbz	w0, 404414 <ferror@plt+0x2684>
  404178:	ldrsb	w0, [x28, #1]
  40417c:	cmp	w0, #0x69
  404180:	b.eq	40422c <ferror@plt+0x249c>  // b.none
  404184:	and	w1, w0, #0xffffffdf
  404188:	cmp	w1, #0x42
  40418c:	b.ne	404404 <ferror@plt+0x2674>  // b.any
  404190:	ldrsb	w0, [x28, #2]
  404194:	cbz	w0, 40444c <ferror@plt+0x26bc>
  404198:	bl	401a40 <localeconv@plt>
  40419c:	cbz	x0, 404378 <ferror@plt+0x25e8>
  4041a0:	ldr	x1, [x0]
  4041a4:	cbz	x1, 404378 <ferror@plt+0x25e8>
  4041a8:	mov	x0, x1
  4041ac:	str	x1, [sp, #104]
  4041b0:	bl	401910 <strlen@plt>
  4041b4:	mov	x19, x0
  4041b8:	cbnz	x26, 404378 <ferror@plt+0x25e8>
  4041bc:	ldrsb	w0, [x28]
  4041c0:	cbz	w0, 404378 <ferror@plt+0x25e8>
  4041c4:	ldr	x1, [sp, #104]
  4041c8:	mov	x2, x19
  4041cc:	mov	x0, x1
  4041d0:	mov	x1, x28
  4041d4:	bl	401ae0 <strncmp@plt>
  4041d8:	cbnz	w0, 404378 <ferror@plt+0x25e8>
  4041dc:	ldrsb	w4, [x28, x19]
  4041e0:	add	x1, x28, x19
  4041e4:	cmp	w4, #0x30
  4041e8:	b.ne	404428 <ferror@plt+0x2698>  // b.any
  4041ec:	add	w0, w20, #0x1
  4041f0:	mov	x19, x1
  4041f4:	nop
  4041f8:	sub	w3, w19, w1
  4041fc:	ldrsb	w4, [x19, #1]!
  404200:	add	w20, w3, w0
  404204:	cmp	w4, #0x30
  404208:	b.eq	4041f8 <ferror@plt+0x2468>  // b.none
  40420c:	ldr	x0, [x24]
  404210:	ldrh	w0, [x0, w4, sxtw #1]
  404214:	tbnz	w0, #11, 4043b4 <ferror@plt+0x2624>
  404218:	mov	x28, x19
  40421c:	str	x19, [sp, #120]
  404220:	ldrsb	w0, [x28, #1]
  404224:	cmp	w0, #0x69
  404228:	b.ne	404184 <ferror@plt+0x23f4>  // b.any
  40422c:	ldrsb	w0, [x28, #2]
  404230:	and	w0, w0, #0xffffffdf
  404234:	cmp	w0, #0x42
  404238:	b.ne	404198 <ferror@plt+0x2408>  // b.any
  40423c:	ldrsb	w0, [x28, #3]
  404240:	cbnz	w0, 404198 <ferror@plt+0x2408>
  404244:	mov	x19, #0x400                 	// #1024
  404248:	ldrsb	w27, [x28]
  40424c:	adrp	x24, 407000 <ferror@plt+0x5270>
  404250:	add	x24, x24, #0x300
  404254:	mov	x0, x24
  404258:	mov	w1, w27
  40425c:	bl	401ca0 <strchr@plt>
  404260:	cbz	x0, 404454 <ferror@plt+0x26c4>
  404264:	sub	x1, x0, x24
  404268:	add	w1, w1, #0x1
  40426c:	cbz	w1, 404470 <ferror@plt+0x26e0>
  404270:	sxtw	x2, w19
  404274:	umulh	x0, x25, x2
  404278:	cbnz	x0, 404440 <ferror@plt+0x26b0>
  40427c:	sub	w0, w1, #0x2
  404280:	b	404290 <ferror@plt+0x2500>
  404284:	umulh	x3, x25, x2
  404288:	sub	w0, w0, #0x1
  40428c:	cbnz	x3, 404440 <ferror@plt+0x26b0>
  404290:	mul	x25, x25, x2
  404294:	cmn	w0, #0x1
  404298:	b.ne	404284 <ferror@plt+0x24f4>  // b.any
  40429c:	mov	w0, #0x0                   	// #0
  4042a0:	cbz	x23, 4042a8 <ferror@plt+0x2518>
  4042a4:	str	w1, [x23]
  4042a8:	cmp	x26, #0x0
  4042ac:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4042b0:	b.eq	40435c <ferror@plt+0x25cc>  // b.none
  4042b4:	sub	w1, w1, #0x2
  4042b8:	mov	x5, #0x1                   	// #1
  4042bc:	b	4042cc <ferror@plt+0x253c>
  4042c0:	umulh	x2, x5, x19
  4042c4:	sub	w1, w1, #0x1
  4042c8:	cbnz	x2, 4042d8 <ferror@plt+0x2548>
  4042cc:	mul	x5, x5, x19
  4042d0:	cmn	w1, #0x1
  4042d4:	b.ne	4042c0 <ferror@plt+0x2530>  // b.any
  4042d8:	cmp	x26, #0xa
  4042dc:	mov	x1, #0xa                   	// #10
  4042e0:	b.ls	4042f8 <ferror@plt+0x2568>  // b.plast
  4042e4:	nop
  4042e8:	add	x1, x1, x1, lsl #2
  4042ec:	cmp	x26, x1, lsl #1
  4042f0:	lsl	x1, x1, #1
  4042f4:	b.hi	4042e8 <ferror@plt+0x2558>  // b.pmore
  4042f8:	cbz	w20, 404314 <ferror@plt+0x2584>
  4042fc:	mov	w2, #0x0                   	// #0
  404300:	add	x1, x1, x1, lsl #2
  404304:	add	w2, w2, #0x1
  404308:	cmp	w20, w2
  40430c:	lsl	x1, x1, #1
  404310:	b.ne	404300 <ferror@plt+0x2570>  // b.any
  404314:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  404318:	mov	x4, #0x1                   	// #1
  40431c:	movk	x8, #0xcccd
  404320:	umulh	x6, x26, x8
  404324:	add	x7, x4, x4, lsl #2
  404328:	mov	x3, x4
  40432c:	cmp	x26, #0x9
  404330:	lsl	x4, x7, #1
  404334:	lsr	x2, x6, #3
  404338:	add	x2, x2, x2, lsl #2
  40433c:	sub	x2, x26, x2, lsl #1
  404340:	lsr	x26, x6, #3
  404344:	cbz	x2, 404358 <ferror@plt+0x25c8>
  404348:	udiv	x3, x1, x3
  40434c:	udiv	x2, x3, x2
  404350:	udiv	x2, x5, x2
  404354:	add	x25, x25, x2
  404358:	b.hi	404320 <ferror@plt+0x2590>  // b.pmore
  40435c:	str	x25, [x22]
  404360:	tbnz	w0, #31, 404430 <ferror@plt+0x26a0>
  404364:	ldp	x25, x26, [sp, #64]
  404368:	ldp	x27, x28, [sp, #80]
  40436c:	b	40438c <ferror@plt+0x25fc>
  404370:	cbnz	w0, 4043ac <ferror@plt+0x261c>
  404374:	nop
  404378:	ldp	x25, x26, [sp, #64]
  40437c:	ldp	x27, x28, [sp, #80]
  404380:	mov	w1, #0x16                  	// #22
  404384:	mov	w0, #0xffffffea            	// #-22
  404388:	str	w1, [x21]
  40438c:	ldp	x19, x20, [sp, #16]
  404390:	ldp	x21, x22, [sp, #32]
  404394:	ldp	x23, x24, [sp, #48]
  404398:	ldp	x29, x30, [sp], #128
  40439c:	ret
  4043a0:	sub	x1, x25, #0x1
  4043a4:	cmn	x1, #0x3
  4043a8:	b.ls	404164 <ferror@plt+0x23d4>  // b.plast
  4043ac:	neg	w0, w0
  4043b0:	b	404360 <ferror@plt+0x25d0>
  4043b4:	str	wzr, [x21]
  4043b8:	mov	x1, x27
  4043bc:	mov	x0, x19
  4043c0:	mov	w3, #0x0                   	// #0
  4043c4:	mov	w2, #0x0                   	// #0
  4043c8:	str	xzr, [sp, #120]
  4043cc:	bl	401b50 <__strtoul_internal@plt>
  4043d0:	mov	x26, x0
  4043d4:	ldr	x28, [sp, #120]
  4043d8:	ldr	w0, [x21]
  4043dc:	cmp	x28, x19
  4043e0:	b.eq	404370 <ferror@plt+0x25e0>  // b.none
  4043e4:	cbz	w0, 40440c <ferror@plt+0x267c>
  4043e8:	sub	x1, x26, #0x1
  4043ec:	cmn	x1, #0x3
  4043f0:	b.hi	4043ac <ferror@plt+0x261c>  // b.pmore
  4043f4:	cbz	x28, 404378 <ferror@plt+0x25e8>
  4043f8:	ldrsb	w0, [x28]
  4043fc:	cbnz	w0, 404178 <ferror@plt+0x23e8>
  404400:	b	404378 <ferror@plt+0x25e8>
  404404:	cbnz	w0, 404198 <ferror@plt+0x2408>
  404408:	b	404244 <ferror@plt+0x24b4>
  40440c:	cbnz	x26, 4043f4 <ferror@plt+0x2664>
  404410:	b	404178 <ferror@plt+0x23e8>
  404414:	mov	w0, #0x0                   	// #0
  404418:	ldp	x27, x28, [sp, #80]
  40441c:	str	x25, [x22]
  404420:	ldp	x25, x26, [sp, #64]
  404424:	b	40438c <ferror@plt+0x25fc>
  404428:	mov	x19, x1
  40442c:	b	40420c <ferror@plt+0x247c>
  404430:	neg	w1, w0
  404434:	ldp	x25, x26, [sp, #64]
  404438:	ldp	x27, x28, [sp, #80]
  40443c:	b	404388 <ferror@plt+0x25f8>
  404440:	mov	w0, #0xffffffde            	// #-34
  404444:	cbnz	x23, 4042a4 <ferror@plt+0x2514>
  404448:	b	4042a8 <ferror@plt+0x2518>
  40444c:	mov	x19, #0x3e8                 	// #1000
  404450:	b	404248 <ferror@plt+0x24b8>
  404454:	adrp	x1, 407000 <ferror@plt+0x5270>
  404458:	add	x24, x1, #0x310
  40445c:	mov	x0, x24
  404460:	mov	w1, w27
  404464:	bl	401ca0 <strchr@plt>
  404468:	cbnz	x0, 404264 <ferror@plt+0x24d4>
  40446c:	b	404378 <ferror@plt+0x25e8>
  404470:	mov	w0, #0x0                   	// #0
  404474:	cbnz	x23, 4042a4 <ferror@plt+0x2514>
  404478:	ldp	x27, x28, [sp, #80]
  40447c:	str	x25, [x22]
  404480:	ldp	x25, x26, [sp, #64]
  404484:	b	40438c <ferror@plt+0x25fc>
  404488:	mov	x2, #0x0                   	// #0
  40448c:	b	4040c0 <ferror@plt+0x2330>
  404490:	stp	x29, x30, [sp, #-48]!
  404494:	mov	x29, sp
  404498:	stp	x21, x22, [sp, #32]
  40449c:	mov	x22, x1
  4044a0:	cbz	x0, 404500 <ferror@plt+0x2770>
  4044a4:	mov	x21, x0
  4044a8:	stp	x19, x20, [sp, #16]
  4044ac:	mov	x20, x0
  4044b0:	b	4044cc <ferror@plt+0x273c>
  4044b4:	bl	401c10 <__ctype_b_loc@plt>
  4044b8:	ubfiz	x19, x19, #1, #8
  4044bc:	ldr	x2, [x0]
  4044c0:	ldrh	w2, [x2, x19]
  4044c4:	tbz	w2, #11, 4044d4 <ferror@plt+0x2744>
  4044c8:	add	x20, x20, #0x1
  4044cc:	ldrsb	w19, [x20]
  4044d0:	cbnz	w19, 4044b4 <ferror@plt+0x2724>
  4044d4:	cbz	x22, 4044dc <ferror@plt+0x274c>
  4044d8:	str	x20, [x22]
  4044dc:	cmp	x20, x21
  4044e0:	b.ls	404518 <ferror@plt+0x2788>  // b.plast
  4044e4:	ldrsb	w1, [x20]
  4044e8:	mov	w0, #0x1                   	// #1
  4044ec:	ldp	x19, x20, [sp, #16]
  4044f0:	cbnz	w1, 404508 <ferror@plt+0x2778>
  4044f4:	ldp	x21, x22, [sp, #32]
  4044f8:	ldp	x29, x30, [sp], #48
  4044fc:	ret
  404500:	cbz	x1, 404508 <ferror@plt+0x2778>
  404504:	str	xzr, [x1]
  404508:	mov	w0, #0x0                   	// #0
  40450c:	ldp	x21, x22, [sp, #32]
  404510:	ldp	x29, x30, [sp], #48
  404514:	ret
  404518:	mov	w0, #0x0                   	// #0
  40451c:	ldp	x19, x20, [sp, #16]
  404520:	b	40450c <ferror@plt+0x277c>
  404524:	nop
  404528:	stp	x29, x30, [sp, #-48]!
  40452c:	mov	x29, sp
  404530:	stp	x21, x22, [sp, #32]
  404534:	mov	x22, x1
  404538:	cbz	x0, 404598 <ferror@plt+0x2808>
  40453c:	mov	x21, x0
  404540:	stp	x19, x20, [sp, #16]
  404544:	mov	x20, x0
  404548:	b	404564 <ferror@plt+0x27d4>
  40454c:	bl	401c10 <__ctype_b_loc@plt>
  404550:	ubfiz	x19, x19, #1, #8
  404554:	ldr	x2, [x0]
  404558:	ldrh	w2, [x2, x19]
  40455c:	tbz	w2, #12, 40456c <ferror@plt+0x27dc>
  404560:	add	x20, x20, #0x1
  404564:	ldrsb	w19, [x20]
  404568:	cbnz	w19, 40454c <ferror@plt+0x27bc>
  40456c:	cbz	x22, 404574 <ferror@plt+0x27e4>
  404570:	str	x20, [x22]
  404574:	cmp	x20, x21
  404578:	b.ls	4045b0 <ferror@plt+0x2820>  // b.plast
  40457c:	ldrsb	w1, [x20]
  404580:	mov	w0, #0x1                   	// #1
  404584:	ldp	x19, x20, [sp, #16]
  404588:	cbnz	w1, 4045a0 <ferror@plt+0x2810>
  40458c:	ldp	x21, x22, [sp, #32]
  404590:	ldp	x29, x30, [sp], #48
  404594:	ret
  404598:	cbz	x1, 4045a0 <ferror@plt+0x2810>
  40459c:	str	xzr, [x1]
  4045a0:	mov	w0, #0x0                   	// #0
  4045a4:	ldp	x21, x22, [sp, #32]
  4045a8:	ldp	x29, x30, [sp], #48
  4045ac:	ret
  4045b0:	mov	w0, #0x0                   	// #0
  4045b4:	ldp	x19, x20, [sp, #16]
  4045b8:	b	4045a4 <ferror@plt+0x2814>
  4045bc:	nop
  4045c0:	stp	x29, x30, [sp, #-128]!
  4045c4:	mov	x29, sp
  4045c8:	stp	x19, x20, [sp, #16]
  4045cc:	mov	x20, x0
  4045d0:	mov	w0, #0xffffffd0            	// #-48
  4045d4:	stp	x21, x22, [sp, #32]
  4045d8:	mov	x21, x1
  4045dc:	add	x22, sp, #0x80
  4045e0:	add	x1, sp, #0x50
  4045e4:	stp	x22, x22, [sp, #48]
  4045e8:	str	x1, [sp, #64]
  4045ec:	stp	w0, wzr, [sp, #72]
  4045f0:	stp	x2, x3, [sp, #80]
  4045f4:	stp	x4, x5, [sp, #96]
  4045f8:	stp	x6, x7, [sp, #112]
  4045fc:	b	404648 <ferror@plt+0x28b8>
  404600:	ldr	x1, [x2]
  404604:	add	x0, x2, #0xf
  404608:	and	x0, x0, #0xfffffffffffffff8
  40460c:	str	x0, [sp, #48]
  404610:	cbz	x1, 404688 <ferror@plt+0x28f8>
  404614:	ldr	x2, [sp, #48]
  404618:	add	x0, x2, #0xf
  40461c:	and	x0, x0, #0xfffffffffffffff8
  404620:	str	x0, [sp, #48]
  404624:	ldr	x19, [x2]
  404628:	cbz	x19, 404688 <ferror@plt+0x28f8>
  40462c:	mov	x0, x20
  404630:	bl	401bf0 <strcmp@plt>
  404634:	cbz	w0, 4046a4 <ferror@plt+0x2914>
  404638:	mov	x1, x19
  40463c:	mov	x0, x20
  404640:	bl	401bf0 <strcmp@plt>
  404644:	cbz	w0, 4046a8 <ferror@plt+0x2918>
  404648:	ldr	w3, [sp, #72]
  40464c:	ldr	x2, [sp, #48]
  404650:	tbz	w3, #31, 404600 <ferror@plt+0x2870>
  404654:	add	w0, w3, #0x8
  404658:	str	w0, [sp, #72]
  40465c:	cmp	w0, #0x0
  404660:	b.gt	404600 <ferror@plt+0x2870>
  404664:	ldr	x1, [x22, w3, sxtw]
  404668:	cbz	x1, 404688 <ferror@plt+0x28f8>
  40466c:	cbz	w0, 404618 <ferror@plt+0x2888>
  404670:	add	w3, w3, #0x10
  404674:	str	w3, [sp, #72]
  404678:	cmp	w3, #0x0
  40467c:	b.gt	404618 <ferror@plt+0x2888>
  404680:	add	x2, x22, w0, sxtw
  404684:	b	404624 <ferror@plt+0x2894>
  404688:	adrp	x0, 419000 <ferror@plt+0x17270>
  40468c:	adrp	x1, 407000 <ferror@plt+0x5270>
  404690:	mov	x3, x20
  404694:	mov	x2, x21
  404698:	ldr	w0, [x0, #624]
  40469c:	add	x1, x1, #0x2f0
  4046a0:	bl	401d00 <errx@plt>
  4046a4:	mov	w0, #0x1                   	// #1
  4046a8:	ldp	x19, x20, [sp, #16]
  4046ac:	ldp	x21, x22, [sp, #32]
  4046b0:	ldp	x29, x30, [sp], #128
  4046b4:	ret
  4046b8:	cbz	x1, 4046e4 <ferror@plt+0x2954>
  4046bc:	add	x3, x0, x1
  4046c0:	sxtb	w2, w2
  4046c4:	b	4046d8 <ferror@plt+0x2948>
  4046c8:	b.eq	4046e8 <ferror@plt+0x2958>  // b.none
  4046cc:	add	x0, x0, #0x1
  4046d0:	cmp	x3, x0
  4046d4:	b.eq	4046e4 <ferror@plt+0x2954>  // b.none
  4046d8:	ldrsb	w1, [x0]
  4046dc:	cmp	w2, w1
  4046e0:	cbnz	w1, 4046c8 <ferror@plt+0x2938>
  4046e4:	mov	x0, #0x0                   	// #0
  4046e8:	ret
  4046ec:	nop
  4046f0:	stp	x29, x30, [sp, #-32]!
  4046f4:	mov	w2, #0xa                   	// #10
  4046f8:	mov	x29, sp
  4046fc:	stp	x19, x20, [sp, #16]
  404700:	mov	x20, x1
  404704:	mov	x19, x0
  404708:	bl	404070 <ferror@plt+0x22e0>
  40470c:	mov	w1, #0xffff                	// #65535
  404710:	cmp	w0, w1
  404714:	b.hi	404724 <ferror@plt+0x2994>  // b.pmore
  404718:	ldp	x19, x20, [sp, #16]
  40471c:	ldp	x29, x30, [sp], #32
  404720:	ret
  404724:	mov	x1, x20
  404728:	mov	x0, x19
  40472c:	bl	404030 <ferror@plt+0x22a0>
  404730:	stp	x29, x30, [sp, #-32]!
  404734:	mov	w2, #0x10                  	// #16
  404738:	mov	x29, sp
  40473c:	stp	x19, x20, [sp, #16]
  404740:	mov	x20, x1
  404744:	mov	x19, x0
  404748:	bl	404070 <ferror@plt+0x22e0>
  40474c:	mov	w1, #0xffff                	// #65535
  404750:	cmp	w0, w1
  404754:	b.hi	404764 <ferror@plt+0x29d4>  // b.pmore
  404758:	ldp	x19, x20, [sp, #16]
  40475c:	ldp	x29, x30, [sp], #32
  404760:	ret
  404764:	mov	x1, x20
  404768:	mov	x0, x19
  40476c:	bl	404030 <ferror@plt+0x22a0>
  404770:	mov	w2, #0xa                   	// #10
  404774:	b	404070 <ferror@plt+0x22e0>
  404778:	mov	w2, #0x10                  	// #16
  40477c:	b	404070 <ferror@plt+0x22e0>
  404780:	stp	x29, x30, [sp, #-64]!
  404784:	mov	x29, sp
  404788:	stp	x19, x20, [sp, #16]
  40478c:	mov	x19, x0
  404790:	stp	x21, x22, [sp, #32]
  404794:	mov	x21, x1
  404798:	adrp	x22, 419000 <ferror@plt+0x17270>
  40479c:	str	xzr, [sp, #56]
  4047a0:	bl	401d40 <__errno_location@plt>
  4047a4:	str	wzr, [x0]
  4047a8:	cbz	x19, 4047bc <ferror@plt+0x2a2c>
  4047ac:	mov	x20, x0
  4047b0:	ldrsb	w0, [x19]
  4047b4:	adrp	x22, 419000 <ferror@plt+0x17270>
  4047b8:	cbnz	w0, 4047d4 <ferror@plt+0x2a44>
  4047bc:	ldr	w0, [x22, #624]
  4047c0:	adrp	x1, 407000 <ferror@plt+0x5270>
  4047c4:	mov	x3, x19
  4047c8:	mov	x2, x21
  4047cc:	add	x1, x1, #0x2f0
  4047d0:	bl	401d00 <errx@plt>
  4047d4:	add	x1, sp, #0x38
  4047d8:	mov	x0, x19
  4047dc:	mov	w3, #0x0                   	// #0
  4047e0:	mov	w2, #0xa                   	// #10
  4047e4:	bl	401ad0 <__strtol_internal@plt>
  4047e8:	ldr	w1, [x20]
  4047ec:	cbnz	w1, 404818 <ferror@plt+0x2a88>
  4047f0:	ldr	x1, [sp, #56]
  4047f4:	cmp	x1, x19
  4047f8:	b.eq	4047bc <ferror@plt+0x2a2c>  // b.none
  4047fc:	cbz	x1, 404808 <ferror@plt+0x2a78>
  404800:	ldrsb	w1, [x1]
  404804:	cbnz	w1, 4047bc <ferror@plt+0x2a2c>
  404808:	ldp	x19, x20, [sp, #16]
  40480c:	ldp	x21, x22, [sp, #32]
  404810:	ldp	x29, x30, [sp], #64
  404814:	ret
  404818:	ldr	w0, [x22, #624]
  40481c:	cmp	w1, #0x22
  404820:	b.ne	4047bc <ferror@plt+0x2a2c>  // b.any
  404824:	adrp	x1, 407000 <ferror@plt+0x5270>
  404828:	mov	x3, x19
  40482c:	mov	x2, x21
  404830:	add	x1, x1, #0x2f0
  404834:	bl	401d70 <err@plt>
  404838:	stp	x29, x30, [sp, #-32]!
  40483c:	mov	x29, sp
  404840:	stp	x19, x20, [sp, #16]
  404844:	mov	x19, x1
  404848:	mov	x20, x0
  40484c:	bl	404780 <ferror@plt+0x29f0>
  404850:	mov	x2, #0x80000000            	// #2147483648
  404854:	add	x2, x0, x2
  404858:	mov	x1, #0xffffffff            	// #4294967295
  40485c:	cmp	x2, x1
  404860:	b.hi	404870 <ferror@plt+0x2ae0>  // b.pmore
  404864:	ldp	x19, x20, [sp, #16]
  404868:	ldp	x29, x30, [sp], #32
  40486c:	ret
  404870:	bl	401d40 <__errno_location@plt>
  404874:	mov	x4, x0
  404878:	adrp	x0, 419000 <ferror@plt+0x17270>
  40487c:	mov	w5, #0x22                  	// #34
  404880:	adrp	x1, 407000 <ferror@plt+0x5270>
  404884:	mov	x3, x20
  404888:	ldr	w0, [x0, #624]
  40488c:	mov	x2, x19
  404890:	str	w5, [x4]
  404894:	add	x1, x1, #0x2f0
  404898:	bl	401d70 <err@plt>
  40489c:	nop
  4048a0:	stp	x29, x30, [sp, #-32]!
  4048a4:	mov	x29, sp
  4048a8:	stp	x19, x20, [sp, #16]
  4048ac:	mov	x19, x1
  4048b0:	mov	x20, x0
  4048b4:	bl	404838 <ferror@plt+0x2aa8>
  4048b8:	add	w2, w0, #0x8, lsl #12
  4048bc:	mov	w1, #0xffff                	// #65535
  4048c0:	cmp	w2, w1
  4048c4:	b.hi	4048d4 <ferror@plt+0x2b44>  // b.pmore
  4048c8:	ldp	x19, x20, [sp, #16]
  4048cc:	ldp	x29, x30, [sp], #32
  4048d0:	ret
  4048d4:	bl	401d40 <__errno_location@plt>
  4048d8:	mov	x4, x0
  4048dc:	adrp	x0, 419000 <ferror@plt+0x17270>
  4048e0:	mov	w5, #0x22                  	// #34
  4048e4:	adrp	x1, 407000 <ferror@plt+0x5270>
  4048e8:	mov	x3, x20
  4048ec:	ldr	w0, [x0, #624]
  4048f0:	mov	x2, x19
  4048f4:	str	w5, [x4]
  4048f8:	add	x1, x1, #0x2f0
  4048fc:	bl	401d70 <err@plt>
  404900:	mov	w2, #0xa                   	// #10
  404904:	b	403f68 <ferror@plt+0x21d8>
  404908:	mov	w2, #0x10                  	// #16
  40490c:	b	403f68 <ferror@plt+0x21d8>
  404910:	stp	x29, x30, [sp, #-64]!
  404914:	mov	x29, sp
  404918:	stp	x19, x20, [sp, #16]
  40491c:	mov	x19, x0
  404920:	stp	x21, x22, [sp, #32]
  404924:	mov	x21, x1
  404928:	adrp	x22, 419000 <ferror@plt+0x17270>
  40492c:	str	xzr, [sp, #56]
  404930:	bl	401d40 <__errno_location@plt>
  404934:	str	wzr, [x0]
  404938:	cbz	x19, 40494c <ferror@plt+0x2bbc>
  40493c:	mov	x20, x0
  404940:	ldrsb	w0, [x19]
  404944:	adrp	x22, 419000 <ferror@plt+0x17270>
  404948:	cbnz	w0, 404964 <ferror@plt+0x2bd4>
  40494c:	ldr	w0, [x22, #624]
  404950:	adrp	x1, 407000 <ferror@plt+0x5270>
  404954:	mov	x3, x19
  404958:	mov	x2, x21
  40495c:	add	x1, x1, #0x2f0
  404960:	bl	401d00 <errx@plt>
  404964:	mov	x0, x19
  404968:	add	x1, sp, #0x38
  40496c:	bl	401970 <strtod@plt>
  404970:	ldr	w0, [x20]
  404974:	cbnz	w0, 4049a0 <ferror@plt+0x2c10>
  404978:	ldr	x0, [sp, #56]
  40497c:	cmp	x0, x19
  404980:	b.eq	40494c <ferror@plt+0x2bbc>  // b.none
  404984:	cbz	x0, 404990 <ferror@plt+0x2c00>
  404988:	ldrsb	w0, [x0]
  40498c:	cbnz	w0, 40494c <ferror@plt+0x2bbc>
  404990:	ldp	x19, x20, [sp, #16]
  404994:	ldp	x21, x22, [sp, #32]
  404998:	ldp	x29, x30, [sp], #64
  40499c:	ret
  4049a0:	cmp	w0, #0x22
  4049a4:	ldr	w0, [x22, #624]
  4049a8:	b.ne	40494c <ferror@plt+0x2bbc>  // b.any
  4049ac:	adrp	x1, 407000 <ferror@plt+0x5270>
  4049b0:	mov	x3, x19
  4049b4:	mov	x2, x21
  4049b8:	add	x1, x1, #0x2f0
  4049bc:	bl	401d70 <err@plt>
  4049c0:	stp	x29, x30, [sp, #-64]!
  4049c4:	mov	x29, sp
  4049c8:	stp	x19, x20, [sp, #16]
  4049cc:	mov	x19, x0
  4049d0:	stp	x21, x22, [sp, #32]
  4049d4:	mov	x21, x1
  4049d8:	adrp	x22, 419000 <ferror@plt+0x17270>
  4049dc:	str	xzr, [sp, #56]
  4049e0:	bl	401d40 <__errno_location@plt>
  4049e4:	str	wzr, [x0]
  4049e8:	cbz	x19, 4049fc <ferror@plt+0x2c6c>
  4049ec:	mov	x20, x0
  4049f0:	ldrsb	w0, [x19]
  4049f4:	adrp	x22, 419000 <ferror@plt+0x17270>
  4049f8:	cbnz	w0, 404a14 <ferror@plt+0x2c84>
  4049fc:	ldr	w0, [x22, #624]
  404a00:	adrp	x1, 407000 <ferror@plt+0x5270>
  404a04:	mov	x3, x19
  404a08:	mov	x2, x21
  404a0c:	add	x1, x1, #0x2f0
  404a10:	bl	401d00 <errx@plt>
  404a14:	add	x1, sp, #0x38
  404a18:	mov	x0, x19
  404a1c:	mov	w2, #0xa                   	// #10
  404a20:	bl	401c20 <strtol@plt>
  404a24:	ldr	w1, [x20]
  404a28:	cbnz	w1, 404a54 <ferror@plt+0x2cc4>
  404a2c:	ldr	x1, [sp, #56]
  404a30:	cmp	x1, x19
  404a34:	b.eq	4049fc <ferror@plt+0x2c6c>  // b.none
  404a38:	cbz	x1, 404a44 <ferror@plt+0x2cb4>
  404a3c:	ldrsb	w1, [x1]
  404a40:	cbnz	w1, 4049fc <ferror@plt+0x2c6c>
  404a44:	ldp	x19, x20, [sp, #16]
  404a48:	ldp	x21, x22, [sp, #32]
  404a4c:	ldp	x29, x30, [sp], #64
  404a50:	ret
  404a54:	ldr	w0, [x22, #624]
  404a58:	cmp	w1, #0x22
  404a5c:	b.ne	4049fc <ferror@plt+0x2c6c>  // b.any
  404a60:	adrp	x1, 407000 <ferror@plt+0x5270>
  404a64:	mov	x3, x19
  404a68:	mov	x2, x21
  404a6c:	add	x1, x1, #0x2f0
  404a70:	bl	401d70 <err@plt>
  404a74:	nop
  404a78:	stp	x29, x30, [sp, #-64]!
  404a7c:	mov	x29, sp
  404a80:	stp	x19, x20, [sp, #16]
  404a84:	mov	x19, x0
  404a88:	stp	x21, x22, [sp, #32]
  404a8c:	mov	x21, x1
  404a90:	adrp	x22, 419000 <ferror@plt+0x17270>
  404a94:	str	xzr, [sp, #56]
  404a98:	bl	401d40 <__errno_location@plt>
  404a9c:	str	wzr, [x0]
  404aa0:	cbz	x19, 404ab4 <ferror@plt+0x2d24>
  404aa4:	mov	x20, x0
  404aa8:	ldrsb	w0, [x19]
  404aac:	adrp	x22, 419000 <ferror@plt+0x17270>
  404ab0:	cbnz	w0, 404acc <ferror@plt+0x2d3c>
  404ab4:	ldr	w0, [x22, #624]
  404ab8:	adrp	x1, 407000 <ferror@plt+0x5270>
  404abc:	mov	x3, x19
  404ac0:	mov	x2, x21
  404ac4:	add	x1, x1, #0x2f0
  404ac8:	bl	401d00 <errx@plt>
  404acc:	add	x1, sp, #0x38
  404ad0:	mov	x0, x19
  404ad4:	mov	w2, #0xa                   	// #10
  404ad8:	bl	401900 <strtoul@plt>
  404adc:	ldr	w1, [x20]
  404ae0:	cbnz	w1, 404b0c <ferror@plt+0x2d7c>
  404ae4:	ldr	x1, [sp, #56]
  404ae8:	cmp	x1, x19
  404aec:	b.eq	404ab4 <ferror@plt+0x2d24>  // b.none
  404af0:	cbz	x1, 404afc <ferror@plt+0x2d6c>
  404af4:	ldrsb	w1, [x1]
  404af8:	cbnz	w1, 404ab4 <ferror@plt+0x2d24>
  404afc:	ldp	x19, x20, [sp, #16]
  404b00:	ldp	x21, x22, [sp, #32]
  404b04:	ldp	x29, x30, [sp], #64
  404b08:	ret
  404b0c:	ldr	w0, [x22, #624]
  404b10:	cmp	w1, #0x22
  404b14:	b.ne	404ab4 <ferror@plt+0x2d24>  // b.any
  404b18:	adrp	x1, 407000 <ferror@plt+0x5270>
  404b1c:	mov	x3, x19
  404b20:	mov	x2, x21
  404b24:	add	x1, x1, #0x2f0
  404b28:	bl	401d70 <err@plt>
  404b2c:	nop
  404b30:	stp	x29, x30, [sp, #-48]!
  404b34:	mov	x29, sp
  404b38:	stp	x19, x20, [sp, #16]
  404b3c:	mov	x19, x1
  404b40:	mov	x20, x0
  404b44:	add	x1, sp, #0x28
  404b48:	bl	404488 <ferror@plt+0x26f8>
  404b4c:	cbz	w0, 404b84 <ferror@plt+0x2df4>
  404b50:	bl	401d40 <__errno_location@plt>
  404b54:	ldr	w1, [x0]
  404b58:	adrp	x2, 419000 <ferror@plt+0x17270>
  404b5c:	mov	x3, x20
  404b60:	ldr	w0, [x2, #624]
  404b64:	mov	x2, x19
  404b68:	cbz	w1, 404b78 <ferror@plt+0x2de8>
  404b6c:	adrp	x1, 407000 <ferror@plt+0x5270>
  404b70:	add	x1, x1, #0x2f0
  404b74:	bl	401d70 <err@plt>
  404b78:	adrp	x1, 407000 <ferror@plt+0x5270>
  404b7c:	add	x1, x1, #0x2f0
  404b80:	bl	401d00 <errx@plt>
  404b84:	ldp	x19, x20, [sp, #16]
  404b88:	ldr	x0, [sp, #40]
  404b8c:	ldp	x29, x30, [sp], #48
  404b90:	ret
  404b94:	nop
  404b98:	stp	x29, x30, [sp, #-32]!
  404b9c:	mov	x29, sp
  404ba0:	str	x19, [sp, #16]
  404ba4:	mov	x19, x1
  404ba8:	mov	x1, x2
  404bac:	bl	404910 <ferror@plt+0x2b80>
  404bb0:	fcvtzs	d2, d0
  404bb4:	mov	x0, #0x848000000000        	// #145685290680320
  404bb8:	movk	x0, #0x412e, lsl #48
  404bbc:	fmov	d1, x0
  404bc0:	scvtf	d3, d2
  404bc4:	fsub	d0, d0, d3
  404bc8:	fmul	d0, d0, d1
  404bcc:	fcvtzs	d0, d0
  404bd0:	stp	d2, d0, [x19]
  404bd4:	ldr	x19, [sp, #16]
  404bd8:	ldp	x29, x30, [sp], #32
  404bdc:	ret
  404be0:	mov	w2, w0
  404be4:	mov	x0, x1
  404be8:	and	w1, w2, #0xf000
  404bec:	add	x14, x0, #0x1
  404bf0:	cmp	w1, #0x4, lsl #12
  404bf4:	add	x13, x0, #0x2
  404bf8:	add	x12, x0, #0x3
  404bfc:	add	x11, x0, #0x4
  404c00:	add	x10, x0, #0x5
  404c04:	add	x9, x0, #0x6
  404c08:	add	x8, x0, #0x7
  404c0c:	add	x7, x0, #0x8
  404c10:	add	x6, x0, #0x9
  404c14:	b.eq	404d80 <ferror@plt+0x2ff0>  // b.none
  404c18:	cmp	w1, #0xa, lsl #12
  404c1c:	b.eq	404c74 <ferror@plt+0x2ee4>  // b.none
  404c20:	cmp	w1, #0x2, lsl #12
  404c24:	b.eq	404da0 <ferror@plt+0x3010>  // b.none
  404c28:	cmp	w1, #0x6, lsl #12
  404c2c:	b.eq	404d90 <ferror@plt+0x3000>  // b.none
  404c30:	cmp	w1, #0xc, lsl #12
  404c34:	b.eq	404db0 <ferror@plt+0x3020>  // b.none
  404c38:	cmp	w1, #0x1, lsl #12
  404c3c:	b.eq	404dc0 <ferror@plt+0x3030>  // b.none
  404c40:	cmp	w1, #0x8, lsl #12
  404c44:	b.eq	404dd0 <ferror@plt+0x3040>  // b.none
  404c48:	mov	x4, x6
  404c4c:	mov	x6, x7
  404c50:	mov	x7, x8
  404c54:	mov	x8, x9
  404c58:	mov	x9, x10
  404c5c:	mov	x10, x11
  404c60:	mov	x11, x12
  404c64:	mov	x12, x13
  404c68:	mov	x13, x14
  404c6c:	mov	x14, x0
  404c70:	b	404c80 <ferror@plt+0x2ef0>
  404c74:	mov	x4, x0
  404c78:	mov	w1, #0x6c                  	// #108
  404c7c:	strb	w1, [x4], #10
  404c80:	tst	x2, #0x100
  404c84:	mov	w5, #0x2d                  	// #45
  404c88:	mov	w3, #0x72                  	// #114
  404c8c:	csel	w3, w3, w5, ne  // ne = any
  404c90:	tst	x2, #0x80
  404c94:	strb	w3, [x14]
  404c98:	mov	w3, #0x77                  	// #119
  404c9c:	csel	w3, w3, w5, ne  // ne = any
  404ca0:	strb	w3, [x13]
  404ca4:	and	w1, w2, #0x40
  404ca8:	tbz	w2, #11, 404d48 <ferror@plt+0x2fb8>
  404cac:	cmp	w1, #0x0
  404cb0:	mov	w3, #0x53                  	// #83
  404cb4:	mov	w1, #0x73                  	// #115
  404cb8:	csel	w1, w1, w3, ne  // ne = any
  404cbc:	tst	x2, #0x20
  404cc0:	strb	w1, [x12]
  404cc4:	mov	w5, #0x2d                  	// #45
  404cc8:	mov	w3, #0x72                  	// #114
  404ccc:	csel	w3, w3, w5, ne  // ne = any
  404cd0:	tst	x2, #0x10
  404cd4:	strb	w3, [x11]
  404cd8:	mov	w3, #0x77                  	// #119
  404cdc:	csel	w3, w3, w5, ne  // ne = any
  404ce0:	strb	w3, [x10]
  404ce4:	and	w1, w2, #0x8
  404ce8:	tbz	w2, #10, 404d70 <ferror@plt+0x2fe0>
  404cec:	cmp	w1, #0x0
  404cf0:	mov	w3, #0x53                  	// #83
  404cf4:	mov	w1, #0x73                  	// #115
  404cf8:	csel	w1, w1, w3, ne  // ne = any
  404cfc:	tst	x2, #0x4
  404d00:	strb	w1, [x9]
  404d04:	mov	w5, #0x2d                  	// #45
  404d08:	mov	w3, #0x72                  	// #114
  404d0c:	csel	w3, w3, w5, ne  // ne = any
  404d10:	tst	x2, #0x2
  404d14:	strb	w3, [x8]
  404d18:	mov	w3, #0x77                  	// #119
  404d1c:	csel	w3, w3, w5, ne  // ne = any
  404d20:	strb	w3, [x7]
  404d24:	and	w1, w2, #0x1
  404d28:	tbz	w2, #9, 404d58 <ferror@plt+0x2fc8>
  404d2c:	cmp	w1, #0x0
  404d30:	mov	w2, #0x54                  	// #84
  404d34:	mov	w1, #0x74                  	// #116
  404d38:	csel	w1, w1, w2, ne  // ne = any
  404d3c:	strb	w1, [x6]
  404d40:	strb	wzr, [x4]
  404d44:	ret
  404d48:	cmp	w1, #0x0
  404d4c:	mov	w1, #0x78                  	// #120
  404d50:	csel	w1, w1, w5, ne  // ne = any
  404d54:	b	404cbc <ferror@plt+0x2f2c>
  404d58:	cmp	w1, #0x0
  404d5c:	mov	w1, #0x78                  	// #120
  404d60:	csel	w1, w1, w5, ne  // ne = any
  404d64:	strb	w1, [x6]
  404d68:	strb	wzr, [x4]
  404d6c:	ret
  404d70:	cmp	w1, #0x0
  404d74:	mov	w1, #0x78                  	// #120
  404d78:	csel	w1, w1, w5, ne  // ne = any
  404d7c:	b	404cfc <ferror@plt+0x2f6c>
  404d80:	mov	x4, x0
  404d84:	mov	w1, #0x64                  	// #100
  404d88:	strb	w1, [x4], #10
  404d8c:	b	404c80 <ferror@plt+0x2ef0>
  404d90:	mov	x4, x0
  404d94:	mov	w1, #0x62                  	// #98
  404d98:	strb	w1, [x4], #10
  404d9c:	b	404c80 <ferror@plt+0x2ef0>
  404da0:	mov	x4, x0
  404da4:	mov	w1, #0x63                  	// #99
  404da8:	strb	w1, [x4], #10
  404dac:	b	404c80 <ferror@plt+0x2ef0>
  404db0:	mov	x4, x0
  404db4:	mov	w1, #0x73                  	// #115
  404db8:	strb	w1, [x4], #10
  404dbc:	b	404c80 <ferror@plt+0x2ef0>
  404dc0:	mov	x4, x0
  404dc4:	mov	w1, #0x70                  	// #112
  404dc8:	strb	w1, [x4], #10
  404dcc:	b	404c80 <ferror@plt+0x2ef0>
  404dd0:	mov	x4, x0
  404dd4:	mov	w1, #0x2d                  	// #45
  404dd8:	strb	w1, [x4], #10
  404ddc:	b	404c80 <ferror@plt+0x2ef0>
  404de0:	stp	x29, x30, [sp, #-96]!
  404de4:	mov	x29, sp
  404de8:	stp	x19, x20, [sp, #16]
  404dec:	stp	x21, x22, [sp, #32]
  404df0:	add	x21, sp, #0x38
  404df4:	mov	x4, x21
  404df8:	tbz	w0, #1, 404e08 <ferror@plt+0x3078>
  404dfc:	add	x4, x21, #0x1
  404e00:	mov	w2, #0x20                  	// #32
  404e04:	strb	w2, [sp, #56]
  404e08:	mov	w2, #0xa                   	// #10
  404e0c:	mov	x5, #0x1                   	// #1
  404e10:	lsl	x3, x5, x2
  404e14:	cmp	x1, x3
  404e18:	b.cc	404f2c <ferror@plt+0x319c>  // b.lo, b.ul, b.last
  404e1c:	add	w2, w2, #0xa
  404e20:	cmp	w2, #0x46
  404e24:	b.ne	404e10 <ferror@plt+0x3080>  // b.any
  404e28:	mov	w19, #0x3c                  	// #60
  404e2c:	mov	w8, #0xcccd                	// #52429
  404e30:	adrp	x6, 407000 <ferror@plt+0x5270>
  404e34:	movk	w8, #0xcccc, lsl #16
  404e38:	add	x6, x6, #0x320
  404e3c:	mov	x5, #0xffffffffffffffff    	// #-1
  404e40:	and	w7, w0, #0x1
  404e44:	umull	x8, w19, w8
  404e48:	lsl	x5, x5, x19
  404e4c:	lsr	x19, x1, x19
  404e50:	bic	x5, x1, x5
  404e54:	mov	w3, w19
  404e58:	lsr	x8, x8, #35
  404e5c:	ldrsb	w1, [x6, w8, sxtw]
  404e60:	strb	w1, [x4]
  404e64:	cmp	w1, #0x42
  404e68:	add	x1, x4, #0x1
  404e6c:	csel	w7, w7, wzr, ne  // ne = any
  404e70:	cbz	w7, 404e80 <ferror@plt+0x30f0>
  404e74:	add	x1, x4, #0x3
  404e78:	mov	w6, #0x4269                	// #17001
  404e7c:	sturh	w6, [x4, #1]
  404e80:	strb	wzr, [x1]
  404e84:	cbz	x5, 404f40 <ferror@plt+0x31b0>
  404e88:	sub	w2, w2, #0x14
  404e8c:	lsr	x2, x5, x2
  404e90:	tbz	w0, #2, 404f74 <ferror@plt+0x31e4>
  404e94:	add	x2, x2, #0x5
  404e98:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404e9c:	movk	x0, #0xcccd
  404ea0:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  404ea4:	movk	x4, #0x1999, lsl #48
  404ea8:	umulh	x20, x2, x0
  404eac:	lsr	x20, x20, #3
  404eb0:	mul	x1, x20, x0
  404eb4:	umulh	x0, x20, x0
  404eb8:	ror	x1, x1, #1
  404ebc:	lsr	x0, x0, #3
  404ec0:	cmp	x1, x4
  404ec4:	csel	x20, x20, x0, hi  // hi = pmore
  404ec8:	cbz	x20, 404f40 <ferror@plt+0x31b0>
  404ecc:	bl	401a40 <localeconv@plt>
  404ed0:	cbz	x0, 404fa4 <ferror@plt+0x3214>
  404ed4:	ldr	x4, [x0]
  404ed8:	cbz	x4, 404fa4 <ferror@plt+0x3214>
  404edc:	ldrsb	w1, [x4]
  404ee0:	adrp	x0, 407000 <ferror@plt+0x5270>
  404ee4:	add	x0, x0, #0x4d8
  404ee8:	cmp	w1, #0x0
  404eec:	csel	x4, x0, x4, eq  // eq = none
  404ef0:	mov	x6, x21
  404ef4:	mov	x5, x20
  404ef8:	mov	w3, w19
  404efc:	adrp	x2, 407000 <ferror@plt+0x5270>
  404f00:	add	x2, x2, #0x328
  404f04:	add	x22, sp, #0x40
  404f08:	mov	x1, #0x20                  	// #32
  404f0c:	mov	x0, x22
  404f10:	bl	401a30 <snprintf@plt>
  404f14:	mov	x0, x22
  404f18:	bl	401b70 <strdup@plt>
  404f1c:	ldp	x19, x20, [sp, #16]
  404f20:	ldp	x21, x22, [sp, #32]
  404f24:	ldp	x29, x30, [sp], #96
  404f28:	ret
  404f2c:	subs	w19, w2, #0xa
  404f30:	b.ne	404e2c <ferror@plt+0x309c>  // b.any
  404f34:	mov	w3, w1
  404f38:	mov	w0, #0x42                  	// #66
  404f3c:	strh	w0, [x4]
  404f40:	mov	x4, x21
  404f44:	adrp	x2, 407000 <ferror@plt+0x5270>
  404f48:	add	x2, x2, #0x338
  404f4c:	add	x22, sp, #0x40
  404f50:	mov	x1, #0x20                  	// #32
  404f54:	mov	x0, x22
  404f58:	bl	401a30 <snprintf@plt>
  404f5c:	mov	x0, x22
  404f60:	bl	401b70 <strdup@plt>
  404f64:	ldp	x19, x20, [sp, #16]
  404f68:	ldp	x21, x22, [sp, #32]
  404f6c:	ldp	x29, x30, [sp], #96
  404f70:	ret
  404f74:	add	x2, x2, #0x32
  404f78:	mov	x5, #0xf5c3                	// #62915
  404f7c:	movk	x5, #0x5c28, lsl #16
  404f80:	lsr	x20, x2, #2
  404f84:	movk	x5, #0xc28f, lsl #32
  404f88:	movk	x5, #0x28f5, lsl #48
  404f8c:	umulh	x20, x20, x5
  404f90:	lsr	x20, x20, #2
  404f94:	cmp	x20, #0xa
  404f98:	b.ne	404ec8 <ferror@plt+0x3138>  // b.any
  404f9c:	add	w3, w19, #0x1
  404fa0:	b	404f40 <ferror@plt+0x31b0>
  404fa4:	adrp	x4, 407000 <ferror@plt+0x5270>
  404fa8:	add	x4, x4, #0x4d8
  404fac:	b	404ef0 <ferror@plt+0x3160>
  404fb0:	cbz	x0, 4050ac <ferror@plt+0x331c>
  404fb4:	stp	x29, x30, [sp, #-64]!
  404fb8:	mov	x29, sp
  404fbc:	stp	x19, x20, [sp, #16]
  404fc0:	mov	x20, x0
  404fc4:	ldrsb	w4, [x0]
  404fc8:	cbz	w4, 40509c <ferror@plt+0x330c>
  404fcc:	cmp	x1, #0x0
  404fd0:	stp	x21, x22, [sp, #32]
  404fd4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404fd8:	stp	x23, x24, [sp, #48]
  404fdc:	mov	x21, x2
  404fe0:	mov	x23, x1
  404fe4:	mov	x22, x3
  404fe8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  404fec:	b.eq	405094 <ferror@plt+0x3304>  // b.none
  404ff0:	mov	x19, #0x0                   	// #0
  404ff4:	nop
  404ff8:	cmp	w4, #0x2c
  404ffc:	ldrsb	w4, [x20, #1]
  405000:	b.eq	40502c <ferror@plt+0x329c>  // b.none
  405004:	cbz	w4, 405034 <ferror@plt+0x32a4>
  405008:	add	x20, x20, #0x1
  40500c:	cmp	x21, x19
  405010:	b.hi	404ff8 <ferror@plt+0x3268>  // b.pmore
  405014:	mov	w0, #0xfffffffe            	// #-2
  405018:	ldp	x19, x20, [sp, #16]
  40501c:	ldp	x21, x22, [sp, #32]
  405020:	ldp	x23, x24, [sp, #48]
  405024:	ldp	x29, x30, [sp], #64
  405028:	ret
  40502c:	mov	x24, x20
  405030:	cbnz	w4, 405038 <ferror@plt+0x32a8>
  405034:	add	x24, x20, #0x1
  405038:	cmp	x0, x24
  40503c:	b.cs	405094 <ferror@plt+0x3304>  // b.hs, b.nlast
  405040:	sub	x1, x24, x0
  405044:	blr	x22
  405048:	cmn	w0, #0x1
  40504c:	b.eq	405094 <ferror@plt+0x3304>  // b.none
  405050:	str	w0, [x23, x19, lsl #2]
  405054:	add	x19, x19, #0x1
  405058:	ldrsb	w0, [x24]
  40505c:	cbz	w0, 40507c <ferror@plt+0x32ec>
  405060:	mov	x0, x20
  405064:	ldrsb	w4, [x0, #1]!
  405068:	cbz	w4, 40507c <ferror@plt+0x32ec>
  40506c:	cmp	x21, x19
  405070:	b.ls	405014 <ferror@plt+0x3284>  // b.plast
  405074:	mov	x20, x0
  405078:	b	404ff8 <ferror@plt+0x3268>
  40507c:	mov	w0, w19
  405080:	ldp	x19, x20, [sp, #16]
  405084:	ldp	x21, x22, [sp, #32]
  405088:	ldp	x23, x24, [sp, #48]
  40508c:	ldp	x29, x30, [sp], #64
  405090:	ret
  405094:	ldp	x21, x22, [sp, #32]
  405098:	ldp	x23, x24, [sp, #48]
  40509c:	mov	w0, #0xffffffff            	// #-1
  4050a0:	ldp	x19, x20, [sp, #16]
  4050a4:	ldp	x29, x30, [sp], #64
  4050a8:	ret
  4050ac:	mov	w0, #0xffffffff            	// #-1
  4050b0:	ret
  4050b4:	nop
  4050b8:	cbz	x0, 405134 <ferror@plt+0x33a4>
  4050bc:	stp	x29, x30, [sp, #-32]!
  4050c0:	mov	x29, sp
  4050c4:	str	x19, [sp, #16]
  4050c8:	mov	x19, x3
  4050cc:	mov	x3, x4
  4050d0:	cmp	x19, #0x0
  4050d4:	ldrsb	w4, [x0]
  4050d8:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4050dc:	b.eq	40512c <ferror@plt+0x339c>  // b.none
  4050e0:	ldr	x5, [x19]
  4050e4:	cmp	x5, x2
  4050e8:	b.hi	40512c <ferror@plt+0x339c>  // b.pmore
  4050ec:	cmp	w4, #0x2b
  4050f0:	b.eq	40511c <ferror@plt+0x338c>  // b.none
  4050f4:	str	xzr, [x19]
  4050f8:	bl	404fb0 <ferror@plt+0x3220>
  4050fc:	cmp	w0, #0x0
  405100:	b.le	405110 <ferror@plt+0x3380>
  405104:	ldr	x1, [x19]
  405108:	add	x1, x1, w0, sxtw
  40510c:	str	x1, [x19]
  405110:	ldr	x19, [sp, #16]
  405114:	ldp	x29, x30, [sp], #32
  405118:	ret
  40511c:	add	x0, x0, #0x1
  405120:	add	x1, x1, x5, lsl #2
  405124:	sub	x2, x2, x5
  405128:	b	4050f8 <ferror@plt+0x3368>
  40512c:	mov	w0, #0xffffffff            	// #-1
  405130:	b	405110 <ferror@plt+0x3380>
  405134:	mov	w0, #0xffffffff            	// #-1
  405138:	ret
  40513c:	nop
  405140:	cmp	x2, #0x0
  405144:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405148:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40514c:	b.eq	405228 <ferror@plt+0x3498>  // b.none
  405150:	stp	x29, x30, [sp, #-64]!
  405154:	mov	x29, sp
  405158:	stp	x19, x20, [sp, #16]
  40515c:	mov	x20, x2
  405160:	mov	x19, x0
  405164:	stp	x21, x22, [sp, #32]
  405168:	mov	w21, #0x1                   	// #1
  40516c:	str	x23, [sp, #48]
  405170:	mov	x23, x1
  405174:	ldrsb	w3, [x0]
  405178:	cbz	w3, 405210 <ferror@plt+0x3480>
  40517c:	nop
  405180:	cmp	w3, #0x2c
  405184:	ldrsb	w3, [x19, #1]
  405188:	b.eq	4051a0 <ferror@plt+0x3410>  // b.none
  40518c:	cbz	w3, 4051ec <ferror@plt+0x345c>
  405190:	add	x19, x19, #0x1
  405194:	cmp	w3, #0x2c
  405198:	ldrsb	w3, [x19, #1]
  40519c:	b.ne	40518c <ferror@plt+0x33fc>  // b.any
  4051a0:	mov	x22, x19
  4051a4:	cbz	w3, 4051ec <ferror@plt+0x345c>
  4051a8:	cmp	x0, x22
  4051ac:	b.cs	4051f8 <ferror@plt+0x3468>  // b.hs, b.nlast
  4051b0:	sub	x1, x22, x0
  4051b4:	blr	x20
  4051b8:	tbnz	w0, #31, 4051fc <ferror@plt+0x346c>
  4051bc:	asr	w2, w0, #3
  4051c0:	and	w0, w0, #0x7
  4051c4:	lsl	w0, w21, w0
  4051c8:	ldrb	w1, [x23, w2, sxtw]
  4051cc:	orr	w0, w0, w1
  4051d0:	strb	w0, [x23, w2, sxtw]
  4051d4:	ldrsb	w0, [x22]
  4051d8:	cbz	w0, 405210 <ferror@plt+0x3480>
  4051dc:	ldrsb	w3, [x19, #1]!
  4051e0:	cbz	w3, 405210 <ferror@plt+0x3480>
  4051e4:	mov	x0, x19
  4051e8:	b	405180 <ferror@plt+0x33f0>
  4051ec:	add	x22, x19, #0x1
  4051f0:	cmp	x0, x22
  4051f4:	b.cc	4051b0 <ferror@plt+0x3420>  // b.lo, b.ul, b.last
  4051f8:	mov	w0, #0xffffffff            	// #-1
  4051fc:	ldp	x19, x20, [sp, #16]
  405200:	ldp	x21, x22, [sp, #32]
  405204:	ldr	x23, [sp, #48]
  405208:	ldp	x29, x30, [sp], #64
  40520c:	ret
  405210:	mov	w0, #0x0                   	// #0
  405214:	ldp	x19, x20, [sp, #16]
  405218:	ldp	x21, x22, [sp, #32]
  40521c:	ldr	x23, [sp, #48]
  405220:	ldp	x29, x30, [sp], #64
  405224:	ret
  405228:	mov	w0, #0xffffffea            	// #-22
  40522c:	ret
  405230:	cmp	x2, #0x0
  405234:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405238:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40523c:	b.eq	4052fc <ferror@plt+0x356c>  // b.none
  405240:	stp	x29, x30, [sp, #-48]!
  405244:	mov	x29, sp
  405248:	stp	x19, x20, [sp, #16]
  40524c:	mov	x19, x0
  405250:	stp	x21, x22, [sp, #32]
  405254:	mov	x21, x2
  405258:	mov	x22, x1
  40525c:	ldrsb	w3, [x0]
  405260:	cbz	w3, 4052e8 <ferror@plt+0x3558>
  405264:	nop
  405268:	cmp	w3, #0x2c
  40526c:	ldrsb	w3, [x19, #1]
  405270:	b.eq	405288 <ferror@plt+0x34f8>  // b.none
  405274:	cbz	w3, 4052c8 <ferror@plt+0x3538>
  405278:	add	x19, x19, #0x1
  40527c:	cmp	w3, #0x2c
  405280:	ldrsb	w3, [x19, #1]
  405284:	b.ne	405274 <ferror@plt+0x34e4>  // b.any
  405288:	mov	x20, x19
  40528c:	cbz	w3, 4052c8 <ferror@plt+0x3538>
  405290:	cmp	x0, x20
  405294:	b.cs	4052d4 <ferror@plt+0x3544>  // b.hs, b.nlast
  405298:	sub	x1, x20, x0
  40529c:	blr	x21
  4052a0:	tbnz	x0, #63, 4052d8 <ferror@plt+0x3548>
  4052a4:	ldr	x2, [x22]
  4052a8:	orr	x0, x2, x0
  4052ac:	str	x0, [x22]
  4052b0:	ldrsb	w0, [x20]
  4052b4:	cbz	w0, 4052e8 <ferror@plt+0x3558>
  4052b8:	ldrsb	w3, [x19, #1]!
  4052bc:	cbz	w3, 4052e8 <ferror@plt+0x3558>
  4052c0:	mov	x0, x19
  4052c4:	b	405268 <ferror@plt+0x34d8>
  4052c8:	add	x20, x19, #0x1
  4052cc:	cmp	x0, x20
  4052d0:	b.cc	405298 <ferror@plt+0x3508>  // b.lo, b.ul, b.last
  4052d4:	mov	w0, #0xffffffff            	// #-1
  4052d8:	ldp	x19, x20, [sp, #16]
  4052dc:	ldp	x21, x22, [sp, #32]
  4052e0:	ldp	x29, x30, [sp], #48
  4052e4:	ret
  4052e8:	mov	w0, #0x0                   	// #0
  4052ec:	ldp	x19, x20, [sp, #16]
  4052f0:	ldp	x21, x22, [sp, #32]
  4052f4:	ldp	x29, x30, [sp], #48
  4052f8:	ret
  4052fc:	mov	w0, #0xffffffea            	// #-22
  405300:	ret
  405304:	nop
  405308:	stp	x29, x30, [sp, #-80]!
  40530c:	mov	x29, sp
  405310:	str	xzr, [sp, #72]
  405314:	cbz	x0, 4053a8 <ferror@plt+0x3618>
  405318:	stp	x19, x20, [sp, #16]
  40531c:	mov	x19, x0
  405320:	mov	x20, x2
  405324:	stp	x21, x22, [sp, #32]
  405328:	mov	w21, w3
  40532c:	stp	x23, x24, [sp, #48]
  405330:	mov	x23, x1
  405334:	str	w3, [x1]
  405338:	str	w3, [x2]
  40533c:	bl	401d40 <__errno_location@plt>
  405340:	str	wzr, [x0]
  405344:	mov	x22, x0
  405348:	ldrsb	w0, [x19]
  40534c:	cmp	w0, #0x3a
  405350:	b.eq	4053b4 <ferror@plt+0x3624>  // b.none
  405354:	add	x24, sp, #0x48
  405358:	mov	x0, x19
  40535c:	mov	x1, x24
  405360:	mov	w2, #0xa                   	// #10
  405364:	bl	401c20 <strtol@plt>
  405368:	str	w0, [x23]
  40536c:	str	w0, [x20]
  405370:	ldr	w0, [x22]
  405374:	cbnz	w0, 4053ec <ferror@plt+0x365c>
  405378:	ldr	x2, [sp, #72]
  40537c:	cmp	x2, #0x0
  405380:	ccmp	x2, x19, #0x4, ne  // ne = any
  405384:	b.eq	4053ec <ferror@plt+0x365c>  // b.none
  405388:	ldrsb	w3, [x2]
  40538c:	cmp	w3, #0x3a
  405390:	b.eq	405400 <ferror@plt+0x3670>  // b.none
  405394:	cmp	w3, #0x2d
  405398:	b.eq	40541c <ferror@plt+0x368c>  // b.none
  40539c:	ldp	x19, x20, [sp, #16]
  4053a0:	ldp	x21, x22, [sp, #32]
  4053a4:	ldp	x23, x24, [sp, #48]
  4053a8:	mov	w0, #0x0                   	// #0
  4053ac:	ldp	x29, x30, [sp], #80
  4053b0:	ret
  4053b4:	add	x19, x19, #0x1
  4053b8:	add	x1, sp, #0x48
  4053bc:	mov	x0, x19
  4053c0:	mov	w2, #0xa                   	// #10
  4053c4:	bl	401c20 <strtol@plt>
  4053c8:	str	w0, [x20]
  4053cc:	ldr	w0, [x22]
  4053d0:	cbnz	w0, 4053ec <ferror@plt+0x365c>
  4053d4:	ldr	x0, [sp, #72]
  4053d8:	cbz	x0, 4053ec <ferror@plt+0x365c>
  4053dc:	ldrsb	w1, [x0]
  4053e0:	cmp	w1, #0x0
  4053e4:	ccmp	x0, x19, #0x4, eq  // eq = none
  4053e8:	b.ne	40539c <ferror@plt+0x360c>  // b.any
  4053ec:	mov	w0, #0xffffffff            	// #-1
  4053f0:	ldp	x19, x20, [sp, #16]
  4053f4:	ldp	x21, x22, [sp, #32]
  4053f8:	ldp	x23, x24, [sp, #48]
  4053fc:	b	4053ac <ferror@plt+0x361c>
  405400:	ldrsb	w1, [x2, #1]
  405404:	cbnz	w1, 40541c <ferror@plt+0x368c>
  405408:	ldp	x23, x24, [sp, #48]
  40540c:	str	w21, [x20]
  405410:	ldp	x19, x20, [sp, #16]
  405414:	ldp	x21, x22, [sp, #32]
  405418:	b	4053ac <ferror@plt+0x361c>
  40541c:	str	wzr, [x22]
  405420:	add	x19, x2, #0x1
  405424:	mov	x1, x24
  405428:	mov	x0, x19
  40542c:	mov	w2, #0xa                   	// #10
  405430:	str	xzr, [sp, #72]
  405434:	bl	401c20 <strtol@plt>
  405438:	str	w0, [x20]
  40543c:	ldr	w0, [x22]
  405440:	cbz	w0, 4053d4 <ferror@plt+0x3644>
  405444:	b	4053ec <ferror@plt+0x365c>
  405448:	cmp	x1, #0x0
  40544c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405450:	b.eq	405524 <ferror@plt+0x3794>  // b.none
  405454:	stp	x29, x30, [sp, #-80]!
  405458:	mov	x29, sp
  40545c:	stp	x19, x20, [sp, #16]
  405460:	mov	x19, x1
  405464:	stp	x21, x22, [sp, #32]
  405468:	add	x22, sp, #0x48
  40546c:	str	x23, [sp, #48]
  405470:	add	x23, sp, #0x40
  405474:	b	405498 <ferror@plt+0x3708>
  405478:	cmp	x20, #0x0
  40547c:	add	x19, x3, x4
  405480:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  405484:	ccmp	x21, x4, #0x0, ne  // ne = any
  405488:	b.ne	40550c <ferror@plt+0x377c>  // b.any
  40548c:	bl	401ae0 <strncmp@plt>
  405490:	cbnz	w0, 40550c <ferror@plt+0x377c>
  405494:	add	x0, x20, x21
  405498:	mov	x1, x23
  40549c:	bl	403e40 <ferror@plt+0x20b0>
  4054a0:	mov	x1, x22
  4054a4:	mov	x20, x0
  4054a8:	mov	x0, x19
  4054ac:	bl	403e40 <ferror@plt+0x20b0>
  4054b0:	ldp	x21, x4, [sp, #64]
  4054b4:	mov	x3, x0
  4054b8:	mov	x1, x3
  4054bc:	mov	x0, x20
  4054c0:	mov	x2, x21
  4054c4:	adds	x5, x21, x4
  4054c8:	b.eq	4054f4 <ferror@plt+0x3764>  // b.none
  4054cc:	cmp	x5, #0x1
  4054d0:	b.ne	405478 <ferror@plt+0x36e8>  // b.any
  4054d4:	cbz	x20, 4054e4 <ferror@plt+0x3754>
  4054d8:	ldrsb	w5, [x20]
  4054dc:	cmp	w5, #0x2f
  4054e0:	b.eq	4054f4 <ferror@plt+0x3764>  // b.none
  4054e4:	cbz	x3, 40550c <ferror@plt+0x377c>
  4054e8:	ldrsb	w5, [x3]
  4054ec:	cmp	w5, #0x2f
  4054f0:	b.ne	405478 <ferror@plt+0x36e8>  // b.any
  4054f4:	mov	w0, #0x1                   	// #1
  4054f8:	ldp	x19, x20, [sp, #16]
  4054fc:	ldp	x21, x22, [sp, #32]
  405500:	ldr	x23, [sp, #48]
  405504:	ldp	x29, x30, [sp], #80
  405508:	ret
  40550c:	mov	w0, #0x0                   	// #0
  405510:	ldp	x19, x20, [sp, #16]
  405514:	ldp	x21, x22, [sp, #32]
  405518:	ldr	x23, [sp, #48]
  40551c:	ldp	x29, x30, [sp], #80
  405520:	ret
  405524:	mov	w0, #0x0                   	// #0
  405528:	ret
  40552c:	nop
  405530:	stp	x29, x30, [sp, #-64]!
  405534:	mov	x29, sp
  405538:	stp	x19, x20, [sp, #16]
  40553c:	mov	x19, x1
  405540:	orr	x1, x0, x1
  405544:	cbz	x1, 4055c4 <ferror@plt+0x3834>
  405548:	stp	x21, x22, [sp, #32]
  40554c:	mov	x20, x0
  405550:	mov	x21, x2
  405554:	cbz	x0, 4055d8 <ferror@plt+0x3848>
  405558:	cbz	x19, 4055f0 <ferror@plt+0x3860>
  40555c:	stp	x23, x24, [sp, #48]
  405560:	bl	401910 <strlen@plt>
  405564:	mov	x23, x0
  405568:	mvn	x0, x0
  40556c:	mov	x22, #0x0                   	// #0
  405570:	cmp	x21, x0
  405574:	b.hi	4055ac <ferror@plt+0x381c>  // b.pmore
  405578:	add	x24, x21, x23
  40557c:	add	x0, x24, #0x1
  405580:	bl	401ab0 <malloc@plt>
  405584:	mov	x22, x0
  405588:	cbz	x0, 4055ac <ferror@plt+0x381c>
  40558c:	mov	x1, x20
  405590:	mov	x2, x23
  405594:	bl	4018e0 <memcpy@plt>
  405598:	mov	x2, x21
  40559c:	mov	x1, x19
  4055a0:	add	x0, x22, x23
  4055a4:	bl	4018e0 <memcpy@plt>
  4055a8:	strb	wzr, [x22, x24]
  4055ac:	mov	x0, x22
  4055b0:	ldp	x19, x20, [sp, #16]
  4055b4:	ldp	x21, x22, [sp, #32]
  4055b8:	ldp	x23, x24, [sp, #48]
  4055bc:	ldp	x29, x30, [sp], #64
  4055c0:	ret
  4055c4:	ldp	x19, x20, [sp, #16]
  4055c8:	adrp	x0, 406000 <ferror@plt+0x4270>
  4055cc:	ldp	x29, x30, [sp], #64
  4055d0:	add	x0, x0, #0x930
  4055d4:	b	401b70 <strdup@plt>
  4055d8:	mov	x0, x19
  4055dc:	mov	x1, x2
  4055e0:	ldp	x19, x20, [sp, #16]
  4055e4:	ldp	x21, x22, [sp, #32]
  4055e8:	ldp	x29, x30, [sp], #64
  4055ec:	b	401c80 <strndup@plt>
  4055f0:	ldp	x19, x20, [sp, #16]
  4055f4:	ldp	x21, x22, [sp, #32]
  4055f8:	ldp	x29, x30, [sp], #64
  4055fc:	b	401b70 <strdup@plt>
  405600:	stp	x29, x30, [sp, #-32]!
  405604:	mov	x2, #0x0                   	// #0
  405608:	mov	x29, sp
  40560c:	stp	x19, x20, [sp, #16]
  405610:	mov	x20, x0
  405614:	mov	x19, x1
  405618:	cbz	x1, 405628 <ferror@plt+0x3898>
  40561c:	mov	x0, x1
  405620:	bl	401910 <strlen@plt>
  405624:	mov	x2, x0
  405628:	mov	x1, x19
  40562c:	mov	x0, x20
  405630:	ldp	x19, x20, [sp, #16]
  405634:	ldp	x29, x30, [sp], #32
  405638:	b	405530 <ferror@plt+0x37a0>
  40563c:	nop
  405640:	stp	x29, x30, [sp, #-288]!
  405644:	mov	w9, #0xffffffd0            	// #-48
  405648:	mov	w8, #0xffffff80            	// #-128
  40564c:	mov	x29, sp
  405650:	add	x10, sp, #0xf0
  405654:	add	x11, sp, #0x120
  405658:	stp	x11, x11, [sp, #80]
  40565c:	str	x10, [sp, #96]
  405660:	stp	w9, w8, [sp, #104]
  405664:	ldp	x10, x11, [sp, #80]
  405668:	str	x19, [sp, #16]
  40566c:	ldp	x8, x9, [sp, #96]
  405670:	mov	x19, x0
  405674:	add	x0, sp, #0x48
  405678:	stp	x10, x11, [sp, #32]
  40567c:	stp	x8, x9, [sp, #48]
  405680:	str	q0, [sp, #112]
  405684:	str	q1, [sp, #128]
  405688:	str	q2, [sp, #144]
  40568c:	str	q3, [sp, #160]
  405690:	str	q4, [sp, #176]
  405694:	str	q5, [sp, #192]
  405698:	str	q6, [sp, #208]
  40569c:	str	q7, [sp, #224]
  4056a0:	stp	x2, x3, [sp, #240]
  4056a4:	add	x2, sp, #0x20
  4056a8:	stp	x4, x5, [sp, #256]
  4056ac:	stp	x6, x7, [sp, #272]
  4056b0:	bl	401c70 <vasprintf@plt>
  4056b4:	tbnz	w0, #31, 4056e4 <ferror@plt+0x3954>
  4056b8:	ldr	x1, [sp, #72]
  4056bc:	sxtw	x2, w0
  4056c0:	mov	x0, x19
  4056c4:	bl	405530 <ferror@plt+0x37a0>
  4056c8:	mov	x19, x0
  4056cc:	ldr	x0, [sp, #72]
  4056d0:	bl	401c50 <free@plt>
  4056d4:	mov	x0, x19
  4056d8:	ldr	x19, [sp, #16]
  4056dc:	ldp	x29, x30, [sp], #288
  4056e0:	ret
  4056e4:	mov	x19, #0x0                   	// #0
  4056e8:	mov	x0, x19
  4056ec:	ldr	x19, [sp, #16]
  4056f0:	ldp	x29, x30, [sp], #288
  4056f4:	ret
  4056f8:	stp	x29, x30, [sp, #-80]!
  4056fc:	mov	x29, sp
  405700:	stp	x21, x22, [sp, #32]
  405704:	ldr	x21, [x0]
  405708:	stp	x19, x20, [sp, #16]
  40570c:	mov	x19, x0
  405710:	ldrsb	w0, [x21]
  405714:	cbz	w0, 405858 <ferror@plt+0x3ac8>
  405718:	mov	x0, x21
  40571c:	mov	x22, x2
  405720:	stp	x23, x24, [sp, #48]
  405724:	mov	x24, x1
  405728:	mov	w23, w3
  40572c:	mov	x1, x2
  405730:	bl	401c90 <strspn@plt>
  405734:	add	x20, x21, x0
  405738:	ldrsb	w21, [x21, x0]
  40573c:	cbz	w21, 40581c <ferror@plt+0x3a8c>
  405740:	cbz	w23, 4057c4 <ferror@plt+0x3a34>
  405744:	adrp	x0, 407000 <ferror@plt+0x5270>
  405748:	mov	w1, w21
  40574c:	add	x0, x0, #0x340
  405750:	bl	401ca0 <strchr@plt>
  405754:	cbz	x0, 4057f4 <ferror@plt+0x3a64>
  405758:	add	x1, sp, #0x48
  40575c:	add	x23, x20, #0x1
  405760:	mov	x0, x23
  405764:	strb	w21, [sp, #72]
  405768:	strb	wzr, [sp, #73]
  40576c:	bl	403ec8 <ferror@plt+0x2138>
  405770:	add	x1, x20, x0
  405774:	str	x0, [x24]
  405778:	ldrsb	w1, [x1, #1]
  40577c:	cmp	w1, #0x0
  405780:	ccmp	w21, w1, #0x0, ne  // ne = any
  405784:	b.ne	40581c <ferror@plt+0x3a8c>  // b.any
  405788:	add	x0, x0, #0x2
  40578c:	add	x21, x20, x0
  405790:	ldrsb	w1, [x20, x0]
  405794:	cbz	w1, 4057a4 <ferror@plt+0x3a14>
  405798:	mov	x0, x22
  40579c:	bl	401ca0 <strchr@plt>
  4057a0:	cbz	x0, 40581c <ferror@plt+0x3a8c>
  4057a4:	mov	x20, x23
  4057a8:	ldp	x23, x24, [sp, #48]
  4057ac:	str	x21, [x19]
  4057b0:	mov	x0, x20
  4057b4:	ldp	x19, x20, [sp, #16]
  4057b8:	ldp	x21, x22, [sp, #32]
  4057bc:	ldp	x29, x30, [sp], #80
  4057c0:	ret
  4057c4:	mov	x1, x22
  4057c8:	mov	x0, x20
  4057cc:	bl	401d10 <strcspn@plt>
  4057d0:	str	x0, [x24]
  4057d4:	add	x0, x20, x0
  4057d8:	ldp	x23, x24, [sp, #48]
  4057dc:	str	x0, [x19]
  4057e0:	mov	x0, x20
  4057e4:	ldp	x19, x20, [sp, #16]
  4057e8:	ldp	x21, x22, [sp, #32]
  4057ec:	ldp	x29, x30, [sp], #80
  4057f0:	ret
  4057f4:	mov	x1, x22
  4057f8:	mov	x0, x20
  4057fc:	bl	403ec8 <ferror@plt+0x2138>
  405800:	str	x0, [x24]
  405804:	add	x21, x20, x0
  405808:	ldrsb	w1, [x20, x0]
  40580c:	cbz	w1, 40583c <ferror@plt+0x3aac>
  405810:	mov	x0, x22
  405814:	bl	401ca0 <strchr@plt>
  405818:	cbnz	x0, 40583c <ferror@plt+0x3aac>
  40581c:	ldp	x23, x24, [sp, #48]
  405820:	str	x20, [x19]
  405824:	mov	x20, #0x0                   	// #0
  405828:	mov	x0, x20
  40582c:	ldp	x19, x20, [sp, #16]
  405830:	ldp	x21, x22, [sp, #32]
  405834:	ldp	x29, x30, [sp], #80
  405838:	ret
  40583c:	ldp	x23, x24, [sp, #48]
  405840:	str	x21, [x19]
  405844:	mov	x0, x20
  405848:	ldp	x19, x20, [sp, #16]
  40584c:	ldp	x21, x22, [sp, #32]
  405850:	ldp	x29, x30, [sp], #80
  405854:	ret
  405858:	mov	x20, #0x0                   	// #0
  40585c:	mov	x0, x20
  405860:	ldp	x19, x20, [sp, #16]
  405864:	ldp	x21, x22, [sp, #32]
  405868:	ldp	x29, x30, [sp], #80
  40586c:	ret
  405870:	stp	x29, x30, [sp, #-32]!
  405874:	mov	x29, sp
  405878:	str	x19, [sp, #16]
  40587c:	mov	x19, x0
  405880:	b	40588c <ferror@plt+0x3afc>
  405884:	cmp	w0, #0xa
  405888:	b.eq	4058ac <ferror@plt+0x3b1c>  // b.none
  40588c:	mov	x0, x19
  405890:	bl	401b10 <fgetc@plt>
  405894:	cmn	w0, #0x1
  405898:	b.ne	405884 <ferror@plt+0x3af4>  // b.any
  40589c:	mov	w0, #0x1                   	// #1
  4058a0:	ldr	x19, [sp, #16]
  4058a4:	ldp	x29, x30, [sp], #32
  4058a8:	ret
  4058ac:	mov	w0, #0x0                   	// #0
  4058b0:	ldr	x19, [sp, #16]
  4058b4:	ldp	x29, x30, [sp], #32
  4058b8:	ret
  4058bc:	nop
  4058c0:	stp	x29, x30, [sp, #-144]!
  4058c4:	mov	x29, sp
  4058c8:	stp	x19, x20, [sp, #16]
  4058cc:	stp	x21, x22, [sp, #32]
  4058d0:	stp	x23, x24, [sp, #48]
  4058d4:	stp	x25, x26, [sp, #64]
  4058d8:	stp	x27, x28, [sp, #80]
  4058dc:	str	x1, [sp, #120]
  4058e0:	cbz	x0, 405b04 <ferror@plt+0x3d74>
  4058e4:	mov	x21, x0
  4058e8:	add	x0, sp, #0x88
  4058ec:	stp	xzr, x0, [sp, #104]
  4058f0:	adrp	x0, 407000 <ferror@plt+0x5270>
  4058f4:	add	x1, x0, #0x360
  4058f8:	mov	x0, x21
  4058fc:	bl	401c90 <strspn@plt>
  405900:	add	x20, x21, x0
  405904:	ldrsb	w0, [x21, x0]
  405908:	mov	x25, #0xcccccccccccccccc    	// #-3689348814741910324
  40590c:	adrp	x23, 418000 <ferror@plt+0x16270>
  405910:	mov	w19, #0x0                   	// #0
  405914:	add	x23, x23, #0xb48
  405918:	movk	x25, #0xcccd
  40591c:	cbz	w0, 405a1c <ferror@plt+0x3c8c>
  405920:	bl	401d40 <__errno_location@plt>
  405924:	mov	x19, x0
  405928:	ldr	x1, [sp, #112]
  40592c:	mov	x0, x20
  405930:	str	wzr, [x19]
  405934:	mov	w2, #0xa                   	// #10
  405938:	bl	401950 <strtoll@plt>
  40593c:	mov	x24, x0
  405940:	ldr	w1, [x19]
  405944:	cmp	w1, #0x0
  405948:	b.gt	405ac4 <ferror@plt+0x3d34>
  40594c:	tbnz	x0, #63, 405ae4 <ferror@plt+0x3d54>
  405950:	ldr	x21, [sp, #136]
  405954:	ldrsb	w0, [x21]
  405958:	cmp	w0, #0x2e
  40595c:	b.eq	405a84 <ferror@plt+0x3cf4>  // b.none
  405960:	cmp	x20, x21
  405964:	b.eq	405a64 <ferror@plt+0x3cd4>  // b.none
  405968:	mov	w22, #0x0                   	// #0
  40596c:	mov	x20, #0x0                   	// #0
  405970:	adrp	x0, 407000 <ferror@plt+0x5270>
  405974:	add	x1, x0, #0x360
  405978:	mov	x0, x21
  40597c:	bl	401c90 <strspn@plt>
  405980:	adrp	x1, 407000 <ferror@plt+0x5270>
  405984:	add	x28, x1, #0x348
  405988:	add	x21, x21, x0
  40598c:	mov	x26, #0x0                   	// #0
  405990:	str	x21, [sp, #136]
  405994:	nop
  405998:	mov	w19, w26
  40599c:	cbz	x28, 405a4c <ferror@plt+0x3cbc>
  4059a0:	mov	x0, x28
  4059a4:	bl	401910 <strlen@plt>
  4059a8:	mov	x27, x0
  4059ac:	cbz	x0, 405a4c <ferror@plt+0x3cbc>
  4059b0:	mov	x2, x0
  4059b4:	mov	x1, x28
  4059b8:	mov	x0, x21
  4059bc:	bl	401ae0 <strncmp@plt>
  4059c0:	cbnz	w0, 405a4c <ferror@plt+0x3cbc>
  4059c4:	ubfiz	x19, x19, #4, #32
  4059c8:	add	x19, x23, x19
  4059cc:	ldr	x0, [x19, #8]
  4059d0:	mul	x20, x20, x0
  4059d4:	cbz	w22, 4059e8 <ferror@plt+0x3c58>
  4059d8:	umulh	x20, x20, x25
  4059dc:	subs	w22, w22, #0x1
  4059e0:	lsr	x20, x20, #3
  4059e4:	b.ne	4059d8 <ferror@plt+0x3c48>  // b.any
  4059e8:	madd	x20, x24, x0, x20
  4059ec:	add	x21, x21, x27
  4059f0:	ldr	x0, [sp, #104]
  4059f4:	mov	w19, #0x1                   	// #1
  4059f8:	add	x0, x0, x20
  4059fc:	str	x0, [sp, #104]
  405a00:	adrp	x0, 407000 <ferror@plt+0x5270>
  405a04:	add	x1, x0, #0x360
  405a08:	mov	x0, x21
  405a0c:	bl	401c90 <strspn@plt>
  405a10:	add	x20, x21, x0
  405a14:	ldrsb	w0, [x21, x0]
  405a18:	cbnz	w0, 405920 <ferror@plt+0x3b90>
  405a1c:	cbz	w19, 405a64 <ferror@plt+0x3cd4>
  405a20:	ldr	x1, [sp, #120]
  405a24:	mov	w0, #0x0                   	// #0
  405a28:	ldr	x2, [sp, #104]
  405a2c:	str	x2, [x1]
  405a30:	ldp	x19, x20, [sp, #16]
  405a34:	ldp	x21, x22, [sp, #32]
  405a38:	ldp	x23, x24, [sp, #48]
  405a3c:	ldp	x25, x26, [sp, #64]
  405a40:	ldp	x27, x28, [sp, #80]
  405a44:	ldp	x29, x30, [sp], #144
  405a48:	ret
  405a4c:	add	x26, x26, #0x1
  405a50:	cmp	x26, #0x1c
  405a54:	b.eq	405a64 <ferror@plt+0x3cd4>  // b.none
  405a58:	lsl	x0, x26, #4
  405a5c:	ldr	x28, [x0, x23]
  405a60:	b	405998 <ferror@plt+0x3c08>
  405a64:	mov	w0, #0xffffffea            	// #-22
  405a68:	ldp	x19, x20, [sp, #16]
  405a6c:	ldp	x21, x22, [sp, #32]
  405a70:	ldp	x23, x24, [sp, #48]
  405a74:	ldp	x25, x26, [sp, #64]
  405a78:	ldp	x27, x28, [sp, #80]
  405a7c:	ldp	x29, x30, [sp], #144
  405a80:	ret
  405a84:	ldr	x1, [sp, #112]
  405a88:	str	wzr, [x19]
  405a8c:	add	x22, x21, #0x1
  405a90:	mov	w2, #0xa                   	// #10
  405a94:	mov	x0, x22
  405a98:	bl	401950 <strtoll@plt>
  405a9c:	mov	x20, x0
  405aa0:	ldr	w1, [x19]
  405aa4:	cmp	w1, #0x0
  405aa8:	b.gt	405ac4 <ferror@plt+0x3d34>
  405aac:	tbnz	x0, #63, 405ae4 <ferror@plt+0x3d54>
  405ab0:	ldr	x21, [sp, #136]
  405ab4:	cmp	x22, x21
  405ab8:	b.eq	405a64 <ferror@plt+0x3cd4>  // b.none
  405abc:	sub	w22, w21, w22
  405ac0:	b	405970 <ferror@plt+0x3be0>
  405ac4:	neg	w0, w1
  405ac8:	ldp	x19, x20, [sp, #16]
  405acc:	ldp	x21, x22, [sp, #32]
  405ad0:	ldp	x23, x24, [sp, #48]
  405ad4:	ldp	x25, x26, [sp, #64]
  405ad8:	ldp	x27, x28, [sp, #80]
  405adc:	ldp	x29, x30, [sp], #144
  405ae0:	ret
  405ae4:	mov	w0, #0xffffffde            	// #-34
  405ae8:	ldp	x19, x20, [sp, #16]
  405aec:	ldp	x21, x22, [sp, #32]
  405af0:	ldp	x23, x24, [sp, #48]
  405af4:	ldp	x25, x26, [sp, #64]
  405af8:	ldp	x27, x28, [sp, #80]
  405afc:	ldp	x29, x30, [sp], #144
  405b00:	ret
  405b04:	adrp	x3, 407000 <ferror@plt+0x5270>
  405b08:	adrp	x1, 407000 <ferror@plt+0x5270>
  405b0c:	adrp	x0, 406000 <ferror@plt+0x4270>
  405b10:	add	x3, x3, #0x630
  405b14:	add	x1, x1, #0x350
  405b18:	add	x0, x0, #0x778
  405b1c:	mov	w2, #0x4d                  	// #77
  405b20:	bl	401d30 <__assert_fail@plt>
  405b24:	nop
  405b28:	stp	x29, x30, [sp, #-224]!
  405b2c:	mov	x29, sp
  405b30:	stp	x19, x20, [sp, #16]
  405b34:	stp	xzr, xzr, [sp, #96]
  405b38:	cbz	x0, 406074 <ferror@plt+0x42e4>
  405b3c:	stp	x21, x22, [sp, #32]
  405b40:	mov	x20, x1
  405b44:	cbz	x1, 4060a4 <ferror@plt+0x4314>
  405b48:	mov	x19, x0
  405b4c:	mov	x0, #0x0                   	// #0
  405b50:	bl	401aa0 <time@plt>
  405b54:	mov	x2, x0
  405b58:	add	x21, sp, #0x70
  405b5c:	add	x0, sp, #0x58
  405b60:	mov	x1, x21
  405b64:	str	x2, [sp, #88]
  405b68:	bl	401990 <localtime_r@plt>
  405b6c:	mov	w2, #0xffffffff            	// #-1
  405b70:	adrp	x1, 407000 <ferror@plt+0x5270>
  405b74:	mov	x0, x19
  405b78:	add	x1, x1, #0x378
  405b7c:	str	w2, [sp, #144]
  405b80:	bl	401bf0 <strcmp@plt>
  405b84:	cbz	w0, 405c28 <ferror@plt+0x3e98>
  405b88:	adrp	x1, 407000 <ferror@plt+0x5270>
  405b8c:	mov	x0, x19
  405b90:	add	x1, x1, #0x380
  405b94:	bl	401bf0 <strcmp@plt>
  405b98:	cbz	w0, 405c40 <ferror@plt+0x3eb0>
  405b9c:	adrp	x1, 407000 <ferror@plt+0x5270>
  405ba0:	mov	x0, x19
  405ba4:	add	x1, x1, #0x388
  405ba8:	bl	401bf0 <strcmp@plt>
  405bac:	cbz	w0, 405cb8 <ferror@plt+0x3f28>
  405bb0:	adrp	x1, 407000 <ferror@plt+0x5270>
  405bb4:	mov	x0, x19
  405bb8:	add	x1, x1, #0x398
  405bbc:	bl	401bf0 <strcmp@plt>
  405bc0:	cbz	w0, 405c90 <ferror@plt+0x3f00>
  405bc4:	ldrsb	w0, [x19]
  405bc8:	cmp	w0, #0x2b
  405bcc:	b.eq	405ccc <ferror@plt+0x3f3c>  // b.none
  405bd0:	cmp	w0, #0x2d
  405bd4:	b.eq	405ce4 <ferror@plt+0x3f54>  // b.none
  405bd8:	mov	x0, x19
  405bdc:	bl	401910 <strlen@plt>
  405be0:	cmp	x0, #0x3
  405be4:	b.ls	405cfc <ferror@plt+0x3f6c>  // b.plast
  405be8:	sub	x1, x0, #0x4
  405bec:	mov	w0, #0x6120                	// #24864
  405bf0:	movk	w0, #0x6f67, lsl #16
  405bf4:	ldr	w2, [x19, x1]
  405bf8:	cmp	w2, w0
  405bfc:	b.ne	406048 <ferror@plt+0x42b8>  // b.any
  405c00:	mov	x0, x19
  405c04:	bl	401c80 <strndup@plt>
  405c08:	mov	x22, x0
  405c0c:	cbz	x0, 4060d0 <ferror@plt+0x4340>
  405c10:	add	x1, sp, #0x68
  405c14:	bl	4058c0 <ferror@plt+0x3b30>
  405c18:	mov	w19, w0
  405c1c:	mov	x0, x22
  405c20:	bl	401c50 <free@plt>
  405c24:	tbnz	w19, #31, 405c7c <ferror@plt+0x3eec>
  405c28:	mov	x0, x21
  405c2c:	bl	401ba0 <mktime@plt>
  405c30:	cmn	x0, #0x1
  405c34:	b.ne	405c58 <ferror@plt+0x3ec8>  // b.any
  405c38:	mov	w19, #0xffffffea            	// #-22
  405c3c:	b	405c7c <ferror@plt+0x3eec>
  405c40:	mov	x0, x21
  405c44:	str	xzr, [sp, #112]
  405c48:	str	wzr, [sp, #120]
  405c4c:	bl	401ba0 <mktime@plt>
  405c50:	cmn	x0, #0x1
  405c54:	b.eq	405c38 <ferror@plt+0x3ea8>  // b.none
  405c58:	ldp	x2, x1, [sp, #96]
  405c5c:	mov	x3, #0x4240                	// #16960
  405c60:	movk	x3, #0xf, lsl #16
  405c64:	mov	w19, #0x0                   	// #0
  405c68:	madd	x0, x0, x3, x2
  405c6c:	cmp	x1, x0
  405c70:	sub	x0, x0, x1
  405c74:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
  405c78:	str	x0, [x20]
  405c7c:	mov	w0, w19
  405c80:	ldp	x19, x20, [sp, #16]
  405c84:	ldp	x21, x22, [sp, #32]
  405c88:	ldp	x29, x30, [sp], #224
  405c8c:	ret
  405c90:	ldr	w1, [sp, #124]
  405c94:	mov	x0, x21
  405c98:	str	xzr, [sp, #112]
  405c9c:	add	w1, w1, #0x1
  405ca0:	stp	wzr, w1, [sp, #120]
  405ca4:	bl	401ba0 <mktime@plt>
  405ca8:	cmn	x0, #0x1
  405cac:	b.ne	405c58 <ferror@plt+0x3ec8>  // b.any
  405cb0:	mov	w19, #0xffffffea            	// #-22
  405cb4:	b	405c7c <ferror@plt+0x3eec>
  405cb8:	ldr	w1, [sp, #124]
  405cbc:	mov	x0, x21
  405cc0:	str	xzr, [sp, #112]
  405cc4:	sub	w1, w1, #0x1
  405cc8:	b	405ca0 <ferror@plt+0x3f10>
  405ccc:	add	x0, x19, #0x1
  405cd0:	add	x1, sp, #0x60
  405cd4:	bl	4058c0 <ferror@plt+0x3b30>
  405cd8:	mov	w19, w0
  405cdc:	tbz	w0, #31, 405c28 <ferror@plt+0x3e98>
  405ce0:	b	405c7c <ferror@plt+0x3eec>
  405ce4:	add	x0, x19, #0x1
  405ce8:	add	x1, sp, #0x68
  405cec:	bl	4058c0 <ferror@plt+0x3b30>
  405cf0:	mov	w19, w0
  405cf4:	tbz	w0, #31, 405c28 <ferror@plt+0x3e98>
  405cf8:	b	405c7c <ferror@plt+0x3eec>
  405cfc:	stp	x23, x24, [sp, #48]
  405d00:	adrp	x23, 407000 <ferror@plt+0x5270>
  405d04:	add	x23, x23, #0x368
  405d08:	mov	x24, #0x0                   	// #0
  405d0c:	stp	x25, x26, [sp, #64]
  405d10:	adrp	x26, 418000 <ferror@plt+0x16270>
  405d14:	add	x26, x26, #0xb48
  405d18:	add	x26, x26, #0x1c0
  405d1c:	mov	w25, w24
  405d20:	cbz	x23, 406030 <ferror@plt+0x42a0>
  405d24:	mov	x0, x23
  405d28:	bl	401910 <strlen@plt>
  405d2c:	mov	x22, x0
  405d30:	cbz	x0, 406030 <ferror@plt+0x42a0>
  405d34:	mov	x2, x0
  405d38:	mov	x1, x23
  405d3c:	mov	x0, x19
  405d40:	bl	401c60 <strncasecmp@plt>
  405d44:	cbnz	w0, 406030 <ferror@plt+0x42a0>
  405d48:	ldrsb	w0, [x19, x22]
  405d4c:	cmp	w0, #0x20
  405d50:	b.ne	406030 <ferror@plt+0x42a0>  // b.any
  405d54:	ubfiz	x25, x25, #4, #32
  405d58:	adrp	x0, 418000 <ferror@plt+0x16270>
  405d5c:	add	x0, x0, #0xb48
  405d60:	add	x22, x22, #0x1
  405d64:	add	x0, x0, x25
  405d68:	add	x19, x19, x22
  405d6c:	ldr	w22, [x0, #456]
  405d70:	ldp	x8, x9, [sp, #112]
  405d74:	adrp	x1, 407000 <ferror@plt+0x5270>
  405d78:	ldp	x6, x7, [sp, #128]
  405d7c:	add	x1, x1, #0x3a8
  405d80:	ldp	x4, x5, [sp, #144]
  405d84:	mov	x2, x21
  405d88:	ldr	x3, [sp, #160]
  405d8c:	mov	x0, x19
  405d90:	stp	x8, x9, [sp, #168]
  405d94:	stp	x6, x7, [sp, #184]
  405d98:	stp	x4, x5, [sp, #200]
  405d9c:	str	x3, [sp, #216]
  405da0:	bl	401a20 <strptime@plt>
  405da4:	cbz	x0, 405db0 <ferror@plt+0x4020>
  405da8:	ldrsb	w0, [x0]
  405dac:	cbz	w0, 405ff4 <ferror@plt+0x4264>
  405db0:	ldp	x8, x9, [sp, #168]
  405db4:	adrp	x1, 407000 <ferror@plt+0x5270>
  405db8:	ldp	x6, x7, [sp, #184]
  405dbc:	add	x1, x1, #0x3c0
  405dc0:	ldp	x4, x5, [sp, #200]
  405dc4:	mov	x2, x21
  405dc8:	ldr	x3, [sp, #216]
  405dcc:	mov	x0, x19
  405dd0:	stp	x8, x9, [sp, #112]
  405dd4:	stp	x6, x7, [sp, #128]
  405dd8:	stp	x4, x5, [sp, #144]
  405ddc:	str	x3, [sp, #160]
  405de0:	bl	401a20 <strptime@plt>
  405de4:	cbz	x0, 405df0 <ferror@plt+0x4060>
  405de8:	ldrsb	w0, [x0]
  405dec:	cbz	w0, 405ff4 <ferror@plt+0x4264>
  405df0:	ldp	x8, x9, [sp, #168]
  405df4:	adrp	x1, 407000 <ferror@plt+0x5270>
  405df8:	ldp	x6, x7, [sp, #184]
  405dfc:	add	x1, x1, #0x3d8
  405e00:	ldp	x4, x5, [sp, #200]
  405e04:	mov	x2, x21
  405e08:	ldr	x3, [sp, #216]
  405e0c:	mov	x0, x19
  405e10:	stp	x8, x9, [sp, #112]
  405e14:	stp	x6, x7, [sp, #128]
  405e18:	stp	x4, x5, [sp, #144]
  405e1c:	str	x3, [sp, #160]
  405e20:	bl	401a20 <strptime@plt>
  405e24:	cbz	x0, 405e30 <ferror@plt+0x40a0>
  405e28:	ldrsb	w0, [x0]
  405e2c:	cbz	w0, 405ff4 <ferror@plt+0x4264>
  405e30:	ldp	x6, x7, [sp, #168]
  405e34:	adrp	x1, 407000 <ferror@plt+0x5270>
  405e38:	ldp	x4, x5, [sp, #184]
  405e3c:	add	x1, x1, #0x3f0
  405e40:	ldp	x8, x9, [sp, #200]
  405e44:	mov	x2, x21
  405e48:	ldr	x3, [sp, #216]
  405e4c:	mov	x0, x19
  405e50:	stp	x6, x7, [sp, #112]
  405e54:	stp	x4, x5, [sp, #128]
  405e58:	stp	x8, x9, [sp, #144]
  405e5c:	str	x3, [sp, #160]
  405e60:	bl	401a20 <strptime@plt>
  405e64:	cbz	x0, 405e70 <ferror@plt+0x40e0>
  405e68:	ldrsb	w0, [x0]
  405e6c:	cbz	w0, 405ff0 <ferror@plt+0x4260>
  405e70:	ldp	x6, x7, [sp, #168]
  405e74:	adrp	x1, 407000 <ferror@plt+0x5270>
  405e78:	ldp	x4, x5, [sp, #184]
  405e7c:	add	x1, x1, #0x400
  405e80:	ldp	x8, x9, [sp, #200]
  405e84:	mov	x2, x21
  405e88:	ldr	x3, [sp, #216]
  405e8c:	mov	x0, x19
  405e90:	stp	x6, x7, [sp, #112]
  405e94:	stp	x4, x5, [sp, #128]
  405e98:	stp	x8, x9, [sp, #144]
  405e9c:	str	x3, [sp, #160]
  405ea0:	bl	401a20 <strptime@plt>
  405ea4:	cbz	x0, 405eb0 <ferror@plt+0x4120>
  405ea8:	ldrsb	w0, [x0]
  405eac:	cbz	w0, 405ff0 <ferror@plt+0x4260>
  405eb0:	ldp	x6, x7, [sp, #168]
  405eb4:	adrp	x1, 407000 <ferror@plt+0x5270>
  405eb8:	ldp	x4, x5, [sp, #184]
  405ebc:	add	x1, x1, #0x410
  405ec0:	ldp	x8, x9, [sp, #200]
  405ec4:	mov	x2, x21
  405ec8:	ldr	x3, [sp, #216]
  405ecc:	mov	x0, x19
  405ed0:	stp	x6, x7, [sp, #112]
  405ed4:	stp	x4, x5, [sp, #128]
  405ed8:	stp	x8, x9, [sp, #144]
  405edc:	str	x3, [sp, #160]
  405ee0:	bl	401a20 <strptime@plt>
  405ee4:	cbz	x0, 405ef0 <ferror@plt+0x4160>
  405ee8:	ldrsb	w0, [x0]
  405eec:	cbz	w0, 406068 <ferror@plt+0x42d8>
  405ef0:	ldp	x6, x7, [sp, #168]
  405ef4:	adrp	x1, 407000 <ferror@plt+0x5270>
  405ef8:	ldp	x4, x5, [sp, #184]
  405efc:	add	x1, x1, #0x420
  405f00:	ldp	x8, x9, [sp, #200]
  405f04:	mov	x2, x21
  405f08:	ldr	x3, [sp, #216]
  405f0c:	mov	x0, x19
  405f10:	stp	x6, x7, [sp, #112]
  405f14:	stp	x4, x5, [sp, #128]
  405f18:	stp	x8, x9, [sp, #144]
  405f1c:	str	x3, [sp, #160]
  405f20:	bl	401a20 <strptime@plt>
  405f24:	cbz	x0, 405f30 <ferror@plt+0x41a0>
  405f28:	ldrsb	w0, [x0]
  405f2c:	cbz	w0, 406068 <ferror@plt+0x42d8>
  405f30:	ldp	x6, x7, [sp, #168]
  405f34:	adrp	x1, 407000 <ferror@plt+0x5270>
  405f38:	ldp	x4, x5, [sp, #184]
  405f3c:	add	x1, x1, #0x430
  405f40:	ldp	x8, x9, [sp, #200]
  405f44:	mov	x2, x21
  405f48:	ldr	x3, [sp, #216]
  405f4c:	mov	x0, x19
  405f50:	stp	x6, x7, [sp, #112]
  405f54:	stp	x4, x5, [sp, #128]
  405f58:	stp	x8, x9, [sp, #144]
  405f5c:	str	x3, [sp, #160]
  405f60:	bl	401a20 <strptime@plt>
  405f64:	cbz	x0, 405f70 <ferror@plt+0x41e0>
  405f68:	ldrsb	w0, [x0]
  405f6c:	cbz	w0, 405ff4 <ferror@plt+0x4264>
  405f70:	ldp	x6, x7, [sp, #168]
  405f74:	adrp	x1, 407000 <ferror@plt+0x5270>
  405f78:	ldp	x4, x5, [sp, #184]
  405f7c:	add	x1, x1, #0x440
  405f80:	ldp	x8, x9, [sp, #200]
  405f84:	mov	x2, x21
  405f88:	ldr	x3, [sp, #216]
  405f8c:	mov	x0, x19
  405f90:	stp	x6, x7, [sp, #112]
  405f94:	stp	x4, x5, [sp, #128]
  405f98:	stp	x8, x9, [sp, #144]
  405f9c:	str	x3, [sp, #160]
  405fa0:	bl	401a20 <strptime@plt>
  405fa4:	cbz	x0, 405fb0 <ferror@plt+0x4220>
  405fa8:	ldrsb	w0, [x0]
  405fac:	cbz	w0, 405ff0 <ferror@plt+0x4260>
  405fb0:	ldp	x6, x7, [sp, #168]
  405fb4:	adrp	x1, 407000 <ferror@plt+0x5270>
  405fb8:	ldp	x4, x5, [sp, #184]
  405fbc:	mov	x0, x19
  405fc0:	ldp	x8, x9, [sp, #200]
  405fc4:	add	x1, x1, #0x448
  405fc8:	ldr	x3, [sp, #216]
  405fcc:	mov	x2, x21
  405fd0:	stp	x6, x7, [sp, #112]
  405fd4:	stp	x4, x5, [sp, #128]
  405fd8:	stp	x8, x9, [sp, #144]
  405fdc:	str	x3, [sp, #160]
  405fe0:	bl	401a20 <strptime@plt>
  405fe4:	cbz	x0, 406020 <ferror@plt+0x4290>
  405fe8:	ldrsb	w0, [x0]
  405fec:	cbnz	w0, 406020 <ferror@plt+0x4290>
  405ff0:	str	wzr, [sp, #112]
  405ff4:	mov	x0, x21
  405ff8:	bl	401ba0 <mktime@plt>
  405ffc:	cmn	x0, #0x1
  406000:	b.eq	406020 <ferror@plt+0x4290>  // b.none
  406004:	tbnz	w22, #31, 406014 <ferror@plt+0x4284>
  406008:	ldr	w1, [sp, #136]
  40600c:	cmp	w1, w22
  406010:	b.ne	406020 <ferror@plt+0x4290>  // b.any
  406014:	ldp	x23, x24, [sp, #48]
  406018:	ldp	x25, x26, [sp, #64]
  40601c:	b	405c58 <ferror@plt+0x3ec8>
  406020:	mov	w19, #0xffffffea            	// #-22
  406024:	ldp	x23, x24, [sp, #48]
  406028:	ldp	x25, x26, [sp, #64]
  40602c:	b	405c7c <ferror@plt+0x3eec>
  406030:	add	x24, x24, #0x1
  406034:	cmp	x24, #0xe
  406038:	b.eq	406060 <ferror@plt+0x42d0>  // b.none
  40603c:	lsl	x0, x24, #4
  406040:	ldr	x23, [x0, x26]
  406044:	b	405d1c <ferror@plt+0x3f8c>
  406048:	stp	x23, x24, [sp, #48]
  40604c:	adrp	x23, 407000 <ferror@plt+0x5270>
  406050:	mov	x24, #0x0                   	// #0
  406054:	add	x23, x23, #0x368
  406058:	stp	x25, x26, [sp, #64]
  40605c:	b	405d10 <ferror@plt+0x3f80>
  406060:	mov	w22, #0xffffffff            	// #-1
  406064:	b	405d70 <ferror@plt+0x3fe0>
  406068:	str	xzr, [sp, #112]
  40606c:	str	wzr, [sp, #120]
  406070:	b	405ff4 <ferror@plt+0x4264>
  406074:	adrp	x3, 407000 <ferror@plt+0x5270>
  406078:	add	x3, x3, #0x630
  40607c:	adrp	x1, 407000 <ferror@plt+0x5270>
  406080:	adrp	x0, 406000 <ferror@plt+0x4270>
  406084:	add	x3, x3, #0x10
  406088:	add	x1, x1, #0x350
  40608c:	add	x0, x0, #0x778
  406090:	mov	w2, #0xc4                  	// #196
  406094:	stp	x21, x22, [sp, #32]
  406098:	stp	x23, x24, [sp, #48]
  40609c:	stp	x25, x26, [sp, #64]
  4060a0:	bl	401d30 <__assert_fail@plt>
  4060a4:	adrp	x3, 407000 <ferror@plt+0x5270>
  4060a8:	add	x3, x3, #0x630
  4060ac:	adrp	x1, 407000 <ferror@plt+0x5270>
  4060b0:	adrp	x0, 407000 <ferror@plt+0x5270>
  4060b4:	add	x3, x3, #0x10
  4060b8:	add	x1, x1, #0x350
  4060bc:	add	x0, x0, #0x370
  4060c0:	mov	w2, #0xc5                  	// #197
  4060c4:	stp	x23, x24, [sp, #48]
  4060c8:	stp	x25, x26, [sp, #64]
  4060cc:	bl	401d30 <__assert_fail@plt>
  4060d0:	mov	w19, #0xfffffff4            	// #-12
  4060d4:	b	405c7c <ferror@plt+0x3eec>
  4060d8:	ldr	w1, [x0, #32]
  4060dc:	tbnz	w1, #31, 4060e8 <ferror@plt+0x4358>
  4060e0:	ldr	w0, [x0, #40]
  4060e4:	ret
  4060e8:	mov	w0, #0x0                   	// #0
  4060ec:	ret
  4060f0:	stp	x29, x30, [sp, #-64]!
  4060f4:	mov	x29, sp
  4060f8:	stp	x19, x20, [sp, #16]
  4060fc:	mov	w20, w2
  406100:	mov	x19, x4
  406104:	stp	x21, x22, [sp, #32]
  406108:	mov	x22, x0
  40610c:	mov	x21, x3
  406110:	str	x23, [sp, #48]
  406114:	mov	x23, x1
  406118:	tbnz	w20, #0, 4062a8 <ferror@plt+0x4518>
  40611c:	and	w0, w20, #0x3
  406120:	cmp	w0, #0x3
  406124:	b.eq	406150 <ferror@plt+0x43c0>  // b.none
  406128:	tbnz	w20, #1, 406178 <ferror@plt+0x43e8>
  40612c:	tbnz	w20, #3, 4061b0 <ferror@plt+0x4420>
  406130:	tbnz	w20, #4, 406270 <ferror@plt+0x44e0>
  406134:	tbnz	w20, #2, 4061e4 <ferror@plt+0x4454>
  406138:	mov	w0, #0x0                   	// #0
  40613c:	ldp	x19, x20, [sp, #16]
  406140:	ldp	x21, x22, [sp, #32]
  406144:	ldr	x23, [sp, #48]
  406148:	ldp	x29, x30, [sp], #64
  40614c:	ret
  406150:	cbz	x19, 406250 <ferror@plt+0x44c0>
  406154:	mov	x3, x21
  406158:	tst	x20, #0x20
  40615c:	mov	w0, #0x54                  	// #84
  406160:	mov	w1, #0x20                  	// #32
  406164:	csel	w0, w0, w1, ne  // ne = any
  406168:	sub	x19, x19, #0x1
  40616c:	strb	w0, [x3], #1
  406170:	mov	x21, x3
  406174:	tbz	w20, #1, 40612c <ferror@plt+0x439c>
  406178:	ldp	w5, w4, [x22]
  40617c:	adrp	x2, 407000 <ferror@plt+0x5270>
  406180:	ldr	w3, [x22, #8]
  406184:	add	x2, x2, #0x490
  406188:	mov	x1, x19
  40618c:	mov	x0, x21
  406190:	bl	401a30 <snprintf@plt>
  406194:	sxtw	x2, w0
  406198:	tbnz	w2, #31, 406250 <ferror@plt+0x44c0>
  40619c:	cmp	x19, w2, sxtw
  4061a0:	b.cc	406250 <ferror@plt+0x44c0>  // b.lo, b.ul, b.last
  4061a4:	sub	x19, x19, x2
  4061a8:	add	x21, x21, x2
  4061ac:	tbz	w20, #3, 406130 <ferror@plt+0x43a0>
  4061b0:	mov	x1, x19
  4061b4:	mov	x3, x23
  4061b8:	mov	x0, x21
  4061bc:	adrp	x2, 407000 <ferror@plt+0x5270>
  4061c0:	add	x2, x2, #0x4a0
  4061c4:	bl	401a30 <snprintf@plt>
  4061c8:	sxtw	x1, w0
  4061cc:	tbnz	w1, #31, 406250 <ferror@plt+0x44c0>
  4061d0:	cmp	x19, w1, sxtw
  4061d4:	b.cc	406250 <ferror@plt+0x44c0>  // b.lo, b.ul, b.last
  4061d8:	sub	x19, x19, x1
  4061dc:	add	x21, x21, x1
  4061e0:	tbz	w20, #2, 406138 <ferror@plt+0x43a8>
  4061e4:	mov	x0, x22
  4061e8:	bl	4060d8 <ferror@plt+0x4348>
  4061ec:	mov	w5, #0x8889                	// #34953
  4061f0:	mov	w4, w0
  4061f4:	movk	w5, #0x8888, lsl #16
  4061f8:	adrp	x2, 407000 <ferror@plt+0x5270>
  4061fc:	mov	x0, x21
  406200:	mov	x1, x19
  406204:	smull	x3, w4, w5
  406208:	add	x2, x2, #0x4b0
  40620c:	lsr	x3, x3, #32
  406210:	add	w3, w4, w3
  406214:	asr	w3, w3, #5
  406218:	sub	w4, w3, w4, asr #31
  40621c:	smull	x3, w4, w5
  406220:	lsr	x3, x3, #32
  406224:	add	w3, w4, w3
  406228:	asr	w3, w3, #5
  40622c:	sub	w3, w3, w4, asr #31
  406230:	lsl	w5, w3, #4
  406234:	sub	w5, w5, w3
  406238:	subs	w4, w4, w5, lsl #2
  40623c:	cneg	w4, w4, mi  // mi = first
  406240:	bl	401a30 <snprintf@plt>
  406244:	tbnz	w0, #31, 406250 <ferror@plt+0x44c0>
  406248:	cmp	x19, w0, sxtw
  40624c:	b.cs	406138 <ferror@plt+0x43a8>  // b.hs, b.nlast
  406250:	adrp	x1, 407000 <ferror@plt+0x5270>
  406254:	add	x1, x1, #0x468
  406258:	mov	w2, #0x5                   	// #5
  40625c:	mov	x0, #0x0                   	// #0
  406260:	bl	401cf0 <dcgettext@plt>
  406264:	bl	401cd0 <warnx@plt>
  406268:	mov	w0, #0xffffffff            	// #-1
  40626c:	b	40613c <ferror@plt+0x43ac>
  406270:	adrp	x2, 407000 <ferror@plt+0x5270>
  406274:	mov	x3, x23
  406278:	mov	x1, x19
  40627c:	add	x2, x2, #0x4a8
  406280:	mov	x0, x21
  406284:	bl	401a30 <snprintf@plt>
  406288:	tbnz	w0, #31, 406250 <ferror@plt+0x44c0>
  40628c:	cmp	x19, w0, sxtw
  406290:	sxtw	x0, w0
  406294:	b.cc	406250 <ferror@plt+0x44c0>  // b.lo, b.ul, b.last
  406298:	sub	x19, x19, x0
  40629c:	add	x21, x21, x0
  4062a0:	tbz	w20, #2, 406138 <ferror@plt+0x43a8>
  4062a4:	b	4061e4 <ferror@plt+0x4454>
  4062a8:	mov	x1, x4
  4062ac:	mov	x0, x3
  4062b0:	ldp	w5, w4, [x22, #12]
  4062b4:	adrp	x2, 407000 <ferror@plt+0x5270>
  4062b8:	ldrsw	x3, [x22, #20]
  4062bc:	add	x2, x2, #0x458
  4062c0:	add	w4, w4, #0x1
  4062c4:	add	x3, x3, #0x76c
  4062c8:	bl	401a30 <snprintf@plt>
  4062cc:	sxtw	x2, w0
  4062d0:	tbnz	w2, #31, 406250 <ferror@plt+0x44c0>
  4062d4:	cmp	x19, w2, sxtw
  4062d8:	b.cc	406250 <ferror@plt+0x44c0>  // b.lo, b.ul, b.last
  4062dc:	sub	x19, x19, x2
  4062e0:	add	x21, x21, x2
  4062e4:	b	40611c <ferror@plt+0x438c>
  4062e8:	stp	x29, x30, [sp, #-128]!
  4062ec:	mov	x29, sp
  4062f0:	stp	x19, x20, [sp, #16]
  4062f4:	mov	w19, w1
  4062f8:	mov	x20, x0
  4062fc:	stp	x21, x22, [sp, #32]
  406300:	mov	x21, x2
  406304:	mov	x22, x3
  406308:	str	x23, [sp, #48]
  40630c:	add	x23, sp, #0x48
  406310:	mov	x1, x23
  406314:	tbz	w19, #6, 40634c <ferror@plt+0x45bc>
  406318:	bl	401b40 <gmtime_r@plt>
  40631c:	cbz	x0, 406354 <ferror@plt+0x45c4>
  406320:	ldr	x1, [x20, #8]
  406324:	mov	x4, x22
  406328:	mov	x3, x21
  40632c:	mov	w2, w19
  406330:	mov	x0, x23
  406334:	bl	4060f0 <ferror@plt+0x4360>
  406338:	ldp	x19, x20, [sp, #16]
  40633c:	ldp	x21, x22, [sp, #32]
  406340:	ldr	x23, [sp, #48]
  406344:	ldp	x29, x30, [sp], #128
  406348:	ret
  40634c:	bl	401990 <localtime_r@plt>
  406350:	b	40631c <ferror@plt+0x458c>
  406354:	mov	w2, #0x5                   	// #5
  406358:	adrp	x1, 407000 <ferror@plt+0x5270>
  40635c:	mov	x0, #0x0                   	// #0
  406360:	add	x1, x1, #0x4c0
  406364:	bl	401cf0 <dcgettext@plt>
  406368:	ldr	x1, [x20]
  40636c:	bl	401cd0 <warnx@plt>
  406370:	mov	w0, #0xffffffff            	// #-1
  406374:	b	406338 <ferror@plt+0x45a8>
  406378:	mov	x5, x2
  40637c:	mov	x4, x3
  406380:	mov	w2, w1
  406384:	mov	x3, x5
  406388:	mov	x1, #0x0                   	// #0
  40638c:	b	4060f0 <ferror@plt+0x4360>
  406390:	stp	x29, x30, [sp, #-128]!
  406394:	mov	x29, sp
  406398:	stp	x19, x20, [sp, #16]
  40639c:	mov	w19, w1
  4063a0:	mov	x20, x2
  4063a4:	stp	x21, x22, [sp, #32]
  4063a8:	mov	x21, x3
  4063ac:	mov	x22, x0
  4063b0:	str	x23, [sp, #48]
  4063b4:	add	x23, sp, #0x48
  4063b8:	mov	x1, x23
  4063bc:	tbz	w19, #6, 4063f4 <ferror@plt+0x4664>
  4063c0:	bl	401b40 <gmtime_r@plt>
  4063c4:	cbz	x0, 4063fc <ferror@plt+0x466c>
  4063c8:	mov	x4, x21
  4063cc:	mov	x3, x20
  4063d0:	mov	w2, w19
  4063d4:	mov	x0, x23
  4063d8:	mov	x1, #0x0                   	// #0
  4063dc:	bl	4060f0 <ferror@plt+0x4360>
  4063e0:	ldp	x19, x20, [sp, #16]
  4063e4:	ldp	x21, x22, [sp, #32]
  4063e8:	ldr	x23, [sp, #48]
  4063ec:	ldp	x29, x30, [sp], #128
  4063f0:	ret
  4063f4:	bl	401990 <localtime_r@plt>
  4063f8:	b	4063c4 <ferror@plt+0x4634>
  4063fc:	mov	w2, #0x5                   	// #5
  406400:	adrp	x1, 407000 <ferror@plt+0x5270>
  406404:	mov	x0, #0x0                   	// #0
  406408:	add	x1, x1, #0x4c0
  40640c:	bl	401cf0 <dcgettext@plt>
  406410:	mov	x1, x22
  406414:	bl	401cd0 <warnx@plt>
  406418:	mov	w0, #0xffffffff            	// #-1
  40641c:	b	4063e0 <ferror@plt+0x4650>
  406420:	stp	x29, x30, [sp, #-176]!
  406424:	mov	x29, sp
  406428:	stp	x21, x22, [sp, #32]
  40642c:	mov	x21, x0
  406430:	mov	x22, x3
  406434:	ldr	x0, [x1]
  406438:	stp	x19, x20, [sp, #16]
  40643c:	mov	x19, x1
  406440:	stp	x23, x24, [sp, #48]
  406444:	mov	x20, x4
  406448:	mov	w23, w2
  40644c:	cbz	x0, 4064e8 <ferror@plt+0x4758>
  406450:	add	x24, sp, #0x40
  406454:	mov	x0, x21
  406458:	mov	x1, x24
  40645c:	bl	401990 <localtime_r@plt>
  406460:	add	x1, sp, #0x78
  406464:	mov	x0, x19
  406468:	bl	401990 <localtime_r@plt>
  40646c:	ldr	w0, [sp, #92]
  406470:	ldr	w1, [sp, #148]
  406474:	cmp	w1, w0
  406478:	ldr	w1, [sp, #84]
  40647c:	ldr	w0, [sp, #140]
  406480:	b.eq	4064c4 <ferror@plt+0x4734>  // b.none
  406484:	cmp	w1, w0
  406488:	b.ne	4064cc <ferror@plt+0x473c>  // b.any
  40648c:	mov	x3, x24
  406490:	mov	x1, x20
  406494:	mov	x0, x22
  406498:	tbz	w23, #1, 4064f8 <ferror@plt+0x4768>
  40649c:	adrp	x2, 407000 <ferror@plt+0x5270>
  4064a0:	add	x2, x2, #0x4e0
  4064a4:	bl	4019c0 <strftime@plt>
  4064a8:	cmp	w0, #0x0
  4064ac:	csetm	w0, le
  4064b0:	ldp	x19, x20, [sp, #16]
  4064b4:	ldp	x21, x22, [sp, #32]
  4064b8:	ldp	x23, x24, [sp, #48]
  4064bc:	ldp	x29, x30, [sp], #176
  4064c0:	ret
  4064c4:	cmp	w1, w0
  4064c8:	b.eq	406508 <ferror@plt+0x4778>  // b.none
  4064cc:	mov	x3, x24
  4064d0:	mov	x1, x20
  4064d4:	mov	x0, x22
  4064d8:	adrp	x2, 407000 <ferror@plt+0x5270>
  4064dc:	add	x2, x2, #0x4f8
  4064e0:	bl	4019c0 <strftime@plt>
  4064e4:	b	4064a8 <ferror@plt+0x4718>
  4064e8:	mov	x0, x19
  4064ec:	mov	x1, #0x0                   	// #0
  4064f0:	bl	401b20 <gettimeofday@plt>
  4064f4:	b	406450 <ferror@plt+0x46c0>
  4064f8:	adrp	x2, 407000 <ferror@plt+0x5270>
  4064fc:	add	x2, x2, #0x4f0
  406500:	bl	4019c0 <strftime@plt>
  406504:	b	4064a8 <ferror@plt+0x4718>
  406508:	ldp	w4, w3, [sp, #68]
  40650c:	adrp	x2, 406000 <ferror@plt+0x4270>
  406510:	mov	x0, x22
  406514:	mov	x1, x20
  406518:	add	x2, x2, #0x698
  40651c:	bl	401a30 <snprintf@plt>
  406520:	tbnz	w0, #31, 406540 <ferror@plt+0x47b0>
  406524:	cmp	x20, w0, sxtw
  406528:	csetm	w0, cc  // cc = lo, ul, last
  40652c:	ldp	x19, x20, [sp, #16]
  406530:	ldp	x21, x22, [sp, #32]
  406534:	ldp	x23, x24, [sp, #48]
  406538:	ldp	x29, x30, [sp], #176
  40653c:	ret
  406540:	mov	w0, #0xffffffff            	// #-1
  406544:	b	4064b0 <ferror@plt+0x4720>
  406548:	stp	x29, x30, [sp, #-64]!
  40654c:	mov	x29, sp
  406550:	stp	x19, x20, [sp, #16]
  406554:	adrp	x20, 418000 <ferror@plt+0x16270>
  406558:	add	x20, x20, #0xb40
  40655c:	stp	x21, x22, [sp, #32]
  406560:	adrp	x21, 418000 <ferror@plt+0x16270>
  406564:	add	x21, x21, #0xb38
  406568:	sub	x20, x20, x21
  40656c:	mov	w22, w0
  406570:	stp	x23, x24, [sp, #48]
  406574:	mov	x23, x1
  406578:	mov	x24, x2
  40657c:	bl	4018a0 <memcpy@plt-0x40>
  406580:	cmp	xzr, x20, asr #3
  406584:	b.eq	4065b0 <ferror@plt+0x4820>  // b.none
  406588:	asr	x20, x20, #3
  40658c:	mov	x19, #0x0                   	// #0
  406590:	ldr	x3, [x21, x19, lsl #3]
  406594:	mov	x2, x24
  406598:	add	x19, x19, #0x1
  40659c:	mov	x1, x23
  4065a0:	mov	w0, w22
  4065a4:	blr	x3
  4065a8:	cmp	x20, x19
  4065ac:	b.ne	406590 <ferror@plt+0x4800>  // b.any
  4065b0:	ldp	x19, x20, [sp, #16]
  4065b4:	ldp	x21, x22, [sp, #32]
  4065b8:	ldp	x23, x24, [sp, #48]
  4065bc:	ldp	x29, x30, [sp], #64
  4065c0:	ret
  4065c4:	nop
  4065c8:	ret
  4065cc:	nop
  4065d0:	adrp	x2, 419000 <ferror@plt+0x17270>
  4065d4:	mov	x1, #0x0                   	// #0
  4065d8:	ldr	x2, [x2, #616]
  4065dc:	b	4019d0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004065e0 <.fini>:
  4065e0:	stp	x29, x30, [sp, #-16]!
  4065e4:	mov	x29, sp
  4065e8:	ldp	x29, x30, [sp], #16
  4065ec:	ret
