- ğŸ‘‹ Hi, Iâ€™m @abha0608
- ğŸ‘€ Iâ€™m interested in ASIC/FPGA verification with UVM/SV and RTL design
- ğŸŒ± Iâ€™m currently learning UVM/SV
- ğŸ’ï¸ Iâ€™m looking to collaborate on UVM verification projects and RTL design projects 
- ğŸ“« I can be reached at kuppachi.abhinaya@gmail.com

<!---
abha0608/abha0608 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
