/*
 * Copyright (C) 2017-2025 Heinrich Heine University Düsseldorf,
 * Institute of Computer Science, Department Operating Systems
 * Main developers: Christian Gesse <christian.gesse@hhu.de>, Fabian Ruhland <ruhland@hhu.de>
 * Original development team: Burak Akguel, Christian Gesse, Fabian Ruhland, Filip Krakowski, Michael Schöttner
 * This project has been supported by several students.
 * A full list of integrated student theses can be found here: https://github.com/hhuOS/hhuOS/wiki/Student-theses
 *
 * This program is free software: you can redistribute it and/or modify it under the terms of the GNU General Public
 * License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any
 * later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied
 * warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more
 * details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>
 */
#include "Isa.h"

namespace Device {

IoPort Isa::startAddressRegisters[8] = {
        IoPort(0x00),
        IoPort(0x02),
        IoPort(0x04),
        IoPort(0x06),
        IoPort(0xc0),
        IoPort(0xc4),
        IoPort(0xc8),
        IoPort(0xcc)
};

IoPort Isa::pageAddressRegisters[8] = {
        IoPort(0x87),
        IoPort(0x83),
        IoPort(0x81),
        IoPort(0x82),
        IoPort(0x8f),
        IoPort(0x8b),
        IoPort(0x89),
        IoPort(0x8a)
};

IoPort Isa::countRegisters[8] = {
        IoPort(0x01),
        IoPort(0x03),
        IoPort(0x05),
        IoPort(0x07),
        IoPort(0xc2),
        IoPort(0xc6),
        IoPort(0xca),
        IoPort(0xce)
};

IoPort Isa::statusRegisters[2] = {
        IoPort(0x08),
        IoPort(0xd0)
};

IoPort Isa::commandRegisters[2] = {
        IoPort(0x08),
        IoPort(0xd0)
};

IoPort Isa::requestRegisters[2] = {
        IoPort(0x09),
        IoPort(0xd2)
};

IoPort Isa::singleChannelMaskRegisters[2] = {
        IoPort(0x0a),
        IoPort(0xd4)
};

IoPort Isa::modeRegisters[2] = {
        IoPort(0x0b),
        IoPort(0xd6)
};

IoPort Isa::flipFlopResetRegisters[2] = {
        IoPort(0x0c),
        IoPort(0xd8)
};

IoPort Isa::intermediateRegisters[2] = {
        IoPort(0x0d),
        IoPort(0xda)
};

IoPort Isa::masterResetRegisters[2] = {
        IoPort(0x0d),
        IoPort(0xda)
};

IoPort Isa::maskResetRegisters[2] = {
        IoPort(0x0e),
        IoPort(0xdc)
};

IoPort Isa::multiChannelMaskRegisters[2] = {
        IoPort(0x0f),
        IoPort(0xde)
};

void Isa::selectChannel(uint8_t channel) {
    if (channel > 7) {
        return;
    }

    auto mask = static_cast<uint8_t>((channel > 3u ? channel - 4u : channel) | 0x04u);
    singleChannelMaskRegisters[channel / 4].writeByte(mask);
}

void Isa::deselectChannel(uint8_t channel) {
    if (channel > 7) {
        return;
    }

    auto mask = static_cast<uint8_t>(channel > 3u ? channel - 4u : channel);
    singleChannelMaskRegisters[channel / 4].writeByte(mask);
}

void Isa::setAddress(uint8_t channel, const uint8_t *address) {
    if (channel > 7) {
        return;
    }

    resetFlipFlop(channel);
    startAddressRegisters[channel].writeByte(reinterpret_cast<uint32_t>(address) & 0x000000ffu);
    startAddressRegisters[channel].writeByte((reinterpret_cast<uint32_t>(address) >> 8u) & 0x000000ffu);
    pageAddressRegisters[channel].writeByte((reinterpret_cast<uint32_t>(address) >> 16u) & 0x000000ffu);
}

void Isa::setCount(uint8_t channel, uint16_t count) {
    if (channel > 7) {
        return;
    }

    resetFlipFlop(channel);
    countRegisters[channel].writeByte(static_cast<uint8_t>((count) & 0x00ffu));
    countRegisters[channel].writeByte(static_cast<uint8_t>(((count) >> 8u) & 0x00ffu));
}

void Isa::setMode(uint8_t channel, Isa::TransferMode transferMode, bool autoReset, bool reverseMemoryOrder, Isa::DmaMode dmaMode) {
    if (channel > 7) {
        return;
    }

    auto mask = static_cast<uint8_t>((channel > 3u ? channel - 4u : channel));
    mask |= transferMode;

    if (autoReset) {
        mask |= 0x10;
    }

    if (reverseMemoryOrder) {
        mask |= 0x20;
    }

    mask |= dmaMode;
    modeRegisters[channel / 4].writeByte(mask);
}

void Isa::resetFlipFlop(uint8_t channel) {
    if (channel > 7) {
        return;
    }

    flipFlopResetRegisters[channel / 4].writeByte(0xff);
}

void Isa::resetMask(uint8_t channel) {
    if (channel > 7) {
        return;
    }

    maskResetRegisters[channel / 4].writeByte(0xff);
}

void Isa::resetAll(uint8_t channel) {
    if (channel > 7) {
        return;
    }

    masterResetRegisters[channel / 4].writeByte(0xff);
}

}