// Seed: 942136969
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  reg id_5;
  always @(posedge 1)
    if (id_4) begin
      if (1'b0 && 1) id_5 <= 1;
    end
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input tri1 id_2,
    input supply0 id_3,
    output supply0 id_4
);
  wire id_6;
  always @(negedge id_0) begin
    $display;
  end
  module_0(
      id_6, id_6, id_6, id_6
  );
endmodule
