{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79989,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79996,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000111553,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000120718,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.38425e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000120718,
	"finish__design__instance__count__class:buffer": 25,
	"finish__design__instance__area__class:buffer": 188.931,
	"finish__design__instance__count__class:timing_repair_buffer": 38,
	"finish__design__instance__area__class:timing_repair_buffer": 251.491,
	"finish__design__instance__count__class:inverter": 23,
	"finish__design__instance__area__class:inverter": 86.3328,
	"finish__design__instance__count__class:sequential_cell": 188,
	"finish__design__instance__area__class:sequential_cell": 5350.13,
	"finish__design__instance__count__class:multi_input_combinational_cell": 283,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2314.72,
	"finish__design__instance__count": 557,
	"finish__design__instance__area": 8191.61,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.663903,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.828696,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00053663,
	"finish__power__switching__total": 0.000443406,
	"finish__power__leakage__total": 3.10205e-09,
	"finish__power__total": 0.000980039,
	"finish__design__io": 38,
	"finish__design__die__area": 14377.2,
	"finish__design__core__area": 13400.4,
	"finish__design__instance__count": 733,
	"finish__design__instance__area": 8411.82,
	"finish__design__instance__count__stdcell": 733,
	"finish__design__instance__area__stdcell": 8411.82,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.627731,
	"finish__design__instance__utilization__stdcell": 0.627731,
	"finish__design__rows": 42,
	"finish__design__rows:unithd": 42,
	"finish__design__sites": 10710,
	"finish__design__sites:unithd": 10710,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}