
Thermostat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a10  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08004ad0  08004ad0  00014ad0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004c20  08004c20  00014c20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004c24  08004c24  00014c24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000006c  20000000  08004c28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000cec  20000070  08004c94  00020070  2**3
                  ALLOC
  7 ._user_heap_stack 00000080  20000d5c  08004c94  00020d5c  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00006f0d  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000015f7  00000000  00000000  00026fa1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000408  00000000  00000000  00028598  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000338  00000000  00000000  000289a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000022ce  00000000  00000000  00028cd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000013f8  00000000  00000000  0002afa6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002c39e  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000f90  00000000  00000000  0002c41c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0002d3ac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004ab8 	.word	0x08004ab8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08004ab8 	.word	0x08004ab8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cdrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	1c10      	adds	r0, r2, #0
 8000224:	4662      	mov	r2, ip
 8000226:	468c      	mov	ip, r1
 8000228:	1c19      	adds	r1, r3, #0
 800022a:	4663      	mov	r3, ip
 800022c:	e000      	b.n	8000230 <__aeabi_cdcmpeq>
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_cdcmpeq>:
 8000230:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000232:	f000 fef9 	bl	8001028 <__ledf2>
 8000236:	2800      	cmp	r0, #0
 8000238:	d401      	bmi.n	800023e <__aeabi_cdcmpeq+0xe>
 800023a:	2100      	movs	r1, #0
 800023c:	42c8      	cmn	r0, r1
 800023e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000240 <__aeabi_dcmpeq>:
 8000240:	b510      	push	{r4, lr}
 8000242:	f000 fe53 	bl	8000eec <__eqdf2>
 8000246:	4240      	negs	r0, r0
 8000248:	3001      	adds	r0, #1
 800024a:	bd10      	pop	{r4, pc}

0800024c <__aeabi_dcmplt>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f000 feeb 	bl	8001028 <__ledf2>
 8000252:	2800      	cmp	r0, #0
 8000254:	db01      	blt.n	800025a <__aeabi_dcmplt+0xe>
 8000256:	2000      	movs	r0, #0
 8000258:	bd10      	pop	{r4, pc}
 800025a:	2001      	movs	r0, #1
 800025c:	bd10      	pop	{r4, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_dcmple>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f000 fee1 	bl	8001028 <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	dd01      	ble.n	800026e <__aeabi_dcmple+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_dcmpgt>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f000 fe73 	bl	8000f60 <__gedf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dc01      	bgt.n	8000282 <__aeabi_dcmpgt+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_dcmpge>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f000 fe69 	bl	8000f60 <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	da01      	bge.n	8000296 <__aeabi_dcmpge+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_f2uiz>:
 800029c:	219e      	movs	r1, #158	; 0x9e
 800029e:	b510      	push	{r4, lr}
 80002a0:	05c9      	lsls	r1, r1, #23
 80002a2:	1c04      	adds	r4, r0, #0
 80002a4:	f001 fe08 	bl	8001eb8 <__aeabi_fcmpge>
 80002a8:	2800      	cmp	r0, #0
 80002aa:	d103      	bne.n	80002b4 <__aeabi_f2uiz+0x18>
 80002ac:	1c20      	adds	r0, r4, #0
 80002ae:	f000 fac9 	bl	8000844 <__aeabi_f2iz>
 80002b2:	bd10      	pop	{r4, pc}
 80002b4:	219e      	movs	r1, #158	; 0x9e
 80002b6:	1c20      	adds	r0, r4, #0
 80002b8:	05c9      	lsls	r1, r1, #23
 80002ba:	f000 f927 	bl	800050c <__aeabi_fsub>
 80002be:	f000 fac1 	bl	8000844 <__aeabi_f2iz>
 80002c2:	2380      	movs	r3, #128	; 0x80
 80002c4:	061b      	lsls	r3, r3, #24
 80002c6:	469c      	mov	ip, r3
 80002c8:	4460      	add	r0, ip
 80002ca:	e7f2      	b.n	80002b2 <__aeabi_f2uiz+0x16>

080002cc <__aeabi_fmul>:
 80002cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002ce:	4657      	mov	r7, sl
 80002d0:	464e      	mov	r6, r9
 80002d2:	4645      	mov	r5, r8
 80002d4:	46de      	mov	lr, fp
 80002d6:	b5e0      	push	{r5, r6, r7, lr}
 80002d8:	0247      	lsls	r7, r0, #9
 80002da:	0046      	lsls	r6, r0, #1
 80002dc:	4688      	mov	r8, r1
 80002de:	0a7f      	lsrs	r7, r7, #9
 80002e0:	0e36      	lsrs	r6, r6, #24
 80002e2:	0fc4      	lsrs	r4, r0, #31
 80002e4:	2e00      	cmp	r6, #0
 80002e6:	d047      	beq.n	8000378 <__aeabi_fmul+0xac>
 80002e8:	2eff      	cmp	r6, #255	; 0xff
 80002ea:	d024      	beq.n	8000336 <__aeabi_fmul+0x6a>
 80002ec:	00fb      	lsls	r3, r7, #3
 80002ee:	2780      	movs	r7, #128	; 0x80
 80002f0:	04ff      	lsls	r7, r7, #19
 80002f2:	431f      	orrs	r7, r3
 80002f4:	2300      	movs	r3, #0
 80002f6:	4699      	mov	r9, r3
 80002f8:	469a      	mov	sl, r3
 80002fa:	3e7f      	subs	r6, #127	; 0x7f
 80002fc:	4643      	mov	r3, r8
 80002fe:	025d      	lsls	r5, r3, #9
 8000300:	0058      	lsls	r0, r3, #1
 8000302:	0fdb      	lsrs	r3, r3, #31
 8000304:	0a6d      	lsrs	r5, r5, #9
 8000306:	0e00      	lsrs	r0, r0, #24
 8000308:	4698      	mov	r8, r3
 800030a:	d043      	beq.n	8000394 <__aeabi_fmul+0xc8>
 800030c:	28ff      	cmp	r0, #255	; 0xff
 800030e:	d03b      	beq.n	8000388 <__aeabi_fmul+0xbc>
 8000310:	00eb      	lsls	r3, r5, #3
 8000312:	2580      	movs	r5, #128	; 0x80
 8000314:	2200      	movs	r2, #0
 8000316:	04ed      	lsls	r5, r5, #19
 8000318:	431d      	orrs	r5, r3
 800031a:	387f      	subs	r0, #127	; 0x7f
 800031c:	1836      	adds	r6, r6, r0
 800031e:	1c73      	adds	r3, r6, #1
 8000320:	4641      	mov	r1, r8
 8000322:	469b      	mov	fp, r3
 8000324:	464b      	mov	r3, r9
 8000326:	4061      	eors	r1, r4
 8000328:	4313      	orrs	r3, r2
 800032a:	2b0f      	cmp	r3, #15
 800032c:	d864      	bhi.n	80003f8 <__aeabi_fmul+0x12c>
 800032e:	4875      	ldr	r0, [pc, #468]	; (8000504 <__aeabi_fmul+0x238>)
 8000330:	009b      	lsls	r3, r3, #2
 8000332:	58c3      	ldr	r3, [r0, r3]
 8000334:	469f      	mov	pc, r3
 8000336:	2f00      	cmp	r7, #0
 8000338:	d142      	bne.n	80003c0 <__aeabi_fmul+0xf4>
 800033a:	2308      	movs	r3, #8
 800033c:	4699      	mov	r9, r3
 800033e:	3b06      	subs	r3, #6
 8000340:	26ff      	movs	r6, #255	; 0xff
 8000342:	469a      	mov	sl, r3
 8000344:	e7da      	b.n	80002fc <__aeabi_fmul+0x30>
 8000346:	4641      	mov	r1, r8
 8000348:	2a02      	cmp	r2, #2
 800034a:	d028      	beq.n	800039e <__aeabi_fmul+0xd2>
 800034c:	2a03      	cmp	r2, #3
 800034e:	d100      	bne.n	8000352 <__aeabi_fmul+0x86>
 8000350:	e0ce      	b.n	80004f0 <__aeabi_fmul+0x224>
 8000352:	2a01      	cmp	r2, #1
 8000354:	d000      	beq.n	8000358 <__aeabi_fmul+0x8c>
 8000356:	e0ac      	b.n	80004b2 <__aeabi_fmul+0x1e6>
 8000358:	4011      	ands	r1, r2
 800035a:	2000      	movs	r0, #0
 800035c:	2200      	movs	r2, #0
 800035e:	b2cc      	uxtb	r4, r1
 8000360:	0240      	lsls	r0, r0, #9
 8000362:	05d2      	lsls	r2, r2, #23
 8000364:	0a40      	lsrs	r0, r0, #9
 8000366:	07e4      	lsls	r4, r4, #31
 8000368:	4310      	orrs	r0, r2
 800036a:	4320      	orrs	r0, r4
 800036c:	bc3c      	pop	{r2, r3, r4, r5}
 800036e:	4690      	mov	r8, r2
 8000370:	4699      	mov	r9, r3
 8000372:	46a2      	mov	sl, r4
 8000374:	46ab      	mov	fp, r5
 8000376:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000378:	2f00      	cmp	r7, #0
 800037a:	d115      	bne.n	80003a8 <__aeabi_fmul+0xdc>
 800037c:	2304      	movs	r3, #4
 800037e:	4699      	mov	r9, r3
 8000380:	3b03      	subs	r3, #3
 8000382:	2600      	movs	r6, #0
 8000384:	469a      	mov	sl, r3
 8000386:	e7b9      	b.n	80002fc <__aeabi_fmul+0x30>
 8000388:	20ff      	movs	r0, #255	; 0xff
 800038a:	2202      	movs	r2, #2
 800038c:	2d00      	cmp	r5, #0
 800038e:	d0c5      	beq.n	800031c <__aeabi_fmul+0x50>
 8000390:	2203      	movs	r2, #3
 8000392:	e7c3      	b.n	800031c <__aeabi_fmul+0x50>
 8000394:	2d00      	cmp	r5, #0
 8000396:	d119      	bne.n	80003cc <__aeabi_fmul+0x100>
 8000398:	2000      	movs	r0, #0
 800039a:	2201      	movs	r2, #1
 800039c:	e7be      	b.n	800031c <__aeabi_fmul+0x50>
 800039e:	2401      	movs	r4, #1
 80003a0:	22ff      	movs	r2, #255	; 0xff
 80003a2:	400c      	ands	r4, r1
 80003a4:	2000      	movs	r0, #0
 80003a6:	e7db      	b.n	8000360 <__aeabi_fmul+0x94>
 80003a8:	0038      	movs	r0, r7
 80003aa:	f001 fd8f 	bl	8001ecc <__clzsi2>
 80003ae:	2676      	movs	r6, #118	; 0x76
 80003b0:	1f43      	subs	r3, r0, #5
 80003b2:	409f      	lsls	r7, r3
 80003b4:	2300      	movs	r3, #0
 80003b6:	4276      	negs	r6, r6
 80003b8:	1a36      	subs	r6, r6, r0
 80003ba:	4699      	mov	r9, r3
 80003bc:	469a      	mov	sl, r3
 80003be:	e79d      	b.n	80002fc <__aeabi_fmul+0x30>
 80003c0:	230c      	movs	r3, #12
 80003c2:	4699      	mov	r9, r3
 80003c4:	3b09      	subs	r3, #9
 80003c6:	26ff      	movs	r6, #255	; 0xff
 80003c8:	469a      	mov	sl, r3
 80003ca:	e797      	b.n	80002fc <__aeabi_fmul+0x30>
 80003cc:	0028      	movs	r0, r5
 80003ce:	f001 fd7d 	bl	8001ecc <__clzsi2>
 80003d2:	1f43      	subs	r3, r0, #5
 80003d4:	409d      	lsls	r5, r3
 80003d6:	2376      	movs	r3, #118	; 0x76
 80003d8:	425b      	negs	r3, r3
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	2200      	movs	r2, #0
 80003de:	e79d      	b.n	800031c <__aeabi_fmul+0x50>
 80003e0:	2080      	movs	r0, #128	; 0x80
 80003e2:	2400      	movs	r4, #0
 80003e4:	03c0      	lsls	r0, r0, #15
 80003e6:	22ff      	movs	r2, #255	; 0xff
 80003e8:	e7ba      	b.n	8000360 <__aeabi_fmul+0x94>
 80003ea:	003d      	movs	r5, r7
 80003ec:	4652      	mov	r2, sl
 80003ee:	e7ab      	b.n	8000348 <__aeabi_fmul+0x7c>
 80003f0:	003d      	movs	r5, r7
 80003f2:	0021      	movs	r1, r4
 80003f4:	4652      	mov	r2, sl
 80003f6:	e7a7      	b.n	8000348 <__aeabi_fmul+0x7c>
 80003f8:	0c3b      	lsrs	r3, r7, #16
 80003fa:	469c      	mov	ip, r3
 80003fc:	042a      	lsls	r2, r5, #16
 80003fe:	0c12      	lsrs	r2, r2, #16
 8000400:	0c2b      	lsrs	r3, r5, #16
 8000402:	0014      	movs	r4, r2
 8000404:	4660      	mov	r0, ip
 8000406:	4665      	mov	r5, ip
 8000408:	043f      	lsls	r7, r7, #16
 800040a:	0c3f      	lsrs	r7, r7, #16
 800040c:	437c      	muls	r4, r7
 800040e:	4342      	muls	r2, r0
 8000410:	435d      	muls	r5, r3
 8000412:	437b      	muls	r3, r7
 8000414:	0c27      	lsrs	r7, r4, #16
 8000416:	189b      	adds	r3, r3, r2
 8000418:	18ff      	adds	r7, r7, r3
 800041a:	42ba      	cmp	r2, r7
 800041c:	d903      	bls.n	8000426 <__aeabi_fmul+0x15a>
 800041e:	2380      	movs	r3, #128	; 0x80
 8000420:	025b      	lsls	r3, r3, #9
 8000422:	469c      	mov	ip, r3
 8000424:	4465      	add	r5, ip
 8000426:	0424      	lsls	r4, r4, #16
 8000428:	043a      	lsls	r2, r7, #16
 800042a:	0c24      	lsrs	r4, r4, #16
 800042c:	1912      	adds	r2, r2, r4
 800042e:	0193      	lsls	r3, r2, #6
 8000430:	1e5c      	subs	r4, r3, #1
 8000432:	41a3      	sbcs	r3, r4
 8000434:	0c3f      	lsrs	r7, r7, #16
 8000436:	0e92      	lsrs	r2, r2, #26
 8000438:	197d      	adds	r5, r7, r5
 800043a:	431a      	orrs	r2, r3
 800043c:	01ad      	lsls	r5, r5, #6
 800043e:	4315      	orrs	r5, r2
 8000440:	012b      	lsls	r3, r5, #4
 8000442:	d504      	bpl.n	800044e <__aeabi_fmul+0x182>
 8000444:	2301      	movs	r3, #1
 8000446:	465e      	mov	r6, fp
 8000448:	086a      	lsrs	r2, r5, #1
 800044a:	401d      	ands	r5, r3
 800044c:	4315      	orrs	r5, r2
 800044e:	0032      	movs	r2, r6
 8000450:	327f      	adds	r2, #127	; 0x7f
 8000452:	2a00      	cmp	r2, #0
 8000454:	dd25      	ble.n	80004a2 <__aeabi_fmul+0x1d6>
 8000456:	076b      	lsls	r3, r5, #29
 8000458:	d004      	beq.n	8000464 <__aeabi_fmul+0x198>
 800045a:	230f      	movs	r3, #15
 800045c:	402b      	ands	r3, r5
 800045e:	2b04      	cmp	r3, #4
 8000460:	d000      	beq.n	8000464 <__aeabi_fmul+0x198>
 8000462:	3504      	adds	r5, #4
 8000464:	012b      	lsls	r3, r5, #4
 8000466:	d503      	bpl.n	8000470 <__aeabi_fmul+0x1a4>
 8000468:	0032      	movs	r2, r6
 800046a:	4b27      	ldr	r3, [pc, #156]	; (8000508 <__aeabi_fmul+0x23c>)
 800046c:	3280      	adds	r2, #128	; 0x80
 800046e:	401d      	ands	r5, r3
 8000470:	2afe      	cmp	r2, #254	; 0xfe
 8000472:	dc94      	bgt.n	800039e <__aeabi_fmul+0xd2>
 8000474:	2401      	movs	r4, #1
 8000476:	01a8      	lsls	r0, r5, #6
 8000478:	0a40      	lsrs	r0, r0, #9
 800047a:	b2d2      	uxtb	r2, r2
 800047c:	400c      	ands	r4, r1
 800047e:	e76f      	b.n	8000360 <__aeabi_fmul+0x94>
 8000480:	2080      	movs	r0, #128	; 0x80
 8000482:	03c0      	lsls	r0, r0, #15
 8000484:	4207      	tst	r7, r0
 8000486:	d007      	beq.n	8000498 <__aeabi_fmul+0x1cc>
 8000488:	4205      	tst	r5, r0
 800048a:	d105      	bne.n	8000498 <__aeabi_fmul+0x1cc>
 800048c:	4328      	orrs	r0, r5
 800048e:	0240      	lsls	r0, r0, #9
 8000490:	0a40      	lsrs	r0, r0, #9
 8000492:	4644      	mov	r4, r8
 8000494:	22ff      	movs	r2, #255	; 0xff
 8000496:	e763      	b.n	8000360 <__aeabi_fmul+0x94>
 8000498:	4338      	orrs	r0, r7
 800049a:	0240      	lsls	r0, r0, #9
 800049c:	0a40      	lsrs	r0, r0, #9
 800049e:	22ff      	movs	r2, #255	; 0xff
 80004a0:	e75e      	b.n	8000360 <__aeabi_fmul+0x94>
 80004a2:	2401      	movs	r4, #1
 80004a4:	1aa3      	subs	r3, r4, r2
 80004a6:	2b1b      	cmp	r3, #27
 80004a8:	dd05      	ble.n	80004b6 <__aeabi_fmul+0x1ea>
 80004aa:	400c      	ands	r4, r1
 80004ac:	2200      	movs	r2, #0
 80004ae:	2000      	movs	r0, #0
 80004b0:	e756      	b.n	8000360 <__aeabi_fmul+0x94>
 80004b2:	465e      	mov	r6, fp
 80004b4:	e7cb      	b.n	800044e <__aeabi_fmul+0x182>
 80004b6:	002a      	movs	r2, r5
 80004b8:	2020      	movs	r0, #32
 80004ba:	40da      	lsrs	r2, r3
 80004bc:	1ac3      	subs	r3, r0, r3
 80004be:	409d      	lsls	r5, r3
 80004c0:	002b      	movs	r3, r5
 80004c2:	1e5d      	subs	r5, r3, #1
 80004c4:	41ab      	sbcs	r3, r5
 80004c6:	4313      	orrs	r3, r2
 80004c8:	075a      	lsls	r2, r3, #29
 80004ca:	d004      	beq.n	80004d6 <__aeabi_fmul+0x20a>
 80004cc:	220f      	movs	r2, #15
 80004ce:	401a      	ands	r2, r3
 80004d0:	2a04      	cmp	r2, #4
 80004d2:	d000      	beq.n	80004d6 <__aeabi_fmul+0x20a>
 80004d4:	3304      	adds	r3, #4
 80004d6:	015a      	lsls	r2, r3, #5
 80004d8:	d504      	bpl.n	80004e4 <__aeabi_fmul+0x218>
 80004da:	2401      	movs	r4, #1
 80004dc:	2201      	movs	r2, #1
 80004de:	400c      	ands	r4, r1
 80004e0:	2000      	movs	r0, #0
 80004e2:	e73d      	b.n	8000360 <__aeabi_fmul+0x94>
 80004e4:	2401      	movs	r4, #1
 80004e6:	019b      	lsls	r3, r3, #6
 80004e8:	0a58      	lsrs	r0, r3, #9
 80004ea:	400c      	ands	r4, r1
 80004ec:	2200      	movs	r2, #0
 80004ee:	e737      	b.n	8000360 <__aeabi_fmul+0x94>
 80004f0:	2080      	movs	r0, #128	; 0x80
 80004f2:	2401      	movs	r4, #1
 80004f4:	03c0      	lsls	r0, r0, #15
 80004f6:	4328      	orrs	r0, r5
 80004f8:	0240      	lsls	r0, r0, #9
 80004fa:	0a40      	lsrs	r0, r0, #9
 80004fc:	400c      	ands	r4, r1
 80004fe:	22ff      	movs	r2, #255	; 0xff
 8000500:	e72e      	b.n	8000360 <__aeabi_fmul+0x94>
 8000502:	46c0      	nop			; (mov r8, r8)
 8000504:	08004ad0 	.word	0x08004ad0
 8000508:	f7ffffff 	.word	0xf7ffffff

0800050c <__aeabi_fsub>:
 800050c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800050e:	464f      	mov	r7, r9
 8000510:	46d6      	mov	lr, sl
 8000512:	4646      	mov	r6, r8
 8000514:	0044      	lsls	r4, r0, #1
 8000516:	b5c0      	push	{r6, r7, lr}
 8000518:	0fc2      	lsrs	r2, r0, #31
 800051a:	0247      	lsls	r7, r0, #9
 800051c:	0248      	lsls	r0, r1, #9
 800051e:	0a40      	lsrs	r0, r0, #9
 8000520:	4684      	mov	ip, r0
 8000522:	4666      	mov	r6, ip
 8000524:	0a7b      	lsrs	r3, r7, #9
 8000526:	0048      	lsls	r0, r1, #1
 8000528:	0fc9      	lsrs	r1, r1, #31
 800052a:	469a      	mov	sl, r3
 800052c:	0e24      	lsrs	r4, r4, #24
 800052e:	0015      	movs	r5, r2
 8000530:	00db      	lsls	r3, r3, #3
 8000532:	0e00      	lsrs	r0, r0, #24
 8000534:	4689      	mov	r9, r1
 8000536:	00f6      	lsls	r6, r6, #3
 8000538:	28ff      	cmp	r0, #255	; 0xff
 800053a:	d100      	bne.n	800053e <__aeabi_fsub+0x32>
 800053c:	e08f      	b.n	800065e <__aeabi_fsub+0x152>
 800053e:	2101      	movs	r1, #1
 8000540:	464f      	mov	r7, r9
 8000542:	404f      	eors	r7, r1
 8000544:	0039      	movs	r1, r7
 8000546:	4291      	cmp	r1, r2
 8000548:	d066      	beq.n	8000618 <__aeabi_fsub+0x10c>
 800054a:	1a22      	subs	r2, r4, r0
 800054c:	2a00      	cmp	r2, #0
 800054e:	dc00      	bgt.n	8000552 <__aeabi_fsub+0x46>
 8000550:	e09d      	b.n	800068e <__aeabi_fsub+0x182>
 8000552:	2800      	cmp	r0, #0
 8000554:	d13d      	bne.n	80005d2 <__aeabi_fsub+0xc6>
 8000556:	2e00      	cmp	r6, #0
 8000558:	d100      	bne.n	800055c <__aeabi_fsub+0x50>
 800055a:	e08b      	b.n	8000674 <__aeabi_fsub+0x168>
 800055c:	1e51      	subs	r1, r2, #1
 800055e:	2900      	cmp	r1, #0
 8000560:	d000      	beq.n	8000564 <__aeabi_fsub+0x58>
 8000562:	e0b5      	b.n	80006d0 <__aeabi_fsub+0x1c4>
 8000564:	2401      	movs	r4, #1
 8000566:	1b9b      	subs	r3, r3, r6
 8000568:	015a      	lsls	r2, r3, #5
 800056a:	d544      	bpl.n	80005f6 <__aeabi_fsub+0xea>
 800056c:	019b      	lsls	r3, r3, #6
 800056e:	099f      	lsrs	r7, r3, #6
 8000570:	0038      	movs	r0, r7
 8000572:	f001 fcab 	bl	8001ecc <__clzsi2>
 8000576:	3805      	subs	r0, #5
 8000578:	4087      	lsls	r7, r0
 800057a:	4284      	cmp	r4, r0
 800057c:	dd00      	ble.n	8000580 <__aeabi_fsub+0x74>
 800057e:	e096      	b.n	80006ae <__aeabi_fsub+0x1a2>
 8000580:	1b04      	subs	r4, r0, r4
 8000582:	003a      	movs	r2, r7
 8000584:	2020      	movs	r0, #32
 8000586:	3401      	adds	r4, #1
 8000588:	40e2      	lsrs	r2, r4
 800058a:	1b04      	subs	r4, r0, r4
 800058c:	40a7      	lsls	r7, r4
 800058e:	003b      	movs	r3, r7
 8000590:	1e5f      	subs	r7, r3, #1
 8000592:	41bb      	sbcs	r3, r7
 8000594:	2400      	movs	r4, #0
 8000596:	4313      	orrs	r3, r2
 8000598:	075a      	lsls	r2, r3, #29
 800059a:	d004      	beq.n	80005a6 <__aeabi_fsub+0x9a>
 800059c:	220f      	movs	r2, #15
 800059e:	401a      	ands	r2, r3
 80005a0:	2a04      	cmp	r2, #4
 80005a2:	d000      	beq.n	80005a6 <__aeabi_fsub+0x9a>
 80005a4:	3304      	adds	r3, #4
 80005a6:	015a      	lsls	r2, r3, #5
 80005a8:	d527      	bpl.n	80005fa <__aeabi_fsub+0xee>
 80005aa:	3401      	adds	r4, #1
 80005ac:	2cff      	cmp	r4, #255	; 0xff
 80005ae:	d100      	bne.n	80005b2 <__aeabi_fsub+0xa6>
 80005b0:	e079      	b.n	80006a6 <__aeabi_fsub+0x19a>
 80005b2:	2201      	movs	r2, #1
 80005b4:	019b      	lsls	r3, r3, #6
 80005b6:	0a5b      	lsrs	r3, r3, #9
 80005b8:	b2e4      	uxtb	r4, r4
 80005ba:	402a      	ands	r2, r5
 80005bc:	025b      	lsls	r3, r3, #9
 80005be:	05e4      	lsls	r4, r4, #23
 80005c0:	0a58      	lsrs	r0, r3, #9
 80005c2:	07d2      	lsls	r2, r2, #31
 80005c4:	4320      	orrs	r0, r4
 80005c6:	4310      	orrs	r0, r2
 80005c8:	bc1c      	pop	{r2, r3, r4}
 80005ca:	4690      	mov	r8, r2
 80005cc:	4699      	mov	r9, r3
 80005ce:	46a2      	mov	sl, r4
 80005d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005d2:	2cff      	cmp	r4, #255	; 0xff
 80005d4:	d0e0      	beq.n	8000598 <__aeabi_fsub+0x8c>
 80005d6:	2180      	movs	r1, #128	; 0x80
 80005d8:	04c9      	lsls	r1, r1, #19
 80005da:	430e      	orrs	r6, r1
 80005dc:	2a1b      	cmp	r2, #27
 80005de:	dc7b      	bgt.n	80006d8 <__aeabi_fsub+0x1cc>
 80005e0:	0031      	movs	r1, r6
 80005e2:	2020      	movs	r0, #32
 80005e4:	40d1      	lsrs	r1, r2
 80005e6:	1a82      	subs	r2, r0, r2
 80005e8:	4096      	lsls	r6, r2
 80005ea:	1e72      	subs	r2, r6, #1
 80005ec:	4196      	sbcs	r6, r2
 80005ee:	430e      	orrs	r6, r1
 80005f0:	1b9b      	subs	r3, r3, r6
 80005f2:	015a      	lsls	r2, r3, #5
 80005f4:	d4ba      	bmi.n	800056c <__aeabi_fsub+0x60>
 80005f6:	075a      	lsls	r2, r3, #29
 80005f8:	d1d0      	bne.n	800059c <__aeabi_fsub+0x90>
 80005fa:	2201      	movs	r2, #1
 80005fc:	08df      	lsrs	r7, r3, #3
 80005fe:	402a      	ands	r2, r5
 8000600:	2cff      	cmp	r4, #255	; 0xff
 8000602:	d133      	bne.n	800066c <__aeabi_fsub+0x160>
 8000604:	2f00      	cmp	r7, #0
 8000606:	d100      	bne.n	800060a <__aeabi_fsub+0xfe>
 8000608:	e0a8      	b.n	800075c <__aeabi_fsub+0x250>
 800060a:	2380      	movs	r3, #128	; 0x80
 800060c:	03db      	lsls	r3, r3, #15
 800060e:	433b      	orrs	r3, r7
 8000610:	025b      	lsls	r3, r3, #9
 8000612:	0a5b      	lsrs	r3, r3, #9
 8000614:	24ff      	movs	r4, #255	; 0xff
 8000616:	e7d1      	b.n	80005bc <__aeabi_fsub+0xb0>
 8000618:	1a21      	subs	r1, r4, r0
 800061a:	2900      	cmp	r1, #0
 800061c:	dd4c      	ble.n	80006b8 <__aeabi_fsub+0x1ac>
 800061e:	2800      	cmp	r0, #0
 8000620:	d02a      	beq.n	8000678 <__aeabi_fsub+0x16c>
 8000622:	2cff      	cmp	r4, #255	; 0xff
 8000624:	d0b8      	beq.n	8000598 <__aeabi_fsub+0x8c>
 8000626:	2080      	movs	r0, #128	; 0x80
 8000628:	04c0      	lsls	r0, r0, #19
 800062a:	4306      	orrs	r6, r0
 800062c:	291b      	cmp	r1, #27
 800062e:	dd00      	ble.n	8000632 <__aeabi_fsub+0x126>
 8000630:	e0af      	b.n	8000792 <__aeabi_fsub+0x286>
 8000632:	0030      	movs	r0, r6
 8000634:	2720      	movs	r7, #32
 8000636:	40c8      	lsrs	r0, r1
 8000638:	1a79      	subs	r1, r7, r1
 800063a:	408e      	lsls	r6, r1
 800063c:	1e71      	subs	r1, r6, #1
 800063e:	418e      	sbcs	r6, r1
 8000640:	4306      	orrs	r6, r0
 8000642:	199b      	adds	r3, r3, r6
 8000644:	0159      	lsls	r1, r3, #5
 8000646:	d5d6      	bpl.n	80005f6 <__aeabi_fsub+0xea>
 8000648:	3401      	adds	r4, #1
 800064a:	2cff      	cmp	r4, #255	; 0xff
 800064c:	d100      	bne.n	8000650 <__aeabi_fsub+0x144>
 800064e:	e085      	b.n	800075c <__aeabi_fsub+0x250>
 8000650:	2201      	movs	r2, #1
 8000652:	497a      	ldr	r1, [pc, #488]	; (800083c <__aeabi_fsub+0x330>)
 8000654:	401a      	ands	r2, r3
 8000656:	085b      	lsrs	r3, r3, #1
 8000658:	400b      	ands	r3, r1
 800065a:	4313      	orrs	r3, r2
 800065c:	e79c      	b.n	8000598 <__aeabi_fsub+0x8c>
 800065e:	2e00      	cmp	r6, #0
 8000660:	d000      	beq.n	8000664 <__aeabi_fsub+0x158>
 8000662:	e770      	b.n	8000546 <__aeabi_fsub+0x3a>
 8000664:	e76b      	b.n	800053e <__aeabi_fsub+0x32>
 8000666:	1e3b      	subs	r3, r7, #0
 8000668:	d1c5      	bne.n	80005f6 <__aeabi_fsub+0xea>
 800066a:	2200      	movs	r2, #0
 800066c:	027b      	lsls	r3, r7, #9
 800066e:	0a5b      	lsrs	r3, r3, #9
 8000670:	b2e4      	uxtb	r4, r4
 8000672:	e7a3      	b.n	80005bc <__aeabi_fsub+0xb0>
 8000674:	0014      	movs	r4, r2
 8000676:	e78f      	b.n	8000598 <__aeabi_fsub+0x8c>
 8000678:	2e00      	cmp	r6, #0
 800067a:	d04d      	beq.n	8000718 <__aeabi_fsub+0x20c>
 800067c:	1e48      	subs	r0, r1, #1
 800067e:	2800      	cmp	r0, #0
 8000680:	d157      	bne.n	8000732 <__aeabi_fsub+0x226>
 8000682:	199b      	adds	r3, r3, r6
 8000684:	2401      	movs	r4, #1
 8000686:	015a      	lsls	r2, r3, #5
 8000688:	d5b5      	bpl.n	80005f6 <__aeabi_fsub+0xea>
 800068a:	2402      	movs	r4, #2
 800068c:	e7e0      	b.n	8000650 <__aeabi_fsub+0x144>
 800068e:	2a00      	cmp	r2, #0
 8000690:	d125      	bne.n	80006de <__aeabi_fsub+0x1d2>
 8000692:	1c62      	adds	r2, r4, #1
 8000694:	b2d2      	uxtb	r2, r2
 8000696:	2a01      	cmp	r2, #1
 8000698:	dd72      	ble.n	8000780 <__aeabi_fsub+0x274>
 800069a:	1b9f      	subs	r7, r3, r6
 800069c:	017a      	lsls	r2, r7, #5
 800069e:	d535      	bpl.n	800070c <__aeabi_fsub+0x200>
 80006a0:	1af7      	subs	r7, r6, r3
 80006a2:	000d      	movs	r5, r1
 80006a4:	e764      	b.n	8000570 <__aeabi_fsub+0x64>
 80006a6:	2201      	movs	r2, #1
 80006a8:	2300      	movs	r3, #0
 80006aa:	402a      	ands	r2, r5
 80006ac:	e786      	b.n	80005bc <__aeabi_fsub+0xb0>
 80006ae:	003b      	movs	r3, r7
 80006b0:	4a63      	ldr	r2, [pc, #396]	; (8000840 <__aeabi_fsub+0x334>)
 80006b2:	1a24      	subs	r4, r4, r0
 80006b4:	4013      	ands	r3, r2
 80006b6:	e76f      	b.n	8000598 <__aeabi_fsub+0x8c>
 80006b8:	2900      	cmp	r1, #0
 80006ba:	d16c      	bne.n	8000796 <__aeabi_fsub+0x28a>
 80006bc:	1c61      	adds	r1, r4, #1
 80006be:	b2c8      	uxtb	r0, r1
 80006c0:	2801      	cmp	r0, #1
 80006c2:	dd4e      	ble.n	8000762 <__aeabi_fsub+0x256>
 80006c4:	29ff      	cmp	r1, #255	; 0xff
 80006c6:	d049      	beq.n	800075c <__aeabi_fsub+0x250>
 80006c8:	199b      	adds	r3, r3, r6
 80006ca:	085b      	lsrs	r3, r3, #1
 80006cc:	000c      	movs	r4, r1
 80006ce:	e763      	b.n	8000598 <__aeabi_fsub+0x8c>
 80006d0:	2aff      	cmp	r2, #255	; 0xff
 80006d2:	d041      	beq.n	8000758 <__aeabi_fsub+0x24c>
 80006d4:	000a      	movs	r2, r1
 80006d6:	e781      	b.n	80005dc <__aeabi_fsub+0xd0>
 80006d8:	2601      	movs	r6, #1
 80006da:	1b9b      	subs	r3, r3, r6
 80006dc:	e789      	b.n	80005f2 <__aeabi_fsub+0xe6>
 80006de:	2c00      	cmp	r4, #0
 80006e0:	d01c      	beq.n	800071c <__aeabi_fsub+0x210>
 80006e2:	28ff      	cmp	r0, #255	; 0xff
 80006e4:	d021      	beq.n	800072a <__aeabi_fsub+0x21e>
 80006e6:	2480      	movs	r4, #128	; 0x80
 80006e8:	04e4      	lsls	r4, r4, #19
 80006ea:	4252      	negs	r2, r2
 80006ec:	4323      	orrs	r3, r4
 80006ee:	2a1b      	cmp	r2, #27
 80006f0:	dd00      	ble.n	80006f4 <__aeabi_fsub+0x1e8>
 80006f2:	e096      	b.n	8000822 <__aeabi_fsub+0x316>
 80006f4:	001c      	movs	r4, r3
 80006f6:	2520      	movs	r5, #32
 80006f8:	40d4      	lsrs	r4, r2
 80006fa:	1aaa      	subs	r2, r5, r2
 80006fc:	4093      	lsls	r3, r2
 80006fe:	1e5a      	subs	r2, r3, #1
 8000700:	4193      	sbcs	r3, r2
 8000702:	4323      	orrs	r3, r4
 8000704:	1af3      	subs	r3, r6, r3
 8000706:	0004      	movs	r4, r0
 8000708:	000d      	movs	r5, r1
 800070a:	e72d      	b.n	8000568 <__aeabi_fsub+0x5c>
 800070c:	2f00      	cmp	r7, #0
 800070e:	d000      	beq.n	8000712 <__aeabi_fsub+0x206>
 8000710:	e72e      	b.n	8000570 <__aeabi_fsub+0x64>
 8000712:	2200      	movs	r2, #0
 8000714:	2400      	movs	r4, #0
 8000716:	e7a9      	b.n	800066c <__aeabi_fsub+0x160>
 8000718:	000c      	movs	r4, r1
 800071a:	e73d      	b.n	8000598 <__aeabi_fsub+0x8c>
 800071c:	2b00      	cmp	r3, #0
 800071e:	d058      	beq.n	80007d2 <__aeabi_fsub+0x2c6>
 8000720:	43d2      	mvns	r2, r2
 8000722:	2a00      	cmp	r2, #0
 8000724:	d0ee      	beq.n	8000704 <__aeabi_fsub+0x1f8>
 8000726:	28ff      	cmp	r0, #255	; 0xff
 8000728:	d1e1      	bne.n	80006ee <__aeabi_fsub+0x1e2>
 800072a:	0033      	movs	r3, r6
 800072c:	24ff      	movs	r4, #255	; 0xff
 800072e:	000d      	movs	r5, r1
 8000730:	e732      	b.n	8000598 <__aeabi_fsub+0x8c>
 8000732:	29ff      	cmp	r1, #255	; 0xff
 8000734:	d010      	beq.n	8000758 <__aeabi_fsub+0x24c>
 8000736:	0001      	movs	r1, r0
 8000738:	e778      	b.n	800062c <__aeabi_fsub+0x120>
 800073a:	2b00      	cmp	r3, #0
 800073c:	d06e      	beq.n	800081c <__aeabi_fsub+0x310>
 800073e:	24ff      	movs	r4, #255	; 0xff
 8000740:	2e00      	cmp	r6, #0
 8000742:	d100      	bne.n	8000746 <__aeabi_fsub+0x23a>
 8000744:	e728      	b.n	8000598 <__aeabi_fsub+0x8c>
 8000746:	2280      	movs	r2, #128	; 0x80
 8000748:	4651      	mov	r1, sl
 800074a:	03d2      	lsls	r2, r2, #15
 800074c:	4211      	tst	r1, r2
 800074e:	d003      	beq.n	8000758 <__aeabi_fsub+0x24c>
 8000750:	4661      	mov	r1, ip
 8000752:	4211      	tst	r1, r2
 8000754:	d100      	bne.n	8000758 <__aeabi_fsub+0x24c>
 8000756:	0033      	movs	r3, r6
 8000758:	24ff      	movs	r4, #255	; 0xff
 800075a:	e71d      	b.n	8000598 <__aeabi_fsub+0x8c>
 800075c:	24ff      	movs	r4, #255	; 0xff
 800075e:	2300      	movs	r3, #0
 8000760:	e72c      	b.n	80005bc <__aeabi_fsub+0xb0>
 8000762:	2c00      	cmp	r4, #0
 8000764:	d1e9      	bne.n	800073a <__aeabi_fsub+0x22e>
 8000766:	2b00      	cmp	r3, #0
 8000768:	d063      	beq.n	8000832 <__aeabi_fsub+0x326>
 800076a:	2e00      	cmp	r6, #0
 800076c:	d100      	bne.n	8000770 <__aeabi_fsub+0x264>
 800076e:	e713      	b.n	8000598 <__aeabi_fsub+0x8c>
 8000770:	199b      	adds	r3, r3, r6
 8000772:	015a      	lsls	r2, r3, #5
 8000774:	d400      	bmi.n	8000778 <__aeabi_fsub+0x26c>
 8000776:	e73e      	b.n	80005f6 <__aeabi_fsub+0xea>
 8000778:	4a31      	ldr	r2, [pc, #196]	; (8000840 <__aeabi_fsub+0x334>)
 800077a:	000c      	movs	r4, r1
 800077c:	4013      	ands	r3, r2
 800077e:	e70b      	b.n	8000598 <__aeabi_fsub+0x8c>
 8000780:	2c00      	cmp	r4, #0
 8000782:	d11e      	bne.n	80007c2 <__aeabi_fsub+0x2b6>
 8000784:	2b00      	cmp	r3, #0
 8000786:	d12f      	bne.n	80007e8 <__aeabi_fsub+0x2dc>
 8000788:	2e00      	cmp	r6, #0
 800078a:	d04f      	beq.n	800082c <__aeabi_fsub+0x320>
 800078c:	0033      	movs	r3, r6
 800078e:	000d      	movs	r5, r1
 8000790:	e702      	b.n	8000598 <__aeabi_fsub+0x8c>
 8000792:	2601      	movs	r6, #1
 8000794:	e755      	b.n	8000642 <__aeabi_fsub+0x136>
 8000796:	2c00      	cmp	r4, #0
 8000798:	d11f      	bne.n	80007da <__aeabi_fsub+0x2ce>
 800079a:	2b00      	cmp	r3, #0
 800079c:	d043      	beq.n	8000826 <__aeabi_fsub+0x31a>
 800079e:	43c9      	mvns	r1, r1
 80007a0:	2900      	cmp	r1, #0
 80007a2:	d00b      	beq.n	80007bc <__aeabi_fsub+0x2b0>
 80007a4:	28ff      	cmp	r0, #255	; 0xff
 80007a6:	d039      	beq.n	800081c <__aeabi_fsub+0x310>
 80007a8:	291b      	cmp	r1, #27
 80007aa:	dc44      	bgt.n	8000836 <__aeabi_fsub+0x32a>
 80007ac:	001c      	movs	r4, r3
 80007ae:	2720      	movs	r7, #32
 80007b0:	40cc      	lsrs	r4, r1
 80007b2:	1a79      	subs	r1, r7, r1
 80007b4:	408b      	lsls	r3, r1
 80007b6:	1e59      	subs	r1, r3, #1
 80007b8:	418b      	sbcs	r3, r1
 80007ba:	4323      	orrs	r3, r4
 80007bc:	199b      	adds	r3, r3, r6
 80007be:	0004      	movs	r4, r0
 80007c0:	e740      	b.n	8000644 <__aeabi_fsub+0x138>
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d11a      	bne.n	80007fc <__aeabi_fsub+0x2f0>
 80007c6:	2e00      	cmp	r6, #0
 80007c8:	d124      	bne.n	8000814 <__aeabi_fsub+0x308>
 80007ca:	2780      	movs	r7, #128	; 0x80
 80007cc:	2200      	movs	r2, #0
 80007ce:	03ff      	lsls	r7, r7, #15
 80007d0:	e71b      	b.n	800060a <__aeabi_fsub+0xfe>
 80007d2:	0033      	movs	r3, r6
 80007d4:	0004      	movs	r4, r0
 80007d6:	000d      	movs	r5, r1
 80007d8:	e6de      	b.n	8000598 <__aeabi_fsub+0x8c>
 80007da:	28ff      	cmp	r0, #255	; 0xff
 80007dc:	d01e      	beq.n	800081c <__aeabi_fsub+0x310>
 80007de:	2480      	movs	r4, #128	; 0x80
 80007e0:	04e4      	lsls	r4, r4, #19
 80007e2:	4249      	negs	r1, r1
 80007e4:	4323      	orrs	r3, r4
 80007e6:	e7df      	b.n	80007a8 <__aeabi_fsub+0x29c>
 80007e8:	2e00      	cmp	r6, #0
 80007ea:	d100      	bne.n	80007ee <__aeabi_fsub+0x2e2>
 80007ec:	e6d4      	b.n	8000598 <__aeabi_fsub+0x8c>
 80007ee:	1b9f      	subs	r7, r3, r6
 80007f0:	017a      	lsls	r2, r7, #5
 80007f2:	d400      	bmi.n	80007f6 <__aeabi_fsub+0x2ea>
 80007f4:	e737      	b.n	8000666 <__aeabi_fsub+0x15a>
 80007f6:	1af3      	subs	r3, r6, r3
 80007f8:	000d      	movs	r5, r1
 80007fa:	e6cd      	b.n	8000598 <__aeabi_fsub+0x8c>
 80007fc:	24ff      	movs	r4, #255	; 0xff
 80007fe:	2e00      	cmp	r6, #0
 8000800:	d100      	bne.n	8000804 <__aeabi_fsub+0x2f8>
 8000802:	e6c9      	b.n	8000598 <__aeabi_fsub+0x8c>
 8000804:	2280      	movs	r2, #128	; 0x80
 8000806:	4650      	mov	r0, sl
 8000808:	03d2      	lsls	r2, r2, #15
 800080a:	4210      	tst	r0, r2
 800080c:	d0a4      	beq.n	8000758 <__aeabi_fsub+0x24c>
 800080e:	4660      	mov	r0, ip
 8000810:	4210      	tst	r0, r2
 8000812:	d1a1      	bne.n	8000758 <__aeabi_fsub+0x24c>
 8000814:	0033      	movs	r3, r6
 8000816:	000d      	movs	r5, r1
 8000818:	24ff      	movs	r4, #255	; 0xff
 800081a:	e6bd      	b.n	8000598 <__aeabi_fsub+0x8c>
 800081c:	0033      	movs	r3, r6
 800081e:	24ff      	movs	r4, #255	; 0xff
 8000820:	e6ba      	b.n	8000598 <__aeabi_fsub+0x8c>
 8000822:	2301      	movs	r3, #1
 8000824:	e76e      	b.n	8000704 <__aeabi_fsub+0x1f8>
 8000826:	0033      	movs	r3, r6
 8000828:	0004      	movs	r4, r0
 800082a:	e6b5      	b.n	8000598 <__aeabi_fsub+0x8c>
 800082c:	2700      	movs	r7, #0
 800082e:	2200      	movs	r2, #0
 8000830:	e71c      	b.n	800066c <__aeabi_fsub+0x160>
 8000832:	0033      	movs	r3, r6
 8000834:	e6b0      	b.n	8000598 <__aeabi_fsub+0x8c>
 8000836:	2301      	movs	r3, #1
 8000838:	e7c0      	b.n	80007bc <__aeabi_fsub+0x2b0>
 800083a:	46c0      	nop			; (mov r8, r8)
 800083c:	7dffffff 	.word	0x7dffffff
 8000840:	fbffffff 	.word	0xfbffffff

08000844 <__aeabi_f2iz>:
 8000844:	0241      	lsls	r1, r0, #9
 8000846:	0043      	lsls	r3, r0, #1
 8000848:	0fc2      	lsrs	r2, r0, #31
 800084a:	0a49      	lsrs	r1, r1, #9
 800084c:	0e1b      	lsrs	r3, r3, #24
 800084e:	2000      	movs	r0, #0
 8000850:	2b7e      	cmp	r3, #126	; 0x7e
 8000852:	dd0d      	ble.n	8000870 <__aeabi_f2iz+0x2c>
 8000854:	2b9d      	cmp	r3, #157	; 0x9d
 8000856:	dc0c      	bgt.n	8000872 <__aeabi_f2iz+0x2e>
 8000858:	2080      	movs	r0, #128	; 0x80
 800085a:	0400      	lsls	r0, r0, #16
 800085c:	4301      	orrs	r1, r0
 800085e:	2b95      	cmp	r3, #149	; 0x95
 8000860:	dc0a      	bgt.n	8000878 <__aeabi_f2iz+0x34>
 8000862:	2096      	movs	r0, #150	; 0x96
 8000864:	1ac3      	subs	r3, r0, r3
 8000866:	40d9      	lsrs	r1, r3
 8000868:	4248      	negs	r0, r1
 800086a:	2a00      	cmp	r2, #0
 800086c:	d100      	bne.n	8000870 <__aeabi_f2iz+0x2c>
 800086e:	0008      	movs	r0, r1
 8000870:	4770      	bx	lr
 8000872:	4b03      	ldr	r3, [pc, #12]	; (8000880 <__aeabi_f2iz+0x3c>)
 8000874:	18d0      	adds	r0, r2, r3
 8000876:	e7fb      	b.n	8000870 <__aeabi_f2iz+0x2c>
 8000878:	3b96      	subs	r3, #150	; 0x96
 800087a:	4099      	lsls	r1, r3
 800087c:	e7f4      	b.n	8000868 <__aeabi_f2iz+0x24>
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	7fffffff 	.word	0x7fffffff

08000884 <__aeabi_ddiv>:
 8000884:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000886:	4657      	mov	r7, sl
 8000888:	4645      	mov	r5, r8
 800088a:	46de      	mov	lr, fp
 800088c:	464e      	mov	r6, r9
 800088e:	b5e0      	push	{r5, r6, r7, lr}
 8000890:	004c      	lsls	r4, r1, #1
 8000892:	030e      	lsls	r6, r1, #12
 8000894:	b087      	sub	sp, #28
 8000896:	4683      	mov	fp, r0
 8000898:	4692      	mov	sl, r2
 800089a:	001d      	movs	r5, r3
 800089c:	4680      	mov	r8, r0
 800089e:	0b36      	lsrs	r6, r6, #12
 80008a0:	0d64      	lsrs	r4, r4, #21
 80008a2:	0fcf      	lsrs	r7, r1, #31
 80008a4:	2c00      	cmp	r4, #0
 80008a6:	d04f      	beq.n	8000948 <__aeabi_ddiv+0xc4>
 80008a8:	4b6f      	ldr	r3, [pc, #444]	; (8000a68 <__aeabi_ddiv+0x1e4>)
 80008aa:	429c      	cmp	r4, r3
 80008ac:	d035      	beq.n	800091a <__aeabi_ddiv+0x96>
 80008ae:	2380      	movs	r3, #128	; 0x80
 80008b0:	0f42      	lsrs	r2, r0, #29
 80008b2:	041b      	lsls	r3, r3, #16
 80008b4:	00f6      	lsls	r6, r6, #3
 80008b6:	4313      	orrs	r3, r2
 80008b8:	4333      	orrs	r3, r6
 80008ba:	4699      	mov	r9, r3
 80008bc:	00c3      	lsls	r3, r0, #3
 80008be:	4698      	mov	r8, r3
 80008c0:	4b6a      	ldr	r3, [pc, #424]	; (8000a6c <__aeabi_ddiv+0x1e8>)
 80008c2:	2600      	movs	r6, #0
 80008c4:	469c      	mov	ip, r3
 80008c6:	2300      	movs	r3, #0
 80008c8:	4464      	add	r4, ip
 80008ca:	9303      	str	r3, [sp, #12]
 80008cc:	032b      	lsls	r3, r5, #12
 80008ce:	0b1b      	lsrs	r3, r3, #12
 80008d0:	469b      	mov	fp, r3
 80008d2:	006b      	lsls	r3, r5, #1
 80008d4:	0fed      	lsrs	r5, r5, #31
 80008d6:	4650      	mov	r0, sl
 80008d8:	0d5b      	lsrs	r3, r3, #21
 80008da:	9501      	str	r5, [sp, #4]
 80008dc:	d05e      	beq.n	800099c <__aeabi_ddiv+0x118>
 80008de:	4a62      	ldr	r2, [pc, #392]	; (8000a68 <__aeabi_ddiv+0x1e4>)
 80008e0:	4293      	cmp	r3, r2
 80008e2:	d053      	beq.n	800098c <__aeabi_ddiv+0x108>
 80008e4:	465a      	mov	r2, fp
 80008e6:	00d1      	lsls	r1, r2, #3
 80008e8:	2280      	movs	r2, #128	; 0x80
 80008ea:	0f40      	lsrs	r0, r0, #29
 80008ec:	0412      	lsls	r2, r2, #16
 80008ee:	4302      	orrs	r2, r0
 80008f0:	430a      	orrs	r2, r1
 80008f2:	4693      	mov	fp, r2
 80008f4:	4652      	mov	r2, sl
 80008f6:	00d1      	lsls	r1, r2, #3
 80008f8:	4a5c      	ldr	r2, [pc, #368]	; (8000a6c <__aeabi_ddiv+0x1e8>)
 80008fa:	4694      	mov	ip, r2
 80008fc:	2200      	movs	r2, #0
 80008fe:	4463      	add	r3, ip
 8000900:	0038      	movs	r0, r7
 8000902:	4068      	eors	r0, r5
 8000904:	4684      	mov	ip, r0
 8000906:	9002      	str	r0, [sp, #8]
 8000908:	1ae4      	subs	r4, r4, r3
 800090a:	4316      	orrs	r6, r2
 800090c:	2e0f      	cmp	r6, #15
 800090e:	d900      	bls.n	8000912 <__aeabi_ddiv+0x8e>
 8000910:	e0b4      	b.n	8000a7c <__aeabi_ddiv+0x1f8>
 8000912:	4b57      	ldr	r3, [pc, #348]	; (8000a70 <__aeabi_ddiv+0x1ec>)
 8000914:	00b6      	lsls	r6, r6, #2
 8000916:	599b      	ldr	r3, [r3, r6]
 8000918:	469f      	mov	pc, r3
 800091a:	0003      	movs	r3, r0
 800091c:	4333      	orrs	r3, r6
 800091e:	4699      	mov	r9, r3
 8000920:	d16c      	bne.n	80009fc <__aeabi_ddiv+0x178>
 8000922:	2300      	movs	r3, #0
 8000924:	4698      	mov	r8, r3
 8000926:	3302      	adds	r3, #2
 8000928:	2608      	movs	r6, #8
 800092a:	9303      	str	r3, [sp, #12]
 800092c:	e7ce      	b.n	80008cc <__aeabi_ddiv+0x48>
 800092e:	46cb      	mov	fp, r9
 8000930:	4641      	mov	r1, r8
 8000932:	9a03      	ldr	r2, [sp, #12]
 8000934:	9701      	str	r7, [sp, #4]
 8000936:	2a02      	cmp	r2, #2
 8000938:	d165      	bne.n	8000a06 <__aeabi_ddiv+0x182>
 800093a:	9b01      	ldr	r3, [sp, #4]
 800093c:	4c4a      	ldr	r4, [pc, #296]	; (8000a68 <__aeabi_ddiv+0x1e4>)
 800093e:	469c      	mov	ip, r3
 8000940:	2300      	movs	r3, #0
 8000942:	2200      	movs	r2, #0
 8000944:	4698      	mov	r8, r3
 8000946:	e06b      	b.n	8000a20 <__aeabi_ddiv+0x19c>
 8000948:	0003      	movs	r3, r0
 800094a:	4333      	orrs	r3, r6
 800094c:	4699      	mov	r9, r3
 800094e:	d04e      	beq.n	80009ee <__aeabi_ddiv+0x16a>
 8000950:	2e00      	cmp	r6, #0
 8000952:	d100      	bne.n	8000956 <__aeabi_ddiv+0xd2>
 8000954:	e1bc      	b.n	8000cd0 <__aeabi_ddiv+0x44c>
 8000956:	0030      	movs	r0, r6
 8000958:	f001 fab8 	bl	8001ecc <__clzsi2>
 800095c:	0003      	movs	r3, r0
 800095e:	3b0b      	subs	r3, #11
 8000960:	2b1c      	cmp	r3, #28
 8000962:	dd00      	ble.n	8000966 <__aeabi_ddiv+0xe2>
 8000964:	e1ac      	b.n	8000cc0 <__aeabi_ddiv+0x43c>
 8000966:	221d      	movs	r2, #29
 8000968:	1ad3      	subs	r3, r2, r3
 800096a:	465a      	mov	r2, fp
 800096c:	0001      	movs	r1, r0
 800096e:	40da      	lsrs	r2, r3
 8000970:	3908      	subs	r1, #8
 8000972:	408e      	lsls	r6, r1
 8000974:	0013      	movs	r3, r2
 8000976:	4333      	orrs	r3, r6
 8000978:	4699      	mov	r9, r3
 800097a:	465b      	mov	r3, fp
 800097c:	408b      	lsls	r3, r1
 800097e:	4698      	mov	r8, r3
 8000980:	2300      	movs	r3, #0
 8000982:	4c3c      	ldr	r4, [pc, #240]	; (8000a74 <__aeabi_ddiv+0x1f0>)
 8000984:	2600      	movs	r6, #0
 8000986:	1a24      	subs	r4, r4, r0
 8000988:	9303      	str	r3, [sp, #12]
 800098a:	e79f      	b.n	80008cc <__aeabi_ddiv+0x48>
 800098c:	4651      	mov	r1, sl
 800098e:	465a      	mov	r2, fp
 8000990:	4311      	orrs	r1, r2
 8000992:	d129      	bne.n	80009e8 <__aeabi_ddiv+0x164>
 8000994:	2200      	movs	r2, #0
 8000996:	4693      	mov	fp, r2
 8000998:	3202      	adds	r2, #2
 800099a:	e7b1      	b.n	8000900 <__aeabi_ddiv+0x7c>
 800099c:	4659      	mov	r1, fp
 800099e:	4301      	orrs	r1, r0
 80009a0:	d01e      	beq.n	80009e0 <__aeabi_ddiv+0x15c>
 80009a2:	465b      	mov	r3, fp
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d100      	bne.n	80009aa <__aeabi_ddiv+0x126>
 80009a8:	e19e      	b.n	8000ce8 <__aeabi_ddiv+0x464>
 80009aa:	4658      	mov	r0, fp
 80009ac:	f001 fa8e 	bl	8001ecc <__clzsi2>
 80009b0:	0003      	movs	r3, r0
 80009b2:	3b0b      	subs	r3, #11
 80009b4:	2b1c      	cmp	r3, #28
 80009b6:	dd00      	ble.n	80009ba <__aeabi_ddiv+0x136>
 80009b8:	e18f      	b.n	8000cda <__aeabi_ddiv+0x456>
 80009ba:	0002      	movs	r2, r0
 80009bc:	4659      	mov	r1, fp
 80009be:	3a08      	subs	r2, #8
 80009c0:	4091      	lsls	r1, r2
 80009c2:	468b      	mov	fp, r1
 80009c4:	211d      	movs	r1, #29
 80009c6:	1acb      	subs	r3, r1, r3
 80009c8:	4651      	mov	r1, sl
 80009ca:	40d9      	lsrs	r1, r3
 80009cc:	000b      	movs	r3, r1
 80009ce:	4659      	mov	r1, fp
 80009d0:	430b      	orrs	r3, r1
 80009d2:	4651      	mov	r1, sl
 80009d4:	469b      	mov	fp, r3
 80009d6:	4091      	lsls	r1, r2
 80009d8:	4b26      	ldr	r3, [pc, #152]	; (8000a74 <__aeabi_ddiv+0x1f0>)
 80009da:	2200      	movs	r2, #0
 80009dc:	1a1b      	subs	r3, r3, r0
 80009de:	e78f      	b.n	8000900 <__aeabi_ddiv+0x7c>
 80009e0:	2300      	movs	r3, #0
 80009e2:	2201      	movs	r2, #1
 80009e4:	469b      	mov	fp, r3
 80009e6:	e78b      	b.n	8000900 <__aeabi_ddiv+0x7c>
 80009e8:	4651      	mov	r1, sl
 80009ea:	2203      	movs	r2, #3
 80009ec:	e788      	b.n	8000900 <__aeabi_ddiv+0x7c>
 80009ee:	2300      	movs	r3, #0
 80009f0:	4698      	mov	r8, r3
 80009f2:	3301      	adds	r3, #1
 80009f4:	2604      	movs	r6, #4
 80009f6:	2400      	movs	r4, #0
 80009f8:	9303      	str	r3, [sp, #12]
 80009fa:	e767      	b.n	80008cc <__aeabi_ddiv+0x48>
 80009fc:	2303      	movs	r3, #3
 80009fe:	46b1      	mov	r9, r6
 8000a00:	9303      	str	r3, [sp, #12]
 8000a02:	260c      	movs	r6, #12
 8000a04:	e762      	b.n	80008cc <__aeabi_ddiv+0x48>
 8000a06:	2a03      	cmp	r2, #3
 8000a08:	d100      	bne.n	8000a0c <__aeabi_ddiv+0x188>
 8000a0a:	e25c      	b.n	8000ec6 <__aeabi_ddiv+0x642>
 8000a0c:	9b01      	ldr	r3, [sp, #4]
 8000a0e:	2a01      	cmp	r2, #1
 8000a10:	d000      	beq.n	8000a14 <__aeabi_ddiv+0x190>
 8000a12:	e1e4      	b.n	8000dde <__aeabi_ddiv+0x55a>
 8000a14:	4013      	ands	r3, r2
 8000a16:	469c      	mov	ip, r3
 8000a18:	2300      	movs	r3, #0
 8000a1a:	2400      	movs	r4, #0
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	4698      	mov	r8, r3
 8000a20:	2100      	movs	r1, #0
 8000a22:	0312      	lsls	r2, r2, #12
 8000a24:	0b13      	lsrs	r3, r2, #12
 8000a26:	0d0a      	lsrs	r2, r1, #20
 8000a28:	0512      	lsls	r2, r2, #20
 8000a2a:	431a      	orrs	r2, r3
 8000a2c:	0523      	lsls	r3, r4, #20
 8000a2e:	4c12      	ldr	r4, [pc, #72]	; (8000a78 <__aeabi_ddiv+0x1f4>)
 8000a30:	4640      	mov	r0, r8
 8000a32:	4022      	ands	r2, r4
 8000a34:	4313      	orrs	r3, r2
 8000a36:	4662      	mov	r2, ip
 8000a38:	005b      	lsls	r3, r3, #1
 8000a3a:	07d2      	lsls	r2, r2, #31
 8000a3c:	085b      	lsrs	r3, r3, #1
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	0019      	movs	r1, r3
 8000a42:	b007      	add	sp, #28
 8000a44:	bc3c      	pop	{r2, r3, r4, r5}
 8000a46:	4690      	mov	r8, r2
 8000a48:	4699      	mov	r9, r3
 8000a4a:	46a2      	mov	sl, r4
 8000a4c:	46ab      	mov	fp, r5
 8000a4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a50:	2300      	movs	r3, #0
 8000a52:	2280      	movs	r2, #128	; 0x80
 8000a54:	469c      	mov	ip, r3
 8000a56:	0312      	lsls	r2, r2, #12
 8000a58:	4698      	mov	r8, r3
 8000a5a:	4c03      	ldr	r4, [pc, #12]	; (8000a68 <__aeabi_ddiv+0x1e4>)
 8000a5c:	e7e0      	b.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a5e:	2300      	movs	r3, #0
 8000a60:	4c01      	ldr	r4, [pc, #4]	; (8000a68 <__aeabi_ddiv+0x1e4>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	4698      	mov	r8, r3
 8000a66:	e7db      	b.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a68:	000007ff 	.word	0x000007ff
 8000a6c:	fffffc01 	.word	0xfffffc01
 8000a70:	08004b10 	.word	0x08004b10
 8000a74:	fffffc0d 	.word	0xfffffc0d
 8000a78:	800fffff 	.word	0x800fffff
 8000a7c:	45d9      	cmp	r9, fp
 8000a7e:	d900      	bls.n	8000a82 <__aeabi_ddiv+0x1fe>
 8000a80:	e139      	b.n	8000cf6 <__aeabi_ddiv+0x472>
 8000a82:	d100      	bne.n	8000a86 <__aeabi_ddiv+0x202>
 8000a84:	e134      	b.n	8000cf0 <__aeabi_ddiv+0x46c>
 8000a86:	2300      	movs	r3, #0
 8000a88:	4646      	mov	r6, r8
 8000a8a:	464d      	mov	r5, r9
 8000a8c:	469a      	mov	sl, r3
 8000a8e:	3c01      	subs	r4, #1
 8000a90:	465b      	mov	r3, fp
 8000a92:	0e0a      	lsrs	r2, r1, #24
 8000a94:	021b      	lsls	r3, r3, #8
 8000a96:	431a      	orrs	r2, r3
 8000a98:	020b      	lsls	r3, r1, #8
 8000a9a:	0c17      	lsrs	r7, r2, #16
 8000a9c:	9303      	str	r3, [sp, #12]
 8000a9e:	0413      	lsls	r3, r2, #16
 8000aa0:	0c1b      	lsrs	r3, r3, #16
 8000aa2:	0039      	movs	r1, r7
 8000aa4:	0028      	movs	r0, r5
 8000aa6:	4690      	mov	r8, r2
 8000aa8:	9301      	str	r3, [sp, #4]
 8000aaa:	f7ff fb2d 	bl	8000108 <__udivsi3>
 8000aae:	0002      	movs	r2, r0
 8000ab0:	9b01      	ldr	r3, [sp, #4]
 8000ab2:	4683      	mov	fp, r0
 8000ab4:	435a      	muls	r2, r3
 8000ab6:	0028      	movs	r0, r5
 8000ab8:	0039      	movs	r1, r7
 8000aba:	4691      	mov	r9, r2
 8000abc:	f7ff fbaa 	bl	8000214 <__aeabi_uidivmod>
 8000ac0:	0c35      	lsrs	r5, r6, #16
 8000ac2:	0409      	lsls	r1, r1, #16
 8000ac4:	430d      	orrs	r5, r1
 8000ac6:	45a9      	cmp	r9, r5
 8000ac8:	d90d      	bls.n	8000ae6 <__aeabi_ddiv+0x262>
 8000aca:	465b      	mov	r3, fp
 8000acc:	4445      	add	r5, r8
 8000ace:	3b01      	subs	r3, #1
 8000ad0:	45a8      	cmp	r8, r5
 8000ad2:	d900      	bls.n	8000ad6 <__aeabi_ddiv+0x252>
 8000ad4:	e13a      	b.n	8000d4c <__aeabi_ddiv+0x4c8>
 8000ad6:	45a9      	cmp	r9, r5
 8000ad8:	d800      	bhi.n	8000adc <__aeabi_ddiv+0x258>
 8000ada:	e137      	b.n	8000d4c <__aeabi_ddiv+0x4c8>
 8000adc:	2302      	movs	r3, #2
 8000ade:	425b      	negs	r3, r3
 8000ae0:	469c      	mov	ip, r3
 8000ae2:	4445      	add	r5, r8
 8000ae4:	44e3      	add	fp, ip
 8000ae6:	464b      	mov	r3, r9
 8000ae8:	1aeb      	subs	r3, r5, r3
 8000aea:	0039      	movs	r1, r7
 8000aec:	0018      	movs	r0, r3
 8000aee:	9304      	str	r3, [sp, #16]
 8000af0:	f7ff fb0a 	bl	8000108 <__udivsi3>
 8000af4:	9b01      	ldr	r3, [sp, #4]
 8000af6:	0005      	movs	r5, r0
 8000af8:	4343      	muls	r3, r0
 8000afa:	0039      	movs	r1, r7
 8000afc:	9804      	ldr	r0, [sp, #16]
 8000afe:	4699      	mov	r9, r3
 8000b00:	f7ff fb88 	bl	8000214 <__aeabi_uidivmod>
 8000b04:	0433      	lsls	r3, r6, #16
 8000b06:	0409      	lsls	r1, r1, #16
 8000b08:	0c1b      	lsrs	r3, r3, #16
 8000b0a:	430b      	orrs	r3, r1
 8000b0c:	4599      	cmp	r9, r3
 8000b0e:	d909      	bls.n	8000b24 <__aeabi_ddiv+0x2a0>
 8000b10:	4443      	add	r3, r8
 8000b12:	1e6a      	subs	r2, r5, #1
 8000b14:	4598      	cmp	r8, r3
 8000b16:	d900      	bls.n	8000b1a <__aeabi_ddiv+0x296>
 8000b18:	e11a      	b.n	8000d50 <__aeabi_ddiv+0x4cc>
 8000b1a:	4599      	cmp	r9, r3
 8000b1c:	d800      	bhi.n	8000b20 <__aeabi_ddiv+0x29c>
 8000b1e:	e117      	b.n	8000d50 <__aeabi_ddiv+0x4cc>
 8000b20:	3d02      	subs	r5, #2
 8000b22:	4443      	add	r3, r8
 8000b24:	464a      	mov	r2, r9
 8000b26:	1a9b      	subs	r3, r3, r2
 8000b28:	465a      	mov	r2, fp
 8000b2a:	0412      	lsls	r2, r2, #16
 8000b2c:	432a      	orrs	r2, r5
 8000b2e:	9903      	ldr	r1, [sp, #12]
 8000b30:	4693      	mov	fp, r2
 8000b32:	0c10      	lsrs	r0, r2, #16
 8000b34:	0c0a      	lsrs	r2, r1, #16
 8000b36:	4691      	mov	r9, r2
 8000b38:	0409      	lsls	r1, r1, #16
 8000b3a:	465a      	mov	r2, fp
 8000b3c:	0c09      	lsrs	r1, r1, #16
 8000b3e:	464e      	mov	r6, r9
 8000b40:	000d      	movs	r5, r1
 8000b42:	0412      	lsls	r2, r2, #16
 8000b44:	0c12      	lsrs	r2, r2, #16
 8000b46:	4345      	muls	r5, r0
 8000b48:	9105      	str	r1, [sp, #20]
 8000b4a:	4351      	muls	r1, r2
 8000b4c:	4372      	muls	r2, r6
 8000b4e:	4370      	muls	r0, r6
 8000b50:	1952      	adds	r2, r2, r5
 8000b52:	0c0e      	lsrs	r6, r1, #16
 8000b54:	18b2      	adds	r2, r6, r2
 8000b56:	4295      	cmp	r5, r2
 8000b58:	d903      	bls.n	8000b62 <__aeabi_ddiv+0x2de>
 8000b5a:	2580      	movs	r5, #128	; 0x80
 8000b5c:	026d      	lsls	r5, r5, #9
 8000b5e:	46ac      	mov	ip, r5
 8000b60:	4460      	add	r0, ip
 8000b62:	0c15      	lsrs	r5, r2, #16
 8000b64:	0409      	lsls	r1, r1, #16
 8000b66:	0412      	lsls	r2, r2, #16
 8000b68:	0c09      	lsrs	r1, r1, #16
 8000b6a:	1828      	adds	r0, r5, r0
 8000b6c:	1852      	adds	r2, r2, r1
 8000b6e:	4283      	cmp	r3, r0
 8000b70:	d200      	bcs.n	8000b74 <__aeabi_ddiv+0x2f0>
 8000b72:	e0ce      	b.n	8000d12 <__aeabi_ddiv+0x48e>
 8000b74:	d100      	bne.n	8000b78 <__aeabi_ddiv+0x2f4>
 8000b76:	e0c8      	b.n	8000d0a <__aeabi_ddiv+0x486>
 8000b78:	1a1d      	subs	r5, r3, r0
 8000b7a:	4653      	mov	r3, sl
 8000b7c:	1a9e      	subs	r6, r3, r2
 8000b7e:	45b2      	cmp	sl, r6
 8000b80:	4192      	sbcs	r2, r2
 8000b82:	4252      	negs	r2, r2
 8000b84:	1aab      	subs	r3, r5, r2
 8000b86:	469a      	mov	sl, r3
 8000b88:	4598      	cmp	r8, r3
 8000b8a:	d100      	bne.n	8000b8e <__aeabi_ddiv+0x30a>
 8000b8c:	e117      	b.n	8000dbe <__aeabi_ddiv+0x53a>
 8000b8e:	0039      	movs	r1, r7
 8000b90:	0018      	movs	r0, r3
 8000b92:	f7ff fab9 	bl	8000108 <__udivsi3>
 8000b96:	9b01      	ldr	r3, [sp, #4]
 8000b98:	0005      	movs	r5, r0
 8000b9a:	4343      	muls	r3, r0
 8000b9c:	0039      	movs	r1, r7
 8000b9e:	4650      	mov	r0, sl
 8000ba0:	9304      	str	r3, [sp, #16]
 8000ba2:	f7ff fb37 	bl	8000214 <__aeabi_uidivmod>
 8000ba6:	9804      	ldr	r0, [sp, #16]
 8000ba8:	040b      	lsls	r3, r1, #16
 8000baa:	0c31      	lsrs	r1, r6, #16
 8000bac:	4319      	orrs	r1, r3
 8000bae:	4288      	cmp	r0, r1
 8000bb0:	d909      	bls.n	8000bc6 <__aeabi_ddiv+0x342>
 8000bb2:	4441      	add	r1, r8
 8000bb4:	1e6b      	subs	r3, r5, #1
 8000bb6:	4588      	cmp	r8, r1
 8000bb8:	d900      	bls.n	8000bbc <__aeabi_ddiv+0x338>
 8000bba:	e107      	b.n	8000dcc <__aeabi_ddiv+0x548>
 8000bbc:	4288      	cmp	r0, r1
 8000bbe:	d800      	bhi.n	8000bc2 <__aeabi_ddiv+0x33e>
 8000bc0:	e104      	b.n	8000dcc <__aeabi_ddiv+0x548>
 8000bc2:	3d02      	subs	r5, #2
 8000bc4:	4441      	add	r1, r8
 8000bc6:	9b04      	ldr	r3, [sp, #16]
 8000bc8:	1acb      	subs	r3, r1, r3
 8000bca:	0018      	movs	r0, r3
 8000bcc:	0039      	movs	r1, r7
 8000bce:	9304      	str	r3, [sp, #16]
 8000bd0:	f7ff fa9a 	bl	8000108 <__udivsi3>
 8000bd4:	9b01      	ldr	r3, [sp, #4]
 8000bd6:	4682      	mov	sl, r0
 8000bd8:	4343      	muls	r3, r0
 8000bda:	0039      	movs	r1, r7
 8000bdc:	9804      	ldr	r0, [sp, #16]
 8000bde:	9301      	str	r3, [sp, #4]
 8000be0:	f7ff fb18 	bl	8000214 <__aeabi_uidivmod>
 8000be4:	9801      	ldr	r0, [sp, #4]
 8000be6:	040b      	lsls	r3, r1, #16
 8000be8:	0431      	lsls	r1, r6, #16
 8000bea:	0c09      	lsrs	r1, r1, #16
 8000bec:	4319      	orrs	r1, r3
 8000bee:	4288      	cmp	r0, r1
 8000bf0:	d90d      	bls.n	8000c0e <__aeabi_ddiv+0x38a>
 8000bf2:	4653      	mov	r3, sl
 8000bf4:	4441      	add	r1, r8
 8000bf6:	3b01      	subs	r3, #1
 8000bf8:	4588      	cmp	r8, r1
 8000bfa:	d900      	bls.n	8000bfe <__aeabi_ddiv+0x37a>
 8000bfc:	e0e8      	b.n	8000dd0 <__aeabi_ddiv+0x54c>
 8000bfe:	4288      	cmp	r0, r1
 8000c00:	d800      	bhi.n	8000c04 <__aeabi_ddiv+0x380>
 8000c02:	e0e5      	b.n	8000dd0 <__aeabi_ddiv+0x54c>
 8000c04:	2302      	movs	r3, #2
 8000c06:	425b      	negs	r3, r3
 8000c08:	469c      	mov	ip, r3
 8000c0a:	4441      	add	r1, r8
 8000c0c:	44e2      	add	sl, ip
 8000c0e:	9b01      	ldr	r3, [sp, #4]
 8000c10:	042d      	lsls	r5, r5, #16
 8000c12:	1ace      	subs	r6, r1, r3
 8000c14:	4651      	mov	r1, sl
 8000c16:	4329      	orrs	r1, r5
 8000c18:	9d05      	ldr	r5, [sp, #20]
 8000c1a:	464f      	mov	r7, r9
 8000c1c:	002a      	movs	r2, r5
 8000c1e:	040b      	lsls	r3, r1, #16
 8000c20:	0c08      	lsrs	r0, r1, #16
 8000c22:	0c1b      	lsrs	r3, r3, #16
 8000c24:	435a      	muls	r2, r3
 8000c26:	4345      	muls	r5, r0
 8000c28:	437b      	muls	r3, r7
 8000c2a:	4378      	muls	r0, r7
 8000c2c:	195b      	adds	r3, r3, r5
 8000c2e:	0c17      	lsrs	r7, r2, #16
 8000c30:	18fb      	adds	r3, r7, r3
 8000c32:	429d      	cmp	r5, r3
 8000c34:	d903      	bls.n	8000c3e <__aeabi_ddiv+0x3ba>
 8000c36:	2580      	movs	r5, #128	; 0x80
 8000c38:	026d      	lsls	r5, r5, #9
 8000c3a:	46ac      	mov	ip, r5
 8000c3c:	4460      	add	r0, ip
 8000c3e:	0c1d      	lsrs	r5, r3, #16
 8000c40:	0412      	lsls	r2, r2, #16
 8000c42:	041b      	lsls	r3, r3, #16
 8000c44:	0c12      	lsrs	r2, r2, #16
 8000c46:	1828      	adds	r0, r5, r0
 8000c48:	189b      	adds	r3, r3, r2
 8000c4a:	4286      	cmp	r6, r0
 8000c4c:	d200      	bcs.n	8000c50 <__aeabi_ddiv+0x3cc>
 8000c4e:	e093      	b.n	8000d78 <__aeabi_ddiv+0x4f4>
 8000c50:	d100      	bne.n	8000c54 <__aeabi_ddiv+0x3d0>
 8000c52:	e08e      	b.n	8000d72 <__aeabi_ddiv+0x4ee>
 8000c54:	2301      	movs	r3, #1
 8000c56:	4319      	orrs	r1, r3
 8000c58:	4ba0      	ldr	r3, [pc, #640]	; (8000edc <__aeabi_ddiv+0x658>)
 8000c5a:	18e3      	adds	r3, r4, r3
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	dc00      	bgt.n	8000c62 <__aeabi_ddiv+0x3de>
 8000c60:	e099      	b.n	8000d96 <__aeabi_ddiv+0x512>
 8000c62:	074a      	lsls	r2, r1, #29
 8000c64:	d000      	beq.n	8000c68 <__aeabi_ddiv+0x3e4>
 8000c66:	e09e      	b.n	8000da6 <__aeabi_ddiv+0x522>
 8000c68:	465a      	mov	r2, fp
 8000c6a:	01d2      	lsls	r2, r2, #7
 8000c6c:	d506      	bpl.n	8000c7c <__aeabi_ddiv+0x3f8>
 8000c6e:	465a      	mov	r2, fp
 8000c70:	4b9b      	ldr	r3, [pc, #620]	; (8000ee0 <__aeabi_ddiv+0x65c>)
 8000c72:	401a      	ands	r2, r3
 8000c74:	2380      	movs	r3, #128	; 0x80
 8000c76:	4693      	mov	fp, r2
 8000c78:	00db      	lsls	r3, r3, #3
 8000c7a:	18e3      	adds	r3, r4, r3
 8000c7c:	4a99      	ldr	r2, [pc, #612]	; (8000ee4 <__aeabi_ddiv+0x660>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	dd68      	ble.n	8000d54 <__aeabi_ddiv+0x4d0>
 8000c82:	2301      	movs	r3, #1
 8000c84:	9a02      	ldr	r2, [sp, #8]
 8000c86:	4c98      	ldr	r4, [pc, #608]	; (8000ee8 <__aeabi_ddiv+0x664>)
 8000c88:	401a      	ands	r2, r3
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	4694      	mov	ip, r2
 8000c8e:	4698      	mov	r8, r3
 8000c90:	2200      	movs	r2, #0
 8000c92:	e6c5      	b.n	8000a20 <__aeabi_ddiv+0x19c>
 8000c94:	2280      	movs	r2, #128	; 0x80
 8000c96:	464b      	mov	r3, r9
 8000c98:	0312      	lsls	r2, r2, #12
 8000c9a:	4213      	tst	r3, r2
 8000c9c:	d00a      	beq.n	8000cb4 <__aeabi_ddiv+0x430>
 8000c9e:	465b      	mov	r3, fp
 8000ca0:	4213      	tst	r3, r2
 8000ca2:	d106      	bne.n	8000cb2 <__aeabi_ddiv+0x42e>
 8000ca4:	431a      	orrs	r2, r3
 8000ca6:	0312      	lsls	r2, r2, #12
 8000ca8:	0b12      	lsrs	r2, r2, #12
 8000caa:	46ac      	mov	ip, r5
 8000cac:	4688      	mov	r8, r1
 8000cae:	4c8e      	ldr	r4, [pc, #568]	; (8000ee8 <__aeabi_ddiv+0x664>)
 8000cb0:	e6b6      	b.n	8000a20 <__aeabi_ddiv+0x19c>
 8000cb2:	464b      	mov	r3, r9
 8000cb4:	431a      	orrs	r2, r3
 8000cb6:	0312      	lsls	r2, r2, #12
 8000cb8:	0b12      	lsrs	r2, r2, #12
 8000cba:	46bc      	mov	ip, r7
 8000cbc:	4c8a      	ldr	r4, [pc, #552]	; (8000ee8 <__aeabi_ddiv+0x664>)
 8000cbe:	e6af      	b.n	8000a20 <__aeabi_ddiv+0x19c>
 8000cc0:	0003      	movs	r3, r0
 8000cc2:	465a      	mov	r2, fp
 8000cc4:	3b28      	subs	r3, #40	; 0x28
 8000cc6:	409a      	lsls	r2, r3
 8000cc8:	2300      	movs	r3, #0
 8000cca:	4691      	mov	r9, r2
 8000ccc:	4698      	mov	r8, r3
 8000cce:	e657      	b.n	8000980 <__aeabi_ddiv+0xfc>
 8000cd0:	4658      	mov	r0, fp
 8000cd2:	f001 f8fb 	bl	8001ecc <__clzsi2>
 8000cd6:	3020      	adds	r0, #32
 8000cd8:	e640      	b.n	800095c <__aeabi_ddiv+0xd8>
 8000cda:	0003      	movs	r3, r0
 8000cdc:	4652      	mov	r2, sl
 8000cde:	3b28      	subs	r3, #40	; 0x28
 8000ce0:	409a      	lsls	r2, r3
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	4693      	mov	fp, r2
 8000ce6:	e677      	b.n	80009d8 <__aeabi_ddiv+0x154>
 8000ce8:	f001 f8f0 	bl	8001ecc <__clzsi2>
 8000cec:	3020      	adds	r0, #32
 8000cee:	e65f      	b.n	80009b0 <__aeabi_ddiv+0x12c>
 8000cf0:	4588      	cmp	r8, r1
 8000cf2:	d200      	bcs.n	8000cf6 <__aeabi_ddiv+0x472>
 8000cf4:	e6c7      	b.n	8000a86 <__aeabi_ddiv+0x202>
 8000cf6:	464b      	mov	r3, r9
 8000cf8:	07de      	lsls	r6, r3, #31
 8000cfa:	085d      	lsrs	r5, r3, #1
 8000cfc:	4643      	mov	r3, r8
 8000cfe:	085b      	lsrs	r3, r3, #1
 8000d00:	431e      	orrs	r6, r3
 8000d02:	4643      	mov	r3, r8
 8000d04:	07db      	lsls	r3, r3, #31
 8000d06:	469a      	mov	sl, r3
 8000d08:	e6c2      	b.n	8000a90 <__aeabi_ddiv+0x20c>
 8000d0a:	2500      	movs	r5, #0
 8000d0c:	4592      	cmp	sl, r2
 8000d0e:	d300      	bcc.n	8000d12 <__aeabi_ddiv+0x48e>
 8000d10:	e733      	b.n	8000b7a <__aeabi_ddiv+0x2f6>
 8000d12:	9e03      	ldr	r6, [sp, #12]
 8000d14:	4659      	mov	r1, fp
 8000d16:	46b4      	mov	ip, r6
 8000d18:	44e2      	add	sl, ip
 8000d1a:	45b2      	cmp	sl, r6
 8000d1c:	41ad      	sbcs	r5, r5
 8000d1e:	426d      	negs	r5, r5
 8000d20:	4445      	add	r5, r8
 8000d22:	18eb      	adds	r3, r5, r3
 8000d24:	3901      	subs	r1, #1
 8000d26:	4598      	cmp	r8, r3
 8000d28:	d207      	bcs.n	8000d3a <__aeabi_ddiv+0x4b6>
 8000d2a:	4298      	cmp	r0, r3
 8000d2c:	d900      	bls.n	8000d30 <__aeabi_ddiv+0x4ac>
 8000d2e:	e07f      	b.n	8000e30 <__aeabi_ddiv+0x5ac>
 8000d30:	d100      	bne.n	8000d34 <__aeabi_ddiv+0x4b0>
 8000d32:	e0bc      	b.n	8000eae <__aeabi_ddiv+0x62a>
 8000d34:	1a1d      	subs	r5, r3, r0
 8000d36:	468b      	mov	fp, r1
 8000d38:	e71f      	b.n	8000b7a <__aeabi_ddiv+0x2f6>
 8000d3a:	4598      	cmp	r8, r3
 8000d3c:	d1fa      	bne.n	8000d34 <__aeabi_ddiv+0x4b0>
 8000d3e:	9d03      	ldr	r5, [sp, #12]
 8000d40:	4555      	cmp	r5, sl
 8000d42:	d9f2      	bls.n	8000d2a <__aeabi_ddiv+0x4a6>
 8000d44:	4643      	mov	r3, r8
 8000d46:	468b      	mov	fp, r1
 8000d48:	1a1d      	subs	r5, r3, r0
 8000d4a:	e716      	b.n	8000b7a <__aeabi_ddiv+0x2f6>
 8000d4c:	469b      	mov	fp, r3
 8000d4e:	e6ca      	b.n	8000ae6 <__aeabi_ddiv+0x262>
 8000d50:	0015      	movs	r5, r2
 8000d52:	e6e7      	b.n	8000b24 <__aeabi_ddiv+0x2a0>
 8000d54:	465a      	mov	r2, fp
 8000d56:	08c9      	lsrs	r1, r1, #3
 8000d58:	0752      	lsls	r2, r2, #29
 8000d5a:	430a      	orrs	r2, r1
 8000d5c:	055b      	lsls	r3, r3, #21
 8000d5e:	4690      	mov	r8, r2
 8000d60:	0d5c      	lsrs	r4, r3, #21
 8000d62:	465a      	mov	r2, fp
 8000d64:	2301      	movs	r3, #1
 8000d66:	9902      	ldr	r1, [sp, #8]
 8000d68:	0252      	lsls	r2, r2, #9
 8000d6a:	4019      	ands	r1, r3
 8000d6c:	0b12      	lsrs	r2, r2, #12
 8000d6e:	468c      	mov	ip, r1
 8000d70:	e656      	b.n	8000a20 <__aeabi_ddiv+0x19c>
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d100      	bne.n	8000d78 <__aeabi_ddiv+0x4f4>
 8000d76:	e76f      	b.n	8000c58 <__aeabi_ddiv+0x3d4>
 8000d78:	4446      	add	r6, r8
 8000d7a:	1e4a      	subs	r2, r1, #1
 8000d7c:	45b0      	cmp	r8, r6
 8000d7e:	d929      	bls.n	8000dd4 <__aeabi_ddiv+0x550>
 8000d80:	0011      	movs	r1, r2
 8000d82:	4286      	cmp	r6, r0
 8000d84:	d000      	beq.n	8000d88 <__aeabi_ddiv+0x504>
 8000d86:	e765      	b.n	8000c54 <__aeabi_ddiv+0x3d0>
 8000d88:	9a03      	ldr	r2, [sp, #12]
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d000      	beq.n	8000d90 <__aeabi_ddiv+0x50c>
 8000d8e:	e761      	b.n	8000c54 <__aeabi_ddiv+0x3d0>
 8000d90:	e762      	b.n	8000c58 <__aeabi_ddiv+0x3d4>
 8000d92:	2101      	movs	r1, #1
 8000d94:	4249      	negs	r1, r1
 8000d96:	2001      	movs	r0, #1
 8000d98:	1ac2      	subs	r2, r0, r3
 8000d9a:	2a38      	cmp	r2, #56	; 0x38
 8000d9c:	dd21      	ble.n	8000de2 <__aeabi_ddiv+0x55e>
 8000d9e:	9b02      	ldr	r3, [sp, #8]
 8000da0:	4003      	ands	r3, r0
 8000da2:	469c      	mov	ip, r3
 8000da4:	e638      	b.n	8000a18 <__aeabi_ddiv+0x194>
 8000da6:	220f      	movs	r2, #15
 8000da8:	400a      	ands	r2, r1
 8000daa:	2a04      	cmp	r2, #4
 8000dac:	d100      	bne.n	8000db0 <__aeabi_ddiv+0x52c>
 8000dae:	e75b      	b.n	8000c68 <__aeabi_ddiv+0x3e4>
 8000db0:	000a      	movs	r2, r1
 8000db2:	1d11      	adds	r1, r2, #4
 8000db4:	4291      	cmp	r1, r2
 8000db6:	4192      	sbcs	r2, r2
 8000db8:	4252      	negs	r2, r2
 8000dba:	4493      	add	fp, r2
 8000dbc:	e754      	b.n	8000c68 <__aeabi_ddiv+0x3e4>
 8000dbe:	4b47      	ldr	r3, [pc, #284]	; (8000edc <__aeabi_ddiv+0x658>)
 8000dc0:	18e3      	adds	r3, r4, r3
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	dde5      	ble.n	8000d92 <__aeabi_ddiv+0x50e>
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	4252      	negs	r2, r2
 8000dca:	e7f2      	b.n	8000db2 <__aeabi_ddiv+0x52e>
 8000dcc:	001d      	movs	r5, r3
 8000dce:	e6fa      	b.n	8000bc6 <__aeabi_ddiv+0x342>
 8000dd0:	469a      	mov	sl, r3
 8000dd2:	e71c      	b.n	8000c0e <__aeabi_ddiv+0x38a>
 8000dd4:	42b0      	cmp	r0, r6
 8000dd6:	d839      	bhi.n	8000e4c <__aeabi_ddiv+0x5c8>
 8000dd8:	d06e      	beq.n	8000eb8 <__aeabi_ddiv+0x634>
 8000dda:	0011      	movs	r1, r2
 8000ddc:	e73a      	b.n	8000c54 <__aeabi_ddiv+0x3d0>
 8000dde:	9302      	str	r3, [sp, #8]
 8000de0:	e73a      	b.n	8000c58 <__aeabi_ddiv+0x3d4>
 8000de2:	2a1f      	cmp	r2, #31
 8000de4:	dc3c      	bgt.n	8000e60 <__aeabi_ddiv+0x5dc>
 8000de6:	2320      	movs	r3, #32
 8000de8:	1a9b      	subs	r3, r3, r2
 8000dea:	000c      	movs	r4, r1
 8000dec:	4658      	mov	r0, fp
 8000dee:	4099      	lsls	r1, r3
 8000df0:	4098      	lsls	r0, r3
 8000df2:	1e4b      	subs	r3, r1, #1
 8000df4:	4199      	sbcs	r1, r3
 8000df6:	465b      	mov	r3, fp
 8000df8:	40d4      	lsrs	r4, r2
 8000dfa:	40d3      	lsrs	r3, r2
 8000dfc:	4320      	orrs	r0, r4
 8000dfe:	4308      	orrs	r0, r1
 8000e00:	001a      	movs	r2, r3
 8000e02:	0743      	lsls	r3, r0, #29
 8000e04:	d009      	beq.n	8000e1a <__aeabi_ddiv+0x596>
 8000e06:	230f      	movs	r3, #15
 8000e08:	4003      	ands	r3, r0
 8000e0a:	2b04      	cmp	r3, #4
 8000e0c:	d005      	beq.n	8000e1a <__aeabi_ddiv+0x596>
 8000e0e:	0001      	movs	r1, r0
 8000e10:	1d08      	adds	r0, r1, #4
 8000e12:	4288      	cmp	r0, r1
 8000e14:	419b      	sbcs	r3, r3
 8000e16:	425b      	negs	r3, r3
 8000e18:	18d2      	adds	r2, r2, r3
 8000e1a:	0213      	lsls	r3, r2, #8
 8000e1c:	d53a      	bpl.n	8000e94 <__aeabi_ddiv+0x610>
 8000e1e:	2301      	movs	r3, #1
 8000e20:	9a02      	ldr	r2, [sp, #8]
 8000e22:	2401      	movs	r4, #1
 8000e24:	401a      	ands	r2, r3
 8000e26:	2300      	movs	r3, #0
 8000e28:	4694      	mov	ip, r2
 8000e2a:	4698      	mov	r8, r3
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	e5f7      	b.n	8000a20 <__aeabi_ddiv+0x19c>
 8000e30:	2102      	movs	r1, #2
 8000e32:	4249      	negs	r1, r1
 8000e34:	468c      	mov	ip, r1
 8000e36:	9d03      	ldr	r5, [sp, #12]
 8000e38:	44e3      	add	fp, ip
 8000e3a:	46ac      	mov	ip, r5
 8000e3c:	44e2      	add	sl, ip
 8000e3e:	45aa      	cmp	sl, r5
 8000e40:	41ad      	sbcs	r5, r5
 8000e42:	426d      	negs	r5, r5
 8000e44:	4445      	add	r5, r8
 8000e46:	18ed      	adds	r5, r5, r3
 8000e48:	1a2d      	subs	r5, r5, r0
 8000e4a:	e696      	b.n	8000b7a <__aeabi_ddiv+0x2f6>
 8000e4c:	1e8a      	subs	r2, r1, #2
 8000e4e:	9903      	ldr	r1, [sp, #12]
 8000e50:	004d      	lsls	r5, r1, #1
 8000e52:	428d      	cmp	r5, r1
 8000e54:	4189      	sbcs	r1, r1
 8000e56:	4249      	negs	r1, r1
 8000e58:	4441      	add	r1, r8
 8000e5a:	1876      	adds	r6, r6, r1
 8000e5c:	9503      	str	r5, [sp, #12]
 8000e5e:	e78f      	b.n	8000d80 <__aeabi_ddiv+0x4fc>
 8000e60:	201f      	movs	r0, #31
 8000e62:	4240      	negs	r0, r0
 8000e64:	1ac3      	subs	r3, r0, r3
 8000e66:	4658      	mov	r0, fp
 8000e68:	40d8      	lsrs	r0, r3
 8000e6a:	0003      	movs	r3, r0
 8000e6c:	2a20      	cmp	r2, #32
 8000e6e:	d028      	beq.n	8000ec2 <__aeabi_ddiv+0x63e>
 8000e70:	2040      	movs	r0, #64	; 0x40
 8000e72:	465d      	mov	r5, fp
 8000e74:	1a82      	subs	r2, r0, r2
 8000e76:	4095      	lsls	r5, r2
 8000e78:	4329      	orrs	r1, r5
 8000e7a:	1e4a      	subs	r2, r1, #1
 8000e7c:	4191      	sbcs	r1, r2
 8000e7e:	4319      	orrs	r1, r3
 8000e80:	2307      	movs	r3, #7
 8000e82:	2200      	movs	r2, #0
 8000e84:	400b      	ands	r3, r1
 8000e86:	d009      	beq.n	8000e9c <__aeabi_ddiv+0x618>
 8000e88:	230f      	movs	r3, #15
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	400b      	ands	r3, r1
 8000e8e:	0008      	movs	r0, r1
 8000e90:	2b04      	cmp	r3, #4
 8000e92:	d1bd      	bne.n	8000e10 <__aeabi_ddiv+0x58c>
 8000e94:	0001      	movs	r1, r0
 8000e96:	0753      	lsls	r3, r2, #29
 8000e98:	0252      	lsls	r2, r2, #9
 8000e9a:	0b12      	lsrs	r2, r2, #12
 8000e9c:	08c9      	lsrs	r1, r1, #3
 8000e9e:	4319      	orrs	r1, r3
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	4688      	mov	r8, r1
 8000ea4:	9902      	ldr	r1, [sp, #8]
 8000ea6:	2400      	movs	r4, #0
 8000ea8:	4019      	ands	r1, r3
 8000eaa:	468c      	mov	ip, r1
 8000eac:	e5b8      	b.n	8000a20 <__aeabi_ddiv+0x19c>
 8000eae:	4552      	cmp	r2, sl
 8000eb0:	d8be      	bhi.n	8000e30 <__aeabi_ddiv+0x5ac>
 8000eb2:	468b      	mov	fp, r1
 8000eb4:	2500      	movs	r5, #0
 8000eb6:	e660      	b.n	8000b7a <__aeabi_ddiv+0x2f6>
 8000eb8:	9d03      	ldr	r5, [sp, #12]
 8000eba:	429d      	cmp	r5, r3
 8000ebc:	d3c6      	bcc.n	8000e4c <__aeabi_ddiv+0x5c8>
 8000ebe:	0011      	movs	r1, r2
 8000ec0:	e762      	b.n	8000d88 <__aeabi_ddiv+0x504>
 8000ec2:	2500      	movs	r5, #0
 8000ec4:	e7d8      	b.n	8000e78 <__aeabi_ddiv+0x5f4>
 8000ec6:	2280      	movs	r2, #128	; 0x80
 8000ec8:	465b      	mov	r3, fp
 8000eca:	0312      	lsls	r2, r2, #12
 8000ecc:	431a      	orrs	r2, r3
 8000ece:	9b01      	ldr	r3, [sp, #4]
 8000ed0:	0312      	lsls	r2, r2, #12
 8000ed2:	0b12      	lsrs	r2, r2, #12
 8000ed4:	469c      	mov	ip, r3
 8000ed6:	4688      	mov	r8, r1
 8000ed8:	4c03      	ldr	r4, [pc, #12]	; (8000ee8 <__aeabi_ddiv+0x664>)
 8000eda:	e5a1      	b.n	8000a20 <__aeabi_ddiv+0x19c>
 8000edc:	000003ff 	.word	0x000003ff
 8000ee0:	feffffff 	.word	0xfeffffff
 8000ee4:	000007fe 	.word	0x000007fe
 8000ee8:	000007ff 	.word	0x000007ff

08000eec <__eqdf2>:
 8000eec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eee:	464f      	mov	r7, r9
 8000ef0:	4646      	mov	r6, r8
 8000ef2:	46d6      	mov	lr, sl
 8000ef4:	005c      	lsls	r4, r3, #1
 8000ef6:	b5c0      	push	{r6, r7, lr}
 8000ef8:	031f      	lsls	r7, r3, #12
 8000efa:	0fdb      	lsrs	r3, r3, #31
 8000efc:	469a      	mov	sl, r3
 8000efe:	4b17      	ldr	r3, [pc, #92]	; (8000f5c <__eqdf2+0x70>)
 8000f00:	030e      	lsls	r6, r1, #12
 8000f02:	004d      	lsls	r5, r1, #1
 8000f04:	4684      	mov	ip, r0
 8000f06:	4680      	mov	r8, r0
 8000f08:	0b36      	lsrs	r6, r6, #12
 8000f0a:	0d6d      	lsrs	r5, r5, #21
 8000f0c:	0fc9      	lsrs	r1, r1, #31
 8000f0e:	4691      	mov	r9, r2
 8000f10:	0b3f      	lsrs	r7, r7, #12
 8000f12:	0d64      	lsrs	r4, r4, #21
 8000f14:	2001      	movs	r0, #1
 8000f16:	429d      	cmp	r5, r3
 8000f18:	d008      	beq.n	8000f2c <__eqdf2+0x40>
 8000f1a:	429c      	cmp	r4, r3
 8000f1c:	d001      	beq.n	8000f22 <__eqdf2+0x36>
 8000f1e:	42a5      	cmp	r5, r4
 8000f20:	d00b      	beq.n	8000f3a <__eqdf2+0x4e>
 8000f22:	bc1c      	pop	{r2, r3, r4}
 8000f24:	4690      	mov	r8, r2
 8000f26:	4699      	mov	r9, r3
 8000f28:	46a2      	mov	sl, r4
 8000f2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f2c:	4663      	mov	r3, ip
 8000f2e:	4333      	orrs	r3, r6
 8000f30:	d1f7      	bne.n	8000f22 <__eqdf2+0x36>
 8000f32:	42ac      	cmp	r4, r5
 8000f34:	d1f5      	bne.n	8000f22 <__eqdf2+0x36>
 8000f36:	433a      	orrs	r2, r7
 8000f38:	d1f3      	bne.n	8000f22 <__eqdf2+0x36>
 8000f3a:	2001      	movs	r0, #1
 8000f3c:	42be      	cmp	r6, r7
 8000f3e:	d1f0      	bne.n	8000f22 <__eqdf2+0x36>
 8000f40:	45c8      	cmp	r8, r9
 8000f42:	d1ee      	bne.n	8000f22 <__eqdf2+0x36>
 8000f44:	4551      	cmp	r1, sl
 8000f46:	d007      	beq.n	8000f58 <__eqdf2+0x6c>
 8000f48:	2d00      	cmp	r5, #0
 8000f4a:	d1ea      	bne.n	8000f22 <__eqdf2+0x36>
 8000f4c:	4663      	mov	r3, ip
 8000f4e:	431e      	orrs	r6, r3
 8000f50:	0030      	movs	r0, r6
 8000f52:	1e46      	subs	r6, r0, #1
 8000f54:	41b0      	sbcs	r0, r6
 8000f56:	e7e4      	b.n	8000f22 <__eqdf2+0x36>
 8000f58:	2000      	movs	r0, #0
 8000f5a:	e7e2      	b.n	8000f22 <__eqdf2+0x36>
 8000f5c:	000007ff 	.word	0x000007ff

08000f60 <__gedf2>:
 8000f60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f62:	4645      	mov	r5, r8
 8000f64:	46de      	mov	lr, fp
 8000f66:	4657      	mov	r7, sl
 8000f68:	464e      	mov	r6, r9
 8000f6a:	b5e0      	push	{r5, r6, r7, lr}
 8000f6c:	031f      	lsls	r7, r3, #12
 8000f6e:	0b3d      	lsrs	r5, r7, #12
 8000f70:	4f2c      	ldr	r7, [pc, #176]	; (8001024 <__gedf2+0xc4>)
 8000f72:	030e      	lsls	r6, r1, #12
 8000f74:	004c      	lsls	r4, r1, #1
 8000f76:	46ab      	mov	fp, r5
 8000f78:	005d      	lsls	r5, r3, #1
 8000f7a:	4684      	mov	ip, r0
 8000f7c:	0b36      	lsrs	r6, r6, #12
 8000f7e:	0d64      	lsrs	r4, r4, #21
 8000f80:	0fc9      	lsrs	r1, r1, #31
 8000f82:	4690      	mov	r8, r2
 8000f84:	0d6d      	lsrs	r5, r5, #21
 8000f86:	0fdb      	lsrs	r3, r3, #31
 8000f88:	42bc      	cmp	r4, r7
 8000f8a:	d02a      	beq.n	8000fe2 <__gedf2+0x82>
 8000f8c:	4f25      	ldr	r7, [pc, #148]	; (8001024 <__gedf2+0xc4>)
 8000f8e:	42bd      	cmp	r5, r7
 8000f90:	d02d      	beq.n	8000fee <__gedf2+0x8e>
 8000f92:	2c00      	cmp	r4, #0
 8000f94:	d10f      	bne.n	8000fb6 <__gedf2+0x56>
 8000f96:	4330      	orrs	r0, r6
 8000f98:	0007      	movs	r7, r0
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	4278      	negs	r0, r7
 8000f9e:	4178      	adcs	r0, r7
 8000fa0:	b2c0      	uxtb	r0, r0
 8000fa2:	2d00      	cmp	r5, #0
 8000fa4:	d117      	bne.n	8000fd6 <__gedf2+0x76>
 8000fa6:	465f      	mov	r7, fp
 8000fa8:	433a      	orrs	r2, r7
 8000faa:	d114      	bne.n	8000fd6 <__gedf2+0x76>
 8000fac:	464b      	mov	r3, r9
 8000fae:	2000      	movs	r0, #0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d00a      	beq.n	8000fca <__gedf2+0x6a>
 8000fb4:	e006      	b.n	8000fc4 <__gedf2+0x64>
 8000fb6:	2d00      	cmp	r5, #0
 8000fb8:	d102      	bne.n	8000fc0 <__gedf2+0x60>
 8000fba:	4658      	mov	r0, fp
 8000fbc:	4302      	orrs	r2, r0
 8000fbe:	d001      	beq.n	8000fc4 <__gedf2+0x64>
 8000fc0:	4299      	cmp	r1, r3
 8000fc2:	d018      	beq.n	8000ff6 <__gedf2+0x96>
 8000fc4:	4248      	negs	r0, r1
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	4308      	orrs	r0, r1
 8000fca:	bc3c      	pop	{r2, r3, r4, r5}
 8000fcc:	4690      	mov	r8, r2
 8000fce:	4699      	mov	r9, r3
 8000fd0:	46a2      	mov	sl, r4
 8000fd2:	46ab      	mov	fp, r5
 8000fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	d0f2      	beq.n	8000fc0 <__gedf2+0x60>
 8000fda:	2001      	movs	r0, #1
 8000fdc:	3b01      	subs	r3, #1
 8000fde:	4318      	orrs	r0, r3
 8000fe0:	e7f3      	b.n	8000fca <__gedf2+0x6a>
 8000fe2:	0037      	movs	r7, r6
 8000fe4:	4307      	orrs	r7, r0
 8000fe6:	d0d1      	beq.n	8000f8c <__gedf2+0x2c>
 8000fe8:	2002      	movs	r0, #2
 8000fea:	4240      	negs	r0, r0
 8000fec:	e7ed      	b.n	8000fca <__gedf2+0x6a>
 8000fee:	465f      	mov	r7, fp
 8000ff0:	4317      	orrs	r7, r2
 8000ff2:	d0ce      	beq.n	8000f92 <__gedf2+0x32>
 8000ff4:	e7f8      	b.n	8000fe8 <__gedf2+0x88>
 8000ff6:	42ac      	cmp	r4, r5
 8000ff8:	dce4      	bgt.n	8000fc4 <__gedf2+0x64>
 8000ffa:	da03      	bge.n	8001004 <__gedf2+0xa4>
 8000ffc:	1e48      	subs	r0, r1, #1
 8000ffe:	2101      	movs	r1, #1
 8001000:	4308      	orrs	r0, r1
 8001002:	e7e2      	b.n	8000fca <__gedf2+0x6a>
 8001004:	455e      	cmp	r6, fp
 8001006:	d8dd      	bhi.n	8000fc4 <__gedf2+0x64>
 8001008:	d006      	beq.n	8001018 <__gedf2+0xb8>
 800100a:	2000      	movs	r0, #0
 800100c:	455e      	cmp	r6, fp
 800100e:	d2dc      	bcs.n	8000fca <__gedf2+0x6a>
 8001010:	2301      	movs	r3, #1
 8001012:	1e48      	subs	r0, r1, #1
 8001014:	4318      	orrs	r0, r3
 8001016:	e7d8      	b.n	8000fca <__gedf2+0x6a>
 8001018:	45c4      	cmp	ip, r8
 800101a:	d8d3      	bhi.n	8000fc4 <__gedf2+0x64>
 800101c:	2000      	movs	r0, #0
 800101e:	45c4      	cmp	ip, r8
 8001020:	d3f6      	bcc.n	8001010 <__gedf2+0xb0>
 8001022:	e7d2      	b.n	8000fca <__gedf2+0x6a>
 8001024:	000007ff 	.word	0x000007ff

08001028 <__ledf2>:
 8001028:	b5f0      	push	{r4, r5, r6, r7, lr}
 800102a:	464e      	mov	r6, r9
 800102c:	4645      	mov	r5, r8
 800102e:	46de      	mov	lr, fp
 8001030:	4657      	mov	r7, sl
 8001032:	005c      	lsls	r4, r3, #1
 8001034:	b5e0      	push	{r5, r6, r7, lr}
 8001036:	031f      	lsls	r7, r3, #12
 8001038:	0fdb      	lsrs	r3, r3, #31
 800103a:	4699      	mov	r9, r3
 800103c:	4b2a      	ldr	r3, [pc, #168]	; (80010e8 <__ledf2+0xc0>)
 800103e:	030e      	lsls	r6, r1, #12
 8001040:	004d      	lsls	r5, r1, #1
 8001042:	0fc9      	lsrs	r1, r1, #31
 8001044:	4684      	mov	ip, r0
 8001046:	0b36      	lsrs	r6, r6, #12
 8001048:	0d6d      	lsrs	r5, r5, #21
 800104a:	468b      	mov	fp, r1
 800104c:	4690      	mov	r8, r2
 800104e:	0b3f      	lsrs	r7, r7, #12
 8001050:	0d64      	lsrs	r4, r4, #21
 8001052:	429d      	cmp	r5, r3
 8001054:	d020      	beq.n	8001098 <__ledf2+0x70>
 8001056:	4b24      	ldr	r3, [pc, #144]	; (80010e8 <__ledf2+0xc0>)
 8001058:	429c      	cmp	r4, r3
 800105a:	d022      	beq.n	80010a2 <__ledf2+0x7a>
 800105c:	2d00      	cmp	r5, #0
 800105e:	d112      	bne.n	8001086 <__ledf2+0x5e>
 8001060:	4330      	orrs	r0, r6
 8001062:	4243      	negs	r3, r0
 8001064:	4143      	adcs	r3, r0
 8001066:	b2db      	uxtb	r3, r3
 8001068:	2c00      	cmp	r4, #0
 800106a:	d01f      	beq.n	80010ac <__ledf2+0x84>
 800106c:	2b00      	cmp	r3, #0
 800106e:	d00c      	beq.n	800108a <__ledf2+0x62>
 8001070:	464b      	mov	r3, r9
 8001072:	2001      	movs	r0, #1
 8001074:	3b01      	subs	r3, #1
 8001076:	4303      	orrs	r3, r0
 8001078:	0018      	movs	r0, r3
 800107a:	bc3c      	pop	{r2, r3, r4, r5}
 800107c:	4690      	mov	r8, r2
 800107e:	4699      	mov	r9, r3
 8001080:	46a2      	mov	sl, r4
 8001082:	46ab      	mov	fp, r5
 8001084:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001086:	2c00      	cmp	r4, #0
 8001088:	d016      	beq.n	80010b8 <__ledf2+0x90>
 800108a:	45cb      	cmp	fp, r9
 800108c:	d017      	beq.n	80010be <__ledf2+0x96>
 800108e:	465b      	mov	r3, fp
 8001090:	4259      	negs	r1, r3
 8001092:	2301      	movs	r3, #1
 8001094:	430b      	orrs	r3, r1
 8001096:	e7ef      	b.n	8001078 <__ledf2+0x50>
 8001098:	0031      	movs	r1, r6
 800109a:	2302      	movs	r3, #2
 800109c:	4301      	orrs	r1, r0
 800109e:	d1eb      	bne.n	8001078 <__ledf2+0x50>
 80010a0:	e7d9      	b.n	8001056 <__ledf2+0x2e>
 80010a2:	0039      	movs	r1, r7
 80010a4:	2302      	movs	r3, #2
 80010a6:	4311      	orrs	r1, r2
 80010a8:	d1e6      	bne.n	8001078 <__ledf2+0x50>
 80010aa:	e7d7      	b.n	800105c <__ledf2+0x34>
 80010ac:	433a      	orrs	r2, r7
 80010ae:	d1dd      	bne.n	800106c <__ledf2+0x44>
 80010b0:	2300      	movs	r3, #0
 80010b2:	2800      	cmp	r0, #0
 80010b4:	d0e0      	beq.n	8001078 <__ledf2+0x50>
 80010b6:	e7ea      	b.n	800108e <__ledf2+0x66>
 80010b8:	433a      	orrs	r2, r7
 80010ba:	d1e6      	bne.n	800108a <__ledf2+0x62>
 80010bc:	e7e7      	b.n	800108e <__ledf2+0x66>
 80010be:	42a5      	cmp	r5, r4
 80010c0:	dce5      	bgt.n	800108e <__ledf2+0x66>
 80010c2:	db05      	blt.n	80010d0 <__ledf2+0xa8>
 80010c4:	42be      	cmp	r6, r7
 80010c6:	d8e2      	bhi.n	800108e <__ledf2+0x66>
 80010c8:	d007      	beq.n	80010da <__ledf2+0xb2>
 80010ca:	2300      	movs	r3, #0
 80010cc:	42be      	cmp	r6, r7
 80010ce:	d2d3      	bcs.n	8001078 <__ledf2+0x50>
 80010d0:	4659      	mov	r1, fp
 80010d2:	2301      	movs	r3, #1
 80010d4:	3901      	subs	r1, #1
 80010d6:	430b      	orrs	r3, r1
 80010d8:	e7ce      	b.n	8001078 <__ledf2+0x50>
 80010da:	45c4      	cmp	ip, r8
 80010dc:	d8d7      	bhi.n	800108e <__ledf2+0x66>
 80010de:	2300      	movs	r3, #0
 80010e0:	45c4      	cmp	ip, r8
 80010e2:	d3f5      	bcc.n	80010d0 <__ledf2+0xa8>
 80010e4:	e7c8      	b.n	8001078 <__ledf2+0x50>
 80010e6:	46c0      	nop			; (mov r8, r8)
 80010e8:	000007ff 	.word	0x000007ff

080010ec <__aeabi_dmul>:
 80010ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010ee:	4657      	mov	r7, sl
 80010f0:	4645      	mov	r5, r8
 80010f2:	46de      	mov	lr, fp
 80010f4:	464e      	mov	r6, r9
 80010f6:	b5e0      	push	{r5, r6, r7, lr}
 80010f8:	030c      	lsls	r4, r1, #12
 80010fa:	4698      	mov	r8, r3
 80010fc:	004e      	lsls	r6, r1, #1
 80010fe:	0b23      	lsrs	r3, r4, #12
 8001100:	b087      	sub	sp, #28
 8001102:	0007      	movs	r7, r0
 8001104:	4692      	mov	sl, r2
 8001106:	469b      	mov	fp, r3
 8001108:	0d76      	lsrs	r6, r6, #21
 800110a:	0fcd      	lsrs	r5, r1, #31
 800110c:	2e00      	cmp	r6, #0
 800110e:	d06b      	beq.n	80011e8 <__aeabi_dmul+0xfc>
 8001110:	4b6d      	ldr	r3, [pc, #436]	; (80012c8 <__aeabi_dmul+0x1dc>)
 8001112:	429e      	cmp	r6, r3
 8001114:	d035      	beq.n	8001182 <__aeabi_dmul+0x96>
 8001116:	2480      	movs	r4, #128	; 0x80
 8001118:	465b      	mov	r3, fp
 800111a:	0f42      	lsrs	r2, r0, #29
 800111c:	0424      	lsls	r4, r4, #16
 800111e:	00db      	lsls	r3, r3, #3
 8001120:	4314      	orrs	r4, r2
 8001122:	431c      	orrs	r4, r3
 8001124:	00c3      	lsls	r3, r0, #3
 8001126:	4699      	mov	r9, r3
 8001128:	4b68      	ldr	r3, [pc, #416]	; (80012cc <__aeabi_dmul+0x1e0>)
 800112a:	46a3      	mov	fp, r4
 800112c:	469c      	mov	ip, r3
 800112e:	2300      	movs	r3, #0
 8001130:	2700      	movs	r7, #0
 8001132:	4466      	add	r6, ip
 8001134:	9302      	str	r3, [sp, #8]
 8001136:	4643      	mov	r3, r8
 8001138:	031c      	lsls	r4, r3, #12
 800113a:	005a      	lsls	r2, r3, #1
 800113c:	0fdb      	lsrs	r3, r3, #31
 800113e:	4650      	mov	r0, sl
 8001140:	0b24      	lsrs	r4, r4, #12
 8001142:	0d52      	lsrs	r2, r2, #21
 8001144:	4698      	mov	r8, r3
 8001146:	d100      	bne.n	800114a <__aeabi_dmul+0x5e>
 8001148:	e076      	b.n	8001238 <__aeabi_dmul+0x14c>
 800114a:	4b5f      	ldr	r3, [pc, #380]	; (80012c8 <__aeabi_dmul+0x1dc>)
 800114c:	429a      	cmp	r2, r3
 800114e:	d06d      	beq.n	800122c <__aeabi_dmul+0x140>
 8001150:	2380      	movs	r3, #128	; 0x80
 8001152:	0f41      	lsrs	r1, r0, #29
 8001154:	041b      	lsls	r3, r3, #16
 8001156:	430b      	orrs	r3, r1
 8001158:	495c      	ldr	r1, [pc, #368]	; (80012cc <__aeabi_dmul+0x1e0>)
 800115a:	00e4      	lsls	r4, r4, #3
 800115c:	468c      	mov	ip, r1
 800115e:	431c      	orrs	r4, r3
 8001160:	00c3      	lsls	r3, r0, #3
 8001162:	2000      	movs	r0, #0
 8001164:	4462      	add	r2, ip
 8001166:	4641      	mov	r1, r8
 8001168:	18b6      	adds	r6, r6, r2
 800116a:	4069      	eors	r1, r5
 800116c:	1c72      	adds	r2, r6, #1
 800116e:	9101      	str	r1, [sp, #4]
 8001170:	4694      	mov	ip, r2
 8001172:	4307      	orrs	r7, r0
 8001174:	2f0f      	cmp	r7, #15
 8001176:	d900      	bls.n	800117a <__aeabi_dmul+0x8e>
 8001178:	e0b0      	b.n	80012dc <__aeabi_dmul+0x1f0>
 800117a:	4a55      	ldr	r2, [pc, #340]	; (80012d0 <__aeabi_dmul+0x1e4>)
 800117c:	00bf      	lsls	r7, r7, #2
 800117e:	59d2      	ldr	r2, [r2, r7]
 8001180:	4697      	mov	pc, r2
 8001182:	465b      	mov	r3, fp
 8001184:	4303      	orrs	r3, r0
 8001186:	4699      	mov	r9, r3
 8001188:	d000      	beq.n	800118c <__aeabi_dmul+0xa0>
 800118a:	e087      	b.n	800129c <__aeabi_dmul+0x1b0>
 800118c:	2300      	movs	r3, #0
 800118e:	469b      	mov	fp, r3
 8001190:	3302      	adds	r3, #2
 8001192:	2708      	movs	r7, #8
 8001194:	9302      	str	r3, [sp, #8]
 8001196:	e7ce      	b.n	8001136 <__aeabi_dmul+0x4a>
 8001198:	4642      	mov	r2, r8
 800119a:	9201      	str	r2, [sp, #4]
 800119c:	2802      	cmp	r0, #2
 800119e:	d067      	beq.n	8001270 <__aeabi_dmul+0x184>
 80011a0:	2803      	cmp	r0, #3
 80011a2:	d100      	bne.n	80011a6 <__aeabi_dmul+0xba>
 80011a4:	e20e      	b.n	80015c4 <__aeabi_dmul+0x4d8>
 80011a6:	2801      	cmp	r0, #1
 80011a8:	d000      	beq.n	80011ac <__aeabi_dmul+0xc0>
 80011aa:	e162      	b.n	8001472 <__aeabi_dmul+0x386>
 80011ac:	2300      	movs	r3, #0
 80011ae:	2400      	movs	r4, #0
 80011b0:	2200      	movs	r2, #0
 80011b2:	4699      	mov	r9, r3
 80011b4:	9901      	ldr	r1, [sp, #4]
 80011b6:	4001      	ands	r1, r0
 80011b8:	b2cd      	uxtb	r5, r1
 80011ba:	2100      	movs	r1, #0
 80011bc:	0312      	lsls	r2, r2, #12
 80011be:	0d0b      	lsrs	r3, r1, #20
 80011c0:	0b12      	lsrs	r2, r2, #12
 80011c2:	051b      	lsls	r3, r3, #20
 80011c4:	4313      	orrs	r3, r2
 80011c6:	4a43      	ldr	r2, [pc, #268]	; (80012d4 <__aeabi_dmul+0x1e8>)
 80011c8:	0524      	lsls	r4, r4, #20
 80011ca:	4013      	ands	r3, r2
 80011cc:	431c      	orrs	r4, r3
 80011ce:	0064      	lsls	r4, r4, #1
 80011d0:	07ed      	lsls	r5, r5, #31
 80011d2:	0864      	lsrs	r4, r4, #1
 80011d4:	432c      	orrs	r4, r5
 80011d6:	4648      	mov	r0, r9
 80011d8:	0021      	movs	r1, r4
 80011da:	b007      	add	sp, #28
 80011dc:	bc3c      	pop	{r2, r3, r4, r5}
 80011de:	4690      	mov	r8, r2
 80011e0:	4699      	mov	r9, r3
 80011e2:	46a2      	mov	sl, r4
 80011e4:	46ab      	mov	fp, r5
 80011e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011e8:	4303      	orrs	r3, r0
 80011ea:	4699      	mov	r9, r3
 80011ec:	d04f      	beq.n	800128e <__aeabi_dmul+0x1a2>
 80011ee:	465b      	mov	r3, fp
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d100      	bne.n	80011f6 <__aeabi_dmul+0x10a>
 80011f4:	e189      	b.n	800150a <__aeabi_dmul+0x41e>
 80011f6:	4658      	mov	r0, fp
 80011f8:	f000 fe68 	bl	8001ecc <__clzsi2>
 80011fc:	0003      	movs	r3, r0
 80011fe:	3b0b      	subs	r3, #11
 8001200:	2b1c      	cmp	r3, #28
 8001202:	dd00      	ble.n	8001206 <__aeabi_dmul+0x11a>
 8001204:	e17a      	b.n	80014fc <__aeabi_dmul+0x410>
 8001206:	221d      	movs	r2, #29
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	003a      	movs	r2, r7
 800120c:	0001      	movs	r1, r0
 800120e:	465c      	mov	r4, fp
 8001210:	40da      	lsrs	r2, r3
 8001212:	3908      	subs	r1, #8
 8001214:	408c      	lsls	r4, r1
 8001216:	0013      	movs	r3, r2
 8001218:	408f      	lsls	r7, r1
 800121a:	4323      	orrs	r3, r4
 800121c:	469b      	mov	fp, r3
 800121e:	46b9      	mov	r9, r7
 8001220:	2300      	movs	r3, #0
 8001222:	4e2d      	ldr	r6, [pc, #180]	; (80012d8 <__aeabi_dmul+0x1ec>)
 8001224:	2700      	movs	r7, #0
 8001226:	1a36      	subs	r6, r6, r0
 8001228:	9302      	str	r3, [sp, #8]
 800122a:	e784      	b.n	8001136 <__aeabi_dmul+0x4a>
 800122c:	4653      	mov	r3, sl
 800122e:	4323      	orrs	r3, r4
 8001230:	d12a      	bne.n	8001288 <__aeabi_dmul+0x19c>
 8001232:	2400      	movs	r4, #0
 8001234:	2002      	movs	r0, #2
 8001236:	e796      	b.n	8001166 <__aeabi_dmul+0x7a>
 8001238:	4653      	mov	r3, sl
 800123a:	4323      	orrs	r3, r4
 800123c:	d020      	beq.n	8001280 <__aeabi_dmul+0x194>
 800123e:	2c00      	cmp	r4, #0
 8001240:	d100      	bne.n	8001244 <__aeabi_dmul+0x158>
 8001242:	e157      	b.n	80014f4 <__aeabi_dmul+0x408>
 8001244:	0020      	movs	r0, r4
 8001246:	f000 fe41 	bl	8001ecc <__clzsi2>
 800124a:	0003      	movs	r3, r0
 800124c:	3b0b      	subs	r3, #11
 800124e:	2b1c      	cmp	r3, #28
 8001250:	dd00      	ble.n	8001254 <__aeabi_dmul+0x168>
 8001252:	e149      	b.n	80014e8 <__aeabi_dmul+0x3fc>
 8001254:	211d      	movs	r1, #29
 8001256:	1acb      	subs	r3, r1, r3
 8001258:	4651      	mov	r1, sl
 800125a:	0002      	movs	r2, r0
 800125c:	40d9      	lsrs	r1, r3
 800125e:	4653      	mov	r3, sl
 8001260:	3a08      	subs	r2, #8
 8001262:	4094      	lsls	r4, r2
 8001264:	4093      	lsls	r3, r2
 8001266:	430c      	orrs	r4, r1
 8001268:	4a1b      	ldr	r2, [pc, #108]	; (80012d8 <__aeabi_dmul+0x1ec>)
 800126a:	1a12      	subs	r2, r2, r0
 800126c:	2000      	movs	r0, #0
 800126e:	e77a      	b.n	8001166 <__aeabi_dmul+0x7a>
 8001270:	2501      	movs	r5, #1
 8001272:	9b01      	ldr	r3, [sp, #4]
 8001274:	4c14      	ldr	r4, [pc, #80]	; (80012c8 <__aeabi_dmul+0x1dc>)
 8001276:	401d      	ands	r5, r3
 8001278:	2300      	movs	r3, #0
 800127a:	2200      	movs	r2, #0
 800127c:	4699      	mov	r9, r3
 800127e:	e79c      	b.n	80011ba <__aeabi_dmul+0xce>
 8001280:	2400      	movs	r4, #0
 8001282:	2200      	movs	r2, #0
 8001284:	2001      	movs	r0, #1
 8001286:	e76e      	b.n	8001166 <__aeabi_dmul+0x7a>
 8001288:	4653      	mov	r3, sl
 800128a:	2003      	movs	r0, #3
 800128c:	e76b      	b.n	8001166 <__aeabi_dmul+0x7a>
 800128e:	2300      	movs	r3, #0
 8001290:	469b      	mov	fp, r3
 8001292:	3301      	adds	r3, #1
 8001294:	2704      	movs	r7, #4
 8001296:	2600      	movs	r6, #0
 8001298:	9302      	str	r3, [sp, #8]
 800129a:	e74c      	b.n	8001136 <__aeabi_dmul+0x4a>
 800129c:	2303      	movs	r3, #3
 800129e:	4681      	mov	r9, r0
 80012a0:	270c      	movs	r7, #12
 80012a2:	9302      	str	r3, [sp, #8]
 80012a4:	e747      	b.n	8001136 <__aeabi_dmul+0x4a>
 80012a6:	2280      	movs	r2, #128	; 0x80
 80012a8:	2300      	movs	r3, #0
 80012aa:	2500      	movs	r5, #0
 80012ac:	0312      	lsls	r2, r2, #12
 80012ae:	4699      	mov	r9, r3
 80012b0:	4c05      	ldr	r4, [pc, #20]	; (80012c8 <__aeabi_dmul+0x1dc>)
 80012b2:	e782      	b.n	80011ba <__aeabi_dmul+0xce>
 80012b4:	465c      	mov	r4, fp
 80012b6:	464b      	mov	r3, r9
 80012b8:	9802      	ldr	r0, [sp, #8]
 80012ba:	e76f      	b.n	800119c <__aeabi_dmul+0xb0>
 80012bc:	465c      	mov	r4, fp
 80012be:	464b      	mov	r3, r9
 80012c0:	9501      	str	r5, [sp, #4]
 80012c2:	9802      	ldr	r0, [sp, #8]
 80012c4:	e76a      	b.n	800119c <__aeabi_dmul+0xb0>
 80012c6:	46c0      	nop			; (mov r8, r8)
 80012c8:	000007ff 	.word	0x000007ff
 80012cc:	fffffc01 	.word	0xfffffc01
 80012d0:	08004b50 	.word	0x08004b50
 80012d4:	800fffff 	.word	0x800fffff
 80012d8:	fffffc0d 	.word	0xfffffc0d
 80012dc:	464a      	mov	r2, r9
 80012de:	4649      	mov	r1, r9
 80012e0:	0c17      	lsrs	r7, r2, #16
 80012e2:	0c1a      	lsrs	r2, r3, #16
 80012e4:	041b      	lsls	r3, r3, #16
 80012e6:	0c1b      	lsrs	r3, r3, #16
 80012e8:	0408      	lsls	r0, r1, #16
 80012ea:	0019      	movs	r1, r3
 80012ec:	0c00      	lsrs	r0, r0, #16
 80012ee:	4341      	muls	r1, r0
 80012f0:	0015      	movs	r5, r2
 80012f2:	4688      	mov	r8, r1
 80012f4:	0019      	movs	r1, r3
 80012f6:	437d      	muls	r5, r7
 80012f8:	4379      	muls	r1, r7
 80012fa:	9503      	str	r5, [sp, #12]
 80012fc:	4689      	mov	r9, r1
 80012fe:	0029      	movs	r1, r5
 8001300:	0015      	movs	r5, r2
 8001302:	4345      	muls	r5, r0
 8001304:	444d      	add	r5, r9
 8001306:	9502      	str	r5, [sp, #8]
 8001308:	4645      	mov	r5, r8
 800130a:	0c2d      	lsrs	r5, r5, #16
 800130c:	46aa      	mov	sl, r5
 800130e:	9d02      	ldr	r5, [sp, #8]
 8001310:	4455      	add	r5, sl
 8001312:	45a9      	cmp	r9, r5
 8001314:	d906      	bls.n	8001324 <__aeabi_dmul+0x238>
 8001316:	468a      	mov	sl, r1
 8001318:	2180      	movs	r1, #128	; 0x80
 800131a:	0249      	lsls	r1, r1, #9
 800131c:	4689      	mov	r9, r1
 800131e:	44ca      	add	sl, r9
 8001320:	4651      	mov	r1, sl
 8001322:	9103      	str	r1, [sp, #12]
 8001324:	0c29      	lsrs	r1, r5, #16
 8001326:	9104      	str	r1, [sp, #16]
 8001328:	4641      	mov	r1, r8
 800132a:	0409      	lsls	r1, r1, #16
 800132c:	042d      	lsls	r5, r5, #16
 800132e:	0c09      	lsrs	r1, r1, #16
 8001330:	4688      	mov	r8, r1
 8001332:	0029      	movs	r1, r5
 8001334:	0c25      	lsrs	r5, r4, #16
 8001336:	0424      	lsls	r4, r4, #16
 8001338:	4441      	add	r1, r8
 800133a:	0c24      	lsrs	r4, r4, #16
 800133c:	9105      	str	r1, [sp, #20]
 800133e:	0021      	movs	r1, r4
 8001340:	4341      	muls	r1, r0
 8001342:	4688      	mov	r8, r1
 8001344:	0021      	movs	r1, r4
 8001346:	4379      	muls	r1, r7
 8001348:	468a      	mov	sl, r1
 800134a:	4368      	muls	r0, r5
 800134c:	4641      	mov	r1, r8
 800134e:	4450      	add	r0, sl
 8001350:	4681      	mov	r9, r0
 8001352:	0c08      	lsrs	r0, r1, #16
 8001354:	4448      	add	r0, r9
 8001356:	436f      	muls	r7, r5
 8001358:	4582      	cmp	sl, r0
 800135a:	d903      	bls.n	8001364 <__aeabi_dmul+0x278>
 800135c:	2180      	movs	r1, #128	; 0x80
 800135e:	0249      	lsls	r1, r1, #9
 8001360:	4689      	mov	r9, r1
 8001362:	444f      	add	r7, r9
 8001364:	0c01      	lsrs	r1, r0, #16
 8001366:	4689      	mov	r9, r1
 8001368:	0039      	movs	r1, r7
 800136a:	4449      	add	r1, r9
 800136c:	9102      	str	r1, [sp, #8]
 800136e:	4641      	mov	r1, r8
 8001370:	040f      	lsls	r7, r1, #16
 8001372:	9904      	ldr	r1, [sp, #16]
 8001374:	0c3f      	lsrs	r7, r7, #16
 8001376:	4688      	mov	r8, r1
 8001378:	0400      	lsls	r0, r0, #16
 800137a:	19c0      	adds	r0, r0, r7
 800137c:	4480      	add	r8, r0
 800137e:	4641      	mov	r1, r8
 8001380:	9104      	str	r1, [sp, #16]
 8001382:	4659      	mov	r1, fp
 8001384:	0c0f      	lsrs	r7, r1, #16
 8001386:	0409      	lsls	r1, r1, #16
 8001388:	0c09      	lsrs	r1, r1, #16
 800138a:	4688      	mov	r8, r1
 800138c:	4359      	muls	r1, r3
 800138e:	468a      	mov	sl, r1
 8001390:	0039      	movs	r1, r7
 8001392:	4351      	muls	r1, r2
 8001394:	4689      	mov	r9, r1
 8001396:	4641      	mov	r1, r8
 8001398:	434a      	muls	r2, r1
 800139a:	4651      	mov	r1, sl
 800139c:	0c09      	lsrs	r1, r1, #16
 800139e:	468b      	mov	fp, r1
 80013a0:	437b      	muls	r3, r7
 80013a2:	18d2      	adds	r2, r2, r3
 80013a4:	445a      	add	r2, fp
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d903      	bls.n	80013b2 <__aeabi_dmul+0x2c6>
 80013aa:	2380      	movs	r3, #128	; 0x80
 80013ac:	025b      	lsls	r3, r3, #9
 80013ae:	469b      	mov	fp, r3
 80013b0:	44d9      	add	r9, fp
 80013b2:	4651      	mov	r1, sl
 80013b4:	0409      	lsls	r1, r1, #16
 80013b6:	0c09      	lsrs	r1, r1, #16
 80013b8:	468a      	mov	sl, r1
 80013ba:	4641      	mov	r1, r8
 80013bc:	4361      	muls	r1, r4
 80013be:	437c      	muls	r4, r7
 80013c0:	0c13      	lsrs	r3, r2, #16
 80013c2:	0412      	lsls	r2, r2, #16
 80013c4:	444b      	add	r3, r9
 80013c6:	4452      	add	r2, sl
 80013c8:	46a1      	mov	r9, r4
 80013ca:	468a      	mov	sl, r1
 80013cc:	003c      	movs	r4, r7
 80013ce:	4641      	mov	r1, r8
 80013d0:	436c      	muls	r4, r5
 80013d2:	434d      	muls	r5, r1
 80013d4:	4651      	mov	r1, sl
 80013d6:	444d      	add	r5, r9
 80013d8:	0c0f      	lsrs	r7, r1, #16
 80013da:	197d      	adds	r5, r7, r5
 80013dc:	45a9      	cmp	r9, r5
 80013de:	d903      	bls.n	80013e8 <__aeabi_dmul+0x2fc>
 80013e0:	2180      	movs	r1, #128	; 0x80
 80013e2:	0249      	lsls	r1, r1, #9
 80013e4:	4688      	mov	r8, r1
 80013e6:	4444      	add	r4, r8
 80013e8:	9f04      	ldr	r7, [sp, #16]
 80013ea:	9903      	ldr	r1, [sp, #12]
 80013ec:	46b8      	mov	r8, r7
 80013ee:	4441      	add	r1, r8
 80013f0:	468b      	mov	fp, r1
 80013f2:	4583      	cmp	fp, r0
 80013f4:	4180      	sbcs	r0, r0
 80013f6:	4241      	negs	r1, r0
 80013f8:	4688      	mov	r8, r1
 80013fa:	4651      	mov	r1, sl
 80013fc:	0408      	lsls	r0, r1, #16
 80013fe:	042f      	lsls	r7, r5, #16
 8001400:	0c00      	lsrs	r0, r0, #16
 8001402:	183f      	adds	r7, r7, r0
 8001404:	4658      	mov	r0, fp
 8001406:	9902      	ldr	r1, [sp, #8]
 8001408:	1810      	adds	r0, r2, r0
 800140a:	4689      	mov	r9, r1
 800140c:	4290      	cmp	r0, r2
 800140e:	4192      	sbcs	r2, r2
 8001410:	444f      	add	r7, r9
 8001412:	46ba      	mov	sl, r7
 8001414:	4252      	negs	r2, r2
 8001416:	4699      	mov	r9, r3
 8001418:	4693      	mov	fp, r2
 800141a:	44c2      	add	sl, r8
 800141c:	44d1      	add	r9, sl
 800141e:	44cb      	add	fp, r9
 8001420:	428f      	cmp	r7, r1
 8001422:	41bf      	sbcs	r7, r7
 8001424:	45c2      	cmp	sl, r8
 8001426:	4189      	sbcs	r1, r1
 8001428:	4599      	cmp	r9, r3
 800142a:	419b      	sbcs	r3, r3
 800142c:	4593      	cmp	fp, r2
 800142e:	4192      	sbcs	r2, r2
 8001430:	427f      	negs	r7, r7
 8001432:	4249      	negs	r1, r1
 8001434:	0c2d      	lsrs	r5, r5, #16
 8001436:	4252      	negs	r2, r2
 8001438:	430f      	orrs	r7, r1
 800143a:	425b      	negs	r3, r3
 800143c:	4313      	orrs	r3, r2
 800143e:	197f      	adds	r7, r7, r5
 8001440:	18ff      	adds	r7, r7, r3
 8001442:	465b      	mov	r3, fp
 8001444:	193c      	adds	r4, r7, r4
 8001446:	0ddb      	lsrs	r3, r3, #23
 8001448:	9a05      	ldr	r2, [sp, #20]
 800144a:	0264      	lsls	r4, r4, #9
 800144c:	431c      	orrs	r4, r3
 800144e:	0243      	lsls	r3, r0, #9
 8001450:	4313      	orrs	r3, r2
 8001452:	1e5d      	subs	r5, r3, #1
 8001454:	41ab      	sbcs	r3, r5
 8001456:	465a      	mov	r2, fp
 8001458:	0dc0      	lsrs	r0, r0, #23
 800145a:	4303      	orrs	r3, r0
 800145c:	0252      	lsls	r2, r2, #9
 800145e:	4313      	orrs	r3, r2
 8001460:	01e2      	lsls	r2, r4, #7
 8001462:	d556      	bpl.n	8001512 <__aeabi_dmul+0x426>
 8001464:	2001      	movs	r0, #1
 8001466:	085a      	lsrs	r2, r3, #1
 8001468:	4003      	ands	r3, r0
 800146a:	4313      	orrs	r3, r2
 800146c:	07e2      	lsls	r2, r4, #31
 800146e:	4313      	orrs	r3, r2
 8001470:	0864      	lsrs	r4, r4, #1
 8001472:	485a      	ldr	r0, [pc, #360]	; (80015dc <__aeabi_dmul+0x4f0>)
 8001474:	4460      	add	r0, ip
 8001476:	2800      	cmp	r0, #0
 8001478:	dd4d      	ble.n	8001516 <__aeabi_dmul+0x42a>
 800147a:	075a      	lsls	r2, r3, #29
 800147c:	d009      	beq.n	8001492 <__aeabi_dmul+0x3a6>
 800147e:	220f      	movs	r2, #15
 8001480:	401a      	ands	r2, r3
 8001482:	2a04      	cmp	r2, #4
 8001484:	d005      	beq.n	8001492 <__aeabi_dmul+0x3a6>
 8001486:	1d1a      	adds	r2, r3, #4
 8001488:	429a      	cmp	r2, r3
 800148a:	419b      	sbcs	r3, r3
 800148c:	425b      	negs	r3, r3
 800148e:	18e4      	adds	r4, r4, r3
 8001490:	0013      	movs	r3, r2
 8001492:	01e2      	lsls	r2, r4, #7
 8001494:	d504      	bpl.n	80014a0 <__aeabi_dmul+0x3b4>
 8001496:	2080      	movs	r0, #128	; 0x80
 8001498:	4a51      	ldr	r2, [pc, #324]	; (80015e0 <__aeabi_dmul+0x4f4>)
 800149a:	00c0      	lsls	r0, r0, #3
 800149c:	4014      	ands	r4, r2
 800149e:	4460      	add	r0, ip
 80014a0:	4a50      	ldr	r2, [pc, #320]	; (80015e4 <__aeabi_dmul+0x4f8>)
 80014a2:	4290      	cmp	r0, r2
 80014a4:	dd00      	ble.n	80014a8 <__aeabi_dmul+0x3bc>
 80014a6:	e6e3      	b.n	8001270 <__aeabi_dmul+0x184>
 80014a8:	2501      	movs	r5, #1
 80014aa:	08db      	lsrs	r3, r3, #3
 80014ac:	0762      	lsls	r2, r4, #29
 80014ae:	431a      	orrs	r2, r3
 80014b0:	0264      	lsls	r4, r4, #9
 80014b2:	9b01      	ldr	r3, [sp, #4]
 80014b4:	4691      	mov	r9, r2
 80014b6:	0b22      	lsrs	r2, r4, #12
 80014b8:	0544      	lsls	r4, r0, #21
 80014ba:	0d64      	lsrs	r4, r4, #21
 80014bc:	401d      	ands	r5, r3
 80014be:	e67c      	b.n	80011ba <__aeabi_dmul+0xce>
 80014c0:	2280      	movs	r2, #128	; 0x80
 80014c2:	4659      	mov	r1, fp
 80014c4:	0312      	lsls	r2, r2, #12
 80014c6:	4211      	tst	r1, r2
 80014c8:	d008      	beq.n	80014dc <__aeabi_dmul+0x3f0>
 80014ca:	4214      	tst	r4, r2
 80014cc:	d106      	bne.n	80014dc <__aeabi_dmul+0x3f0>
 80014ce:	4322      	orrs	r2, r4
 80014d0:	0312      	lsls	r2, r2, #12
 80014d2:	0b12      	lsrs	r2, r2, #12
 80014d4:	4645      	mov	r5, r8
 80014d6:	4699      	mov	r9, r3
 80014d8:	4c43      	ldr	r4, [pc, #268]	; (80015e8 <__aeabi_dmul+0x4fc>)
 80014da:	e66e      	b.n	80011ba <__aeabi_dmul+0xce>
 80014dc:	465b      	mov	r3, fp
 80014de:	431a      	orrs	r2, r3
 80014e0:	0312      	lsls	r2, r2, #12
 80014e2:	0b12      	lsrs	r2, r2, #12
 80014e4:	4c40      	ldr	r4, [pc, #256]	; (80015e8 <__aeabi_dmul+0x4fc>)
 80014e6:	e668      	b.n	80011ba <__aeabi_dmul+0xce>
 80014e8:	0003      	movs	r3, r0
 80014ea:	4654      	mov	r4, sl
 80014ec:	3b28      	subs	r3, #40	; 0x28
 80014ee:	409c      	lsls	r4, r3
 80014f0:	2300      	movs	r3, #0
 80014f2:	e6b9      	b.n	8001268 <__aeabi_dmul+0x17c>
 80014f4:	f000 fcea 	bl	8001ecc <__clzsi2>
 80014f8:	3020      	adds	r0, #32
 80014fa:	e6a6      	b.n	800124a <__aeabi_dmul+0x15e>
 80014fc:	0003      	movs	r3, r0
 80014fe:	3b28      	subs	r3, #40	; 0x28
 8001500:	409f      	lsls	r7, r3
 8001502:	2300      	movs	r3, #0
 8001504:	46bb      	mov	fp, r7
 8001506:	4699      	mov	r9, r3
 8001508:	e68a      	b.n	8001220 <__aeabi_dmul+0x134>
 800150a:	f000 fcdf 	bl	8001ecc <__clzsi2>
 800150e:	3020      	adds	r0, #32
 8001510:	e674      	b.n	80011fc <__aeabi_dmul+0x110>
 8001512:	46b4      	mov	ip, r6
 8001514:	e7ad      	b.n	8001472 <__aeabi_dmul+0x386>
 8001516:	2501      	movs	r5, #1
 8001518:	1a2a      	subs	r2, r5, r0
 800151a:	2a38      	cmp	r2, #56	; 0x38
 800151c:	dd06      	ble.n	800152c <__aeabi_dmul+0x440>
 800151e:	9b01      	ldr	r3, [sp, #4]
 8001520:	2400      	movs	r4, #0
 8001522:	401d      	ands	r5, r3
 8001524:	2300      	movs	r3, #0
 8001526:	2200      	movs	r2, #0
 8001528:	4699      	mov	r9, r3
 800152a:	e646      	b.n	80011ba <__aeabi_dmul+0xce>
 800152c:	2a1f      	cmp	r2, #31
 800152e:	dc21      	bgt.n	8001574 <__aeabi_dmul+0x488>
 8001530:	2520      	movs	r5, #32
 8001532:	0020      	movs	r0, r4
 8001534:	1aad      	subs	r5, r5, r2
 8001536:	001e      	movs	r6, r3
 8001538:	40ab      	lsls	r3, r5
 800153a:	40a8      	lsls	r0, r5
 800153c:	40d6      	lsrs	r6, r2
 800153e:	1e5d      	subs	r5, r3, #1
 8001540:	41ab      	sbcs	r3, r5
 8001542:	4330      	orrs	r0, r6
 8001544:	4318      	orrs	r0, r3
 8001546:	40d4      	lsrs	r4, r2
 8001548:	0743      	lsls	r3, r0, #29
 800154a:	d009      	beq.n	8001560 <__aeabi_dmul+0x474>
 800154c:	230f      	movs	r3, #15
 800154e:	4003      	ands	r3, r0
 8001550:	2b04      	cmp	r3, #4
 8001552:	d005      	beq.n	8001560 <__aeabi_dmul+0x474>
 8001554:	0003      	movs	r3, r0
 8001556:	1d18      	adds	r0, r3, #4
 8001558:	4298      	cmp	r0, r3
 800155a:	419b      	sbcs	r3, r3
 800155c:	425b      	negs	r3, r3
 800155e:	18e4      	adds	r4, r4, r3
 8001560:	0223      	lsls	r3, r4, #8
 8001562:	d521      	bpl.n	80015a8 <__aeabi_dmul+0x4bc>
 8001564:	2501      	movs	r5, #1
 8001566:	9b01      	ldr	r3, [sp, #4]
 8001568:	2401      	movs	r4, #1
 800156a:	401d      	ands	r5, r3
 800156c:	2300      	movs	r3, #0
 800156e:	2200      	movs	r2, #0
 8001570:	4699      	mov	r9, r3
 8001572:	e622      	b.n	80011ba <__aeabi_dmul+0xce>
 8001574:	251f      	movs	r5, #31
 8001576:	0021      	movs	r1, r4
 8001578:	426d      	negs	r5, r5
 800157a:	1a28      	subs	r0, r5, r0
 800157c:	40c1      	lsrs	r1, r0
 800157e:	0008      	movs	r0, r1
 8001580:	2a20      	cmp	r2, #32
 8001582:	d01d      	beq.n	80015c0 <__aeabi_dmul+0x4d4>
 8001584:	355f      	adds	r5, #95	; 0x5f
 8001586:	1aaa      	subs	r2, r5, r2
 8001588:	4094      	lsls	r4, r2
 800158a:	4323      	orrs	r3, r4
 800158c:	1e5c      	subs	r4, r3, #1
 800158e:	41a3      	sbcs	r3, r4
 8001590:	2507      	movs	r5, #7
 8001592:	4303      	orrs	r3, r0
 8001594:	401d      	ands	r5, r3
 8001596:	2200      	movs	r2, #0
 8001598:	2d00      	cmp	r5, #0
 800159a:	d009      	beq.n	80015b0 <__aeabi_dmul+0x4c4>
 800159c:	220f      	movs	r2, #15
 800159e:	2400      	movs	r4, #0
 80015a0:	401a      	ands	r2, r3
 80015a2:	0018      	movs	r0, r3
 80015a4:	2a04      	cmp	r2, #4
 80015a6:	d1d6      	bne.n	8001556 <__aeabi_dmul+0x46a>
 80015a8:	0003      	movs	r3, r0
 80015aa:	0765      	lsls	r5, r4, #29
 80015ac:	0264      	lsls	r4, r4, #9
 80015ae:	0b22      	lsrs	r2, r4, #12
 80015b0:	08db      	lsrs	r3, r3, #3
 80015b2:	432b      	orrs	r3, r5
 80015b4:	2501      	movs	r5, #1
 80015b6:	4699      	mov	r9, r3
 80015b8:	9b01      	ldr	r3, [sp, #4]
 80015ba:	2400      	movs	r4, #0
 80015bc:	401d      	ands	r5, r3
 80015be:	e5fc      	b.n	80011ba <__aeabi_dmul+0xce>
 80015c0:	2400      	movs	r4, #0
 80015c2:	e7e2      	b.n	800158a <__aeabi_dmul+0x49e>
 80015c4:	2280      	movs	r2, #128	; 0x80
 80015c6:	2501      	movs	r5, #1
 80015c8:	0312      	lsls	r2, r2, #12
 80015ca:	4322      	orrs	r2, r4
 80015cc:	9901      	ldr	r1, [sp, #4]
 80015ce:	0312      	lsls	r2, r2, #12
 80015d0:	0b12      	lsrs	r2, r2, #12
 80015d2:	400d      	ands	r5, r1
 80015d4:	4699      	mov	r9, r3
 80015d6:	4c04      	ldr	r4, [pc, #16]	; (80015e8 <__aeabi_dmul+0x4fc>)
 80015d8:	e5ef      	b.n	80011ba <__aeabi_dmul+0xce>
 80015da:	46c0      	nop			; (mov r8, r8)
 80015dc:	000003ff 	.word	0x000003ff
 80015e0:	feffffff 	.word	0xfeffffff
 80015e4:	000007fe 	.word	0x000007fe
 80015e8:	000007ff 	.word	0x000007ff

080015ec <__aeabi_dsub>:
 80015ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ee:	4646      	mov	r6, r8
 80015f0:	46d6      	mov	lr, sl
 80015f2:	464f      	mov	r7, r9
 80015f4:	030c      	lsls	r4, r1, #12
 80015f6:	b5c0      	push	{r6, r7, lr}
 80015f8:	0fcd      	lsrs	r5, r1, #31
 80015fa:	004e      	lsls	r6, r1, #1
 80015fc:	0a61      	lsrs	r1, r4, #9
 80015fe:	0f44      	lsrs	r4, r0, #29
 8001600:	430c      	orrs	r4, r1
 8001602:	00c1      	lsls	r1, r0, #3
 8001604:	0058      	lsls	r0, r3, #1
 8001606:	0d40      	lsrs	r0, r0, #21
 8001608:	4684      	mov	ip, r0
 800160a:	468a      	mov	sl, r1
 800160c:	000f      	movs	r7, r1
 800160e:	0319      	lsls	r1, r3, #12
 8001610:	0f50      	lsrs	r0, r2, #29
 8001612:	0a49      	lsrs	r1, r1, #9
 8001614:	4301      	orrs	r1, r0
 8001616:	48c6      	ldr	r0, [pc, #792]	; (8001930 <__aeabi_dsub+0x344>)
 8001618:	0d76      	lsrs	r6, r6, #21
 800161a:	46a8      	mov	r8, r5
 800161c:	0fdb      	lsrs	r3, r3, #31
 800161e:	00d2      	lsls	r2, r2, #3
 8001620:	4584      	cmp	ip, r0
 8001622:	d100      	bne.n	8001626 <__aeabi_dsub+0x3a>
 8001624:	e0d8      	b.n	80017d8 <__aeabi_dsub+0x1ec>
 8001626:	2001      	movs	r0, #1
 8001628:	4043      	eors	r3, r0
 800162a:	42ab      	cmp	r3, r5
 800162c:	d100      	bne.n	8001630 <__aeabi_dsub+0x44>
 800162e:	e0a6      	b.n	800177e <__aeabi_dsub+0x192>
 8001630:	4660      	mov	r0, ip
 8001632:	1a35      	subs	r5, r6, r0
 8001634:	2d00      	cmp	r5, #0
 8001636:	dc00      	bgt.n	800163a <__aeabi_dsub+0x4e>
 8001638:	e105      	b.n	8001846 <__aeabi_dsub+0x25a>
 800163a:	2800      	cmp	r0, #0
 800163c:	d110      	bne.n	8001660 <__aeabi_dsub+0x74>
 800163e:	000b      	movs	r3, r1
 8001640:	4313      	orrs	r3, r2
 8001642:	d100      	bne.n	8001646 <__aeabi_dsub+0x5a>
 8001644:	e0d7      	b.n	80017f6 <__aeabi_dsub+0x20a>
 8001646:	1e6b      	subs	r3, r5, #1
 8001648:	2b00      	cmp	r3, #0
 800164a:	d000      	beq.n	800164e <__aeabi_dsub+0x62>
 800164c:	e14b      	b.n	80018e6 <__aeabi_dsub+0x2fa>
 800164e:	4653      	mov	r3, sl
 8001650:	1a9f      	subs	r7, r3, r2
 8001652:	45ba      	cmp	sl, r7
 8001654:	4180      	sbcs	r0, r0
 8001656:	1a64      	subs	r4, r4, r1
 8001658:	4240      	negs	r0, r0
 800165a:	1a24      	subs	r4, r4, r0
 800165c:	2601      	movs	r6, #1
 800165e:	e01e      	b.n	800169e <__aeabi_dsub+0xb2>
 8001660:	4bb3      	ldr	r3, [pc, #716]	; (8001930 <__aeabi_dsub+0x344>)
 8001662:	429e      	cmp	r6, r3
 8001664:	d048      	beq.n	80016f8 <__aeabi_dsub+0x10c>
 8001666:	2380      	movs	r3, #128	; 0x80
 8001668:	041b      	lsls	r3, r3, #16
 800166a:	4319      	orrs	r1, r3
 800166c:	2d38      	cmp	r5, #56	; 0x38
 800166e:	dd00      	ble.n	8001672 <__aeabi_dsub+0x86>
 8001670:	e119      	b.n	80018a6 <__aeabi_dsub+0x2ba>
 8001672:	2d1f      	cmp	r5, #31
 8001674:	dd00      	ble.n	8001678 <__aeabi_dsub+0x8c>
 8001676:	e14c      	b.n	8001912 <__aeabi_dsub+0x326>
 8001678:	2320      	movs	r3, #32
 800167a:	000f      	movs	r7, r1
 800167c:	1b5b      	subs	r3, r3, r5
 800167e:	0010      	movs	r0, r2
 8001680:	409a      	lsls	r2, r3
 8001682:	409f      	lsls	r7, r3
 8001684:	40e8      	lsrs	r0, r5
 8001686:	1e53      	subs	r3, r2, #1
 8001688:	419a      	sbcs	r2, r3
 800168a:	40e9      	lsrs	r1, r5
 800168c:	4307      	orrs	r7, r0
 800168e:	4317      	orrs	r7, r2
 8001690:	4653      	mov	r3, sl
 8001692:	1bdf      	subs	r7, r3, r7
 8001694:	1a61      	subs	r1, r4, r1
 8001696:	45ba      	cmp	sl, r7
 8001698:	41a4      	sbcs	r4, r4
 800169a:	4264      	negs	r4, r4
 800169c:	1b0c      	subs	r4, r1, r4
 800169e:	0223      	lsls	r3, r4, #8
 80016a0:	d400      	bmi.n	80016a4 <__aeabi_dsub+0xb8>
 80016a2:	e0c5      	b.n	8001830 <__aeabi_dsub+0x244>
 80016a4:	0264      	lsls	r4, r4, #9
 80016a6:	0a65      	lsrs	r5, r4, #9
 80016a8:	2d00      	cmp	r5, #0
 80016aa:	d100      	bne.n	80016ae <__aeabi_dsub+0xc2>
 80016ac:	e0f6      	b.n	800189c <__aeabi_dsub+0x2b0>
 80016ae:	0028      	movs	r0, r5
 80016b0:	f000 fc0c 	bl	8001ecc <__clzsi2>
 80016b4:	0003      	movs	r3, r0
 80016b6:	3b08      	subs	r3, #8
 80016b8:	2b1f      	cmp	r3, #31
 80016ba:	dd00      	ble.n	80016be <__aeabi_dsub+0xd2>
 80016bc:	e0e9      	b.n	8001892 <__aeabi_dsub+0x2a6>
 80016be:	2220      	movs	r2, #32
 80016c0:	003c      	movs	r4, r7
 80016c2:	1ad2      	subs	r2, r2, r3
 80016c4:	409d      	lsls	r5, r3
 80016c6:	40d4      	lsrs	r4, r2
 80016c8:	409f      	lsls	r7, r3
 80016ca:	4325      	orrs	r5, r4
 80016cc:	429e      	cmp	r6, r3
 80016ce:	dd00      	ble.n	80016d2 <__aeabi_dsub+0xe6>
 80016d0:	e0db      	b.n	800188a <__aeabi_dsub+0x29e>
 80016d2:	1b9e      	subs	r6, r3, r6
 80016d4:	1c73      	adds	r3, r6, #1
 80016d6:	2b1f      	cmp	r3, #31
 80016d8:	dd00      	ble.n	80016dc <__aeabi_dsub+0xf0>
 80016da:	e10a      	b.n	80018f2 <__aeabi_dsub+0x306>
 80016dc:	2220      	movs	r2, #32
 80016de:	0038      	movs	r0, r7
 80016e0:	1ad2      	subs	r2, r2, r3
 80016e2:	0029      	movs	r1, r5
 80016e4:	4097      	lsls	r7, r2
 80016e6:	002c      	movs	r4, r5
 80016e8:	4091      	lsls	r1, r2
 80016ea:	40d8      	lsrs	r0, r3
 80016ec:	1e7a      	subs	r2, r7, #1
 80016ee:	4197      	sbcs	r7, r2
 80016f0:	40dc      	lsrs	r4, r3
 80016f2:	2600      	movs	r6, #0
 80016f4:	4301      	orrs	r1, r0
 80016f6:	430f      	orrs	r7, r1
 80016f8:	077b      	lsls	r3, r7, #29
 80016fa:	d009      	beq.n	8001710 <__aeabi_dsub+0x124>
 80016fc:	230f      	movs	r3, #15
 80016fe:	403b      	ands	r3, r7
 8001700:	2b04      	cmp	r3, #4
 8001702:	d005      	beq.n	8001710 <__aeabi_dsub+0x124>
 8001704:	1d3b      	adds	r3, r7, #4
 8001706:	42bb      	cmp	r3, r7
 8001708:	41bf      	sbcs	r7, r7
 800170a:	427f      	negs	r7, r7
 800170c:	19e4      	adds	r4, r4, r7
 800170e:	001f      	movs	r7, r3
 8001710:	0223      	lsls	r3, r4, #8
 8001712:	d525      	bpl.n	8001760 <__aeabi_dsub+0x174>
 8001714:	4b86      	ldr	r3, [pc, #536]	; (8001930 <__aeabi_dsub+0x344>)
 8001716:	3601      	adds	r6, #1
 8001718:	429e      	cmp	r6, r3
 800171a:	d100      	bne.n	800171e <__aeabi_dsub+0x132>
 800171c:	e0af      	b.n	800187e <__aeabi_dsub+0x292>
 800171e:	4b85      	ldr	r3, [pc, #532]	; (8001934 <__aeabi_dsub+0x348>)
 8001720:	2501      	movs	r5, #1
 8001722:	401c      	ands	r4, r3
 8001724:	4643      	mov	r3, r8
 8001726:	0762      	lsls	r2, r4, #29
 8001728:	08ff      	lsrs	r7, r7, #3
 800172a:	0264      	lsls	r4, r4, #9
 800172c:	0576      	lsls	r6, r6, #21
 800172e:	4317      	orrs	r7, r2
 8001730:	0b24      	lsrs	r4, r4, #12
 8001732:	0d76      	lsrs	r6, r6, #21
 8001734:	401d      	ands	r5, r3
 8001736:	2100      	movs	r1, #0
 8001738:	0324      	lsls	r4, r4, #12
 800173a:	0b23      	lsrs	r3, r4, #12
 800173c:	0d0c      	lsrs	r4, r1, #20
 800173e:	4a7e      	ldr	r2, [pc, #504]	; (8001938 <__aeabi_dsub+0x34c>)
 8001740:	0524      	lsls	r4, r4, #20
 8001742:	431c      	orrs	r4, r3
 8001744:	4014      	ands	r4, r2
 8001746:	0533      	lsls	r3, r6, #20
 8001748:	4323      	orrs	r3, r4
 800174a:	005b      	lsls	r3, r3, #1
 800174c:	07ed      	lsls	r5, r5, #31
 800174e:	085b      	lsrs	r3, r3, #1
 8001750:	432b      	orrs	r3, r5
 8001752:	0038      	movs	r0, r7
 8001754:	0019      	movs	r1, r3
 8001756:	bc1c      	pop	{r2, r3, r4}
 8001758:	4690      	mov	r8, r2
 800175a:	4699      	mov	r9, r3
 800175c:	46a2      	mov	sl, r4
 800175e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001760:	2501      	movs	r5, #1
 8001762:	4643      	mov	r3, r8
 8001764:	0762      	lsls	r2, r4, #29
 8001766:	08ff      	lsrs	r7, r7, #3
 8001768:	4317      	orrs	r7, r2
 800176a:	08e4      	lsrs	r4, r4, #3
 800176c:	401d      	ands	r5, r3
 800176e:	4b70      	ldr	r3, [pc, #448]	; (8001930 <__aeabi_dsub+0x344>)
 8001770:	429e      	cmp	r6, r3
 8001772:	d036      	beq.n	80017e2 <__aeabi_dsub+0x1f6>
 8001774:	0324      	lsls	r4, r4, #12
 8001776:	0576      	lsls	r6, r6, #21
 8001778:	0b24      	lsrs	r4, r4, #12
 800177a:	0d76      	lsrs	r6, r6, #21
 800177c:	e7db      	b.n	8001736 <__aeabi_dsub+0x14a>
 800177e:	4663      	mov	r3, ip
 8001780:	1af3      	subs	r3, r6, r3
 8001782:	2b00      	cmp	r3, #0
 8001784:	dc00      	bgt.n	8001788 <__aeabi_dsub+0x19c>
 8001786:	e094      	b.n	80018b2 <__aeabi_dsub+0x2c6>
 8001788:	4660      	mov	r0, ip
 800178a:	2800      	cmp	r0, #0
 800178c:	d035      	beq.n	80017fa <__aeabi_dsub+0x20e>
 800178e:	4868      	ldr	r0, [pc, #416]	; (8001930 <__aeabi_dsub+0x344>)
 8001790:	4286      	cmp	r6, r0
 8001792:	d0b1      	beq.n	80016f8 <__aeabi_dsub+0x10c>
 8001794:	2780      	movs	r7, #128	; 0x80
 8001796:	043f      	lsls	r7, r7, #16
 8001798:	4339      	orrs	r1, r7
 800179a:	2b38      	cmp	r3, #56	; 0x38
 800179c:	dc00      	bgt.n	80017a0 <__aeabi_dsub+0x1b4>
 800179e:	e0fd      	b.n	800199c <__aeabi_dsub+0x3b0>
 80017a0:	430a      	orrs	r2, r1
 80017a2:	0017      	movs	r7, r2
 80017a4:	2100      	movs	r1, #0
 80017a6:	1e7a      	subs	r2, r7, #1
 80017a8:	4197      	sbcs	r7, r2
 80017aa:	4457      	add	r7, sl
 80017ac:	4557      	cmp	r7, sl
 80017ae:	4180      	sbcs	r0, r0
 80017b0:	1909      	adds	r1, r1, r4
 80017b2:	4244      	negs	r4, r0
 80017b4:	190c      	adds	r4, r1, r4
 80017b6:	0223      	lsls	r3, r4, #8
 80017b8:	d53a      	bpl.n	8001830 <__aeabi_dsub+0x244>
 80017ba:	4b5d      	ldr	r3, [pc, #372]	; (8001930 <__aeabi_dsub+0x344>)
 80017bc:	3601      	adds	r6, #1
 80017be:	429e      	cmp	r6, r3
 80017c0:	d100      	bne.n	80017c4 <__aeabi_dsub+0x1d8>
 80017c2:	e14b      	b.n	8001a5c <__aeabi_dsub+0x470>
 80017c4:	2201      	movs	r2, #1
 80017c6:	4b5b      	ldr	r3, [pc, #364]	; (8001934 <__aeabi_dsub+0x348>)
 80017c8:	401c      	ands	r4, r3
 80017ca:	087b      	lsrs	r3, r7, #1
 80017cc:	4017      	ands	r7, r2
 80017ce:	431f      	orrs	r7, r3
 80017d0:	07e2      	lsls	r2, r4, #31
 80017d2:	4317      	orrs	r7, r2
 80017d4:	0864      	lsrs	r4, r4, #1
 80017d6:	e78f      	b.n	80016f8 <__aeabi_dsub+0x10c>
 80017d8:	0008      	movs	r0, r1
 80017da:	4310      	orrs	r0, r2
 80017dc:	d000      	beq.n	80017e0 <__aeabi_dsub+0x1f4>
 80017de:	e724      	b.n	800162a <__aeabi_dsub+0x3e>
 80017e0:	e721      	b.n	8001626 <__aeabi_dsub+0x3a>
 80017e2:	0023      	movs	r3, r4
 80017e4:	433b      	orrs	r3, r7
 80017e6:	d100      	bne.n	80017ea <__aeabi_dsub+0x1fe>
 80017e8:	e1b9      	b.n	8001b5e <__aeabi_dsub+0x572>
 80017ea:	2280      	movs	r2, #128	; 0x80
 80017ec:	0312      	lsls	r2, r2, #12
 80017ee:	4314      	orrs	r4, r2
 80017f0:	0324      	lsls	r4, r4, #12
 80017f2:	0b24      	lsrs	r4, r4, #12
 80017f4:	e79f      	b.n	8001736 <__aeabi_dsub+0x14a>
 80017f6:	002e      	movs	r6, r5
 80017f8:	e77e      	b.n	80016f8 <__aeabi_dsub+0x10c>
 80017fa:	0008      	movs	r0, r1
 80017fc:	4310      	orrs	r0, r2
 80017fe:	d100      	bne.n	8001802 <__aeabi_dsub+0x216>
 8001800:	e0ca      	b.n	8001998 <__aeabi_dsub+0x3ac>
 8001802:	1e58      	subs	r0, r3, #1
 8001804:	4684      	mov	ip, r0
 8001806:	2800      	cmp	r0, #0
 8001808:	d000      	beq.n	800180c <__aeabi_dsub+0x220>
 800180a:	e0e7      	b.n	80019dc <__aeabi_dsub+0x3f0>
 800180c:	4452      	add	r2, sl
 800180e:	4552      	cmp	r2, sl
 8001810:	4180      	sbcs	r0, r0
 8001812:	1864      	adds	r4, r4, r1
 8001814:	4240      	negs	r0, r0
 8001816:	1824      	adds	r4, r4, r0
 8001818:	0017      	movs	r7, r2
 800181a:	2601      	movs	r6, #1
 800181c:	0223      	lsls	r3, r4, #8
 800181e:	d507      	bpl.n	8001830 <__aeabi_dsub+0x244>
 8001820:	2602      	movs	r6, #2
 8001822:	e7cf      	b.n	80017c4 <__aeabi_dsub+0x1d8>
 8001824:	4664      	mov	r4, ip
 8001826:	432c      	orrs	r4, r5
 8001828:	d100      	bne.n	800182c <__aeabi_dsub+0x240>
 800182a:	e1b3      	b.n	8001b94 <__aeabi_dsub+0x5a8>
 800182c:	002c      	movs	r4, r5
 800182e:	4667      	mov	r7, ip
 8001830:	077b      	lsls	r3, r7, #29
 8001832:	d000      	beq.n	8001836 <__aeabi_dsub+0x24a>
 8001834:	e762      	b.n	80016fc <__aeabi_dsub+0x110>
 8001836:	0763      	lsls	r3, r4, #29
 8001838:	08ff      	lsrs	r7, r7, #3
 800183a:	431f      	orrs	r7, r3
 800183c:	2501      	movs	r5, #1
 800183e:	4643      	mov	r3, r8
 8001840:	08e4      	lsrs	r4, r4, #3
 8001842:	401d      	ands	r5, r3
 8001844:	e793      	b.n	800176e <__aeabi_dsub+0x182>
 8001846:	2d00      	cmp	r5, #0
 8001848:	d178      	bne.n	800193c <__aeabi_dsub+0x350>
 800184a:	1c75      	adds	r5, r6, #1
 800184c:	056d      	lsls	r5, r5, #21
 800184e:	0d6d      	lsrs	r5, r5, #21
 8001850:	2d01      	cmp	r5, #1
 8001852:	dc00      	bgt.n	8001856 <__aeabi_dsub+0x26a>
 8001854:	e0f2      	b.n	8001a3c <__aeabi_dsub+0x450>
 8001856:	4650      	mov	r0, sl
 8001858:	1a80      	subs	r0, r0, r2
 800185a:	4582      	cmp	sl, r0
 800185c:	41bf      	sbcs	r7, r7
 800185e:	1a65      	subs	r5, r4, r1
 8001860:	427f      	negs	r7, r7
 8001862:	1bed      	subs	r5, r5, r7
 8001864:	4684      	mov	ip, r0
 8001866:	0228      	lsls	r0, r5, #8
 8001868:	d400      	bmi.n	800186c <__aeabi_dsub+0x280>
 800186a:	e08c      	b.n	8001986 <__aeabi_dsub+0x39a>
 800186c:	4650      	mov	r0, sl
 800186e:	1a17      	subs	r7, r2, r0
 8001870:	42ba      	cmp	r2, r7
 8001872:	4192      	sbcs	r2, r2
 8001874:	1b0c      	subs	r4, r1, r4
 8001876:	4255      	negs	r5, r2
 8001878:	1b65      	subs	r5, r4, r5
 800187a:	4698      	mov	r8, r3
 800187c:	e714      	b.n	80016a8 <__aeabi_dsub+0xbc>
 800187e:	2501      	movs	r5, #1
 8001880:	4643      	mov	r3, r8
 8001882:	2400      	movs	r4, #0
 8001884:	401d      	ands	r5, r3
 8001886:	2700      	movs	r7, #0
 8001888:	e755      	b.n	8001736 <__aeabi_dsub+0x14a>
 800188a:	4c2a      	ldr	r4, [pc, #168]	; (8001934 <__aeabi_dsub+0x348>)
 800188c:	1af6      	subs	r6, r6, r3
 800188e:	402c      	ands	r4, r5
 8001890:	e732      	b.n	80016f8 <__aeabi_dsub+0x10c>
 8001892:	003d      	movs	r5, r7
 8001894:	3828      	subs	r0, #40	; 0x28
 8001896:	4085      	lsls	r5, r0
 8001898:	2700      	movs	r7, #0
 800189a:	e717      	b.n	80016cc <__aeabi_dsub+0xe0>
 800189c:	0038      	movs	r0, r7
 800189e:	f000 fb15 	bl	8001ecc <__clzsi2>
 80018a2:	3020      	adds	r0, #32
 80018a4:	e706      	b.n	80016b4 <__aeabi_dsub+0xc8>
 80018a6:	430a      	orrs	r2, r1
 80018a8:	0017      	movs	r7, r2
 80018aa:	2100      	movs	r1, #0
 80018ac:	1e7a      	subs	r2, r7, #1
 80018ae:	4197      	sbcs	r7, r2
 80018b0:	e6ee      	b.n	8001690 <__aeabi_dsub+0xa4>
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d000      	beq.n	80018b8 <__aeabi_dsub+0x2cc>
 80018b6:	e0e5      	b.n	8001a84 <__aeabi_dsub+0x498>
 80018b8:	1c73      	adds	r3, r6, #1
 80018ba:	469c      	mov	ip, r3
 80018bc:	055b      	lsls	r3, r3, #21
 80018be:	0d5b      	lsrs	r3, r3, #21
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	dc00      	bgt.n	80018c6 <__aeabi_dsub+0x2da>
 80018c4:	e09f      	b.n	8001a06 <__aeabi_dsub+0x41a>
 80018c6:	4b1a      	ldr	r3, [pc, #104]	; (8001930 <__aeabi_dsub+0x344>)
 80018c8:	459c      	cmp	ip, r3
 80018ca:	d100      	bne.n	80018ce <__aeabi_dsub+0x2e2>
 80018cc:	e0c5      	b.n	8001a5a <__aeabi_dsub+0x46e>
 80018ce:	4452      	add	r2, sl
 80018d0:	4552      	cmp	r2, sl
 80018d2:	4180      	sbcs	r0, r0
 80018d4:	1864      	adds	r4, r4, r1
 80018d6:	4240      	negs	r0, r0
 80018d8:	1824      	adds	r4, r4, r0
 80018da:	07e7      	lsls	r7, r4, #31
 80018dc:	0852      	lsrs	r2, r2, #1
 80018de:	4317      	orrs	r7, r2
 80018e0:	0864      	lsrs	r4, r4, #1
 80018e2:	4666      	mov	r6, ip
 80018e4:	e708      	b.n	80016f8 <__aeabi_dsub+0x10c>
 80018e6:	4812      	ldr	r0, [pc, #72]	; (8001930 <__aeabi_dsub+0x344>)
 80018e8:	4285      	cmp	r5, r0
 80018ea:	d100      	bne.n	80018ee <__aeabi_dsub+0x302>
 80018ec:	e085      	b.n	80019fa <__aeabi_dsub+0x40e>
 80018ee:	001d      	movs	r5, r3
 80018f0:	e6bc      	b.n	800166c <__aeabi_dsub+0x80>
 80018f2:	0029      	movs	r1, r5
 80018f4:	3e1f      	subs	r6, #31
 80018f6:	40f1      	lsrs	r1, r6
 80018f8:	2b20      	cmp	r3, #32
 80018fa:	d100      	bne.n	80018fe <__aeabi_dsub+0x312>
 80018fc:	e07f      	b.n	80019fe <__aeabi_dsub+0x412>
 80018fe:	2240      	movs	r2, #64	; 0x40
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	409d      	lsls	r5, r3
 8001904:	432f      	orrs	r7, r5
 8001906:	1e7d      	subs	r5, r7, #1
 8001908:	41af      	sbcs	r7, r5
 800190a:	2400      	movs	r4, #0
 800190c:	430f      	orrs	r7, r1
 800190e:	2600      	movs	r6, #0
 8001910:	e78e      	b.n	8001830 <__aeabi_dsub+0x244>
 8001912:	002b      	movs	r3, r5
 8001914:	000f      	movs	r7, r1
 8001916:	3b20      	subs	r3, #32
 8001918:	40df      	lsrs	r7, r3
 800191a:	2d20      	cmp	r5, #32
 800191c:	d071      	beq.n	8001a02 <__aeabi_dsub+0x416>
 800191e:	2340      	movs	r3, #64	; 0x40
 8001920:	1b5d      	subs	r5, r3, r5
 8001922:	40a9      	lsls	r1, r5
 8001924:	430a      	orrs	r2, r1
 8001926:	1e51      	subs	r1, r2, #1
 8001928:	418a      	sbcs	r2, r1
 800192a:	2100      	movs	r1, #0
 800192c:	4317      	orrs	r7, r2
 800192e:	e6af      	b.n	8001690 <__aeabi_dsub+0xa4>
 8001930:	000007ff 	.word	0x000007ff
 8001934:	ff7fffff 	.word	0xff7fffff
 8001938:	800fffff 	.word	0x800fffff
 800193c:	2e00      	cmp	r6, #0
 800193e:	d03e      	beq.n	80019be <__aeabi_dsub+0x3d2>
 8001940:	4eb3      	ldr	r6, [pc, #716]	; (8001c10 <__aeabi_dsub+0x624>)
 8001942:	45b4      	cmp	ip, r6
 8001944:	d045      	beq.n	80019d2 <__aeabi_dsub+0x3e6>
 8001946:	2680      	movs	r6, #128	; 0x80
 8001948:	0436      	lsls	r6, r6, #16
 800194a:	426d      	negs	r5, r5
 800194c:	4334      	orrs	r4, r6
 800194e:	2d38      	cmp	r5, #56	; 0x38
 8001950:	dd00      	ble.n	8001954 <__aeabi_dsub+0x368>
 8001952:	e0a8      	b.n	8001aa6 <__aeabi_dsub+0x4ba>
 8001954:	2d1f      	cmp	r5, #31
 8001956:	dd00      	ble.n	800195a <__aeabi_dsub+0x36e>
 8001958:	e11f      	b.n	8001b9a <__aeabi_dsub+0x5ae>
 800195a:	2620      	movs	r6, #32
 800195c:	0027      	movs	r7, r4
 800195e:	4650      	mov	r0, sl
 8001960:	1b76      	subs	r6, r6, r5
 8001962:	40b7      	lsls	r7, r6
 8001964:	40e8      	lsrs	r0, r5
 8001966:	4307      	orrs	r7, r0
 8001968:	4650      	mov	r0, sl
 800196a:	40b0      	lsls	r0, r6
 800196c:	1e46      	subs	r6, r0, #1
 800196e:	41b0      	sbcs	r0, r6
 8001970:	40ec      	lsrs	r4, r5
 8001972:	4338      	orrs	r0, r7
 8001974:	1a17      	subs	r7, r2, r0
 8001976:	42ba      	cmp	r2, r7
 8001978:	4192      	sbcs	r2, r2
 800197a:	1b0c      	subs	r4, r1, r4
 800197c:	4252      	negs	r2, r2
 800197e:	1aa4      	subs	r4, r4, r2
 8001980:	4666      	mov	r6, ip
 8001982:	4698      	mov	r8, r3
 8001984:	e68b      	b.n	800169e <__aeabi_dsub+0xb2>
 8001986:	4664      	mov	r4, ip
 8001988:	4667      	mov	r7, ip
 800198a:	432c      	orrs	r4, r5
 800198c:	d000      	beq.n	8001990 <__aeabi_dsub+0x3a4>
 800198e:	e68b      	b.n	80016a8 <__aeabi_dsub+0xbc>
 8001990:	2500      	movs	r5, #0
 8001992:	2600      	movs	r6, #0
 8001994:	2700      	movs	r7, #0
 8001996:	e6ea      	b.n	800176e <__aeabi_dsub+0x182>
 8001998:	001e      	movs	r6, r3
 800199a:	e6ad      	b.n	80016f8 <__aeabi_dsub+0x10c>
 800199c:	2b1f      	cmp	r3, #31
 800199e:	dc60      	bgt.n	8001a62 <__aeabi_dsub+0x476>
 80019a0:	2720      	movs	r7, #32
 80019a2:	1af8      	subs	r0, r7, r3
 80019a4:	000f      	movs	r7, r1
 80019a6:	4684      	mov	ip, r0
 80019a8:	4087      	lsls	r7, r0
 80019aa:	0010      	movs	r0, r2
 80019ac:	40d8      	lsrs	r0, r3
 80019ae:	4307      	orrs	r7, r0
 80019b0:	4660      	mov	r0, ip
 80019b2:	4082      	lsls	r2, r0
 80019b4:	1e50      	subs	r0, r2, #1
 80019b6:	4182      	sbcs	r2, r0
 80019b8:	40d9      	lsrs	r1, r3
 80019ba:	4317      	orrs	r7, r2
 80019bc:	e6f5      	b.n	80017aa <__aeabi_dsub+0x1be>
 80019be:	0026      	movs	r6, r4
 80019c0:	4650      	mov	r0, sl
 80019c2:	4306      	orrs	r6, r0
 80019c4:	d005      	beq.n	80019d2 <__aeabi_dsub+0x3e6>
 80019c6:	43ed      	mvns	r5, r5
 80019c8:	2d00      	cmp	r5, #0
 80019ca:	d0d3      	beq.n	8001974 <__aeabi_dsub+0x388>
 80019cc:	4e90      	ldr	r6, [pc, #576]	; (8001c10 <__aeabi_dsub+0x624>)
 80019ce:	45b4      	cmp	ip, r6
 80019d0:	d1bd      	bne.n	800194e <__aeabi_dsub+0x362>
 80019d2:	000c      	movs	r4, r1
 80019d4:	0017      	movs	r7, r2
 80019d6:	4666      	mov	r6, ip
 80019d8:	4698      	mov	r8, r3
 80019da:	e68d      	b.n	80016f8 <__aeabi_dsub+0x10c>
 80019dc:	488c      	ldr	r0, [pc, #560]	; (8001c10 <__aeabi_dsub+0x624>)
 80019de:	4283      	cmp	r3, r0
 80019e0:	d00b      	beq.n	80019fa <__aeabi_dsub+0x40e>
 80019e2:	4663      	mov	r3, ip
 80019e4:	e6d9      	b.n	800179a <__aeabi_dsub+0x1ae>
 80019e6:	2d00      	cmp	r5, #0
 80019e8:	d000      	beq.n	80019ec <__aeabi_dsub+0x400>
 80019ea:	e096      	b.n	8001b1a <__aeabi_dsub+0x52e>
 80019ec:	0008      	movs	r0, r1
 80019ee:	4310      	orrs	r0, r2
 80019f0:	d100      	bne.n	80019f4 <__aeabi_dsub+0x408>
 80019f2:	e0e2      	b.n	8001bba <__aeabi_dsub+0x5ce>
 80019f4:	000c      	movs	r4, r1
 80019f6:	0017      	movs	r7, r2
 80019f8:	4698      	mov	r8, r3
 80019fa:	4e85      	ldr	r6, [pc, #532]	; (8001c10 <__aeabi_dsub+0x624>)
 80019fc:	e67c      	b.n	80016f8 <__aeabi_dsub+0x10c>
 80019fe:	2500      	movs	r5, #0
 8001a00:	e780      	b.n	8001904 <__aeabi_dsub+0x318>
 8001a02:	2100      	movs	r1, #0
 8001a04:	e78e      	b.n	8001924 <__aeabi_dsub+0x338>
 8001a06:	0023      	movs	r3, r4
 8001a08:	4650      	mov	r0, sl
 8001a0a:	4303      	orrs	r3, r0
 8001a0c:	2e00      	cmp	r6, #0
 8001a0e:	d000      	beq.n	8001a12 <__aeabi_dsub+0x426>
 8001a10:	e0a8      	b.n	8001b64 <__aeabi_dsub+0x578>
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d100      	bne.n	8001a18 <__aeabi_dsub+0x42c>
 8001a16:	e0de      	b.n	8001bd6 <__aeabi_dsub+0x5ea>
 8001a18:	000b      	movs	r3, r1
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	d100      	bne.n	8001a20 <__aeabi_dsub+0x434>
 8001a1e:	e66b      	b.n	80016f8 <__aeabi_dsub+0x10c>
 8001a20:	4452      	add	r2, sl
 8001a22:	4552      	cmp	r2, sl
 8001a24:	4180      	sbcs	r0, r0
 8001a26:	1864      	adds	r4, r4, r1
 8001a28:	4240      	negs	r0, r0
 8001a2a:	1824      	adds	r4, r4, r0
 8001a2c:	0017      	movs	r7, r2
 8001a2e:	0223      	lsls	r3, r4, #8
 8001a30:	d400      	bmi.n	8001a34 <__aeabi_dsub+0x448>
 8001a32:	e6fd      	b.n	8001830 <__aeabi_dsub+0x244>
 8001a34:	4b77      	ldr	r3, [pc, #476]	; (8001c14 <__aeabi_dsub+0x628>)
 8001a36:	4666      	mov	r6, ip
 8001a38:	401c      	ands	r4, r3
 8001a3a:	e65d      	b.n	80016f8 <__aeabi_dsub+0x10c>
 8001a3c:	0025      	movs	r5, r4
 8001a3e:	4650      	mov	r0, sl
 8001a40:	4305      	orrs	r5, r0
 8001a42:	2e00      	cmp	r6, #0
 8001a44:	d1cf      	bne.n	80019e6 <__aeabi_dsub+0x3fa>
 8001a46:	2d00      	cmp	r5, #0
 8001a48:	d14f      	bne.n	8001aea <__aeabi_dsub+0x4fe>
 8001a4a:	000c      	movs	r4, r1
 8001a4c:	4314      	orrs	r4, r2
 8001a4e:	d100      	bne.n	8001a52 <__aeabi_dsub+0x466>
 8001a50:	e0a0      	b.n	8001b94 <__aeabi_dsub+0x5a8>
 8001a52:	000c      	movs	r4, r1
 8001a54:	0017      	movs	r7, r2
 8001a56:	4698      	mov	r8, r3
 8001a58:	e64e      	b.n	80016f8 <__aeabi_dsub+0x10c>
 8001a5a:	4666      	mov	r6, ip
 8001a5c:	2400      	movs	r4, #0
 8001a5e:	2700      	movs	r7, #0
 8001a60:	e685      	b.n	800176e <__aeabi_dsub+0x182>
 8001a62:	001f      	movs	r7, r3
 8001a64:	0008      	movs	r0, r1
 8001a66:	3f20      	subs	r7, #32
 8001a68:	40f8      	lsrs	r0, r7
 8001a6a:	0007      	movs	r7, r0
 8001a6c:	2b20      	cmp	r3, #32
 8001a6e:	d100      	bne.n	8001a72 <__aeabi_dsub+0x486>
 8001a70:	e08e      	b.n	8001b90 <__aeabi_dsub+0x5a4>
 8001a72:	2040      	movs	r0, #64	; 0x40
 8001a74:	1ac3      	subs	r3, r0, r3
 8001a76:	4099      	lsls	r1, r3
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	1e51      	subs	r1, r2, #1
 8001a7c:	418a      	sbcs	r2, r1
 8001a7e:	2100      	movs	r1, #0
 8001a80:	4317      	orrs	r7, r2
 8001a82:	e692      	b.n	80017aa <__aeabi_dsub+0x1be>
 8001a84:	2e00      	cmp	r6, #0
 8001a86:	d114      	bne.n	8001ab2 <__aeabi_dsub+0x4c6>
 8001a88:	0026      	movs	r6, r4
 8001a8a:	4650      	mov	r0, sl
 8001a8c:	4306      	orrs	r6, r0
 8001a8e:	d062      	beq.n	8001b56 <__aeabi_dsub+0x56a>
 8001a90:	43db      	mvns	r3, r3
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d15c      	bne.n	8001b50 <__aeabi_dsub+0x564>
 8001a96:	1887      	adds	r7, r0, r2
 8001a98:	4297      	cmp	r7, r2
 8001a9a:	4192      	sbcs	r2, r2
 8001a9c:	1864      	adds	r4, r4, r1
 8001a9e:	4252      	negs	r2, r2
 8001aa0:	18a4      	adds	r4, r4, r2
 8001aa2:	4666      	mov	r6, ip
 8001aa4:	e687      	b.n	80017b6 <__aeabi_dsub+0x1ca>
 8001aa6:	4650      	mov	r0, sl
 8001aa8:	4320      	orrs	r0, r4
 8001aaa:	1e44      	subs	r4, r0, #1
 8001aac:	41a0      	sbcs	r0, r4
 8001aae:	2400      	movs	r4, #0
 8001ab0:	e760      	b.n	8001974 <__aeabi_dsub+0x388>
 8001ab2:	4e57      	ldr	r6, [pc, #348]	; (8001c10 <__aeabi_dsub+0x624>)
 8001ab4:	45b4      	cmp	ip, r6
 8001ab6:	d04e      	beq.n	8001b56 <__aeabi_dsub+0x56a>
 8001ab8:	2680      	movs	r6, #128	; 0x80
 8001aba:	0436      	lsls	r6, r6, #16
 8001abc:	425b      	negs	r3, r3
 8001abe:	4334      	orrs	r4, r6
 8001ac0:	2b38      	cmp	r3, #56	; 0x38
 8001ac2:	dd00      	ble.n	8001ac6 <__aeabi_dsub+0x4da>
 8001ac4:	e07f      	b.n	8001bc6 <__aeabi_dsub+0x5da>
 8001ac6:	2b1f      	cmp	r3, #31
 8001ac8:	dd00      	ble.n	8001acc <__aeabi_dsub+0x4e0>
 8001aca:	e08b      	b.n	8001be4 <__aeabi_dsub+0x5f8>
 8001acc:	2620      	movs	r6, #32
 8001ace:	0027      	movs	r7, r4
 8001ad0:	4650      	mov	r0, sl
 8001ad2:	1af6      	subs	r6, r6, r3
 8001ad4:	40b7      	lsls	r7, r6
 8001ad6:	40d8      	lsrs	r0, r3
 8001ad8:	4307      	orrs	r7, r0
 8001ada:	4650      	mov	r0, sl
 8001adc:	40b0      	lsls	r0, r6
 8001ade:	1e46      	subs	r6, r0, #1
 8001ae0:	41b0      	sbcs	r0, r6
 8001ae2:	4307      	orrs	r7, r0
 8001ae4:	40dc      	lsrs	r4, r3
 8001ae6:	18bf      	adds	r7, r7, r2
 8001ae8:	e7d6      	b.n	8001a98 <__aeabi_dsub+0x4ac>
 8001aea:	000d      	movs	r5, r1
 8001aec:	4315      	orrs	r5, r2
 8001aee:	d100      	bne.n	8001af2 <__aeabi_dsub+0x506>
 8001af0:	e602      	b.n	80016f8 <__aeabi_dsub+0x10c>
 8001af2:	4650      	mov	r0, sl
 8001af4:	1a80      	subs	r0, r0, r2
 8001af6:	4582      	cmp	sl, r0
 8001af8:	41bf      	sbcs	r7, r7
 8001afa:	1a65      	subs	r5, r4, r1
 8001afc:	427f      	negs	r7, r7
 8001afe:	1bed      	subs	r5, r5, r7
 8001b00:	4684      	mov	ip, r0
 8001b02:	0228      	lsls	r0, r5, #8
 8001b04:	d400      	bmi.n	8001b08 <__aeabi_dsub+0x51c>
 8001b06:	e68d      	b.n	8001824 <__aeabi_dsub+0x238>
 8001b08:	4650      	mov	r0, sl
 8001b0a:	1a17      	subs	r7, r2, r0
 8001b0c:	42ba      	cmp	r2, r7
 8001b0e:	4192      	sbcs	r2, r2
 8001b10:	1b0c      	subs	r4, r1, r4
 8001b12:	4252      	negs	r2, r2
 8001b14:	1aa4      	subs	r4, r4, r2
 8001b16:	4698      	mov	r8, r3
 8001b18:	e5ee      	b.n	80016f8 <__aeabi_dsub+0x10c>
 8001b1a:	000d      	movs	r5, r1
 8001b1c:	4315      	orrs	r5, r2
 8001b1e:	d100      	bne.n	8001b22 <__aeabi_dsub+0x536>
 8001b20:	e76b      	b.n	80019fa <__aeabi_dsub+0x40e>
 8001b22:	4650      	mov	r0, sl
 8001b24:	0767      	lsls	r7, r4, #29
 8001b26:	08c0      	lsrs	r0, r0, #3
 8001b28:	4307      	orrs	r7, r0
 8001b2a:	2080      	movs	r0, #128	; 0x80
 8001b2c:	08e4      	lsrs	r4, r4, #3
 8001b2e:	0300      	lsls	r0, r0, #12
 8001b30:	4204      	tst	r4, r0
 8001b32:	d007      	beq.n	8001b44 <__aeabi_dsub+0x558>
 8001b34:	08cd      	lsrs	r5, r1, #3
 8001b36:	4205      	tst	r5, r0
 8001b38:	d104      	bne.n	8001b44 <__aeabi_dsub+0x558>
 8001b3a:	002c      	movs	r4, r5
 8001b3c:	4698      	mov	r8, r3
 8001b3e:	08d7      	lsrs	r7, r2, #3
 8001b40:	0749      	lsls	r1, r1, #29
 8001b42:	430f      	orrs	r7, r1
 8001b44:	0f7b      	lsrs	r3, r7, #29
 8001b46:	00e4      	lsls	r4, r4, #3
 8001b48:	431c      	orrs	r4, r3
 8001b4a:	00ff      	lsls	r7, r7, #3
 8001b4c:	4e30      	ldr	r6, [pc, #192]	; (8001c10 <__aeabi_dsub+0x624>)
 8001b4e:	e5d3      	b.n	80016f8 <__aeabi_dsub+0x10c>
 8001b50:	4e2f      	ldr	r6, [pc, #188]	; (8001c10 <__aeabi_dsub+0x624>)
 8001b52:	45b4      	cmp	ip, r6
 8001b54:	d1b4      	bne.n	8001ac0 <__aeabi_dsub+0x4d4>
 8001b56:	000c      	movs	r4, r1
 8001b58:	0017      	movs	r7, r2
 8001b5a:	4666      	mov	r6, ip
 8001b5c:	e5cc      	b.n	80016f8 <__aeabi_dsub+0x10c>
 8001b5e:	2700      	movs	r7, #0
 8001b60:	2400      	movs	r4, #0
 8001b62:	e5e8      	b.n	8001736 <__aeabi_dsub+0x14a>
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d039      	beq.n	8001bdc <__aeabi_dsub+0x5f0>
 8001b68:	000b      	movs	r3, r1
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	d100      	bne.n	8001b70 <__aeabi_dsub+0x584>
 8001b6e:	e744      	b.n	80019fa <__aeabi_dsub+0x40e>
 8001b70:	08c0      	lsrs	r0, r0, #3
 8001b72:	0767      	lsls	r7, r4, #29
 8001b74:	4307      	orrs	r7, r0
 8001b76:	2080      	movs	r0, #128	; 0x80
 8001b78:	08e4      	lsrs	r4, r4, #3
 8001b7a:	0300      	lsls	r0, r0, #12
 8001b7c:	4204      	tst	r4, r0
 8001b7e:	d0e1      	beq.n	8001b44 <__aeabi_dsub+0x558>
 8001b80:	08cb      	lsrs	r3, r1, #3
 8001b82:	4203      	tst	r3, r0
 8001b84:	d1de      	bne.n	8001b44 <__aeabi_dsub+0x558>
 8001b86:	08d7      	lsrs	r7, r2, #3
 8001b88:	0749      	lsls	r1, r1, #29
 8001b8a:	430f      	orrs	r7, r1
 8001b8c:	001c      	movs	r4, r3
 8001b8e:	e7d9      	b.n	8001b44 <__aeabi_dsub+0x558>
 8001b90:	2100      	movs	r1, #0
 8001b92:	e771      	b.n	8001a78 <__aeabi_dsub+0x48c>
 8001b94:	2500      	movs	r5, #0
 8001b96:	2700      	movs	r7, #0
 8001b98:	e5e9      	b.n	800176e <__aeabi_dsub+0x182>
 8001b9a:	002e      	movs	r6, r5
 8001b9c:	0027      	movs	r7, r4
 8001b9e:	3e20      	subs	r6, #32
 8001ba0:	40f7      	lsrs	r7, r6
 8001ba2:	2d20      	cmp	r5, #32
 8001ba4:	d02f      	beq.n	8001c06 <__aeabi_dsub+0x61a>
 8001ba6:	2640      	movs	r6, #64	; 0x40
 8001ba8:	1b75      	subs	r5, r6, r5
 8001baa:	40ac      	lsls	r4, r5
 8001bac:	4650      	mov	r0, sl
 8001bae:	4320      	orrs	r0, r4
 8001bb0:	1e44      	subs	r4, r0, #1
 8001bb2:	41a0      	sbcs	r0, r4
 8001bb4:	2400      	movs	r4, #0
 8001bb6:	4338      	orrs	r0, r7
 8001bb8:	e6dc      	b.n	8001974 <__aeabi_dsub+0x388>
 8001bba:	2480      	movs	r4, #128	; 0x80
 8001bbc:	2500      	movs	r5, #0
 8001bbe:	0324      	lsls	r4, r4, #12
 8001bc0:	4e13      	ldr	r6, [pc, #76]	; (8001c10 <__aeabi_dsub+0x624>)
 8001bc2:	2700      	movs	r7, #0
 8001bc4:	e5d3      	b.n	800176e <__aeabi_dsub+0x182>
 8001bc6:	4650      	mov	r0, sl
 8001bc8:	4320      	orrs	r0, r4
 8001bca:	0007      	movs	r7, r0
 8001bcc:	1e78      	subs	r0, r7, #1
 8001bce:	4187      	sbcs	r7, r0
 8001bd0:	2400      	movs	r4, #0
 8001bd2:	18bf      	adds	r7, r7, r2
 8001bd4:	e760      	b.n	8001a98 <__aeabi_dsub+0x4ac>
 8001bd6:	000c      	movs	r4, r1
 8001bd8:	0017      	movs	r7, r2
 8001bda:	e58d      	b.n	80016f8 <__aeabi_dsub+0x10c>
 8001bdc:	000c      	movs	r4, r1
 8001bde:	0017      	movs	r7, r2
 8001be0:	4e0b      	ldr	r6, [pc, #44]	; (8001c10 <__aeabi_dsub+0x624>)
 8001be2:	e589      	b.n	80016f8 <__aeabi_dsub+0x10c>
 8001be4:	001e      	movs	r6, r3
 8001be6:	0027      	movs	r7, r4
 8001be8:	3e20      	subs	r6, #32
 8001bea:	40f7      	lsrs	r7, r6
 8001bec:	2b20      	cmp	r3, #32
 8001bee:	d00c      	beq.n	8001c0a <__aeabi_dsub+0x61e>
 8001bf0:	2640      	movs	r6, #64	; 0x40
 8001bf2:	1af3      	subs	r3, r6, r3
 8001bf4:	409c      	lsls	r4, r3
 8001bf6:	4650      	mov	r0, sl
 8001bf8:	4320      	orrs	r0, r4
 8001bfa:	1e44      	subs	r4, r0, #1
 8001bfc:	41a0      	sbcs	r0, r4
 8001bfe:	4307      	orrs	r7, r0
 8001c00:	2400      	movs	r4, #0
 8001c02:	18bf      	adds	r7, r7, r2
 8001c04:	e748      	b.n	8001a98 <__aeabi_dsub+0x4ac>
 8001c06:	2400      	movs	r4, #0
 8001c08:	e7d0      	b.n	8001bac <__aeabi_dsub+0x5c0>
 8001c0a:	2400      	movs	r4, #0
 8001c0c:	e7f3      	b.n	8001bf6 <__aeabi_dsub+0x60a>
 8001c0e:	46c0      	nop			; (mov r8, r8)
 8001c10:	000007ff 	.word	0x000007ff
 8001c14:	ff7fffff 	.word	0xff7fffff

08001c18 <__aeabi_dcmpun>:
 8001c18:	b570      	push	{r4, r5, r6, lr}
 8001c1a:	4e0e      	ldr	r6, [pc, #56]	; (8001c54 <__aeabi_dcmpun+0x3c>)
 8001c1c:	030d      	lsls	r5, r1, #12
 8001c1e:	031c      	lsls	r4, r3, #12
 8001c20:	0049      	lsls	r1, r1, #1
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	0b2d      	lsrs	r5, r5, #12
 8001c26:	0d49      	lsrs	r1, r1, #21
 8001c28:	0b24      	lsrs	r4, r4, #12
 8001c2a:	0d5b      	lsrs	r3, r3, #21
 8001c2c:	42b1      	cmp	r1, r6
 8001c2e:	d004      	beq.n	8001c3a <__aeabi_dcmpun+0x22>
 8001c30:	4908      	ldr	r1, [pc, #32]	; (8001c54 <__aeabi_dcmpun+0x3c>)
 8001c32:	2000      	movs	r0, #0
 8001c34:	428b      	cmp	r3, r1
 8001c36:	d008      	beq.n	8001c4a <__aeabi_dcmpun+0x32>
 8001c38:	bd70      	pop	{r4, r5, r6, pc}
 8001c3a:	4305      	orrs	r5, r0
 8001c3c:	2001      	movs	r0, #1
 8001c3e:	2d00      	cmp	r5, #0
 8001c40:	d1fa      	bne.n	8001c38 <__aeabi_dcmpun+0x20>
 8001c42:	4904      	ldr	r1, [pc, #16]	; (8001c54 <__aeabi_dcmpun+0x3c>)
 8001c44:	2000      	movs	r0, #0
 8001c46:	428b      	cmp	r3, r1
 8001c48:	d1f6      	bne.n	8001c38 <__aeabi_dcmpun+0x20>
 8001c4a:	4314      	orrs	r4, r2
 8001c4c:	0020      	movs	r0, r4
 8001c4e:	1e44      	subs	r4, r0, #1
 8001c50:	41a0      	sbcs	r0, r4
 8001c52:	e7f1      	b.n	8001c38 <__aeabi_dcmpun+0x20>
 8001c54:	000007ff 	.word	0x000007ff

08001c58 <__aeabi_d2iz>:
 8001c58:	b530      	push	{r4, r5, lr}
 8001c5a:	4d13      	ldr	r5, [pc, #76]	; (8001ca8 <__aeabi_d2iz+0x50>)
 8001c5c:	030a      	lsls	r2, r1, #12
 8001c5e:	004b      	lsls	r3, r1, #1
 8001c60:	0b12      	lsrs	r2, r2, #12
 8001c62:	0d5b      	lsrs	r3, r3, #21
 8001c64:	0fc9      	lsrs	r1, r1, #31
 8001c66:	2400      	movs	r4, #0
 8001c68:	42ab      	cmp	r3, r5
 8001c6a:	dd10      	ble.n	8001c8e <__aeabi_d2iz+0x36>
 8001c6c:	4c0f      	ldr	r4, [pc, #60]	; (8001cac <__aeabi_d2iz+0x54>)
 8001c6e:	42a3      	cmp	r3, r4
 8001c70:	dc0f      	bgt.n	8001c92 <__aeabi_d2iz+0x3a>
 8001c72:	2480      	movs	r4, #128	; 0x80
 8001c74:	4d0e      	ldr	r5, [pc, #56]	; (8001cb0 <__aeabi_d2iz+0x58>)
 8001c76:	0364      	lsls	r4, r4, #13
 8001c78:	4322      	orrs	r2, r4
 8001c7a:	1aed      	subs	r5, r5, r3
 8001c7c:	2d1f      	cmp	r5, #31
 8001c7e:	dd0b      	ble.n	8001c98 <__aeabi_d2iz+0x40>
 8001c80:	480c      	ldr	r0, [pc, #48]	; (8001cb4 <__aeabi_d2iz+0x5c>)
 8001c82:	1ac3      	subs	r3, r0, r3
 8001c84:	40da      	lsrs	r2, r3
 8001c86:	4254      	negs	r4, r2
 8001c88:	2900      	cmp	r1, #0
 8001c8a:	d100      	bne.n	8001c8e <__aeabi_d2iz+0x36>
 8001c8c:	0014      	movs	r4, r2
 8001c8e:	0020      	movs	r0, r4
 8001c90:	bd30      	pop	{r4, r5, pc}
 8001c92:	4b09      	ldr	r3, [pc, #36]	; (8001cb8 <__aeabi_d2iz+0x60>)
 8001c94:	18cc      	adds	r4, r1, r3
 8001c96:	e7fa      	b.n	8001c8e <__aeabi_d2iz+0x36>
 8001c98:	4c08      	ldr	r4, [pc, #32]	; (8001cbc <__aeabi_d2iz+0x64>)
 8001c9a:	40e8      	lsrs	r0, r5
 8001c9c:	46a4      	mov	ip, r4
 8001c9e:	4463      	add	r3, ip
 8001ca0:	409a      	lsls	r2, r3
 8001ca2:	4302      	orrs	r2, r0
 8001ca4:	e7ef      	b.n	8001c86 <__aeabi_d2iz+0x2e>
 8001ca6:	46c0      	nop			; (mov r8, r8)
 8001ca8:	000003fe 	.word	0x000003fe
 8001cac:	0000041d 	.word	0x0000041d
 8001cb0:	00000433 	.word	0x00000433
 8001cb4:	00000413 	.word	0x00000413
 8001cb8:	7fffffff 	.word	0x7fffffff
 8001cbc:	fffffbed 	.word	0xfffffbed

08001cc0 <__aeabi_i2d>:
 8001cc0:	b570      	push	{r4, r5, r6, lr}
 8001cc2:	2800      	cmp	r0, #0
 8001cc4:	d030      	beq.n	8001d28 <__aeabi_i2d+0x68>
 8001cc6:	17c3      	asrs	r3, r0, #31
 8001cc8:	18c4      	adds	r4, r0, r3
 8001cca:	405c      	eors	r4, r3
 8001ccc:	0fc5      	lsrs	r5, r0, #31
 8001cce:	0020      	movs	r0, r4
 8001cd0:	f000 f8fc 	bl	8001ecc <__clzsi2>
 8001cd4:	4b17      	ldr	r3, [pc, #92]	; (8001d34 <__aeabi_i2d+0x74>)
 8001cd6:	4a18      	ldr	r2, [pc, #96]	; (8001d38 <__aeabi_i2d+0x78>)
 8001cd8:	1a1b      	subs	r3, r3, r0
 8001cda:	1ad2      	subs	r2, r2, r3
 8001cdc:	2a1f      	cmp	r2, #31
 8001cde:	dd18      	ble.n	8001d12 <__aeabi_i2d+0x52>
 8001ce0:	4a16      	ldr	r2, [pc, #88]	; (8001d3c <__aeabi_i2d+0x7c>)
 8001ce2:	1ad2      	subs	r2, r2, r3
 8001ce4:	4094      	lsls	r4, r2
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	0324      	lsls	r4, r4, #12
 8001cea:	055b      	lsls	r3, r3, #21
 8001cec:	0b24      	lsrs	r4, r4, #12
 8001cee:	0d5b      	lsrs	r3, r3, #21
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	0010      	movs	r0, r2
 8001cf4:	0324      	lsls	r4, r4, #12
 8001cf6:	0d0a      	lsrs	r2, r1, #20
 8001cf8:	0b24      	lsrs	r4, r4, #12
 8001cfa:	0512      	lsls	r2, r2, #20
 8001cfc:	4322      	orrs	r2, r4
 8001cfe:	4c10      	ldr	r4, [pc, #64]	; (8001d40 <__aeabi_i2d+0x80>)
 8001d00:	051b      	lsls	r3, r3, #20
 8001d02:	4022      	ands	r2, r4
 8001d04:	4313      	orrs	r3, r2
 8001d06:	005b      	lsls	r3, r3, #1
 8001d08:	07ed      	lsls	r5, r5, #31
 8001d0a:	085b      	lsrs	r3, r3, #1
 8001d0c:	432b      	orrs	r3, r5
 8001d0e:	0019      	movs	r1, r3
 8001d10:	bd70      	pop	{r4, r5, r6, pc}
 8001d12:	0021      	movs	r1, r4
 8001d14:	4091      	lsls	r1, r2
 8001d16:	000a      	movs	r2, r1
 8001d18:	210b      	movs	r1, #11
 8001d1a:	1a08      	subs	r0, r1, r0
 8001d1c:	40c4      	lsrs	r4, r0
 8001d1e:	055b      	lsls	r3, r3, #21
 8001d20:	0324      	lsls	r4, r4, #12
 8001d22:	0b24      	lsrs	r4, r4, #12
 8001d24:	0d5b      	lsrs	r3, r3, #21
 8001d26:	e7e3      	b.n	8001cf0 <__aeabi_i2d+0x30>
 8001d28:	2500      	movs	r5, #0
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	2400      	movs	r4, #0
 8001d2e:	2200      	movs	r2, #0
 8001d30:	e7de      	b.n	8001cf0 <__aeabi_i2d+0x30>
 8001d32:	46c0      	nop			; (mov r8, r8)
 8001d34:	0000041e 	.word	0x0000041e
 8001d38:	00000433 	.word	0x00000433
 8001d3c:	00000413 	.word	0x00000413
 8001d40:	800fffff 	.word	0x800fffff

08001d44 <__aeabi_d2f>:
 8001d44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d46:	004c      	lsls	r4, r1, #1
 8001d48:	0d64      	lsrs	r4, r4, #21
 8001d4a:	030b      	lsls	r3, r1, #12
 8001d4c:	1c62      	adds	r2, r4, #1
 8001d4e:	0f45      	lsrs	r5, r0, #29
 8001d50:	0a5b      	lsrs	r3, r3, #9
 8001d52:	0552      	lsls	r2, r2, #21
 8001d54:	432b      	orrs	r3, r5
 8001d56:	0fc9      	lsrs	r1, r1, #31
 8001d58:	00c5      	lsls	r5, r0, #3
 8001d5a:	0d52      	lsrs	r2, r2, #21
 8001d5c:	2a01      	cmp	r2, #1
 8001d5e:	dd28      	ble.n	8001db2 <__aeabi_d2f+0x6e>
 8001d60:	4a3a      	ldr	r2, [pc, #232]	; (8001e4c <__aeabi_d2f+0x108>)
 8001d62:	18a6      	adds	r6, r4, r2
 8001d64:	2efe      	cmp	r6, #254	; 0xfe
 8001d66:	dc1b      	bgt.n	8001da0 <__aeabi_d2f+0x5c>
 8001d68:	2e00      	cmp	r6, #0
 8001d6a:	dd3e      	ble.n	8001dea <__aeabi_d2f+0xa6>
 8001d6c:	0180      	lsls	r0, r0, #6
 8001d6e:	0002      	movs	r2, r0
 8001d70:	1e50      	subs	r0, r2, #1
 8001d72:	4182      	sbcs	r2, r0
 8001d74:	0f6d      	lsrs	r5, r5, #29
 8001d76:	432a      	orrs	r2, r5
 8001d78:	00db      	lsls	r3, r3, #3
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	075a      	lsls	r2, r3, #29
 8001d7e:	d004      	beq.n	8001d8a <__aeabi_d2f+0x46>
 8001d80:	220f      	movs	r2, #15
 8001d82:	401a      	ands	r2, r3
 8001d84:	2a04      	cmp	r2, #4
 8001d86:	d000      	beq.n	8001d8a <__aeabi_d2f+0x46>
 8001d88:	3304      	adds	r3, #4
 8001d8a:	2280      	movs	r2, #128	; 0x80
 8001d8c:	04d2      	lsls	r2, r2, #19
 8001d8e:	401a      	ands	r2, r3
 8001d90:	d05a      	beq.n	8001e48 <__aeabi_d2f+0x104>
 8001d92:	3601      	adds	r6, #1
 8001d94:	2eff      	cmp	r6, #255	; 0xff
 8001d96:	d003      	beq.n	8001da0 <__aeabi_d2f+0x5c>
 8001d98:	019b      	lsls	r3, r3, #6
 8001d9a:	0a5b      	lsrs	r3, r3, #9
 8001d9c:	b2f4      	uxtb	r4, r6
 8001d9e:	e001      	b.n	8001da4 <__aeabi_d2f+0x60>
 8001da0:	24ff      	movs	r4, #255	; 0xff
 8001da2:	2300      	movs	r3, #0
 8001da4:	0258      	lsls	r0, r3, #9
 8001da6:	05e4      	lsls	r4, r4, #23
 8001da8:	0a40      	lsrs	r0, r0, #9
 8001daa:	07c9      	lsls	r1, r1, #31
 8001dac:	4320      	orrs	r0, r4
 8001dae:	4308      	orrs	r0, r1
 8001db0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001db2:	2c00      	cmp	r4, #0
 8001db4:	d007      	beq.n	8001dc6 <__aeabi_d2f+0x82>
 8001db6:	431d      	orrs	r5, r3
 8001db8:	d0f2      	beq.n	8001da0 <__aeabi_d2f+0x5c>
 8001dba:	2080      	movs	r0, #128	; 0x80
 8001dbc:	00db      	lsls	r3, r3, #3
 8001dbe:	0480      	lsls	r0, r0, #18
 8001dc0:	4303      	orrs	r3, r0
 8001dc2:	26ff      	movs	r6, #255	; 0xff
 8001dc4:	e7da      	b.n	8001d7c <__aeabi_d2f+0x38>
 8001dc6:	432b      	orrs	r3, r5
 8001dc8:	d003      	beq.n	8001dd2 <__aeabi_d2f+0x8e>
 8001dca:	2305      	movs	r3, #5
 8001dcc:	08db      	lsrs	r3, r3, #3
 8001dce:	2cff      	cmp	r4, #255	; 0xff
 8001dd0:	d003      	beq.n	8001dda <__aeabi_d2f+0x96>
 8001dd2:	025b      	lsls	r3, r3, #9
 8001dd4:	0a5b      	lsrs	r3, r3, #9
 8001dd6:	b2e4      	uxtb	r4, r4
 8001dd8:	e7e4      	b.n	8001da4 <__aeabi_d2f+0x60>
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d032      	beq.n	8001e44 <__aeabi_d2f+0x100>
 8001dde:	2080      	movs	r0, #128	; 0x80
 8001de0:	03c0      	lsls	r0, r0, #15
 8001de2:	4303      	orrs	r3, r0
 8001de4:	025b      	lsls	r3, r3, #9
 8001de6:	0a5b      	lsrs	r3, r3, #9
 8001de8:	e7dc      	b.n	8001da4 <__aeabi_d2f+0x60>
 8001dea:	0032      	movs	r2, r6
 8001dec:	3217      	adds	r2, #23
 8001dee:	db14      	blt.n	8001e1a <__aeabi_d2f+0xd6>
 8001df0:	2280      	movs	r2, #128	; 0x80
 8001df2:	271e      	movs	r7, #30
 8001df4:	0412      	lsls	r2, r2, #16
 8001df6:	4313      	orrs	r3, r2
 8001df8:	1bbf      	subs	r7, r7, r6
 8001dfa:	2f1f      	cmp	r7, #31
 8001dfc:	dc0f      	bgt.n	8001e1e <__aeabi_d2f+0xda>
 8001dfe:	4a14      	ldr	r2, [pc, #80]	; (8001e50 <__aeabi_d2f+0x10c>)
 8001e00:	4694      	mov	ip, r2
 8001e02:	4464      	add	r4, ip
 8001e04:	002a      	movs	r2, r5
 8001e06:	40a5      	lsls	r5, r4
 8001e08:	002e      	movs	r6, r5
 8001e0a:	40a3      	lsls	r3, r4
 8001e0c:	1e75      	subs	r5, r6, #1
 8001e0e:	41ae      	sbcs	r6, r5
 8001e10:	40fa      	lsrs	r2, r7
 8001e12:	4333      	orrs	r3, r6
 8001e14:	4313      	orrs	r3, r2
 8001e16:	2600      	movs	r6, #0
 8001e18:	e7b0      	b.n	8001d7c <__aeabi_d2f+0x38>
 8001e1a:	2400      	movs	r4, #0
 8001e1c:	e7d5      	b.n	8001dca <__aeabi_d2f+0x86>
 8001e1e:	2202      	movs	r2, #2
 8001e20:	4252      	negs	r2, r2
 8001e22:	1b96      	subs	r6, r2, r6
 8001e24:	001a      	movs	r2, r3
 8001e26:	40f2      	lsrs	r2, r6
 8001e28:	2f20      	cmp	r7, #32
 8001e2a:	d009      	beq.n	8001e40 <__aeabi_d2f+0xfc>
 8001e2c:	4809      	ldr	r0, [pc, #36]	; (8001e54 <__aeabi_d2f+0x110>)
 8001e2e:	4684      	mov	ip, r0
 8001e30:	4464      	add	r4, ip
 8001e32:	40a3      	lsls	r3, r4
 8001e34:	432b      	orrs	r3, r5
 8001e36:	1e5d      	subs	r5, r3, #1
 8001e38:	41ab      	sbcs	r3, r5
 8001e3a:	2600      	movs	r6, #0
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	e79d      	b.n	8001d7c <__aeabi_d2f+0x38>
 8001e40:	2300      	movs	r3, #0
 8001e42:	e7f7      	b.n	8001e34 <__aeabi_d2f+0xf0>
 8001e44:	2300      	movs	r3, #0
 8001e46:	e7ad      	b.n	8001da4 <__aeabi_d2f+0x60>
 8001e48:	0034      	movs	r4, r6
 8001e4a:	e7bf      	b.n	8001dcc <__aeabi_d2f+0x88>
 8001e4c:	fffffc80 	.word	0xfffffc80
 8001e50:	fffffc82 	.word	0xfffffc82
 8001e54:	fffffca2 	.word	0xfffffca2

08001e58 <__aeabi_cfrcmple>:
 8001e58:	4684      	mov	ip, r0
 8001e5a:	1c08      	adds	r0, r1, #0
 8001e5c:	4661      	mov	r1, ip
 8001e5e:	e7ff      	b.n	8001e60 <__aeabi_cfcmpeq>

08001e60 <__aeabi_cfcmpeq>:
 8001e60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001e62:	f000 f8b7 	bl	8001fd4 <__lesf2>
 8001e66:	2800      	cmp	r0, #0
 8001e68:	d401      	bmi.n	8001e6e <__aeabi_cfcmpeq+0xe>
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	42c8      	cmn	r0, r1
 8001e6e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001e70 <__aeabi_fcmpeq>:
 8001e70:	b510      	push	{r4, lr}
 8001e72:	f000 f849 	bl	8001f08 <__eqsf2>
 8001e76:	4240      	negs	r0, r0
 8001e78:	3001      	adds	r0, #1
 8001e7a:	bd10      	pop	{r4, pc}

08001e7c <__aeabi_fcmplt>:
 8001e7c:	b510      	push	{r4, lr}
 8001e7e:	f000 f8a9 	bl	8001fd4 <__lesf2>
 8001e82:	2800      	cmp	r0, #0
 8001e84:	db01      	blt.n	8001e8a <__aeabi_fcmplt+0xe>
 8001e86:	2000      	movs	r0, #0
 8001e88:	bd10      	pop	{r4, pc}
 8001e8a:	2001      	movs	r0, #1
 8001e8c:	bd10      	pop	{r4, pc}
 8001e8e:	46c0      	nop			; (mov r8, r8)

08001e90 <__aeabi_fcmple>:
 8001e90:	b510      	push	{r4, lr}
 8001e92:	f000 f89f 	bl	8001fd4 <__lesf2>
 8001e96:	2800      	cmp	r0, #0
 8001e98:	dd01      	ble.n	8001e9e <__aeabi_fcmple+0xe>
 8001e9a:	2000      	movs	r0, #0
 8001e9c:	bd10      	pop	{r4, pc}
 8001e9e:	2001      	movs	r0, #1
 8001ea0:	bd10      	pop	{r4, pc}
 8001ea2:	46c0      	nop			; (mov r8, r8)

08001ea4 <__aeabi_fcmpgt>:
 8001ea4:	b510      	push	{r4, lr}
 8001ea6:	f000 f855 	bl	8001f54 <__gesf2>
 8001eaa:	2800      	cmp	r0, #0
 8001eac:	dc01      	bgt.n	8001eb2 <__aeabi_fcmpgt+0xe>
 8001eae:	2000      	movs	r0, #0
 8001eb0:	bd10      	pop	{r4, pc}
 8001eb2:	2001      	movs	r0, #1
 8001eb4:	bd10      	pop	{r4, pc}
 8001eb6:	46c0      	nop			; (mov r8, r8)

08001eb8 <__aeabi_fcmpge>:
 8001eb8:	b510      	push	{r4, lr}
 8001eba:	f000 f84b 	bl	8001f54 <__gesf2>
 8001ebe:	2800      	cmp	r0, #0
 8001ec0:	da01      	bge.n	8001ec6 <__aeabi_fcmpge+0xe>
 8001ec2:	2000      	movs	r0, #0
 8001ec4:	bd10      	pop	{r4, pc}
 8001ec6:	2001      	movs	r0, #1
 8001ec8:	bd10      	pop	{r4, pc}
 8001eca:	46c0      	nop			; (mov r8, r8)

08001ecc <__clzsi2>:
 8001ecc:	211c      	movs	r1, #28
 8001ece:	2301      	movs	r3, #1
 8001ed0:	041b      	lsls	r3, r3, #16
 8001ed2:	4298      	cmp	r0, r3
 8001ed4:	d301      	bcc.n	8001eda <__clzsi2+0xe>
 8001ed6:	0c00      	lsrs	r0, r0, #16
 8001ed8:	3910      	subs	r1, #16
 8001eda:	0a1b      	lsrs	r3, r3, #8
 8001edc:	4298      	cmp	r0, r3
 8001ede:	d301      	bcc.n	8001ee4 <__clzsi2+0x18>
 8001ee0:	0a00      	lsrs	r0, r0, #8
 8001ee2:	3908      	subs	r1, #8
 8001ee4:	091b      	lsrs	r3, r3, #4
 8001ee6:	4298      	cmp	r0, r3
 8001ee8:	d301      	bcc.n	8001eee <__clzsi2+0x22>
 8001eea:	0900      	lsrs	r0, r0, #4
 8001eec:	3904      	subs	r1, #4
 8001eee:	a202      	add	r2, pc, #8	; (adr r2, 8001ef8 <__clzsi2+0x2c>)
 8001ef0:	5c10      	ldrb	r0, [r2, r0]
 8001ef2:	1840      	adds	r0, r0, r1
 8001ef4:	4770      	bx	lr
 8001ef6:	46c0      	nop			; (mov r8, r8)
 8001ef8:	02020304 	.word	0x02020304
 8001efc:	01010101 	.word	0x01010101
	...

08001f08 <__eqsf2>:
 8001f08:	b570      	push	{r4, r5, r6, lr}
 8001f0a:	0042      	lsls	r2, r0, #1
 8001f0c:	0245      	lsls	r5, r0, #9
 8001f0e:	024e      	lsls	r6, r1, #9
 8001f10:	004c      	lsls	r4, r1, #1
 8001f12:	0fc3      	lsrs	r3, r0, #31
 8001f14:	0a6d      	lsrs	r5, r5, #9
 8001f16:	0e12      	lsrs	r2, r2, #24
 8001f18:	0a76      	lsrs	r6, r6, #9
 8001f1a:	0e24      	lsrs	r4, r4, #24
 8001f1c:	0fc9      	lsrs	r1, r1, #31
 8001f1e:	2001      	movs	r0, #1
 8001f20:	2aff      	cmp	r2, #255	; 0xff
 8001f22:	d006      	beq.n	8001f32 <__eqsf2+0x2a>
 8001f24:	2cff      	cmp	r4, #255	; 0xff
 8001f26:	d003      	beq.n	8001f30 <__eqsf2+0x28>
 8001f28:	42a2      	cmp	r2, r4
 8001f2a:	d101      	bne.n	8001f30 <__eqsf2+0x28>
 8001f2c:	42b5      	cmp	r5, r6
 8001f2e:	d006      	beq.n	8001f3e <__eqsf2+0x36>
 8001f30:	bd70      	pop	{r4, r5, r6, pc}
 8001f32:	2d00      	cmp	r5, #0
 8001f34:	d1fc      	bne.n	8001f30 <__eqsf2+0x28>
 8001f36:	2cff      	cmp	r4, #255	; 0xff
 8001f38:	d1fa      	bne.n	8001f30 <__eqsf2+0x28>
 8001f3a:	2e00      	cmp	r6, #0
 8001f3c:	d1f8      	bne.n	8001f30 <__eqsf2+0x28>
 8001f3e:	428b      	cmp	r3, r1
 8001f40:	d006      	beq.n	8001f50 <__eqsf2+0x48>
 8001f42:	2001      	movs	r0, #1
 8001f44:	2a00      	cmp	r2, #0
 8001f46:	d1f3      	bne.n	8001f30 <__eqsf2+0x28>
 8001f48:	0028      	movs	r0, r5
 8001f4a:	1e45      	subs	r5, r0, #1
 8001f4c:	41a8      	sbcs	r0, r5
 8001f4e:	e7ef      	b.n	8001f30 <__eqsf2+0x28>
 8001f50:	2000      	movs	r0, #0
 8001f52:	e7ed      	b.n	8001f30 <__eqsf2+0x28>

08001f54 <__gesf2>:
 8001f54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f56:	0042      	lsls	r2, r0, #1
 8001f58:	0245      	lsls	r5, r0, #9
 8001f5a:	024c      	lsls	r4, r1, #9
 8001f5c:	0fc3      	lsrs	r3, r0, #31
 8001f5e:	0048      	lsls	r0, r1, #1
 8001f60:	0a6d      	lsrs	r5, r5, #9
 8001f62:	0e12      	lsrs	r2, r2, #24
 8001f64:	0a64      	lsrs	r4, r4, #9
 8001f66:	0e00      	lsrs	r0, r0, #24
 8001f68:	0fc9      	lsrs	r1, r1, #31
 8001f6a:	2aff      	cmp	r2, #255	; 0xff
 8001f6c:	d01e      	beq.n	8001fac <__gesf2+0x58>
 8001f6e:	28ff      	cmp	r0, #255	; 0xff
 8001f70:	d021      	beq.n	8001fb6 <__gesf2+0x62>
 8001f72:	2a00      	cmp	r2, #0
 8001f74:	d10a      	bne.n	8001f8c <__gesf2+0x38>
 8001f76:	426e      	negs	r6, r5
 8001f78:	416e      	adcs	r6, r5
 8001f7a:	b2f6      	uxtb	r6, r6
 8001f7c:	2800      	cmp	r0, #0
 8001f7e:	d10f      	bne.n	8001fa0 <__gesf2+0x4c>
 8001f80:	2c00      	cmp	r4, #0
 8001f82:	d10d      	bne.n	8001fa0 <__gesf2+0x4c>
 8001f84:	2000      	movs	r0, #0
 8001f86:	2d00      	cmp	r5, #0
 8001f88:	d009      	beq.n	8001f9e <__gesf2+0x4a>
 8001f8a:	e005      	b.n	8001f98 <__gesf2+0x44>
 8001f8c:	2800      	cmp	r0, #0
 8001f8e:	d101      	bne.n	8001f94 <__gesf2+0x40>
 8001f90:	2c00      	cmp	r4, #0
 8001f92:	d001      	beq.n	8001f98 <__gesf2+0x44>
 8001f94:	428b      	cmp	r3, r1
 8001f96:	d011      	beq.n	8001fbc <__gesf2+0x68>
 8001f98:	2101      	movs	r1, #1
 8001f9a:	4258      	negs	r0, r3
 8001f9c:	4308      	orrs	r0, r1
 8001f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fa0:	2e00      	cmp	r6, #0
 8001fa2:	d0f7      	beq.n	8001f94 <__gesf2+0x40>
 8001fa4:	2001      	movs	r0, #1
 8001fa6:	3901      	subs	r1, #1
 8001fa8:	4308      	orrs	r0, r1
 8001faa:	e7f8      	b.n	8001f9e <__gesf2+0x4a>
 8001fac:	2d00      	cmp	r5, #0
 8001fae:	d0de      	beq.n	8001f6e <__gesf2+0x1a>
 8001fb0:	2002      	movs	r0, #2
 8001fb2:	4240      	negs	r0, r0
 8001fb4:	e7f3      	b.n	8001f9e <__gesf2+0x4a>
 8001fb6:	2c00      	cmp	r4, #0
 8001fb8:	d0db      	beq.n	8001f72 <__gesf2+0x1e>
 8001fba:	e7f9      	b.n	8001fb0 <__gesf2+0x5c>
 8001fbc:	4282      	cmp	r2, r0
 8001fbe:	dceb      	bgt.n	8001f98 <__gesf2+0x44>
 8001fc0:	db04      	blt.n	8001fcc <__gesf2+0x78>
 8001fc2:	42a5      	cmp	r5, r4
 8001fc4:	d8e8      	bhi.n	8001f98 <__gesf2+0x44>
 8001fc6:	2000      	movs	r0, #0
 8001fc8:	42a5      	cmp	r5, r4
 8001fca:	d2e8      	bcs.n	8001f9e <__gesf2+0x4a>
 8001fcc:	2101      	movs	r1, #1
 8001fce:	1e58      	subs	r0, r3, #1
 8001fd0:	4308      	orrs	r0, r1
 8001fd2:	e7e4      	b.n	8001f9e <__gesf2+0x4a>

08001fd4 <__lesf2>:
 8001fd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fd6:	0042      	lsls	r2, r0, #1
 8001fd8:	024d      	lsls	r5, r1, #9
 8001fda:	004c      	lsls	r4, r1, #1
 8001fdc:	0246      	lsls	r6, r0, #9
 8001fde:	0a76      	lsrs	r6, r6, #9
 8001fe0:	0e12      	lsrs	r2, r2, #24
 8001fe2:	0fc3      	lsrs	r3, r0, #31
 8001fe4:	0a6d      	lsrs	r5, r5, #9
 8001fe6:	0e24      	lsrs	r4, r4, #24
 8001fe8:	0fc9      	lsrs	r1, r1, #31
 8001fea:	2aff      	cmp	r2, #255	; 0xff
 8001fec:	d016      	beq.n	800201c <__lesf2+0x48>
 8001fee:	2cff      	cmp	r4, #255	; 0xff
 8001ff0:	d018      	beq.n	8002024 <__lesf2+0x50>
 8001ff2:	2a00      	cmp	r2, #0
 8001ff4:	d10a      	bne.n	800200c <__lesf2+0x38>
 8001ff6:	4270      	negs	r0, r6
 8001ff8:	4170      	adcs	r0, r6
 8001ffa:	b2c0      	uxtb	r0, r0
 8001ffc:	2c00      	cmp	r4, #0
 8001ffe:	d015      	beq.n	800202c <__lesf2+0x58>
 8002000:	2800      	cmp	r0, #0
 8002002:	d005      	beq.n	8002010 <__lesf2+0x3c>
 8002004:	2001      	movs	r0, #1
 8002006:	3901      	subs	r1, #1
 8002008:	4308      	orrs	r0, r1
 800200a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800200c:	2c00      	cmp	r4, #0
 800200e:	d013      	beq.n	8002038 <__lesf2+0x64>
 8002010:	4299      	cmp	r1, r3
 8002012:	d014      	beq.n	800203e <__lesf2+0x6a>
 8002014:	2001      	movs	r0, #1
 8002016:	425b      	negs	r3, r3
 8002018:	4318      	orrs	r0, r3
 800201a:	e7f6      	b.n	800200a <__lesf2+0x36>
 800201c:	2002      	movs	r0, #2
 800201e:	2e00      	cmp	r6, #0
 8002020:	d1f3      	bne.n	800200a <__lesf2+0x36>
 8002022:	e7e4      	b.n	8001fee <__lesf2+0x1a>
 8002024:	2002      	movs	r0, #2
 8002026:	2d00      	cmp	r5, #0
 8002028:	d1ef      	bne.n	800200a <__lesf2+0x36>
 800202a:	e7e2      	b.n	8001ff2 <__lesf2+0x1e>
 800202c:	2d00      	cmp	r5, #0
 800202e:	d1e7      	bne.n	8002000 <__lesf2+0x2c>
 8002030:	2000      	movs	r0, #0
 8002032:	2e00      	cmp	r6, #0
 8002034:	d0e9      	beq.n	800200a <__lesf2+0x36>
 8002036:	e7ed      	b.n	8002014 <__lesf2+0x40>
 8002038:	2d00      	cmp	r5, #0
 800203a:	d1e9      	bne.n	8002010 <__lesf2+0x3c>
 800203c:	e7ea      	b.n	8002014 <__lesf2+0x40>
 800203e:	42a2      	cmp	r2, r4
 8002040:	dc06      	bgt.n	8002050 <__lesf2+0x7c>
 8002042:	dbdf      	blt.n	8002004 <__lesf2+0x30>
 8002044:	42ae      	cmp	r6, r5
 8002046:	d803      	bhi.n	8002050 <__lesf2+0x7c>
 8002048:	2000      	movs	r0, #0
 800204a:	42ae      	cmp	r6, r5
 800204c:	d3da      	bcc.n	8002004 <__lesf2+0x30>
 800204e:	e7dc      	b.n	800200a <__lesf2+0x36>
 8002050:	2001      	movs	r0, #1
 8002052:	4249      	negs	r1, r1
 8002054:	4308      	orrs	r0, r1
 8002056:	e7d8      	b.n	800200a <__lesf2+0x36>

08002058 <ReadFromFlash>:
	FLASH->CR &= ~FLASH_CR_PG;

	Set_protection_of_flash();
}

void ReadFromFlash(uint32_t Page_adress, uint8_t* data, uint16_t data_size){
 8002058:	b580      	push	{r7, lr}
 800205a:	b086      	sub	sp, #24
 800205c:	af00      	add	r7, sp, #0
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	1dbb      	adds	r3, r7, #6
 8002064:	801a      	strh	r2, [r3, #0]
	uint16_t data_for_read = 0;
 8002066:	2312      	movs	r3, #18
 8002068:	18fb      	adds	r3, r7, r3
 800206a:	2200      	movs	r2, #0
 800206c:	801a      	strh	r2, [r3, #0]
	for(int i = 0; i < data_size / 2; i++) {
 800206e:	2300      	movs	r3, #0
 8002070:	617b      	str	r3, [r7, #20]
 8002072:	e029      	b.n	80020c8 <ReadFromFlash+0x70>
	  data_for_read = *(uint16_t*)(Page_adress + i*2);
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	001a      	movs	r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	18d3      	adds	r3, r2, r3
 800207e:	001a      	movs	r2, r3
 8002080:	2312      	movs	r3, #18
 8002082:	18fb      	adds	r3, r7, r3
 8002084:	8812      	ldrh	r2, [r2, #0]
 8002086:	801a      	strh	r2, [r3, #0]
      while( (FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY);
 8002088:	46c0      	nop			; (mov r8, r8)
 800208a:	4b15      	ldr	r3, [pc, #84]	; (80020e0 <ReadFromFlash+0x88>)
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	2201      	movs	r2, #1
 8002090:	4013      	ands	r3, r2
 8002092:	2b01      	cmp	r3, #1
 8002094:	d0f9      	beq.n	800208a <ReadFromFlash+0x32>
      data[i * 2] = data_for_read & 0x00FF;
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	001a      	movs	r2, r3
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	189b      	adds	r3, r3, r2
 80020a0:	2212      	movs	r2, #18
 80020a2:	18ba      	adds	r2, r7, r2
 80020a4:	8812      	ldrh	r2, [r2, #0]
 80020a6:	b2d2      	uxtb	r2, r2
 80020a8:	701a      	strb	r2, [r3, #0]
      data[i * 2 + 1] = (data_for_read >> 8) & 0x00FF;
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	3301      	adds	r3, #1
 80020b0:	68ba      	ldr	r2, [r7, #8]
 80020b2:	18d3      	adds	r3, r2, r3
 80020b4:	2212      	movs	r2, #18
 80020b6:	18ba      	adds	r2, r7, r2
 80020b8:	8812      	ldrh	r2, [r2, #0]
 80020ba:	0a12      	lsrs	r2, r2, #8
 80020bc:	b292      	uxth	r2, r2
 80020be:	b2d2      	uxtb	r2, r2
 80020c0:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < data_size / 2; i++) {
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	3301      	adds	r3, #1
 80020c6:	617b      	str	r3, [r7, #20]
 80020c8:	1dbb      	adds	r3, r7, #6
 80020ca:	881b      	ldrh	r3, [r3, #0]
 80020cc:	085b      	lsrs	r3, r3, #1
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	001a      	movs	r2, r3
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	dccd      	bgt.n	8002074 <ReadFromFlash+0x1c>
	}
}
 80020d8:	46c0      	nop			; (mov r8, r8)
 80020da:	46bd      	mov	sp, r7
 80020dc:	b006      	add	sp, #24
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40022000 	.word	0x40022000

080020e4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	0002      	movs	r2, r0
 80020ec:	1dfb      	adds	r3, r7, #7
 80020ee:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80020f0:	4b06      	ldr	r3, [pc, #24]	; (800210c <NVIC_EnableIRQ+0x28>)
 80020f2:	1dfa      	adds	r2, r7, #7
 80020f4:	7812      	ldrb	r2, [r2, #0]
 80020f6:	0011      	movs	r1, r2
 80020f8:	221f      	movs	r2, #31
 80020fa:	400a      	ands	r2, r1
 80020fc:	2101      	movs	r1, #1
 80020fe:	4091      	lsls	r1, r2
 8002100:	000a      	movs	r2, r1
 8002102:	601a      	str	r2, [r3, #0]
}
 8002104:	46c0      	nop			; (mov r8, r8)
 8002106:	46bd      	mov	sp, r7
 8002108:	b002      	add	sp, #8
 800210a:	bd80      	pop	{r7, pc}
 800210c:	e000e100 	.word	0xe000e100

08002110 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002110:	b5b0      	push	{r4, r5, r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	0002      	movs	r2, r0
 8002118:	6039      	str	r1, [r7, #0]
 800211a:	1dfb      	adds	r3, r7, #7
 800211c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800211e:	1dfb      	adds	r3, r7, #7
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	2b7f      	cmp	r3, #127	; 0x7f
 8002124:	d932      	bls.n	800218c <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002126:	4c2f      	ldr	r4, [pc, #188]	; (80021e4 <NVIC_SetPriority+0xd4>)
 8002128:	1dfb      	adds	r3, r7, #7
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	001a      	movs	r2, r3
 800212e:	230f      	movs	r3, #15
 8002130:	4013      	ands	r3, r2
 8002132:	3b08      	subs	r3, #8
 8002134:	0899      	lsrs	r1, r3, #2
 8002136:	4a2b      	ldr	r2, [pc, #172]	; (80021e4 <NVIC_SetPriority+0xd4>)
 8002138:	1dfb      	adds	r3, r7, #7
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	0018      	movs	r0, r3
 800213e:	230f      	movs	r3, #15
 8002140:	4003      	ands	r3, r0
 8002142:	3b08      	subs	r3, #8
 8002144:	089b      	lsrs	r3, r3, #2
 8002146:	3306      	adds	r3, #6
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	18d3      	adds	r3, r2, r3
 800214c:	3304      	adds	r3, #4
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	1dfa      	adds	r2, r7, #7
 8002152:	7812      	ldrb	r2, [r2, #0]
 8002154:	0010      	movs	r0, r2
 8002156:	2203      	movs	r2, #3
 8002158:	4002      	ands	r2, r0
 800215a:	00d2      	lsls	r2, r2, #3
 800215c:	20ff      	movs	r0, #255	; 0xff
 800215e:	4090      	lsls	r0, r2
 8002160:	0002      	movs	r2, r0
 8002162:	43d2      	mvns	r2, r2
 8002164:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	019b      	lsls	r3, r3, #6
 800216a:	20ff      	movs	r0, #255	; 0xff
 800216c:	4018      	ands	r0, r3
 800216e:	1dfb      	adds	r3, r7, #7
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	001d      	movs	r5, r3
 8002174:	2303      	movs	r3, #3
 8002176:	402b      	ands	r3, r5
 8002178:	00db      	lsls	r3, r3, #3
 800217a:	4098      	lsls	r0, r3
 800217c:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800217e:	431a      	orrs	r2, r3
 8002180:	1d8b      	adds	r3, r1, #6
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	18e3      	adds	r3, r4, r3
 8002186:	3304      	adds	r3, #4
 8002188:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800218a:	e027      	b.n	80021dc <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800218c:	4c16      	ldr	r4, [pc, #88]	; (80021e8 <NVIC_SetPriority+0xd8>)
 800218e:	1dfb      	adds	r3, r7, #7
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	b25b      	sxtb	r3, r3
 8002194:	089b      	lsrs	r3, r3, #2
 8002196:	4914      	ldr	r1, [pc, #80]	; (80021e8 <NVIC_SetPriority+0xd8>)
 8002198:	1dfa      	adds	r2, r7, #7
 800219a:	7812      	ldrb	r2, [r2, #0]
 800219c:	b252      	sxtb	r2, r2
 800219e:	0892      	lsrs	r2, r2, #2
 80021a0:	32c0      	adds	r2, #192	; 0xc0
 80021a2:	0092      	lsls	r2, r2, #2
 80021a4:	5852      	ldr	r2, [r2, r1]
 80021a6:	1df9      	adds	r1, r7, #7
 80021a8:	7809      	ldrb	r1, [r1, #0]
 80021aa:	0008      	movs	r0, r1
 80021ac:	2103      	movs	r1, #3
 80021ae:	4001      	ands	r1, r0
 80021b0:	00c9      	lsls	r1, r1, #3
 80021b2:	20ff      	movs	r0, #255	; 0xff
 80021b4:	4088      	lsls	r0, r1
 80021b6:	0001      	movs	r1, r0
 80021b8:	43c9      	mvns	r1, r1
 80021ba:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80021bc:	683a      	ldr	r2, [r7, #0]
 80021be:	0192      	lsls	r2, r2, #6
 80021c0:	20ff      	movs	r0, #255	; 0xff
 80021c2:	4010      	ands	r0, r2
 80021c4:	1dfa      	adds	r2, r7, #7
 80021c6:	7812      	ldrb	r2, [r2, #0]
 80021c8:	0015      	movs	r5, r2
 80021ca:	2203      	movs	r2, #3
 80021cc:	402a      	ands	r2, r5
 80021ce:	00d2      	lsls	r2, r2, #3
 80021d0:	4090      	lsls	r0, r2
 80021d2:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021d4:	430a      	orrs	r2, r1
 80021d6:	33c0      	adds	r3, #192	; 0xc0
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	511a      	str	r2, [r3, r4]
}
 80021dc:	46c0      	nop			; (mov r8, r8)
 80021de:	46bd      	mov	sp, r7
 80021e0:	b002      	add	sp, #8
 80021e2:	bdb0      	pop	{r4, r5, r7, pc}
 80021e4:	e000ed00 	.word	0xe000ed00
 80021e8:	e000e100 	.word	0xe000e100

080021ec <DMA1_Channel1_IRQHandler>:

#include "NTC_10k_using_ADC.h"

uint8_t cycle_start = 0;

void DMA1_Channel1_IRQHandler(void) {
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
	DMA1->IFCR |= DMA_IFCR_CTCIF1;
 80021f0:	4b05      	ldr	r3, [pc, #20]	; (8002208 <DMA1_Channel1_IRQHandler+0x1c>)
 80021f2:	4a05      	ldr	r2, [pc, #20]	; (8002208 <DMA1_Channel1_IRQHandler+0x1c>)
 80021f4:	6852      	ldr	r2, [r2, #4]
 80021f6:	2102      	movs	r1, #2
 80021f8:	430a      	orrs	r2, r1
 80021fa:	605a      	str	r2, [r3, #4]
	cycle_start = 1;
 80021fc:	4b03      	ldr	r3, [pc, #12]	; (800220c <DMA1_Channel1_IRQHandler+0x20>)
 80021fe:	2201      	movs	r2, #1
 8002200:	701a      	strb	r2, [r3, #0]
}
 8002202:	46c0      	nop			; (mov r8, r8)
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}
 8002208:	40020000 	.word	0x40020000
 800220c:	2000008c 	.word	0x2000008c

08002210 <ADC_init>:

void ADC_init() {
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
	//RCC on for GPIOA
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8002214:	4b32      	ldr	r3, [pc, #200]	; (80022e0 <ADC_init+0xd0>)
 8002216:	4a32      	ldr	r2, [pc, #200]	; (80022e0 <ADC_init+0xd0>)
 8002218:	6952      	ldr	r2, [r2, #20]
 800221a:	2180      	movs	r1, #128	; 0x80
 800221c:	0289      	lsls	r1, r1, #10
 800221e:	430a      	orrs	r2, r1
 8002220:	615a      	str	r2, [r3, #20]
	//analog func
	GPIOA->MODER |= GPIO_MODER_MODER0;
 8002222:	2390      	movs	r3, #144	; 0x90
 8002224:	05db      	lsls	r3, r3, #23
 8002226:	2290      	movs	r2, #144	; 0x90
 8002228:	05d2      	lsls	r2, r2, #23
 800222a:	6812      	ldr	r2, [r2, #0]
 800222c:	2103      	movs	r1, #3
 800222e:	430a      	orrs	r2, r1
 8002230:	601a      	str	r2, [r3, #0]

	//turn on RCC
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8002232:	4b2b      	ldr	r3, [pc, #172]	; (80022e0 <ADC_init+0xd0>)
 8002234:	4a2a      	ldr	r2, [pc, #168]	; (80022e0 <ADC_init+0xd0>)
 8002236:	6992      	ldr	r2, [r2, #24]
 8002238:	2180      	movs	r1, #128	; 0x80
 800223a:	0089      	lsls	r1, r1, #2
 800223c:	430a      	orrs	r2, r1
 800223e:	619a      	str	r2, [r3, #24]
	//turn on 14 MHz osc
	RCC->CR2 |= RCC_CR2_HSI14ON;
 8002240:	4b27      	ldr	r3, [pc, #156]	; (80022e0 <ADC_init+0xd0>)
 8002242:	4a27      	ldr	r2, [pc, #156]	; (80022e0 <ADC_init+0xd0>)
 8002244:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002246:	2101      	movs	r1, #1
 8002248:	430a      	orrs	r2, r1
 800224a:	635a      	str	r2, [r3, #52]	; 0x34
	//wait while is starting
	while((RCC->CR2 & RCC_CR2_HSI14RDY) != RCC_CR2_HSI14RDY);
 800224c:	46c0      	nop			; (mov r8, r8)
 800224e:	4b24      	ldr	r3, [pc, #144]	; (80022e0 <ADC_init+0xd0>)
 8002250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002252:	2202      	movs	r2, #2
 8002254:	4013      	ands	r3, r2
 8002256:	2b02      	cmp	r3, #2
 8002258:	d1f9      	bne.n	800224e <ADC_init+0x3e>

	//calibration
	ADC1->CR |= ADC_CR_ADCAL;
 800225a:	4b22      	ldr	r3, [pc, #136]	; (80022e4 <ADC_init+0xd4>)
 800225c:	4a21      	ldr	r2, [pc, #132]	; (80022e4 <ADC_init+0xd4>)
 800225e:	6892      	ldr	r2, [r2, #8]
 8002260:	2180      	movs	r1, #128	; 0x80
 8002262:	0609      	lsls	r1, r1, #24
 8002264:	430a      	orrs	r2, r1
 8002266:	609a      	str	r2, [r3, #8]
	//wait until calibration is done
	while(ADC1->CR & ADC_CR_ADCAL);
 8002268:	46c0      	nop			; (mov r8, r8)
 800226a:	4b1e      	ldr	r3, [pc, #120]	; (80022e4 <ADC_init+0xd4>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	2b00      	cmp	r3, #0
 8002270:	dbfb      	blt.n	800226a <ADC_init+0x5a>

	//239.5 cycles
	ADC1->SMPR |= ADC_SMPR_SMP;
 8002272:	4b1c      	ldr	r3, [pc, #112]	; (80022e4 <ADC_init+0xd4>)
 8002274:	4a1b      	ldr	r2, [pc, #108]	; (80022e4 <ADC_init+0xd4>)
 8002276:	6952      	ldr	r2, [r2, #20]
 8002278:	2107      	movs	r1, #7
 800227a:	430a      	orrs	r2, r1
 800227c:	615a      	str	r2, [r3, #20]
	//PA0 select
	ADC1->CHSELR |= ADC_CHSELR_CHSEL0;
 800227e:	4b19      	ldr	r3, [pc, #100]	; (80022e4 <ADC_init+0xd4>)
 8002280:	4a18      	ldr	r2, [pc, #96]	; (80022e4 <ADC_init+0xd4>)
 8002282:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002284:	2101      	movs	r1, #1
 8002286:	430a      	orrs	r2, r1
 8002288:	629a      	str	r2, [r3, #40]	; 0x28
	//select TRGO timer 15
	ADC1->CFGR1 &= ~ADC_CFGR1_CONT;
 800228a:	4b16      	ldr	r3, [pc, #88]	; (80022e4 <ADC_init+0xd4>)
 800228c:	4a15      	ldr	r2, [pc, #84]	; (80022e4 <ADC_init+0xd4>)
 800228e:	68d2      	ldr	r2, [r2, #12]
 8002290:	4915      	ldr	r1, [pc, #84]	; (80022e8 <ADC_init+0xd8>)
 8002292:	400a      	ands	r2, r1
 8002294:	60da      	str	r2, [r3, #12]
	ADC1->CFGR1 |= ADC_CFGR1_EXTEN_0 | ADC_CFGR1_DISCEN | ADC_CFGR1_EXTSEL_2;
 8002296:	4b13      	ldr	r3, [pc, #76]	; (80022e4 <ADC_init+0xd4>)
 8002298:	4a12      	ldr	r2, [pc, #72]	; (80022e4 <ADC_init+0xd4>)
 800229a:	68d2      	ldr	r2, [r2, #12]
 800229c:	4913      	ldr	r1, [pc, #76]	; (80022ec <ADC_init+0xdc>)
 800229e:	430a      	orrs	r2, r1
 80022a0:	60da      	str	r2, [r3, #12]
	//ADC DMA en
	ADC1->CFGR1 |= ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN | ADC_CFGR1_OVRMOD;
 80022a2:	4b10      	ldr	r3, [pc, #64]	; (80022e4 <ADC_init+0xd4>)
 80022a4:	4a0f      	ldr	r2, [pc, #60]	; (80022e4 <ADC_init+0xd4>)
 80022a6:	68d2      	ldr	r2, [r2, #12]
 80022a8:	4911      	ldr	r1, [pc, #68]	; (80022f0 <ADC_init+0xe0>)
 80022aa:	430a      	orrs	r2, r1
 80022ac:	60da      	str	r2, [r3, #12]

	DMA_for_ADC_init();
 80022ae:	f000 f847 	bl	8002340 <DMA_for_ADC_init>

	//ADC enable
	ADC1->CR |= ADC_CR_ADEN;
 80022b2:	4b0c      	ldr	r3, [pc, #48]	; (80022e4 <ADC_init+0xd4>)
 80022b4:	4a0b      	ldr	r2, [pc, #44]	; (80022e4 <ADC_init+0xd4>)
 80022b6:	6892      	ldr	r2, [r2, #8]
 80022b8:	2101      	movs	r1, #1
 80022ba:	430a      	orrs	r2, r1
 80022bc:	609a      	str	r2, [r3, #8]
	//wait until ADC is ready
	while( (ADC1->ISR & ADC_ISR_ADRDY) != ADC_ISR_ADRDY);
 80022be:	46c0      	nop			; (mov r8, r8)
 80022c0:	4b08      	ldr	r3, [pc, #32]	; (80022e4 <ADC_init+0xd4>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	2201      	movs	r2, #1
 80022c6:	4013      	ands	r3, r2
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d1f9      	bne.n	80022c0 <ADC_init+0xb0>

	ADC1->CR |= ADC_CR_ADSTART;
 80022cc:	4b05      	ldr	r3, [pc, #20]	; (80022e4 <ADC_init+0xd4>)
 80022ce:	4a05      	ldr	r2, [pc, #20]	; (80022e4 <ADC_init+0xd4>)
 80022d0:	6892      	ldr	r2, [r2, #8]
 80022d2:	2104      	movs	r1, #4
 80022d4:	430a      	orrs	r2, r1
 80022d6:	609a      	str	r2, [r3, #8]
}
 80022d8:	46c0      	nop			; (mov r8, r8)
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	46c0      	nop			; (mov r8, r8)
 80022e0:	40021000 	.word	0x40021000
 80022e4:	40012400 	.word	0x40012400
 80022e8:	ffffdfff 	.word	0xffffdfff
 80022ec:	00010500 	.word	0x00010500
 80022f0:	00001003 	.word	0x00001003

080022f4 <init_TIM15_as_TRGO>:

void init_TIM15_as_TRGO() {
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_TIM15EN;
 80022f8:	4b0e      	ldr	r3, [pc, #56]	; (8002334 <init_TIM15_as_TRGO+0x40>)
 80022fa:	4a0e      	ldr	r2, [pc, #56]	; (8002334 <init_TIM15_as_TRGO+0x40>)
 80022fc:	6992      	ldr	r2, [r2, #24]
 80022fe:	2180      	movs	r1, #128	; 0x80
 8002300:	0249      	lsls	r1, r1, #9
 8002302:	430a      	orrs	r2, r1
 8002304:	619a      	str	r2, [r3, #24]

	TIM15->ARR = 8000;
 8002306:	4b0c      	ldr	r3, [pc, #48]	; (8002338 <init_TIM15_as_TRGO+0x44>)
 8002308:	22fa      	movs	r2, #250	; 0xfa
 800230a:	0152      	lsls	r2, r2, #5
 800230c:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM15->PSC = 1000 * FREQ_MULTIPLIER_COEF;
 800230e:	4b0a      	ldr	r3, [pc, #40]	; (8002338 <init_TIM15_as_TRGO+0x44>)
 8002310:	4a0a      	ldr	r2, [pc, #40]	; (800233c <init_TIM15_as_TRGO+0x48>)
 8002312:	629a      	str	r2, [r3, #40]	; 0x28

	TIM15->CR2 |= TIM_CR2_MMS_1;
 8002314:	4b08      	ldr	r3, [pc, #32]	; (8002338 <init_TIM15_as_TRGO+0x44>)
 8002316:	4a08      	ldr	r2, [pc, #32]	; (8002338 <init_TIM15_as_TRGO+0x44>)
 8002318:	6852      	ldr	r2, [r2, #4]
 800231a:	2120      	movs	r1, #32
 800231c:	430a      	orrs	r2, r1
 800231e:	605a      	str	r2, [r3, #4]

	TIM15->CR1 |= TIM_CR1_CEN;
 8002320:	4b05      	ldr	r3, [pc, #20]	; (8002338 <init_TIM15_as_TRGO+0x44>)
 8002322:	4a05      	ldr	r2, [pc, #20]	; (8002338 <init_TIM15_as_TRGO+0x44>)
 8002324:	6812      	ldr	r2, [r2, #0]
 8002326:	2101      	movs	r1, #1
 8002328:	430a      	orrs	r2, r1
 800232a:	601a      	str	r2, [r3, #0]
}
 800232c:	46c0      	nop			; (mov r8, r8)
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	46c0      	nop			; (mov r8, r8)
 8002334:	40021000 	.word	0x40021000
 8002338:	40014000 	.word	0x40014000
 800233c:	00001388 	.word	0x00001388

08002340 <DMA_for_ADC_init>:

void DMA_for_ADC_init() {
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_DMA1EN;
 8002344:	4b15      	ldr	r3, [pc, #84]	; (800239c <DMA_for_ADC_init+0x5c>)
 8002346:	4a15      	ldr	r2, [pc, #84]	; (800239c <DMA_for_ADC_init+0x5c>)
 8002348:	6952      	ldr	r2, [r2, #20]
 800234a:	2101      	movs	r1, #1
 800234c:	430a      	orrs	r2, r1
 800234e:	615a      	str	r2, [r3, #20]

	DMA1_Channel1->CCR |= DMA_CCR_CIRC | DMA_CCR_PSIZE_0 | DMA_CCR_MSIZE_0;
 8002350:	4b13      	ldr	r3, [pc, #76]	; (80023a0 <DMA_for_ADC_init+0x60>)
 8002352:	4a13      	ldr	r2, [pc, #76]	; (80023a0 <DMA_for_ADC_init+0x60>)
 8002354:	6812      	ldr	r2, [r2, #0]
 8002356:	21a4      	movs	r1, #164	; 0xa4
 8002358:	00c9      	lsls	r1, r1, #3
 800235a:	430a      	orrs	r2, r1
 800235c:	601a      	str	r2, [r3, #0]
	DMA1_Channel1->CNDTR = 1;
 800235e:	4b10      	ldr	r3, [pc, #64]	; (80023a0 <DMA_for_ADC_init+0x60>)
 8002360:	2201      	movs	r2, #1
 8002362:	605a      	str	r2, [r3, #4]
	DMA1_Channel1->CMAR = (uint32_t)(&ADC_Raw[0]);
 8002364:	4b0e      	ldr	r3, [pc, #56]	; (80023a0 <DMA_for_ADC_init+0x60>)
 8002366:	4a0f      	ldr	r2, [pc, #60]	; (80023a4 <DMA_for_ADC_init+0x64>)
 8002368:	60da      	str	r2, [r3, #12]
	DMA1_Channel1->CPAR = (uint32_t)(&ADC1->DR);
 800236a:	4b0d      	ldr	r3, [pc, #52]	; (80023a0 <DMA_for_ADC_init+0x60>)
 800236c:	4a0e      	ldr	r2, [pc, #56]	; (80023a8 <DMA_for_ADC_init+0x68>)
 800236e:	609a      	str	r2, [r3, #8]

	DMA1_Channel1->CCR |= DMA_CCR_TCIE;
 8002370:	4b0b      	ldr	r3, [pc, #44]	; (80023a0 <DMA_for_ADC_init+0x60>)
 8002372:	4a0b      	ldr	r2, [pc, #44]	; (80023a0 <DMA_for_ADC_init+0x60>)
 8002374:	6812      	ldr	r2, [r2, #0]
 8002376:	2102      	movs	r1, #2
 8002378:	430a      	orrs	r2, r1
 800237a:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800237c:	2009      	movs	r0, #9
 800237e:	f7ff feb1 	bl	80020e4 <NVIC_EnableIRQ>
	NVIC_SetPriority(DMA1_Channel1_IRQn, 5);
 8002382:	2105      	movs	r1, #5
 8002384:	2009      	movs	r0, #9
 8002386:	f7ff fec3 	bl	8002110 <NVIC_SetPriority>

	DMA1_Channel1->CCR |= DMA_CCR_EN;
 800238a:	4b05      	ldr	r3, [pc, #20]	; (80023a0 <DMA_for_ADC_init+0x60>)
 800238c:	4a04      	ldr	r2, [pc, #16]	; (80023a0 <DMA_for_ADC_init+0x60>)
 800238e:	6812      	ldr	r2, [r2, #0]
 8002390:	2101      	movs	r1, #1
 8002392:	430a      	orrs	r2, r1
 8002394:	601a      	str	r2, [r3, #0]

}
 8002396:	46c0      	nop			; (mov r8, r8)
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	40021000 	.word	0x40021000
 80023a0:	40020008 	.word	0x40020008
 80023a4:	20000098 	.word	0x20000098
 80023a8:	40012440 	.word	0x40012440

080023ac <NVIC_EnableIRQ>:
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	0002      	movs	r2, r0
 80023b4:	1dfb      	adds	r3, r7, #7
 80023b6:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80023b8:	4b06      	ldr	r3, [pc, #24]	; (80023d4 <NVIC_EnableIRQ+0x28>)
 80023ba:	1dfa      	adds	r2, r7, #7
 80023bc:	7812      	ldrb	r2, [r2, #0]
 80023be:	0011      	movs	r1, r2
 80023c0:	221f      	movs	r2, #31
 80023c2:	400a      	ands	r2, r1
 80023c4:	2101      	movs	r1, #1
 80023c6:	4091      	lsls	r1, r2
 80023c8:	000a      	movs	r2, r1
 80023ca:	601a      	str	r2, [r3, #0]
}
 80023cc:	46c0      	nop			; (mov r8, r8)
 80023ce:	46bd      	mov	sp, r7
 80023d0:	b002      	add	sp, #8
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	e000e100 	.word	0xe000e100

080023d8 <NVIC_SetPriority>:
{
 80023d8:	b5b0      	push	{r4, r5, r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	0002      	movs	r2, r0
 80023e0:	6039      	str	r1, [r7, #0]
 80023e2:	1dfb      	adds	r3, r7, #7
 80023e4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80023e6:	1dfb      	adds	r3, r7, #7
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	2b7f      	cmp	r3, #127	; 0x7f
 80023ec:	d932      	bls.n	8002454 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023ee:	4c2f      	ldr	r4, [pc, #188]	; (80024ac <NVIC_SetPriority+0xd4>)
 80023f0:	1dfb      	adds	r3, r7, #7
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	001a      	movs	r2, r3
 80023f6:	230f      	movs	r3, #15
 80023f8:	4013      	ands	r3, r2
 80023fa:	3b08      	subs	r3, #8
 80023fc:	0899      	lsrs	r1, r3, #2
 80023fe:	4a2b      	ldr	r2, [pc, #172]	; (80024ac <NVIC_SetPriority+0xd4>)
 8002400:	1dfb      	adds	r3, r7, #7
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	0018      	movs	r0, r3
 8002406:	230f      	movs	r3, #15
 8002408:	4003      	ands	r3, r0
 800240a:	3b08      	subs	r3, #8
 800240c:	089b      	lsrs	r3, r3, #2
 800240e:	3306      	adds	r3, #6
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	18d3      	adds	r3, r2, r3
 8002414:	3304      	adds	r3, #4
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	1dfa      	adds	r2, r7, #7
 800241a:	7812      	ldrb	r2, [r2, #0]
 800241c:	0010      	movs	r0, r2
 800241e:	2203      	movs	r2, #3
 8002420:	4002      	ands	r2, r0
 8002422:	00d2      	lsls	r2, r2, #3
 8002424:	20ff      	movs	r0, #255	; 0xff
 8002426:	4090      	lsls	r0, r2
 8002428:	0002      	movs	r2, r0
 800242a:	43d2      	mvns	r2, r2
 800242c:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	019b      	lsls	r3, r3, #6
 8002432:	20ff      	movs	r0, #255	; 0xff
 8002434:	4018      	ands	r0, r3
 8002436:	1dfb      	adds	r3, r7, #7
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	001d      	movs	r5, r3
 800243c:	2303      	movs	r3, #3
 800243e:	402b      	ands	r3, r5
 8002440:	00db      	lsls	r3, r3, #3
 8002442:	4098      	lsls	r0, r3
 8002444:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002446:	431a      	orrs	r2, r3
 8002448:	1d8b      	adds	r3, r1, #6
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	18e3      	adds	r3, r4, r3
 800244e:	3304      	adds	r3, #4
 8002450:	601a      	str	r2, [r3, #0]
}
 8002452:	e027      	b.n	80024a4 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002454:	4c16      	ldr	r4, [pc, #88]	; (80024b0 <NVIC_SetPriority+0xd8>)
 8002456:	1dfb      	adds	r3, r7, #7
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	b25b      	sxtb	r3, r3
 800245c:	089b      	lsrs	r3, r3, #2
 800245e:	4914      	ldr	r1, [pc, #80]	; (80024b0 <NVIC_SetPriority+0xd8>)
 8002460:	1dfa      	adds	r2, r7, #7
 8002462:	7812      	ldrb	r2, [r2, #0]
 8002464:	b252      	sxtb	r2, r2
 8002466:	0892      	lsrs	r2, r2, #2
 8002468:	32c0      	adds	r2, #192	; 0xc0
 800246a:	0092      	lsls	r2, r2, #2
 800246c:	5852      	ldr	r2, [r2, r1]
 800246e:	1df9      	adds	r1, r7, #7
 8002470:	7809      	ldrb	r1, [r1, #0]
 8002472:	0008      	movs	r0, r1
 8002474:	2103      	movs	r1, #3
 8002476:	4001      	ands	r1, r0
 8002478:	00c9      	lsls	r1, r1, #3
 800247a:	20ff      	movs	r0, #255	; 0xff
 800247c:	4088      	lsls	r0, r1
 800247e:	0001      	movs	r1, r0
 8002480:	43c9      	mvns	r1, r1
 8002482:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002484:	683a      	ldr	r2, [r7, #0]
 8002486:	0192      	lsls	r2, r2, #6
 8002488:	20ff      	movs	r0, #255	; 0xff
 800248a:	4010      	ands	r0, r2
 800248c:	1dfa      	adds	r2, r7, #7
 800248e:	7812      	ldrb	r2, [r2, #0]
 8002490:	0015      	movs	r5, r2
 8002492:	2203      	movs	r2, #3
 8002494:	402a      	ands	r2, r5
 8002496:	00d2      	lsls	r2, r2, #3
 8002498:	4090      	lsls	r0, r2
 800249a:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800249c:	430a      	orrs	r2, r1
 800249e:	33c0      	adds	r3, #192	; 0xc0
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	511a      	str	r2, [r3, r4]
}
 80024a4:	46c0      	nop			; (mov r8, r8)
 80024a6:	46bd      	mov	sp, r7
 80024a8:	b002      	add	sp, #8
 80024aa:	bdb0      	pop	{r4, r5, r7, pc}
 80024ac:	e000ed00 	.word	0xe000ed00
 80024b0:	e000e100 	.word	0xe000e100

080024b4 <DMA1_Channel2_3_IRQHandler>:
 */

#include "SPI_for_TFT.h"


void DMA1_Channel2_3_IRQHandler() {
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
	if (DMA1->ISR & DMA_ISR_TCIF3) {
 80024b8:	4b0b      	ldr	r3, [pc, #44]	; (80024e8 <DMA1_Channel2_3_IRQHandler+0x34>)
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	2380      	movs	r3, #128	; 0x80
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	4013      	ands	r3, r2
 80024c2:	d00e      	beq.n	80024e2 <DMA1_Channel2_3_IRQHandler+0x2e>
		DMA1->IFCR |= DMA_IFCR_CTCIF3;
 80024c4:	4b08      	ldr	r3, [pc, #32]	; (80024e8 <DMA1_Channel2_3_IRQHandler+0x34>)
 80024c6:	4a08      	ldr	r2, [pc, #32]	; (80024e8 <DMA1_Channel2_3_IRQHandler+0x34>)
 80024c8:	6852      	ldr	r2, [r2, #4]
 80024ca:	2180      	movs	r1, #128	; 0x80
 80024cc:	0089      	lsls	r1, r1, #2
 80024ce:	430a      	orrs	r2, r1
 80024d0:	605a      	str	r2, [r3, #4]
		SPI_cs_set();
 80024d2:	f000 f8b1 	bl	8002638 <SPI_cs_set>
		DMA1_Channel3->CCR &= ~DMA_CCR_EN;
 80024d6:	4b05      	ldr	r3, [pc, #20]	; (80024ec <DMA1_Channel2_3_IRQHandler+0x38>)
 80024d8:	4a04      	ldr	r2, [pc, #16]	; (80024ec <DMA1_Channel2_3_IRQHandler+0x38>)
 80024da:	6812      	ldr	r2, [r2, #0]
 80024dc:	2101      	movs	r1, #1
 80024de:	438a      	bics	r2, r1
 80024e0:	601a      	str	r2, [r3, #0]
	}
}
 80024e2:	46c0      	nop			; (mov r8, r8)
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	40020000 	.word	0x40020000
 80024ec:	40020030 	.word	0x40020030

080024f0 <init_GPIO_for_SPI>:

void init_GPIO_for_SPI() {
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
	RCC->AHBENR |= SPI_RCC_GPIO;
 80024f4:	4b12      	ldr	r3, [pc, #72]	; (8002540 <init_GPIO_for_SPI+0x50>)
 80024f6:	4a12      	ldr	r2, [pc, #72]	; (8002540 <init_GPIO_for_SPI+0x50>)
 80024f8:	6952      	ldr	r2, [r2, #20]
 80024fa:	2180      	movs	r1, #128	; 0x80
 80024fc:	0289      	lsls	r1, r1, #10
 80024fe:	430a      	orrs	r2, r1
 8002500:	615a      	str	r2, [r3, #20]
	PORT_SPI->MODER |= SPI_SCK_MODER | SPI_MOSI_MODER;
 8002502:	2390      	movs	r3, #144	; 0x90
 8002504:	05db      	lsls	r3, r3, #23
 8002506:	2290      	movs	r2, #144	; 0x90
 8002508:	05d2      	lsls	r2, r2, #23
 800250a:	6812      	ldr	r2, [r2, #0]
 800250c:	2188      	movs	r1, #136	; 0x88
 800250e:	0209      	lsls	r1, r1, #8
 8002510:	430a      	orrs	r2, r1
 8002512:	601a      	str	r2, [r3, #0]
	//AF0
	GPIOA->AFR[0] &= ~(GPIO_AFRL_AFRL5 | GPIO_AFRL_AFRL7);
 8002514:	2390      	movs	r3, #144	; 0x90
 8002516:	05db      	lsls	r3, r3, #23
 8002518:	2290      	movs	r2, #144	; 0x90
 800251a:	05d2      	lsls	r2, r2, #23
 800251c:	6a12      	ldr	r2, [r2, #32]
 800251e:	4909      	ldr	r1, [pc, #36]	; (8002544 <init_GPIO_for_SPI+0x54>)
 8002520:	400a      	ands	r2, r1
 8002522:	621a      	str	r2, [r3, #32]
	PORT_SPI->MODER |= TFT_DC_MODER | SPI_CS_MODER | TFT_RES_MODER;
 8002524:	2390      	movs	r3, #144	; 0x90
 8002526:	05db      	lsls	r3, r3, #23
 8002528:	2290      	movs	r2, #144	; 0x90
 800252a:	05d2      	lsls	r2, r2, #23
 800252c:	6812      	ldr	r2, [r2, #0]
 800252e:	218a      	movs	r1, #138	; 0x8a
 8002530:	0149      	lsls	r1, r1, #5
 8002532:	430a      	orrs	r2, r1
 8002534:	601a      	str	r2, [r3, #0]

	SPI_cs_set();
 8002536:	f000 f87f 	bl	8002638 <SPI_cs_set>
}
 800253a:	46c0      	nop			; (mov r8, r8)
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	40021000 	.word	0x40021000
 8002544:	0f0fffff 	.word	0x0f0fffff

08002548 <SPI1_Master_init>:

void SPI1_Master_init(uint8_t am_bits_send) {
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	0002      	movs	r2, r0
 8002550:	1dfb      	adds	r3, r7, #7
 8002552:	701a      	strb	r2, [r3, #0]
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8002554:	4b1b      	ldr	r3, [pc, #108]	; (80025c4 <SPI1_Master_init+0x7c>)
 8002556:	4a1b      	ldr	r2, [pc, #108]	; (80025c4 <SPI1_Master_init+0x7c>)
 8002558:	6992      	ldr	r2, [r2, #24]
 800255a:	2180      	movs	r1, #128	; 0x80
 800255c:	0149      	lsls	r1, r1, #5
 800255e:	430a      	orrs	r2, r1
 8002560:	619a      	str	r2, [r3, #24]
	SPI1->CR1 &= ~SPI_CR1_SPE;
 8002562:	4b19      	ldr	r3, [pc, #100]	; (80025c8 <SPI1_Master_init+0x80>)
 8002564:	4a18      	ldr	r2, [pc, #96]	; (80025c8 <SPI1_Master_init+0x80>)
 8002566:	6812      	ldr	r2, [r2, #0]
 8002568:	2140      	movs	r1, #64	; 0x40
 800256a:	438a      	bics	r2, r1
 800256c:	601a      	str	r2, [r3, #0]
	SPI1->CR1 |= SPI_CR1_MSTR | SPI_CR1_SSM | SPI_CR1_SSI;
 800256e:	4b16      	ldr	r3, [pc, #88]	; (80025c8 <SPI1_Master_init+0x80>)
 8002570:	4a15      	ldr	r2, [pc, #84]	; (80025c8 <SPI1_Master_init+0x80>)
 8002572:	6812      	ldr	r2, [r2, #0]
 8002574:	21c1      	movs	r1, #193	; 0xc1
 8002576:	0089      	lsls	r1, r1, #2
 8002578:	430a      	orrs	r2, r1
 800257a:	601a      	str	r2, [r3, #0]
	uint16_t DataSize = 0;
 800257c:	230e      	movs	r3, #14
 800257e:	18fb      	adds	r3, r7, r3
 8002580:	2200      	movs	r2, #0
 8002582:	801a      	strh	r2, [r3, #0]
    DataSize |= ((am_bits_send - 1) << SPI_CR2_DS_Pos);
 8002584:	1dfb      	adds	r3, r7, #7
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	3b01      	subs	r3, #1
 800258a:	021b      	lsls	r3, r3, #8
 800258c:	b21a      	sxth	r2, r3
 800258e:	230e      	movs	r3, #14
 8002590:	18fb      	adds	r3, r7, r3
 8002592:	2100      	movs	r1, #0
 8002594:	5e5b      	ldrsh	r3, [r3, r1]
 8002596:	4313      	orrs	r3, r2
 8002598:	b21a      	sxth	r2, r3
 800259a:	230e      	movs	r3, #14
 800259c:	18fb      	adds	r3, r7, r3
 800259e:	801a      	strh	r2, [r3, #0]
	SPI1->CR2 = DataSize;
 80025a0:	4b09      	ldr	r3, [pc, #36]	; (80025c8 <SPI1_Master_init+0x80>)
 80025a2:	220e      	movs	r2, #14
 80025a4:	18ba      	adds	r2, r7, r2
 80025a6:	8812      	ldrh	r2, [r2, #0]
 80025a8:	605a      	str	r2, [r3, #4]
	DMA_for_SPI_init();
 80025aa:	f000 f85f 	bl	800266c <DMA_for_SPI_init>
	SPI1->CR1 |= SPI_CR1_SPE;
 80025ae:	4b06      	ldr	r3, [pc, #24]	; (80025c8 <SPI1_Master_init+0x80>)
 80025b0:	4a05      	ldr	r2, [pc, #20]	; (80025c8 <SPI1_Master_init+0x80>)
 80025b2:	6812      	ldr	r2, [r2, #0]
 80025b4:	2140      	movs	r1, #64	; 0x40
 80025b6:	430a      	orrs	r2, r1
 80025b8:	601a      	str	r2, [r3, #0]
}
 80025ba:	46c0      	nop			; (mov r8, r8)
 80025bc:	46bd      	mov	sp, r7
 80025be:	b004      	add	sp, #16
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	40021000 	.word	0x40021000
 80025c8:	40013000 	.word	0x40013000

080025cc <SPI1_setDataSize>:

void SPI1_setDataSize(uint8_t am_bits_send) {
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	0002      	movs	r2, r0
 80025d4:	1dfb      	adds	r3, r7, #7
 80025d6:	701a      	strb	r2, [r3, #0]
	SPI1->CR1 &= ~SPI_CR1_SPE;
 80025d8:	4b15      	ldr	r3, [pc, #84]	; (8002630 <SPI1_setDataSize+0x64>)
 80025da:	4a15      	ldr	r2, [pc, #84]	; (8002630 <SPI1_setDataSize+0x64>)
 80025dc:	6812      	ldr	r2, [r2, #0]
 80025de:	2140      	movs	r1, #64	; 0x40
 80025e0:	438a      	bics	r2, r1
 80025e2:	601a      	str	r2, [r3, #0]
	uint16_t DataSize = SPI1->CR2 & ~SPI_CR2_DS;
 80025e4:	4b12      	ldr	r3, [pc, #72]	; (8002630 <SPI1_setDataSize+0x64>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	b29a      	uxth	r2, r3
 80025ea:	230e      	movs	r3, #14
 80025ec:	18fb      	adds	r3, r7, r3
 80025ee:	4911      	ldr	r1, [pc, #68]	; (8002634 <SPI1_setDataSize+0x68>)
 80025f0:	400a      	ands	r2, r1
 80025f2:	801a      	strh	r2, [r3, #0]
	DataSize |= (am_bits_send - 1) << 8;
 80025f4:	1dfb      	adds	r3, r7, #7
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	3b01      	subs	r3, #1
 80025fa:	021b      	lsls	r3, r3, #8
 80025fc:	b21a      	sxth	r2, r3
 80025fe:	230e      	movs	r3, #14
 8002600:	18fb      	adds	r3, r7, r3
 8002602:	2100      	movs	r1, #0
 8002604:	5e5b      	ldrsh	r3, [r3, r1]
 8002606:	4313      	orrs	r3, r2
 8002608:	b21a      	sxth	r2, r3
 800260a:	230e      	movs	r3, #14
 800260c:	18fb      	adds	r3, r7, r3
 800260e:	801a      	strh	r2, [r3, #0]
	SPI1->CR2 = DataSize;
 8002610:	4b07      	ldr	r3, [pc, #28]	; (8002630 <SPI1_setDataSize+0x64>)
 8002612:	220e      	movs	r2, #14
 8002614:	18ba      	adds	r2, r7, r2
 8002616:	8812      	ldrh	r2, [r2, #0]
 8002618:	605a      	str	r2, [r3, #4]
	SPI1->CR1 |= SPI_CR1_SPE;
 800261a:	4b05      	ldr	r3, [pc, #20]	; (8002630 <SPI1_setDataSize+0x64>)
 800261c:	4a04      	ldr	r2, [pc, #16]	; (8002630 <SPI1_setDataSize+0x64>)
 800261e:	6812      	ldr	r2, [r2, #0]
 8002620:	2140      	movs	r1, #64	; 0x40
 8002622:	430a      	orrs	r2, r1
 8002624:	601a      	str	r2, [r3, #0]
}
 8002626:	46c0      	nop			; (mov r8, r8)
 8002628:	46bd      	mov	sp, r7
 800262a:	b004      	add	sp, #16
 800262c:	bd80      	pop	{r7, pc}
 800262e:	46c0      	nop			; (mov r8, r8)
 8002630:	40013000 	.word	0x40013000
 8002634:	fffff0ff 	.word	0xfffff0ff

08002638 <SPI_cs_set>:

void SPI_cs_set() {
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
	PORT_SPI->ODR |= (1 << PIN_CS);
 800263c:	2390      	movs	r3, #144	; 0x90
 800263e:	05db      	lsls	r3, r3, #23
 8002640:	2290      	movs	r2, #144	; 0x90
 8002642:	05d2      	lsls	r2, r2, #23
 8002644:	6952      	ldr	r2, [r2, #20]
 8002646:	2110      	movs	r1, #16
 8002648:	430a      	orrs	r2, r1
 800264a:	615a      	str	r2, [r3, #20]
}
 800264c:	46c0      	nop			; (mov r8, r8)
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}

08002652 <SPI_cs_clear>:

void SPI_cs_clear() {
 8002652:	b580      	push	{r7, lr}
 8002654:	af00      	add	r7, sp, #0
	PORT_SPI->ODR &= ~(1 << PIN_CS);
 8002656:	2390      	movs	r3, #144	; 0x90
 8002658:	05db      	lsls	r3, r3, #23
 800265a:	2290      	movs	r2, #144	; 0x90
 800265c:	05d2      	lsls	r2, r2, #23
 800265e:	6952      	ldr	r2, [r2, #20]
 8002660:	2110      	movs	r1, #16
 8002662:	438a      	bics	r2, r1
 8002664:	615a      	str	r2, [r3, #20]
}
 8002666:	46c0      	nop			; (mov r8, r8)
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <DMA_for_SPI_init>:

void DMA_for_SPI_init() {
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_DMAEN;
 8002670:	4b12      	ldr	r3, [pc, #72]	; (80026bc <DMA_for_SPI_init+0x50>)
 8002672:	4a12      	ldr	r2, [pc, #72]	; (80026bc <DMA_for_SPI_init+0x50>)
 8002674:	6952      	ldr	r2, [r2, #20]
 8002676:	2101      	movs	r1, #1
 8002678:	430a      	orrs	r2, r1
 800267a:	615a      	str	r2, [r3, #20]
	DMA1_Channel3->CMAR = (uint32_t)(&color_mat[0]);
 800267c:	4b10      	ldr	r3, [pc, #64]	; (80026c0 <DMA_for_SPI_init+0x54>)
 800267e:	4a11      	ldr	r2, [pc, #68]	; (80026c4 <DMA_for_SPI_init+0x58>)
 8002680:	60da      	str	r2, [r3, #12]
	DMA1_Channel3->CPAR = (uint32_t)(&(SPI1->DR));
 8002682:	4b0f      	ldr	r3, [pc, #60]	; (80026c0 <DMA_for_SPI_init+0x54>)
 8002684:	4a10      	ldr	r2, [pc, #64]	; (80026c8 <DMA_for_SPI_init+0x5c>)
 8002686:	609a      	str	r2, [r3, #8]
    DMA1_Channel3->CNDTR = 0;
 8002688:	4b0d      	ldr	r3, [pc, #52]	; (80026c0 <DMA_for_SPI_init+0x54>)
 800268a:	2200      	movs	r2, #0
 800268c:	605a      	str	r2, [r3, #4]
	DMA1_Channel3->CCR |= DMA_CCR_MINC | DMA_CCR_DIR | DMA_CCR_TCIE;
 800268e:	4b0c      	ldr	r3, [pc, #48]	; (80026c0 <DMA_for_SPI_init+0x54>)
 8002690:	4a0b      	ldr	r2, [pc, #44]	; (80026c0 <DMA_for_SPI_init+0x54>)
 8002692:	6812      	ldr	r2, [r2, #0]
 8002694:	2192      	movs	r1, #146	; 0x92
 8002696:	430a      	orrs	r2, r1
 8002698:	601a      	str	r2, [r3, #0]

	SPI1->CR2 |= SPI_CR2_TXDMAEN;
 800269a:	4b0c      	ldr	r3, [pc, #48]	; (80026cc <DMA_for_SPI_init+0x60>)
 800269c:	4a0b      	ldr	r2, [pc, #44]	; (80026cc <DMA_for_SPI_init+0x60>)
 800269e:	6852      	ldr	r2, [r2, #4]
 80026a0:	2102      	movs	r1, #2
 80026a2:	430a      	orrs	r2, r1
 80026a4:	605a      	str	r2, [r3, #4]
	NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80026a6:	200a      	movs	r0, #10
 80026a8:	f7ff fe80 	bl	80023ac <NVIC_EnableIRQ>
	NVIC_SetPriority(DMA1_Channel2_3_IRQn, 5);
 80026ac:	2105      	movs	r1, #5
 80026ae:	200a      	movs	r0, #10
 80026b0:	f7ff fe92 	bl	80023d8 <NVIC_SetPriority>
}
 80026b4:	46c0      	nop			; (mov r8, r8)
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	46c0      	nop			; (mov r8, r8)
 80026bc:	40021000 	.word	0x40021000
 80026c0:	40020030 	.word	0x40020030
 80026c4:	20000510 	.word	0x20000510
 80026c8:	4001300c 	.word	0x4001300c
 80026cc:	40013000 	.word	0x40013000

080026d0 <SPI1_SendDataDMA_2byteNTimes>:

void SPI1_SendDataDMA_2byteNTimes(uint16_t data, uint16_t count_word) {
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	0002      	movs	r2, r0
 80026d8:	1dbb      	adds	r3, r7, #6
 80026da:	801a      	strh	r2, [r3, #0]
 80026dc:	1d3b      	adds	r3, r7, #4
 80026de:	1c0a      	adds	r2, r1, #0
 80026e0:	801a      	strh	r2, [r3, #0]
	DMA1_Channel3->CCR &= ~DMA_CCR_EN;
 80026e2:	4b1b      	ldr	r3, [pc, #108]	; (8002750 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 80026e4:	4a1a      	ldr	r2, [pc, #104]	; (8002750 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 80026e6:	6812      	ldr	r2, [r2, #0]
 80026e8:	2101      	movs	r1, #1
 80026ea:	438a      	bics	r2, r1
 80026ec:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR |= DMA_CCR_MSIZE_0 | DMA_CCR_PSIZE_0;
 80026ee:	4b18      	ldr	r3, [pc, #96]	; (8002750 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 80026f0:	4a17      	ldr	r2, [pc, #92]	; (8002750 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 80026f2:	6812      	ldr	r2, [r2, #0]
 80026f4:	21a0      	movs	r1, #160	; 0xa0
 80026f6:	00c9      	lsls	r1, r1, #3
 80026f8:	430a      	orrs	r2, r1
 80026fa:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR &= ~DMA_CCR_MINC;
 80026fc:	4b14      	ldr	r3, [pc, #80]	; (8002750 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 80026fe:	4a14      	ldr	r2, [pc, #80]	; (8002750 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8002700:	6812      	ldr	r2, [r2, #0]
 8002702:	2180      	movs	r1, #128	; 0x80
 8002704:	438a      	bics	r2, r1
 8002706:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CMAR = (uint32_t)(&color_mat[0]);
 8002708:	4b11      	ldr	r3, [pc, #68]	; (8002750 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 800270a:	4a12      	ldr	r2, [pc, #72]	; (8002754 <SPI1_SendDataDMA_2byteNTimes+0x84>)
 800270c:	60da      	str	r2, [r3, #12]
	DMA1_Channel3->CNDTR = count_word;
 800270e:	4b10      	ldr	r3, [pc, #64]	; (8002750 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8002710:	1d3a      	adds	r2, r7, #4
 8002712:	8812      	ldrh	r2, [r2, #0]
 8002714:	605a      	str	r2, [r3, #4]

	SPI1_setDataSize(16);
 8002716:	2010      	movs	r0, #16
 8002718:	f7ff ff58 	bl	80025cc <SPI1_setDataSize>
	color_mat[0] = data;
 800271c:	4b0d      	ldr	r3, [pc, #52]	; (8002754 <SPI1_SendDataDMA_2byteNTimes+0x84>)
 800271e:	1dba      	adds	r2, r7, #6
 8002720:	8812      	ldrh	r2, [r2, #0]
 8002722:	801a      	strh	r2, [r3, #0]

	SPI_cs_clear();
 8002724:	f7ff ff95 	bl	8002652 <SPI_cs_clear>
	for(int i = 0; i < 10; i++);
 8002728:	2300      	movs	r3, #0
 800272a:	60fb      	str	r3, [r7, #12]
 800272c:	e002      	b.n	8002734 <SPI1_SendDataDMA_2byteNTimes+0x64>
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	3301      	adds	r3, #1
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2b09      	cmp	r3, #9
 8002738:	ddf9      	ble.n	800272e <SPI1_SendDataDMA_2byteNTimes+0x5e>
	DMA1_Channel3->CCR |= DMA_CCR_EN;
 800273a:	4b05      	ldr	r3, [pc, #20]	; (8002750 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 800273c:	4a04      	ldr	r2, [pc, #16]	; (8002750 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 800273e:	6812      	ldr	r2, [r2, #0]
 8002740:	2101      	movs	r1, #1
 8002742:	430a      	orrs	r2, r1
 8002744:	601a      	str	r2, [r3, #0]
}
 8002746:	46c0      	nop			; (mov r8, r8)
 8002748:	46bd      	mov	sp, r7
 800274a:	b004      	add	sp, #16
 800274c:	bd80      	pop	{r7, pc}
 800274e:	46c0      	nop			; (mov r8, r8)
 8002750:	40020030 	.word	0x40020030
 8002754:	20000510 	.word	0x20000510

08002758 <SPI1_SendDataDMA>:

void SPI1_SendDataDMA(uint16_t* data, uint16_t count_word) {
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	000a      	movs	r2, r1
 8002762:	1cbb      	adds	r3, r7, #2
 8002764:	801a      	strh	r2, [r3, #0]
	DMA1_Channel3->CCR &= ~DMA_CCR_EN;
 8002766:	4b19      	ldr	r3, [pc, #100]	; (80027cc <SPI1_SendDataDMA+0x74>)
 8002768:	4a18      	ldr	r2, [pc, #96]	; (80027cc <SPI1_SendDataDMA+0x74>)
 800276a:	6812      	ldr	r2, [r2, #0]
 800276c:	2101      	movs	r1, #1
 800276e:	438a      	bics	r2, r1
 8002770:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR |= DMA_CCR_MSIZE_0 | DMA_CCR_PSIZE_0;
 8002772:	4b16      	ldr	r3, [pc, #88]	; (80027cc <SPI1_SendDataDMA+0x74>)
 8002774:	4a15      	ldr	r2, [pc, #84]	; (80027cc <SPI1_SendDataDMA+0x74>)
 8002776:	6812      	ldr	r2, [r2, #0]
 8002778:	21a0      	movs	r1, #160	; 0xa0
 800277a:	00c9      	lsls	r1, r1, #3
 800277c:	430a      	orrs	r2, r1
 800277e:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR |= DMA_CCR_MINC;
 8002780:	4b12      	ldr	r3, [pc, #72]	; (80027cc <SPI1_SendDataDMA+0x74>)
 8002782:	4a12      	ldr	r2, [pc, #72]	; (80027cc <SPI1_SendDataDMA+0x74>)
 8002784:	6812      	ldr	r2, [r2, #0]
 8002786:	2180      	movs	r1, #128	; 0x80
 8002788:	430a      	orrs	r2, r1
 800278a:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CMAR = (uint32_t)(&color_mat[0]);
 800278c:	4b0f      	ldr	r3, [pc, #60]	; (80027cc <SPI1_SendDataDMA+0x74>)
 800278e:	4a10      	ldr	r2, [pc, #64]	; (80027d0 <SPI1_SendDataDMA+0x78>)
 8002790:	60da      	str	r2, [r3, #12]
	DMA1_Channel3->CNDTR = count_word;
 8002792:	4b0e      	ldr	r3, [pc, #56]	; (80027cc <SPI1_SendDataDMA+0x74>)
 8002794:	1cba      	adds	r2, r7, #2
 8002796:	8812      	ldrh	r2, [r2, #0]
 8002798:	605a      	str	r2, [r3, #4]

	SPI1_setDataSize(16);
 800279a:	2010      	movs	r0, #16
 800279c:	f7ff ff16 	bl	80025cc <SPI1_setDataSize>

	SPI_cs_clear();
 80027a0:	f7ff ff57 	bl	8002652 <SPI_cs_clear>
	for(int i = 0; i < 10; i++);
 80027a4:	2300      	movs	r3, #0
 80027a6:	60fb      	str	r3, [r7, #12]
 80027a8:	e002      	b.n	80027b0 <SPI1_SendDataDMA+0x58>
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	3301      	adds	r3, #1
 80027ae:	60fb      	str	r3, [r7, #12]
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2b09      	cmp	r3, #9
 80027b4:	ddf9      	ble.n	80027aa <SPI1_SendDataDMA+0x52>
	DMA1_Channel3->CCR |= DMA_CCR_EN;
 80027b6:	4b05      	ldr	r3, [pc, #20]	; (80027cc <SPI1_SendDataDMA+0x74>)
 80027b8:	4a04      	ldr	r2, [pc, #16]	; (80027cc <SPI1_SendDataDMA+0x74>)
 80027ba:	6812      	ldr	r2, [r2, #0]
 80027bc:	2101      	movs	r1, #1
 80027be:	430a      	orrs	r2, r1
 80027c0:	601a      	str	r2, [r3, #0]
}
 80027c2:	46c0      	nop			; (mov r8, r8)
 80027c4:	46bd      	mov	sp, r7
 80027c6:	b004      	add	sp, #16
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	46c0      	nop			; (mov r8, r8)
 80027cc:	40020030 	.word	0x40020030
 80027d0:	20000510 	.word	0x20000510

080027d4 <SPI1_Send1byte>:

void SPI1_Send1byte(uint8_t* data, uint8_t count_byte) {
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	000a      	movs	r2, r1
 80027de:	1cfb      	adds	r3, r7, #3
 80027e0:	701a      	strb	r2, [r3, #0]
	SPI1_setDataSize(8);
 80027e2:	2008      	movs	r0, #8
 80027e4:	f7ff fef2 	bl	80025cc <SPI1_setDataSize>
	SPI_cs_clear();
 80027e8:	f7ff ff33 	bl	8002652 <SPI_cs_clear>
	for(int i = 0; i < 10; i++);
 80027ec:	2300      	movs	r3, #0
 80027ee:	60fb      	str	r3, [r7, #12]
 80027f0:	e002      	b.n	80027f8 <SPI1_Send1byte+0x24>
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	3301      	adds	r3, #1
 80027f6:	60fb      	str	r3, [r7, #12]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2b09      	cmp	r3, #9
 80027fc:	ddf9      	ble.n	80027f2 <SPI1_Send1byte+0x1e>
	for( uint8_t i = 0; i < count_byte; i++) {
 80027fe:	230b      	movs	r3, #11
 8002800:	18fb      	adds	r3, r7, r3
 8002802:	2200      	movs	r2, #0
 8002804:	701a      	strb	r2, [r3, #0]
 8002806:	e014      	b.n	8002832 <SPI1_Send1byte+0x5e>
		while (!(SPI1->SR & SPI_SR_TXE)) {};
 8002808:	46c0      	nop			; (mov r8, r8)
 800280a:	4b13      	ldr	r3, [pc, #76]	; (8002858 <SPI1_Send1byte+0x84>)
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	2202      	movs	r2, #2
 8002810:	4013      	ands	r3, r2
 8002812:	d0fa      	beq.n	800280a <SPI1_Send1byte+0x36>
		*(uint8_t*)&(SPI1->DR) = data[i];
 8002814:	4911      	ldr	r1, [pc, #68]	; (800285c <SPI1_Send1byte+0x88>)
 8002816:	230b      	movs	r3, #11
 8002818:	18fb      	adds	r3, r7, r3
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	18d3      	adds	r3, r2, r3
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	700b      	strb	r3, [r1, #0]
	for( uint8_t i = 0; i < count_byte; i++) {
 8002824:	230b      	movs	r3, #11
 8002826:	18fb      	adds	r3, r7, r3
 8002828:	781a      	ldrb	r2, [r3, #0]
 800282a:	230b      	movs	r3, #11
 800282c:	18fb      	adds	r3, r7, r3
 800282e:	3201      	adds	r2, #1
 8002830:	701a      	strb	r2, [r3, #0]
 8002832:	230b      	movs	r3, #11
 8002834:	18fa      	adds	r2, r7, r3
 8002836:	1cfb      	adds	r3, r7, #3
 8002838:	7812      	ldrb	r2, [r2, #0]
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	429a      	cmp	r2, r3
 800283e:	d3e3      	bcc.n	8002808 <SPI1_Send1byte+0x34>
	}
	while ((SPI1->SR & SPI_SR_BSY)) {};
 8002840:	46c0      	nop			; (mov r8, r8)
 8002842:	4b05      	ldr	r3, [pc, #20]	; (8002858 <SPI1_Send1byte+0x84>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	2280      	movs	r2, #128	; 0x80
 8002848:	4013      	ands	r3, r2
 800284a:	d1fa      	bne.n	8002842 <SPI1_Send1byte+0x6e>
	SPI_cs_set();
 800284c:	f7ff fef4 	bl	8002638 <SPI_cs_set>
}
 8002850:	46c0      	nop			; (mov r8, r8)
 8002852:	46bd      	mov	sp, r7
 8002854:	b004      	add	sp, #16
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40013000 	.word	0x40013000
 800285c:	4001300c 	.word	0x4001300c

08002860 <display_temperature>:

Symbols_Distribution symbols_distribution;
uint8_t previous_full_width_curr_temp = 0;
uint8_t previous_full_width_aim_temp = 0;

void display_temperature(double temperature, TYPE_OF_TEMPERATURE type_of_temp) {
 8002860:	b580      	push	{r7, lr}
 8002862:	b08a      	sub	sp, #40	; 0x28
 8002864:	af02      	add	r7, sp, #8
 8002866:	60b8      	str	r0, [r7, #8]
 8002868:	60f9      	str	r1, [r7, #12]
 800286a:	1dfb      	adds	r3, r7, #7
 800286c:	701a      	strb	r2, [r3, #0]
	Symbol_Distribution_clear();
 800286e:	f000 f8c3 	bl	80029f8 <Symbol_Distribution_clear>
	Parse_temperature(&temperature);
 8002872:	2308      	movs	r3, #8
 8002874:	18fb      	adds	r3, r7, r3
 8002876:	0018      	movs	r0, r3
 8002878:	f000 f8f0 	bl	8002a5c <Parse_temperature>

	uint8_t full_width = 0;
 800287c:	231f      	movs	r3, #31
 800287e:	18fb      	adds	r3, r7, r3
 8002880:	2200      	movs	r2, #0
 8002882:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < symbols_distribution.amout_of_symbols; i++)
 8002884:	231e      	movs	r3, #30
 8002886:	18fb      	adds	r3, r7, r3
 8002888:	2200      	movs	r2, #0
 800288a:	701a      	strb	r2, [r3, #0]
 800288c:	e013      	b.n	80028b6 <display_temperature+0x56>
		full_width += symbols_distribution.custom_width[i];
 800288e:	231e      	movs	r3, #30
 8002890:	18fb      	adds	r3, r7, r3
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	4a54      	ldr	r2, [pc, #336]	; (80029e8 <display_temperature+0x188>)
 8002896:	18d3      	adds	r3, r2, r3
 8002898:	79d9      	ldrb	r1, [r3, #7]
 800289a:	231f      	movs	r3, #31
 800289c:	18fb      	adds	r3, r7, r3
 800289e:	221f      	movs	r2, #31
 80028a0:	18ba      	adds	r2, r7, r2
 80028a2:	7812      	ldrb	r2, [r2, #0]
 80028a4:	188a      	adds	r2, r1, r2
 80028a6:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < symbols_distribution.amout_of_symbols; i++)
 80028a8:	231e      	movs	r3, #30
 80028aa:	18fb      	adds	r3, r7, r3
 80028ac:	781a      	ldrb	r2, [r3, #0]
 80028ae:	231e      	movs	r3, #30
 80028b0:	18fb      	adds	r3, r7, r3
 80028b2:	3201      	adds	r2, #1
 80028b4:	701a      	strb	r2, [r3, #0]
 80028b6:	4b4c      	ldr	r3, [pc, #304]	; (80029e8 <display_temperature+0x188>)
 80028b8:	7b9b      	ldrb	r3, [r3, #14]
 80028ba:	221e      	movs	r2, #30
 80028bc:	18ba      	adds	r2, r7, r2
 80028be:	7812      	ldrb	r2, [r2, #0]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d3e4      	bcc.n	800288e <display_temperature+0x2e>

	uint8_t start_row = 0;
 80028c4:	231d      	movs	r3, #29
 80028c6:	18fb      	adds	r3, r7, r3
 80028c8:	2200      	movs	r2, #0
 80028ca:	701a      	strb	r2, [r3, #0]
	switch(type_of_temp) {
 80028cc:	1dfb      	adds	r3, r7, #7
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d017      	beq.n	8002904 <display_temperature+0xa4>
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d029      	beq.n	800292c <display_temperature+0xcc>
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d12c      	bne.n	8002936 <display_temperature+0xd6>
		case CURRENT_TEMP:
			if(previous_full_width_curr_temp != full_width)
 80028dc:	4b43      	ldr	r3, [pc, #268]	; (80029ec <display_temperature+0x18c>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	221f      	movs	r2, #31
 80028e2:	18ba      	adds	r2, r7, r2
 80028e4:	7812      	ldrb	r2, [r2, #0]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d007      	beq.n	80028fa <display_temperature+0x9a>
				TFT_clearPartDisplay(0x00, 0x00, 0x00, START_ROW_CURR_TEMP, START_ROW_CURR_TEMP + DIGIT_HEIGHT);
 80028ea:	2372      	movs	r3, #114	; 0x72
 80028ec:	9300      	str	r3, [sp, #0]
 80028ee:	2332      	movs	r3, #50	; 0x32
 80028f0:	2200      	movs	r2, #0
 80028f2:	2100      	movs	r1, #0
 80028f4:	2000      	movs	r0, #0
 80028f6:	f000 fd4f 	bl	8003398 <TFT_clearPartDisplay>
			start_row = START_ROW_CURR_TEMP;
 80028fa:	231d      	movs	r3, #29
 80028fc:	18fb      	adds	r3, r7, r3
 80028fe:	2232      	movs	r2, #50	; 0x32
 8002900:	701a      	strb	r2, [r3, #0]
			break;
 8002902:	e018      	b.n	8002936 <display_temperature+0xd6>
		case AIM_TEMP:
			if(previous_full_width_aim_temp != full_width)
 8002904:	4b3a      	ldr	r3, [pc, #232]	; (80029f0 <display_temperature+0x190>)
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	221f      	movs	r2, #31
 800290a:	18ba      	adds	r2, r7, r2
 800290c:	7812      	ldrb	r2, [r2, #0]
 800290e:	429a      	cmp	r2, r3
 8002910:	d007      	beq.n	8002922 <display_temperature+0xc2>
				TFT_clearPartDisplay(0x00, 0x00, 0x00, START_ROW_AIM_TEMP, START_ROW_AIM_TEMP + DIGIT_HEIGHT);
 8002912:	23b8      	movs	r3, #184	; 0xb8
 8002914:	9300      	str	r3, [sp, #0]
 8002916:	2378      	movs	r3, #120	; 0x78
 8002918:	2200      	movs	r2, #0
 800291a:	2100      	movs	r1, #0
 800291c:	2000      	movs	r0, #0
 800291e:	f000 fd3b 	bl	8003398 <TFT_clearPartDisplay>
			start_row = START_ROW_AIM_TEMP;
 8002922:	231d      	movs	r3, #29
 8002924:	18fb      	adds	r3, r7, r3
 8002926:	2278      	movs	r2, #120	; 0x78
 8002928:	701a      	strb	r2, [r3, #0]
			break;
 800292a:	e004      	b.n	8002936 <display_temperature+0xd6>
		case NTC_TEMP:
			start_row = START_ROW_NTC_TEMP;
 800292c:	231d      	movs	r3, #29
 800292e:	18fb      	adds	r3, r7, r3
 8002930:	22be      	movs	r2, #190	; 0xbe
 8002932:	701a      	strb	r2, [r3, #0]
			break;
 8002934:	46c0      	nop			; (mov r8, r8)
	}

	uint8_t start_col = (TFT_WIDTH - full_width) / 2;
 8002936:	231f      	movs	r3, #31
 8002938:	18fb      	adds	r3, r7, r3
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	22f0      	movs	r2, #240	; 0xf0
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	d500      	bpl.n	8002944 <display_temperature+0xe4>
 8002942:	3301      	adds	r3, #1
 8002944:	105b      	asrs	r3, r3, #1
 8002946:	001a      	movs	r2, r3
 8002948:	231c      	movs	r3, #28
 800294a:	18fb      	adds	r3, r7, r3
 800294c:	701a      	strb	r2, [r3, #0]
	//mirror output just for eliminate sending cmd to TFT
	for(int i = symbols_distribution.amout_of_symbols - 1; i >= 0; i--) {
 800294e:	4b26      	ldr	r3, [pc, #152]	; (80029e8 <display_temperature+0x188>)
 8002950:	7b9b      	ldrb	r3, [r3, #14]
 8002952:	3b01      	subs	r3, #1
 8002954:	61bb      	str	r3, [r7, #24]
 8002956:	e02d      	b.n	80029b4 <display_temperature+0x154>
		Choose_symbol_for_draw(symbols_distribution.char_output[i], start_row, start_col);
 8002958:	4a23      	ldr	r2, [pc, #140]	; (80029e8 <display_temperature+0x188>)
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	18d3      	adds	r3, r2, r3
 800295e:	7818      	ldrb	r0, [r3, #0]
 8002960:	231c      	movs	r3, #28
 8002962:	18fb      	adds	r3, r7, r3
 8002964:	781a      	ldrb	r2, [r3, #0]
 8002966:	231d      	movs	r3, #29
 8002968:	18fb      	adds	r3, r7, r3
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	0019      	movs	r1, r3
 800296e:	f000 f99b 	bl	8002ca8 <Choose_symbol_for_draw>
		start_col += symbols_distribution.custom_width[i];
 8002972:	4a1d      	ldr	r2, [pc, #116]	; (80029e8 <display_temperature+0x188>)
 8002974:	69bb      	ldr	r3, [r7, #24]
 8002976:	18d3      	adds	r3, r2, r3
 8002978:	3307      	adds	r3, #7
 800297a:	7819      	ldrb	r1, [r3, #0]
 800297c:	231c      	movs	r3, #28
 800297e:	18fb      	adds	r3, r7, r3
 8002980:	221c      	movs	r2, #28
 8002982:	18ba      	adds	r2, r7, r2
 8002984:	7812      	ldrb	r2, [r2, #0]
 8002986:	188a      	adds	r2, r1, r2
 8002988:	701a      	strb	r2, [r3, #0]
		for(uint16_t i = 0; i < 1000; i++);
 800298a:	2316      	movs	r3, #22
 800298c:	18fb      	adds	r3, r7, r3
 800298e:	2200      	movs	r2, #0
 8002990:	801a      	strh	r2, [r3, #0]
 8002992:	e006      	b.n	80029a2 <display_temperature+0x142>
 8002994:	2316      	movs	r3, #22
 8002996:	18fb      	adds	r3, r7, r3
 8002998:	881a      	ldrh	r2, [r3, #0]
 800299a:	2316      	movs	r3, #22
 800299c:	18fb      	adds	r3, r7, r3
 800299e:	3201      	adds	r2, #1
 80029a0:	801a      	strh	r2, [r3, #0]
 80029a2:	2316      	movs	r3, #22
 80029a4:	18fb      	adds	r3, r7, r3
 80029a6:	881b      	ldrh	r3, [r3, #0]
 80029a8:	4a12      	ldr	r2, [pc, #72]	; (80029f4 <display_temperature+0x194>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d9f2      	bls.n	8002994 <display_temperature+0x134>
	for(int i = symbols_distribution.amout_of_symbols - 1; i >= 0; i--) {
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	3b01      	subs	r3, #1
 80029b2:	61bb      	str	r3, [r7, #24]
 80029b4:	69bb      	ldr	r3, [r7, #24]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	dace      	bge.n	8002958 <display_temperature+0xf8>
	}

	switch(type_of_temp) {
 80029ba:	1dfb      	adds	r3, r7, #7
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d002      	beq.n	80029c8 <display_temperature+0x168>
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d006      	beq.n	80029d4 <display_temperature+0x174>
			break;
		case AIM_TEMP:
			previous_full_width_aim_temp = full_width;
			break;
	}
}
 80029c6:	e00b      	b.n	80029e0 <display_temperature+0x180>
			previous_full_width_curr_temp = full_width;
 80029c8:	4b08      	ldr	r3, [pc, #32]	; (80029ec <display_temperature+0x18c>)
 80029ca:	221f      	movs	r2, #31
 80029cc:	18ba      	adds	r2, r7, r2
 80029ce:	7812      	ldrb	r2, [r2, #0]
 80029d0:	701a      	strb	r2, [r3, #0]
			break;
 80029d2:	e005      	b.n	80029e0 <display_temperature+0x180>
			previous_full_width_aim_temp = full_width;
 80029d4:	4b06      	ldr	r3, [pc, #24]	; (80029f0 <display_temperature+0x190>)
 80029d6:	221f      	movs	r2, #31
 80029d8:	18ba      	adds	r2, r7, r2
 80029da:	7812      	ldrb	r2, [r2, #0]
 80029dc:	701a      	strb	r2, [r3, #0]
			break;
 80029de:	46c0      	nop			; (mov r8, r8)
}
 80029e0:	46c0      	nop			; (mov r8, r8)
 80029e2:	46bd      	mov	sp, r7
 80029e4:	b008      	add	sp, #32
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	200000e8 	.word	0x200000e8
 80029ec:	2000008d 	.word	0x2000008d
 80029f0:	2000008e 	.word	0x2000008e
 80029f4:	000003e7 	.word	0x000003e7

080029f8 <Symbol_Distribution_clear>:

void Symbol_Distribution_clear () {
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 80029fe:	1dfb      	adds	r3, r7, #7
 8002a00:	2200      	movs	r2, #0
 8002a02:	701a      	strb	r2, [r3, #0]
 8002a04:	e009      	b.n	8002a1a <Symbol_Distribution_clear+0x22>
		symbols_distribution.char_output[i] = 0;
 8002a06:	1dfb      	adds	r3, r7, #7
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	4a13      	ldr	r2, [pc, #76]	; (8002a58 <Symbol_Distribution_clear+0x60>)
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 8002a10:	1dfb      	adds	r3, r7, #7
 8002a12:	781a      	ldrb	r2, [r3, #0]
 8002a14:	1dfb      	adds	r3, r7, #7
 8002a16:	3201      	adds	r2, #1
 8002a18:	701a      	strb	r2, [r3, #0]
 8002a1a:	1dfb      	adds	r3, r7, #7
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	2b06      	cmp	r3, #6
 8002a20:	d9f1      	bls.n	8002a06 <Symbol_Distribution_clear+0xe>
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 8002a22:	1dbb      	adds	r3, r7, #6
 8002a24:	2200      	movs	r2, #0
 8002a26:	701a      	strb	r2, [r3, #0]
 8002a28:	e00a      	b.n	8002a40 <Symbol_Distribution_clear+0x48>
		symbols_distribution.custom_width[i] = 0;
 8002a2a:	1dbb      	adds	r3, r7, #6
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	4a0a      	ldr	r2, [pc, #40]	; (8002a58 <Symbol_Distribution_clear+0x60>)
 8002a30:	18d3      	adds	r3, r2, r3
 8002a32:	2200      	movs	r2, #0
 8002a34:	71da      	strb	r2, [r3, #7]
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 8002a36:	1dbb      	adds	r3, r7, #6
 8002a38:	781a      	ldrb	r2, [r3, #0]
 8002a3a:	1dbb      	adds	r3, r7, #6
 8002a3c:	3201      	adds	r2, #1
 8002a3e:	701a      	strb	r2, [r3, #0]
 8002a40:	1dbb      	adds	r3, r7, #6
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	2b06      	cmp	r3, #6
 8002a46:	d9f0      	bls.n	8002a2a <Symbol_Distribution_clear+0x32>
	symbols_distribution.amout_of_symbols = 0;
 8002a48:	4b03      	ldr	r3, [pc, #12]	; (8002a58 <Symbol_Distribution_clear+0x60>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	739a      	strb	r2, [r3, #14]
}
 8002a4e:	46c0      	nop			; (mov r8, r8)
 8002a50:	46bd      	mov	sp, r7
 8002a52:	b002      	add	sp, #8
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	46c0      	nop			; (mov r8, r8)
 8002a58:	200000e8 	.word	0x200000e8

08002a5c <Parse_temperature>:

void Parse_temperature(double* temperature) {
 8002a5c:	b590      	push	{r4, r7, lr}
 8002a5e:	b087      	sub	sp, #28
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
	double temp = *temperature;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685c      	ldr	r4, [r3, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	613b      	str	r3, [r7, #16]
 8002a6c:	617c      	str	r4, [r7, #20]
	//if temperature is 0xFF then aim temperature not got
	if(*temperature == 255){
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6818      	ldr	r0, [r3, #0]
 8002a72:	6859      	ldr	r1, [r3, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	4b75      	ldr	r3, [pc, #468]	; (8002c4c <Parse_temperature+0x1f0>)
 8002a78:	f7fd fbe2 	bl	8000240 <__aeabi_dcmpeq>
 8002a7c:	1e03      	subs	r3, r0, #0
 8002a7e:	d008      	beq.n	8002a92 <Parse_temperature+0x36>
		Symbol_distribution_add_char(MINUS_WIDTH, '-');
 8002a80:	212d      	movs	r1, #45	; 0x2d
 8002a82:	2016      	movs	r0, #22
 8002a84:	f000 f8ee 	bl	8002c64 <Symbol_distribution_add_char>
		Symbol_distribution_add_char(MINUS_WIDTH, '-');
 8002a88:	212d      	movs	r1, #45	; 0x2d
 8002a8a:	2016      	movs	r0, #22
 8002a8c:	f000 f8ea 	bl	8002c64 <Symbol_distribution_add_char>
		return;
 8002a90:	e0d8      	b.n	8002c44 <Parse_temperature+0x1e8>
	}
	//if temperature is negative then add minus to symbols array
	if(*temperature < 0)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6818      	ldr	r0, [r3, #0]
 8002a96:	6859      	ldr	r1, [r3, #4]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	f7fd fbd6 	bl	800024c <__aeabi_dcmplt>
 8002aa0:	1e03      	subs	r3, r0, #0
 8002aa2:	d003      	beq.n	8002aac <Parse_temperature+0x50>
		Symbol_distribution_add_char(MINUS_WIDTH,'-');
 8002aa4:	212d      	movs	r1, #45	; 0x2d
 8002aa6:	2016      	movs	r0, #22
 8002aa8:	f000 f8dc 	bl	8002c64 <Symbol_distribution_add_char>
	//find amount of hundred
	if(abs(*temperature) >= 100 )
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685c      	ldr	r4, [r3, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	0018      	movs	r0, r3
 8002ab4:	0021      	movs	r1, r4
 8002ab6:	f7ff f8cf 	bl	8001c58 <__aeabi_d2iz>
 8002aba:	0003      	movs	r3, r0
 8002abc:	17da      	asrs	r2, r3, #31
 8002abe:	189b      	adds	r3, r3, r2
 8002ac0:	4053      	eors	r3, r2
 8002ac2:	2b63      	cmp	r3, #99	; 0x63
 8002ac4:	dd03      	ble.n	8002ace <Parse_temperature+0x72>
		Symbol_distribution_add_char(DIGIT_WIDTH, '1');
 8002ac6:	2131      	movs	r1, #49	; 0x31
 8002ac8:	2020      	movs	r0, #32
 8002aca:	f000 f8cb 	bl	8002c64 <Symbol_distribution_add_char>
	//find amount of tens
	if(abs(*temperature) >= 10 ) {
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685c      	ldr	r4, [r3, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	0021      	movs	r1, r4
 8002ad8:	f7ff f8be 	bl	8001c58 <__aeabi_d2iz>
 8002adc:	0003      	movs	r3, r0
 8002ade:	17da      	asrs	r2, r3, #31
 8002ae0:	189b      	adds	r3, r3, r2
 8002ae2:	4053      	eors	r3, r2
 8002ae4:	2b09      	cmp	r3, #9
 8002ae6:	dd23      	ble.n	8002b30 <Parse_temperature+0xd4>
		temp = fmod(*temperature / 10, 10.0);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6818      	ldr	r0, [r3, #0]
 8002aec:	6859      	ldr	r1, [r3, #4]
 8002aee:	2200      	movs	r2, #0
 8002af0:	4b57      	ldr	r3, [pc, #348]	; (8002c50 <Parse_temperature+0x1f4>)
 8002af2:	f7fd fec7 	bl	8000884 <__aeabi_ddiv>
 8002af6:	0003      	movs	r3, r0
 8002af8:	000c      	movs	r4, r1
 8002afa:	0018      	movs	r0, r3
 8002afc:	0021      	movs	r1, r4
 8002afe:	2300      	movs	r3, #0
 8002b00:	4c53      	ldr	r4, [pc, #332]	; (8002c50 <Parse_temperature+0x1f4>)
 8002b02:	001a      	movs	r2, r3
 8002b04:	0023      	movs	r3, r4
 8002b06:	f001 fe5f 	bl	80047c8 <fmod>
 8002b0a:	0003      	movs	r3, r0
 8002b0c:	000c      	movs	r4, r1
 8002b0e:	613b      	str	r3, [r7, #16]
 8002b10:	617c      	str	r4, [r7, #20]
		Symbol_distribution_add_char(DIGIT_WIDTH, (abs(temp)) + 48);
 8002b12:	6938      	ldr	r0, [r7, #16]
 8002b14:	6979      	ldr	r1, [r7, #20]
 8002b16:	f7ff f89f 	bl	8001c58 <__aeabi_d2iz>
 8002b1a:	0003      	movs	r3, r0
 8002b1c:	17da      	asrs	r2, r3, #31
 8002b1e:	189b      	adds	r3, r3, r2
 8002b20:	4053      	eors	r3, r2
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	3330      	adds	r3, #48	; 0x30
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	0019      	movs	r1, r3
 8002b2a:	2020      	movs	r0, #32
 8002b2c:	f000 f89a 	bl	8002c64 <Symbol_distribution_add_char>
	}
	//find amount of units
	temp = fmod(*temperature,10.0);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6818      	ldr	r0, [r3, #0]
 8002b34:	6859      	ldr	r1, [r3, #4]
 8002b36:	2300      	movs	r3, #0
 8002b38:	4c45      	ldr	r4, [pc, #276]	; (8002c50 <Parse_temperature+0x1f4>)
 8002b3a:	001a      	movs	r2, r3
 8002b3c:	0023      	movs	r3, r4
 8002b3e:	f001 fe43 	bl	80047c8 <fmod>
 8002b42:	0003      	movs	r3, r0
 8002b44:	000c      	movs	r4, r1
 8002b46:	613b      	str	r3, [r7, #16]
 8002b48:	617c      	str	r4, [r7, #20]
	Symbol_distribution_add_char(DIGIT_WIDTH, (abs(temp)) + 48);
 8002b4a:	6938      	ldr	r0, [r7, #16]
 8002b4c:	6979      	ldr	r1, [r7, #20]
 8002b4e:	f7ff f883 	bl	8001c58 <__aeabi_d2iz>
 8002b52:	0003      	movs	r3, r0
 8002b54:	17da      	asrs	r2, r3, #31
 8002b56:	189b      	adds	r3, r3, r2
 8002b58:	4053      	eors	r3, r2
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	3330      	adds	r3, #48	; 0x30
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	0019      	movs	r1, r3
 8002b62:	2020      	movs	r0, #32
 8002b64:	f000 f87e 	bl	8002c64 <Symbol_distribution_add_char>
	//check on fractional part of digit
	temp = fmod(*temperature,1.0);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6818      	ldr	r0, [r3, #0]
 8002b6c:	6859      	ldr	r1, [r3, #4]
 8002b6e:	2300      	movs	r3, #0
 8002b70:	4c38      	ldr	r4, [pc, #224]	; (8002c54 <Parse_temperature+0x1f8>)
 8002b72:	001a      	movs	r2, r3
 8002b74:	0023      	movs	r3, r4
 8002b76:	f001 fe27 	bl	80047c8 <fmod>
 8002b7a:	0003      	movs	r3, r0
 8002b7c:	000c      	movs	r4, r1
 8002b7e:	613b      	str	r3, [r7, #16]
 8002b80:	617c      	str	r4, [r7, #20]
	if(temp == 0) {				   //if it absent then add celsium symbol and return
 8002b82:	2200      	movs	r2, #0
 8002b84:	2300      	movs	r3, #0
 8002b86:	6938      	ldr	r0, [r7, #16]
 8002b88:	6979      	ldr	r1, [r7, #20]
 8002b8a:	f7fd fb59 	bl	8000240 <__aeabi_dcmpeq>
 8002b8e:	1e03      	subs	r3, r0, #0
 8002b90:	d004      	beq.n	8002b9c <Parse_temperature+0x140>
		Symbol_distribution_add_char(CELSIUM_WIDTH, '@');
 8002b92:	2140      	movs	r1, #64	; 0x40
 8002b94:	2040      	movs	r0, #64	; 0x40
 8002b96:	f000 f865 	bl	8002c64 <Symbol_distribution_add_char>
		return;
 8002b9a:	e053      	b.n	8002c44 <Parse_temperature+0x1e8>
	}

	//else display digit with 2 digit after dot
	Symbol_distribution_add_char(DOT_WIDTH, '.');
 8002b9c:	212e      	movs	r1, #46	; 0x2e
 8002b9e:	200a      	movs	r0, #10
 8002ba0:	f000 f860 	bl	8002c64 <Symbol_distribution_add_char>

	double fractionalPart = fmod(*temperature, 1.0);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6818      	ldr	r0, [r3, #0]
 8002ba8:	6859      	ldr	r1, [r3, #4]
 8002baa:	2300      	movs	r3, #0
 8002bac:	4c29      	ldr	r4, [pc, #164]	; (8002c54 <Parse_temperature+0x1f8>)
 8002bae:	001a      	movs	r2, r3
 8002bb0:	0023      	movs	r3, r4
 8002bb2:	f001 fe09 	bl	80047c8 <fmod>
 8002bb6:	0003      	movs	r3, r0
 8002bb8:	000c      	movs	r4, r1
 8002bba:	60bb      	str	r3, [r7, #8]
 8002bbc:	60fc      	str	r4, [r7, #12]
	fractionalPart *= 10.0;
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	4b23      	ldr	r3, [pc, #140]	; (8002c50 <Parse_temperature+0x1f4>)
 8002bc2:	68b8      	ldr	r0, [r7, #8]
 8002bc4:	68f9      	ldr	r1, [r7, #12]
 8002bc6:	f7fe fa91 	bl	80010ec <__aeabi_dmul>
 8002bca:	0003      	movs	r3, r0
 8002bcc:	000c      	movs	r4, r1
 8002bce:	60bb      	str	r3, [r7, #8]
 8002bd0:	60fc      	str	r4, [r7, #12]
	Symbol_distribution_add_char(DIGIT_WIDTH, (abs(fractionalPart)) + 48);
 8002bd2:	68b8      	ldr	r0, [r7, #8]
 8002bd4:	68f9      	ldr	r1, [r7, #12]
 8002bd6:	f7ff f83f 	bl	8001c58 <__aeabi_d2iz>
 8002bda:	0003      	movs	r3, r0
 8002bdc:	17da      	asrs	r2, r3, #31
 8002bde:	189b      	adds	r3, r3, r2
 8002be0:	4053      	eors	r3, r2
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	3330      	adds	r3, #48	; 0x30
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	0019      	movs	r1, r3
 8002bea:	2020      	movs	r0, #32
 8002bec:	f000 f83a 	bl	8002c64 <Symbol_distribution_add_char>

	fractionalPart = fmod(*temperature, 0.1);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6818      	ldr	r0, [r3, #0]
 8002bf4:	6859      	ldr	r1, [r3, #4]
 8002bf6:	4b18      	ldr	r3, [pc, #96]	; (8002c58 <Parse_temperature+0x1fc>)
 8002bf8:	4c18      	ldr	r4, [pc, #96]	; (8002c5c <Parse_temperature+0x200>)
 8002bfa:	001a      	movs	r2, r3
 8002bfc:	0023      	movs	r3, r4
 8002bfe:	f001 fde3 	bl	80047c8 <fmod>
 8002c02:	0003      	movs	r3, r0
 8002c04:	000c      	movs	r4, r1
 8002c06:	60bb      	str	r3, [r7, #8]
 8002c08:	60fc      	str	r4, [r7, #12]
	fractionalPart *= 100.0;
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	4b14      	ldr	r3, [pc, #80]	; (8002c60 <Parse_temperature+0x204>)
 8002c0e:	68b8      	ldr	r0, [r7, #8]
 8002c10:	68f9      	ldr	r1, [r7, #12]
 8002c12:	f7fe fa6b 	bl	80010ec <__aeabi_dmul>
 8002c16:	0003      	movs	r3, r0
 8002c18:	000c      	movs	r4, r1
 8002c1a:	60bb      	str	r3, [r7, #8]
 8002c1c:	60fc      	str	r4, [r7, #12]
	Symbol_distribution_add_char(DIGIT_WIDTH, (abs(fractionalPart)) + 48);
 8002c1e:	68b8      	ldr	r0, [r7, #8]
 8002c20:	68f9      	ldr	r1, [r7, #12]
 8002c22:	f7ff f819 	bl	8001c58 <__aeabi_d2iz>
 8002c26:	0003      	movs	r3, r0
 8002c28:	17da      	asrs	r2, r3, #31
 8002c2a:	189b      	adds	r3, r3, r2
 8002c2c:	4053      	eors	r3, r2
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	3330      	adds	r3, #48	; 0x30
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	0019      	movs	r1, r3
 8002c36:	2020      	movs	r0, #32
 8002c38:	f000 f814 	bl	8002c64 <Symbol_distribution_add_char>

	Symbol_distribution_add_char(CELSIUM_WIDTH, '@');
 8002c3c:	2140      	movs	r1, #64	; 0x40
 8002c3e:	2040      	movs	r0, #64	; 0x40
 8002c40:	f000 f810 	bl	8002c64 <Symbol_distribution_add_char>
}
 8002c44:	46bd      	mov	sp, r7
 8002c46:	b007      	add	sp, #28
 8002c48:	bd90      	pop	{r4, r7, pc}
 8002c4a:	46c0      	nop			; (mov r8, r8)
 8002c4c:	406fe000 	.word	0x406fe000
 8002c50:	40240000 	.word	0x40240000
 8002c54:	3ff00000 	.word	0x3ff00000
 8002c58:	9999999a 	.word	0x9999999a
 8002c5c:	3fb99999 	.word	0x3fb99999
 8002c60:	40590000 	.word	0x40590000

08002c64 <Symbol_distribution_add_char>:

void Symbol_distribution_add_char(uint8_t width, uint8_t symbol) {
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	0002      	movs	r2, r0
 8002c6c:	1dfb      	adds	r3, r7, #7
 8002c6e:	701a      	strb	r2, [r3, #0]
 8002c70:	1dbb      	adds	r3, r7, #6
 8002c72:	1c0a      	adds	r2, r1, #0
 8002c74:	701a      	strb	r2, [r3, #0]
	symbols_distribution.custom_width[symbols_distribution.amout_of_symbols] = width;
 8002c76:	4b0b      	ldr	r3, [pc, #44]	; (8002ca4 <Symbol_distribution_add_char+0x40>)
 8002c78:	7b9b      	ldrb	r3, [r3, #14]
 8002c7a:	001a      	movs	r2, r3
 8002c7c:	4b09      	ldr	r3, [pc, #36]	; (8002ca4 <Symbol_distribution_add_char+0x40>)
 8002c7e:	189b      	adds	r3, r3, r2
 8002c80:	1dfa      	adds	r2, r7, #7
 8002c82:	7812      	ldrb	r2, [r2, #0]
 8002c84:	71da      	strb	r2, [r3, #7]
	symbols_distribution.char_output[symbols_distribution.amout_of_symbols++] = symbol;
 8002c86:	4b07      	ldr	r3, [pc, #28]	; (8002ca4 <Symbol_distribution_add_char+0x40>)
 8002c88:	7b9b      	ldrb	r3, [r3, #14]
 8002c8a:	1c5a      	adds	r2, r3, #1
 8002c8c:	b2d1      	uxtb	r1, r2
 8002c8e:	4a05      	ldr	r2, [pc, #20]	; (8002ca4 <Symbol_distribution_add_char+0x40>)
 8002c90:	7391      	strb	r1, [r2, #14]
 8002c92:	0019      	movs	r1, r3
 8002c94:	4b03      	ldr	r3, [pc, #12]	; (8002ca4 <Symbol_distribution_add_char+0x40>)
 8002c96:	1dba      	adds	r2, r7, #6
 8002c98:	7812      	ldrb	r2, [r2, #0]
 8002c9a:	545a      	strb	r2, [r3, r1]
}
 8002c9c:	46c0      	nop			; (mov r8, r8)
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	b002      	add	sp, #8
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	200000e8 	.word	0x200000e8

08002ca8 <Choose_symbol_for_draw>:

void Choose_symbol_for_draw(uint8_t symbol, uint8_t start_row, uint8_t start_col) {
 8002ca8:	b590      	push	{r4, r7, lr}
 8002caa:	b085      	sub	sp, #20
 8002cac:	af02      	add	r7, sp, #8
 8002cae:	0004      	movs	r4, r0
 8002cb0:	0008      	movs	r0, r1
 8002cb2:	0011      	movs	r1, r2
 8002cb4:	1dfb      	adds	r3, r7, #7
 8002cb6:	1c22      	adds	r2, r4, #0
 8002cb8:	701a      	strb	r2, [r3, #0]
 8002cba:	1dbb      	adds	r3, r7, #6
 8002cbc:	1c02      	adds	r2, r0, #0
 8002cbe:	701a      	strb	r2, [r3, #0]
 8002cc0:	1d7b      	adds	r3, r7, #5
 8002cc2:	1c0a      	adds	r2, r1, #0
 8002cc4:	701a      	strb	r2, [r3, #0]
	//read symbol arr from FLASH and draw it
	switch(symbol) {
 8002cc6:	1dfb      	adds	r3, r7, #7
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	3b2d      	subs	r3, #45	; 0x2d
 8002ccc:	2b13      	cmp	r3, #19
 8002cce:	d900      	bls.n	8002cd2 <Choose_symbol_for_draw+0x2a>
 8002cd0:	e11c      	b.n	8002f0c <Choose_symbol_for_draw+0x264>
 8002cd2:	009a      	lsls	r2, r3, #2
 8002cd4:	4b8f      	ldr	r3, [pc, #572]	; (8002f14 <Choose_symbol_for_draw+0x26c>)
 8002cd6:	18d3      	adds	r3, r2, r3
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	469f      	mov	pc, r3
	case '0':
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002cdc:	2380      	movs	r3, #128	; 0x80
 8002cde:	00da      	lsls	r2, r3, #3
 8002ce0:	4b8d      	ldr	r3, [pc, #564]	; (8002f18 <Choose_symbol_for_draw+0x270>)
 8002ce2:	488e      	ldr	r0, [pc, #568]	; (8002f1c <Choose_symbol_for_draw+0x274>)
 8002ce4:	0019      	movs	r1, r3
 8002ce6:	f7ff f9b7 	bl	8002058 <ReadFromFlash>
		TFT_draw_symbol(PAGE60_0_POSITION,PAGE60_0_POSITION + SIZE_0_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8002cea:	2380      	movs	r3, #128	; 0x80
 8002cec:	0059      	lsls	r1, r3, #1
 8002cee:	1d7b      	adds	r3, r7, #5
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	9301      	str	r3, [sp, #4]
 8002cf4:	1dbb      	adds	r3, r7, #6
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	9300      	str	r3, [sp, #0]
 8002cfa:	2340      	movs	r3, #64	; 0x40
 8002cfc:	2220      	movs	r2, #32
 8002cfe:	2000      	movs	r0, #0
 8002d00:	f000 f914 	bl	8002f2c <TFT_draw_symbol>
		break;
 8002d04:	e102      	b.n	8002f0c <Choose_symbol_for_draw+0x264>
	case '1':
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002d06:	2380      	movs	r3, #128	; 0x80
 8002d08:	00da      	lsls	r2, r3, #3
 8002d0a:	4b83      	ldr	r3, [pc, #524]	; (8002f18 <Choose_symbol_for_draw+0x270>)
 8002d0c:	4883      	ldr	r0, [pc, #524]	; (8002f1c <Choose_symbol_for_draw+0x274>)
 8002d0e:	0019      	movs	r1, r3
 8002d10:	f7ff f9a2 	bl	8002058 <ReadFromFlash>
		TFT_draw_symbol(PAGE60_1_POSITION,PAGE60_1_POSITION + SIZE_1_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8002d14:	2380      	movs	r3, #128	; 0x80
 8002d16:	0099      	lsls	r1, r3, #2
 8002d18:	2380      	movs	r3, #128	; 0x80
 8002d1a:	0058      	lsls	r0, r3, #1
 8002d1c:	1d7b      	adds	r3, r7, #5
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	9301      	str	r3, [sp, #4]
 8002d22:	1dbb      	adds	r3, r7, #6
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	2340      	movs	r3, #64	; 0x40
 8002d2a:	2220      	movs	r2, #32
 8002d2c:	f000 f8fe 	bl	8002f2c <TFT_draw_symbol>
		break;
 8002d30:	e0ec      	b.n	8002f0c <Choose_symbol_for_draw+0x264>
	case '2':
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002d32:	2380      	movs	r3, #128	; 0x80
 8002d34:	00da      	lsls	r2, r3, #3
 8002d36:	4b78      	ldr	r3, [pc, #480]	; (8002f18 <Choose_symbol_for_draw+0x270>)
 8002d38:	4878      	ldr	r0, [pc, #480]	; (8002f1c <Choose_symbol_for_draw+0x274>)
 8002d3a:	0019      	movs	r1, r3
 8002d3c:	f7ff f98c 	bl	8002058 <ReadFromFlash>
		TFT_draw_symbol(PAGE60_2_POSITION,PAGE60_2_POSITION + SIZE_0_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8002d40:	23c0      	movs	r3, #192	; 0xc0
 8002d42:	0099      	lsls	r1, r3, #2
 8002d44:	2380      	movs	r3, #128	; 0x80
 8002d46:	0098      	lsls	r0, r3, #2
 8002d48:	1d7b      	adds	r3, r7, #5
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	9301      	str	r3, [sp, #4]
 8002d4e:	1dbb      	adds	r3, r7, #6
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	9300      	str	r3, [sp, #0]
 8002d54:	2340      	movs	r3, #64	; 0x40
 8002d56:	2220      	movs	r2, #32
 8002d58:	f000 f8e8 	bl	8002f2c <TFT_draw_symbol>
			break;
 8002d5c:	e0d6      	b.n	8002f0c <Choose_symbol_for_draw+0x264>
	case '3':
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002d5e:	2380      	movs	r3, #128	; 0x80
 8002d60:	00da      	lsls	r2, r3, #3
 8002d62:	4b6d      	ldr	r3, [pc, #436]	; (8002f18 <Choose_symbol_for_draw+0x270>)
 8002d64:	486d      	ldr	r0, [pc, #436]	; (8002f1c <Choose_symbol_for_draw+0x274>)
 8002d66:	0019      	movs	r1, r3
 8002d68:	f7ff f976 	bl	8002058 <ReadFromFlash>
		TFT_draw_symbol(PAGE60_3_POSITION,PAGE60_3_POSITION + SIZE_3_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8002d6c:	2380      	movs	r3, #128	; 0x80
 8002d6e:	00d9      	lsls	r1, r3, #3
 8002d70:	23c0      	movs	r3, #192	; 0xc0
 8002d72:	0098      	lsls	r0, r3, #2
 8002d74:	1d7b      	adds	r3, r7, #5
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	9301      	str	r3, [sp, #4]
 8002d7a:	1dbb      	adds	r3, r7, #6
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	9300      	str	r3, [sp, #0]
 8002d80:	2340      	movs	r3, #64	; 0x40
 8002d82:	2220      	movs	r2, #32
 8002d84:	f000 f8d2 	bl	8002f2c <TFT_draw_symbol>
			break;
 8002d88:	e0c0      	b.n	8002f0c <Choose_symbol_for_draw+0x264>
	case '4':
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002d8a:	2380      	movs	r3, #128	; 0x80
 8002d8c:	00da      	lsls	r2, r3, #3
 8002d8e:	4b62      	ldr	r3, [pc, #392]	; (8002f18 <Choose_symbol_for_draw+0x270>)
 8002d90:	4863      	ldr	r0, [pc, #396]	; (8002f20 <Choose_symbol_for_draw+0x278>)
 8002d92:	0019      	movs	r1, r3
 8002d94:	f7ff f960 	bl	8002058 <ReadFromFlash>
		TFT_draw_symbol(PAGE61_4_POSITION,PAGE61_4_POSITION + SIZE_4_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8002d98:	2380      	movs	r3, #128	; 0x80
 8002d9a:	0059      	lsls	r1, r3, #1
 8002d9c:	1d7b      	adds	r3, r7, #5
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	9301      	str	r3, [sp, #4]
 8002da2:	1dbb      	adds	r3, r7, #6
 8002da4:	781b      	ldrb	r3, [r3, #0]
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	2340      	movs	r3, #64	; 0x40
 8002daa:	2220      	movs	r2, #32
 8002dac:	2000      	movs	r0, #0
 8002dae:	f000 f8bd 	bl	8002f2c <TFT_draw_symbol>
			break;
 8002db2:	e0ab      	b.n	8002f0c <Choose_symbol_for_draw+0x264>
	case '5':
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002db4:	2380      	movs	r3, #128	; 0x80
 8002db6:	00da      	lsls	r2, r3, #3
 8002db8:	4b57      	ldr	r3, [pc, #348]	; (8002f18 <Choose_symbol_for_draw+0x270>)
 8002dba:	4859      	ldr	r0, [pc, #356]	; (8002f20 <Choose_symbol_for_draw+0x278>)
 8002dbc:	0019      	movs	r1, r3
 8002dbe:	f7ff f94b 	bl	8002058 <ReadFromFlash>
		TFT_draw_symbol(PAGE61_5_POSITION,PAGE61_5_POSITION + SIZE_5_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8002dc2:	2380      	movs	r3, #128	; 0x80
 8002dc4:	0099      	lsls	r1, r3, #2
 8002dc6:	2380      	movs	r3, #128	; 0x80
 8002dc8:	0058      	lsls	r0, r3, #1
 8002dca:	1d7b      	adds	r3, r7, #5
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	9301      	str	r3, [sp, #4]
 8002dd0:	1dbb      	adds	r3, r7, #6
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	9300      	str	r3, [sp, #0]
 8002dd6:	2340      	movs	r3, #64	; 0x40
 8002dd8:	2220      	movs	r2, #32
 8002dda:	f000 f8a7 	bl	8002f2c <TFT_draw_symbol>
			break;
 8002dde:	e095      	b.n	8002f0c <Choose_symbol_for_draw+0x264>
	case '6':
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002de0:	2380      	movs	r3, #128	; 0x80
 8002de2:	00da      	lsls	r2, r3, #3
 8002de4:	4b4c      	ldr	r3, [pc, #304]	; (8002f18 <Choose_symbol_for_draw+0x270>)
 8002de6:	484e      	ldr	r0, [pc, #312]	; (8002f20 <Choose_symbol_for_draw+0x278>)
 8002de8:	0019      	movs	r1, r3
 8002dea:	f7ff f935 	bl	8002058 <ReadFromFlash>
		TFT_draw_symbol(PAGE61_6_POSITION,PAGE61_6_POSITION + SIZE_6_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8002dee:	23c0      	movs	r3, #192	; 0xc0
 8002df0:	0099      	lsls	r1, r3, #2
 8002df2:	2380      	movs	r3, #128	; 0x80
 8002df4:	0098      	lsls	r0, r3, #2
 8002df6:	1d7b      	adds	r3, r7, #5
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	9301      	str	r3, [sp, #4]
 8002dfc:	1dbb      	adds	r3, r7, #6
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	9300      	str	r3, [sp, #0]
 8002e02:	2340      	movs	r3, #64	; 0x40
 8002e04:	2220      	movs	r2, #32
 8002e06:	f000 f891 	bl	8002f2c <TFT_draw_symbol>
			break;
 8002e0a:	e07f      	b.n	8002f0c <Choose_symbol_for_draw+0x264>
	case '7':
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002e0c:	2380      	movs	r3, #128	; 0x80
 8002e0e:	00da      	lsls	r2, r3, #3
 8002e10:	4b41      	ldr	r3, [pc, #260]	; (8002f18 <Choose_symbol_for_draw+0x270>)
 8002e12:	4843      	ldr	r0, [pc, #268]	; (8002f20 <Choose_symbol_for_draw+0x278>)
 8002e14:	0019      	movs	r1, r3
 8002e16:	f7ff f91f 	bl	8002058 <ReadFromFlash>
		TFT_draw_symbol(PAGE61_7_POSITION,PAGE61_7_POSITION + SIZE_7_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8002e1a:	2380      	movs	r3, #128	; 0x80
 8002e1c:	00d9      	lsls	r1, r3, #3
 8002e1e:	23c0      	movs	r3, #192	; 0xc0
 8002e20:	0098      	lsls	r0, r3, #2
 8002e22:	1d7b      	adds	r3, r7, #5
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	9301      	str	r3, [sp, #4]
 8002e28:	1dbb      	adds	r3, r7, #6
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	9300      	str	r3, [sp, #0]
 8002e2e:	2340      	movs	r3, #64	; 0x40
 8002e30:	2220      	movs	r2, #32
 8002e32:	f000 f87b 	bl	8002f2c <TFT_draw_symbol>
			break;
 8002e36:	e069      	b.n	8002f0c <Choose_symbol_for_draw+0x264>
	case '8':
		ReadFromFlash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002e38:	2380      	movs	r3, #128	; 0x80
 8002e3a:	00da      	lsls	r2, r3, #3
 8002e3c:	4b36      	ldr	r3, [pc, #216]	; (8002f18 <Choose_symbol_for_draw+0x270>)
 8002e3e:	4839      	ldr	r0, [pc, #228]	; (8002f24 <Choose_symbol_for_draw+0x27c>)
 8002e40:	0019      	movs	r1, r3
 8002e42:	f7ff f909 	bl	8002058 <ReadFromFlash>
		TFT_draw_symbol(PAGE62_8_POSITION,PAGE62_8_POSITION + SIZE_8_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8002e46:	2380      	movs	r3, #128	; 0x80
 8002e48:	0059      	lsls	r1, r3, #1
 8002e4a:	1d7b      	adds	r3, r7, #5
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	9301      	str	r3, [sp, #4]
 8002e50:	1dbb      	adds	r3, r7, #6
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	9300      	str	r3, [sp, #0]
 8002e56:	2340      	movs	r3, #64	; 0x40
 8002e58:	2220      	movs	r2, #32
 8002e5a:	2000      	movs	r0, #0
 8002e5c:	f000 f866 	bl	8002f2c <TFT_draw_symbol>
			break;
 8002e60:	e054      	b.n	8002f0c <Choose_symbol_for_draw+0x264>
	case '9':
		ReadFromFlash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002e62:	2380      	movs	r3, #128	; 0x80
 8002e64:	00da      	lsls	r2, r3, #3
 8002e66:	4b2c      	ldr	r3, [pc, #176]	; (8002f18 <Choose_symbol_for_draw+0x270>)
 8002e68:	482e      	ldr	r0, [pc, #184]	; (8002f24 <Choose_symbol_for_draw+0x27c>)
 8002e6a:	0019      	movs	r1, r3
 8002e6c:	f7ff f8f4 	bl	8002058 <ReadFromFlash>
		TFT_draw_symbol(PAGE62_9_POSITION,PAGE62_9_POSITION + SIZE_9_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8002e70:	2380      	movs	r3, #128	; 0x80
 8002e72:	0099      	lsls	r1, r3, #2
 8002e74:	2380      	movs	r3, #128	; 0x80
 8002e76:	0058      	lsls	r0, r3, #1
 8002e78:	1d7b      	adds	r3, r7, #5
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	9301      	str	r3, [sp, #4]
 8002e7e:	1dbb      	adds	r3, r7, #6
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	9300      	str	r3, [sp, #0]
 8002e84:	2340      	movs	r3, #64	; 0x40
 8002e86:	2220      	movs	r2, #32
 8002e88:	f000 f850 	bl	8002f2c <TFT_draw_symbol>
			break;
 8002e8c:	e03e      	b.n	8002f0c <Choose_symbol_for_draw+0x264>
	case '@':
		ReadFromFlash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002e8e:	2380      	movs	r3, #128	; 0x80
 8002e90:	00da      	lsls	r2, r3, #3
 8002e92:	4b21      	ldr	r3, [pc, #132]	; (8002f18 <Choose_symbol_for_draw+0x270>)
 8002e94:	4823      	ldr	r0, [pc, #140]	; (8002f24 <Choose_symbol_for_draw+0x27c>)
 8002e96:	0019      	movs	r1, r3
 8002e98:	f7ff f8de 	bl	8002058 <ReadFromFlash>
		TFT_draw_symbol(PAGE62_CELSIUM_POSITION,PAGE62_CELSIUM_POSITION + CELSIUM_SIZE_BYTE, CELSIUM_WIDTH, CELSIUM_HEIGHT, start_row, start_col);
 8002e9c:	2380      	movs	r3, #128	; 0x80
 8002e9e:	00d9      	lsls	r1, r3, #3
 8002ea0:	2380      	movs	r3, #128	; 0x80
 8002ea2:	0098      	lsls	r0, r3, #2
 8002ea4:	1d7b      	adds	r3, r7, #5
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	9301      	str	r3, [sp, #4]
 8002eaa:	1dbb      	adds	r3, r7, #6
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	9300      	str	r3, [sp, #0]
 8002eb0:	2340      	movs	r3, #64	; 0x40
 8002eb2:	2240      	movs	r2, #64	; 0x40
 8002eb4:	f000 f83a 	bl	8002f2c <TFT_draw_symbol>
			break;
 8002eb8:	e028      	b.n	8002f0c <Choose_symbol_for_draw+0x264>
	case '.':
		ReadFromFlash(PAGE63_FOR_DOT_MINUS, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002eba:	2380      	movs	r3, #128	; 0x80
 8002ebc:	00da      	lsls	r2, r3, #3
 8002ebe:	4b16      	ldr	r3, [pc, #88]	; (8002f18 <Choose_symbol_for_draw+0x270>)
 8002ec0:	4819      	ldr	r0, [pc, #100]	; (8002f28 <Choose_symbol_for_draw+0x280>)
 8002ec2:	0019      	movs	r1, r3
 8002ec4:	f7ff f8c8 	bl	8002058 <ReadFromFlash>
		TFT_draw_symbol(PAGE63_DOT_POSITION,PAGE63_DOT_POSITION + DOT_SIZE_BYTE, DOT_WIDTH, DOT_HEIGHT, start_row, start_col);
 8002ec8:	1d7b      	adds	r3, r7, #5
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	9301      	str	r3, [sp, #4]
 8002ece:	1dbb      	adds	r3, r7, #6
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	9300      	str	r3, [sp, #0]
 8002ed4:	2340      	movs	r3, #64	; 0x40
 8002ed6:	220a      	movs	r2, #10
 8002ed8:	2150      	movs	r1, #80	; 0x50
 8002eda:	2000      	movs	r0, #0
 8002edc:	f000 f826 	bl	8002f2c <TFT_draw_symbol>
				break;
 8002ee0:	e014      	b.n	8002f0c <Choose_symbol_for_draw+0x264>
	case '-':
		ReadFromFlash(PAGE63_FOR_DOT_MINUS, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002ee2:	2380      	movs	r3, #128	; 0x80
 8002ee4:	00da      	lsls	r2, r3, #3
 8002ee6:	4b0c      	ldr	r3, [pc, #48]	; (8002f18 <Choose_symbol_for_draw+0x270>)
 8002ee8:	480f      	ldr	r0, [pc, #60]	; (8002f28 <Choose_symbol_for_draw+0x280>)
 8002eea:	0019      	movs	r1, r3
 8002eec:	f7ff f8b4 	bl	8002058 <ReadFromFlash>
		TFT_draw_symbol(PAGE63_MINUS_POSITION,PAGE63_MINUS_POSITION + MINUSE_SIZE_BYTE, MINUS_WIDTH, MINUS_HEIGHT, start_row, start_col);
 8002ef0:	2380      	movs	r3, #128	; 0x80
 8002ef2:	0059      	lsls	r1, r3, #1
 8002ef4:	1d7b      	adds	r3, r7, #5
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	9301      	str	r3, [sp, #4]
 8002efa:	1dbb      	adds	r3, r7, #6
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	9300      	str	r3, [sp, #0]
 8002f00:	2340      	movs	r3, #64	; 0x40
 8002f02:	2216      	movs	r2, #22
 8002f04:	2050      	movs	r0, #80	; 0x50
 8002f06:	f000 f811 	bl	8002f2c <TFT_draw_symbol>
				break;
 8002f0a:	46c0      	nop			; (mov r8, r8)
	}
}
 8002f0c:	46c0      	nop			; (mov r8, r8)
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	b003      	add	sp, #12
 8002f12:	bd90      	pop	{r4, r7, pc}
 8002f14:	08004b90 	.word	0x08004b90
 8002f18:	20000110 	.word	0x20000110
 8002f1c:	0800f000 	.word	0x0800f000
 8002f20:	0800f400 	.word	0x0800f400
 8002f24:	0800f800 	.word	0x0800f800
 8002f28:	0800fc00 	.word	0x0800fc00

08002f2c <TFT_draw_symbol>:

void TFT_draw_symbol(uint16_t start_position_in_arr, uint16_t end_position_in_arr, uint8_t symbol_width, uint8_t symbol_height, uint8_t start_row, uint8_t start_col) {
 8002f2c:	b5b0      	push	{r4, r5, r7, lr}
 8002f2e:	b086      	sub	sp, #24
 8002f30:	af02      	add	r7, sp, #8
 8002f32:	0005      	movs	r5, r0
 8002f34:	000c      	movs	r4, r1
 8002f36:	0010      	movs	r0, r2
 8002f38:	0019      	movs	r1, r3
 8002f3a:	1dbb      	adds	r3, r7, #6
 8002f3c:	1c2a      	adds	r2, r5, #0
 8002f3e:	801a      	strh	r2, [r3, #0]
 8002f40:	1d3b      	adds	r3, r7, #4
 8002f42:	1c22      	adds	r2, r4, #0
 8002f44:	801a      	strh	r2, [r3, #0]
 8002f46:	1cfb      	adds	r3, r7, #3
 8002f48:	1c02      	adds	r2, r0, #0
 8002f4a:	701a      	strb	r2, [r3, #0]
 8002f4c:	1cbb      	adds	r3, r7, #2
 8002f4e:	1c0a      	adds	r2, r1, #0
 8002f50:	701a      	strb	r2, [r3, #0]
	//split color mat on block, because 64*64 symbol need 4096*2 byte, but RAM just 8kb, so to reduce size of color_mat there are parcels
	uint16_t parcel = (end_position_in_arr - start_position_in_arr) / AMOUNT_OF_PARCEL;
 8002f52:	1d3b      	adds	r3, r7, #4
 8002f54:	881a      	ldrh	r2, [r3, #0]
 8002f56:	1dbb      	adds	r3, r7, #6
 8002f58:	881b      	ldrh	r3, [r3, #0]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	d500      	bpl.n	8002f60 <TFT_draw_symbol+0x34>
 8002f5e:	3303      	adds	r3, #3
 8002f60:	109b      	asrs	r3, r3, #2
 8002f62:	001a      	movs	r2, r3
 8002f64:	2308      	movs	r3, #8
 8002f66:	18fb      	adds	r3, r7, r3
 8002f68:	801a      	strh	r2, [r3, #0]
	for(uint8_t parcel_iter = 0; parcel_iter < AMOUNT_OF_PARCEL; parcel_iter++) {
 8002f6a:	230f      	movs	r3, #15
 8002f6c:	18fb      	adds	r3, r7, r3
 8002f6e:	2200      	movs	r2, #0
 8002f70:	701a      	strb	r2, [r3, #0]
 8002f72:	e0cc      	b.n	800310e <TFT_draw_symbol+0x1e2>
		for(uint16_t i = start_position_in_arr + parcel_iter * parcel; i < start_position_in_arr + parcel + parcel_iter * parcel; i++) {
 8002f74:	230f      	movs	r3, #15
 8002f76:	18fb      	adds	r3, r7, r3
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	2208      	movs	r2, #8
 8002f7e:	18ba      	adds	r2, r7, r2
 8002f80:	8812      	ldrh	r2, [r2, #0]
 8002f82:	4353      	muls	r3, r2
 8002f84:	b299      	uxth	r1, r3
 8002f86:	230c      	movs	r3, #12
 8002f88:	18fb      	adds	r3, r7, r3
 8002f8a:	1dba      	adds	r2, r7, #6
 8002f8c:	8812      	ldrh	r2, [r2, #0]
 8002f8e:	188a      	adds	r2, r1, r2
 8002f90:	801a      	strh	r2, [r3, #0]
 8002f92:	e055      	b.n	8003040 <TFT_draw_symbol+0x114>
			for(uint16_t j = 0; j < 8; j++) {
 8002f94:	230a      	movs	r3, #10
 8002f96:	18fb      	adds	r3, r7, r3
 8002f98:	2200      	movs	r2, #0
 8002f9a:	801a      	strh	r2, [r3, #0]
 8002f9c:	e044      	b.n	8003028 <TFT_draw_symbol+0xfc>
				//take the bit from byte and, depending on 0 or 1 it is, write color in color_mat
				if((mat_for_symbol[i] << j) & 0x80) {
 8002f9e:	230c      	movs	r3, #12
 8002fa0:	18fb      	adds	r3, r7, r3
 8002fa2:	881b      	ldrh	r3, [r3, #0]
 8002fa4:	4a5f      	ldr	r2, [pc, #380]	; (8003124 <TFT_draw_symbol+0x1f8>)
 8002fa6:	5cd3      	ldrb	r3, [r2, r3]
 8002fa8:	001a      	movs	r2, r3
 8002faa:	230a      	movs	r3, #10
 8002fac:	18fb      	adds	r3, r7, r3
 8002fae:	881b      	ldrh	r3, [r3, #0]
 8002fb0:	409a      	lsls	r2, r3
 8002fb2:	0013      	movs	r3, r2
 8002fb4:	2280      	movs	r2, #128	; 0x80
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	d017      	beq.n	8002fea <TFT_draw_symbol+0xbe>
					color_mat[8*(i - start_position_in_arr - parcel_iter * parcel) + j] = 0x0000;
 8002fba:	230c      	movs	r3, #12
 8002fbc:	18fb      	adds	r3, r7, r3
 8002fbe:	881a      	ldrh	r2, [r3, #0]
 8002fc0:	1dbb      	adds	r3, r7, #6
 8002fc2:	881b      	ldrh	r3, [r3, #0]
 8002fc4:	1ad2      	subs	r2, r2, r3
 8002fc6:	230f      	movs	r3, #15
 8002fc8:	18fb      	adds	r3, r7, r3
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	2108      	movs	r1, #8
 8002fce:	1879      	adds	r1, r7, r1
 8002fd0:	8809      	ldrh	r1, [r1, #0]
 8002fd2:	434b      	muls	r3, r1
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	00da      	lsls	r2, r3, #3
 8002fd8:	230a      	movs	r3, #10
 8002fda:	18fb      	adds	r3, r7, r3
 8002fdc:	881b      	ldrh	r3, [r3, #0]
 8002fde:	18d2      	adds	r2, r2, r3
 8002fe0:	4b51      	ldr	r3, [pc, #324]	; (8003128 <TFT_draw_symbol+0x1fc>)
 8002fe2:	0052      	lsls	r2, r2, #1
 8002fe4:	2100      	movs	r1, #0
 8002fe6:	52d1      	strh	r1, [r2, r3]
					continue;
 8002fe8:	e017      	b.n	800301a <TFT_draw_symbol+0xee>
				}
				color_mat[8*(i - start_position_in_arr - parcel_iter * parcel) + j] = 0xFFFF;
 8002fea:	230c      	movs	r3, #12
 8002fec:	18fb      	adds	r3, r7, r3
 8002fee:	881a      	ldrh	r2, [r3, #0]
 8002ff0:	1dbb      	adds	r3, r7, #6
 8002ff2:	881b      	ldrh	r3, [r3, #0]
 8002ff4:	1ad2      	subs	r2, r2, r3
 8002ff6:	230f      	movs	r3, #15
 8002ff8:	18fb      	adds	r3, r7, r3
 8002ffa:	781b      	ldrb	r3, [r3, #0]
 8002ffc:	2108      	movs	r1, #8
 8002ffe:	1879      	adds	r1, r7, r1
 8003000:	8809      	ldrh	r1, [r1, #0]
 8003002:	434b      	muls	r3, r1
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	00da      	lsls	r2, r3, #3
 8003008:	230a      	movs	r3, #10
 800300a:	18fb      	adds	r3, r7, r3
 800300c:	881b      	ldrh	r3, [r3, #0]
 800300e:	18d2      	adds	r2, r2, r3
 8003010:	4b45      	ldr	r3, [pc, #276]	; (8003128 <TFT_draw_symbol+0x1fc>)
 8003012:	0052      	lsls	r2, r2, #1
 8003014:	2101      	movs	r1, #1
 8003016:	4249      	negs	r1, r1
 8003018:	52d1      	strh	r1, [r2, r3]
			for(uint16_t j = 0; j < 8; j++) {
 800301a:	230a      	movs	r3, #10
 800301c:	18fb      	adds	r3, r7, r3
 800301e:	881a      	ldrh	r2, [r3, #0]
 8003020:	230a      	movs	r3, #10
 8003022:	18fb      	adds	r3, r7, r3
 8003024:	3201      	adds	r2, #1
 8003026:	801a      	strh	r2, [r3, #0]
 8003028:	230a      	movs	r3, #10
 800302a:	18fb      	adds	r3, r7, r3
 800302c:	881b      	ldrh	r3, [r3, #0]
 800302e:	2b07      	cmp	r3, #7
 8003030:	d9b5      	bls.n	8002f9e <TFT_draw_symbol+0x72>
		for(uint16_t i = start_position_in_arr + parcel_iter * parcel; i < start_position_in_arr + parcel + parcel_iter * parcel; i++) {
 8003032:	230c      	movs	r3, #12
 8003034:	18fb      	adds	r3, r7, r3
 8003036:	881a      	ldrh	r2, [r3, #0]
 8003038:	230c      	movs	r3, #12
 800303a:	18fb      	adds	r3, r7, r3
 800303c:	3201      	adds	r2, #1
 800303e:	801a      	strh	r2, [r3, #0]
 8003040:	230c      	movs	r3, #12
 8003042:	18fb      	adds	r3, r7, r3
 8003044:	881a      	ldrh	r2, [r3, #0]
 8003046:	1dbb      	adds	r3, r7, #6
 8003048:	8819      	ldrh	r1, [r3, #0]
 800304a:	2308      	movs	r3, #8
 800304c:	18fb      	adds	r3, r7, r3
 800304e:	881b      	ldrh	r3, [r3, #0]
 8003050:	18c9      	adds	r1, r1, r3
 8003052:	230f      	movs	r3, #15
 8003054:	18fb      	adds	r3, r7, r3
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	2008      	movs	r0, #8
 800305a:	1838      	adds	r0, r7, r0
 800305c:	8800      	ldrh	r0, [r0, #0]
 800305e:	4343      	muls	r3, r0
 8003060:	18cb      	adds	r3, r1, r3
 8003062:	429a      	cmp	r2, r3
 8003064:	db96      	blt.n	8002f94 <TFT_draw_symbol+0x68>
			}
		}
		TFT_set_region(0x00, start_row + symbol_height / AMOUNT_OF_PARCEL * parcel_iter, start_row + symbol_height / AMOUNT_OF_PARCEL + symbol_height / AMOUNT_OF_PARCEL * parcel_iter - 1, start_col, start_col + symbol_width - 1);
 8003066:	2320      	movs	r3, #32
 8003068:	18fb      	adds	r3, r7, r3
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	b29a      	uxth	r2, r3
 800306e:	1cbb      	adds	r3, r7, #2
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	089b      	lsrs	r3, r3, #2
 8003074:	b2db      	uxtb	r3, r3
 8003076:	b29b      	uxth	r3, r3
 8003078:	210f      	movs	r1, #15
 800307a:	1879      	adds	r1, r7, r1
 800307c:	7809      	ldrb	r1, [r1, #0]
 800307e:	b289      	uxth	r1, r1
 8003080:	434b      	muls	r3, r1
 8003082:	b29b      	uxth	r3, r3
 8003084:	18d3      	adds	r3, r2, r3
 8003086:	b298      	uxth	r0, r3
 8003088:	2320      	movs	r3, #32
 800308a:	18fb      	adds	r3, r7, r3
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	b29a      	uxth	r2, r3
 8003090:	1cbb      	adds	r3, r7, #2
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	089b      	lsrs	r3, r3, #2
 8003096:	b2db      	uxtb	r3, r3
 8003098:	b29b      	uxth	r3, r3
 800309a:	18d3      	adds	r3, r2, r3
 800309c:	b29a      	uxth	r2, r3
 800309e:	1cbb      	adds	r3, r7, #2
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	089b      	lsrs	r3, r3, #2
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	210f      	movs	r1, #15
 80030aa:	1879      	adds	r1, r7, r1
 80030ac:	7809      	ldrb	r1, [r1, #0]
 80030ae:	b289      	uxth	r1, r1
 80030b0:	434b      	muls	r3, r1
 80030b2:	b29b      	uxth	r3, r3
 80030b4:	18d3      	adds	r3, r2, r3
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	3b01      	subs	r3, #1
 80030ba:	b299      	uxth	r1, r3
 80030bc:	2324      	movs	r3, #36	; 0x24
 80030be:	18fb      	adds	r3, r7, r3
 80030c0:	781b      	ldrb	r3, [r3, #0]
 80030c2:	b29c      	uxth	r4, r3
 80030c4:	2324      	movs	r3, #36	; 0x24
 80030c6:	18fb      	adds	r3, r7, r3
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	b29a      	uxth	r2, r3
 80030cc:	1cfb      	adds	r3, r7, #3
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	b29b      	uxth	r3, r3
 80030d2:	18d3      	adds	r3, r2, r3
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	3b01      	subs	r3, #1
 80030d8:	b29b      	uxth	r3, r3
 80030da:	9300      	str	r3, [sp, #0]
 80030dc:	0023      	movs	r3, r4
 80030de:	000a      	movs	r2, r1
 80030e0:	0001      	movs	r1, r0
 80030e2:	2000      	movs	r0, #0
 80030e4:	f000 f992 	bl	800340c <TFT_set_region>
		Set_DC_data();
 80030e8:	f000 f8dd 	bl	80032a6 <Set_DC_data>
		SPI1_SendDataDMA(&color_mat[0], parcel*8);
 80030ec:	2308      	movs	r3, #8
 80030ee:	18fb      	adds	r3, r7, r3
 80030f0:	881b      	ldrh	r3, [r3, #0]
 80030f2:	00db      	lsls	r3, r3, #3
 80030f4:	b29a      	uxth	r2, r3
 80030f6:	4b0c      	ldr	r3, [pc, #48]	; (8003128 <TFT_draw_symbol+0x1fc>)
 80030f8:	0011      	movs	r1, r2
 80030fa:	0018      	movs	r0, r3
 80030fc:	f7ff fb2c 	bl	8002758 <SPI1_SendDataDMA>
	for(uint8_t parcel_iter = 0; parcel_iter < AMOUNT_OF_PARCEL; parcel_iter++) {
 8003100:	230f      	movs	r3, #15
 8003102:	18fb      	adds	r3, r7, r3
 8003104:	781a      	ldrb	r2, [r3, #0]
 8003106:	230f      	movs	r3, #15
 8003108:	18fb      	adds	r3, r7, r3
 800310a:	3201      	adds	r2, #1
 800310c:	701a      	strb	r2, [r3, #0]
 800310e:	230f      	movs	r3, #15
 8003110:	18fb      	adds	r3, r7, r3
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	2b03      	cmp	r3, #3
 8003116:	d800      	bhi.n	800311a <TFT_draw_symbol+0x1ee>
 8003118:	e72c      	b.n	8002f74 <TFT_draw_symbol+0x48>
	}
}
 800311a:	46c0      	nop			; (mov r8, r8)
 800311c:	46bd      	mov	sp, r7
 800311e:	b004      	add	sp, #16
 8003120:	bdb0      	pop	{r4, r5, r7, pc}
 8003122:	46c0      	nop			; (mov r8, r8)
 8003124:	20000110 	.word	0x20000110
 8003128:	20000510 	.word	0x20000510

0800312c <TFT_reset_temperature>:

void TFT_reset_temperature() {
 800312c:	b5b0      	push	{r4, r5, r7, lr}
 800312e:	af00      	add	r7, sp, #0
	temperatures.curr_temperature = temperatures.aim_temperature = RESET_TEMPERATURE;
 8003130:	4b0f      	ldr	r3, [pc, #60]	; (8003170 <TFT_reset_temperature+0x44>)
 8003132:	22ff      	movs	r2, #255	; 0xff
 8003134:	609a      	str	r2, [r3, #8]
 8003136:	4a0e      	ldr	r2, [pc, #56]	; (8003170 <TFT_reset_temperature+0x44>)
 8003138:	2300      	movs	r3, #0
 800313a:	4c0e      	ldr	r4, [pc, #56]	; (8003174 <TFT_reset_temperature+0x48>)
 800313c:	6013      	str	r3, [r2, #0]
 800313e:	6054      	str	r4, [r2, #4]
	display_temperature(temperatures.curr_temperature, CURRENT_TEMP);
 8003140:	4b0b      	ldr	r3, [pc, #44]	; (8003170 <TFT_reset_temperature+0x44>)
 8003142:	685c      	ldr	r4, [r3, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2200      	movs	r2, #0
 8003148:	0018      	movs	r0, r3
 800314a:	0021      	movs	r1, r4
 800314c:	f7ff fb88 	bl	8002860 <display_temperature>
	display_temperature(temperatures.aim_temperature, AIM_TEMP);
 8003150:	4b07      	ldr	r3, [pc, #28]	; (8003170 <TFT_reset_temperature+0x44>)
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	0018      	movs	r0, r3
 8003156:	f7fe fdb3 	bl	8001cc0 <__aeabi_i2d>
 800315a:	0003      	movs	r3, r0
 800315c:	000c      	movs	r4, r1
 800315e:	2201      	movs	r2, #1
 8003160:	0018      	movs	r0, r3
 8003162:	0021      	movs	r1, r4
 8003164:	f7ff fb7c 	bl	8002860 <display_temperature>
}
 8003168:	46c0      	nop			; (mov r8, r8)
 800316a:	46bd      	mov	sp, r7
 800316c:	bdb0      	pop	{r4, r5, r7, pc}
 800316e:	46c0      	nop			; (mov r8, r8)
 8003170:	20000100 	.word	0x20000100
 8003174:	406fe000 	.word	0x406fe000

08003178 <TFT_init>:
 */


#include <TFT_through_SPI.h>

void TFT_init() {
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
  init_GPIO_for_SPI();
 800317e:	f7ff f9b7 	bl	80024f0 <init_GPIO_for_SPI>
  SPI1_Master_init(8);
 8003182:	2008      	movs	r0, #8
 8003184:	f7ff f9e0 	bl	8002548 <SPI1_Master_init>
  TFT_reset();
 8003188:	f000 f81e 	bl	80031c8 <TFT_reset>
  for (int i = 0; i < 150000; i++);
 800318c:	2300      	movs	r3, #0
 800318e:	607b      	str	r3, [r7, #4]
 8003190:	e002      	b.n	8003198 <TFT_init+0x20>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	3301      	adds	r3, #1
 8003196:	607b      	str	r3, [r7, #4]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	4a0a      	ldr	r2, [pc, #40]	; (80031c4 <TFT_init+0x4c>)
 800319c:	4293      	cmp	r3, r2
 800319e:	ddf8      	ble.n	8003192 <TFT_init+0x1a>

  TFT_cmd_sleep_out();
 80031a0:	f000 f820 	bl	80031e4 <TFT_cmd_sleep_out>
  TFT_display_normal_mode();
 80031a4:	f000 f83c 	bl	8003220 <TFT_display_normal_mode>
  TFT_display_on();
 80031a8:	f000 f84b 	bl	8003242 <TFT_display_on>
  TFT_pixel_format();
 80031ac:	f000 f853 	bl	8003256 <TFT_pixel_format>
  TFT_clearAllDisplay(0x00, 0x00, 0x00);
 80031b0:	2200      	movs	r2, #0
 80031b2:	2100      	movs	r1, #0
 80031b4:	2000      	movs	r0, #0
 80031b6:	f000 f88f 	bl	80032d8 <TFT_clearAllDisplay>
}
 80031ba:	46c0      	nop			; (mov r8, r8)
 80031bc:	46bd      	mov	sp, r7
 80031be:	b002      	add	sp, #8
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	46c0      	nop			; (mov r8, r8)
 80031c4:	000249ef 	.word	0x000249ef

080031c8 <TFT_reset>:

void TFT_reset() {
 80031c8:	b580      	push	{r7, lr}
 80031ca:	af00      	add	r7, sp, #0
	PORT_SPI->ODR |= (1 << PIN_RST);
 80031cc:	2390      	movs	r3, #144	; 0x90
 80031ce:	05db      	lsls	r3, r3, #23
 80031d0:	2290      	movs	r2, #144	; 0x90
 80031d2:	05d2      	lsls	r2, r2, #23
 80031d4:	6952      	ldr	r2, [r2, #20]
 80031d6:	2108      	movs	r1, #8
 80031d8:	430a      	orrs	r2, r1
 80031da:	615a      	str	r2, [r3, #20]
}
 80031dc:	46c0      	nop			; (mov r8, r8)
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
	...

080031e4 <TFT_cmd_sleep_out>:

void TFT_cmd_sleep_out() {
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
	uint8_t data = 0x11;
 80031ea:	1cfb      	adds	r3, r7, #3
 80031ec:	2211      	movs	r2, #17
 80031ee:	701a      	strb	r2, [r3, #0]
	TFT_send_cmd(data, 0, 0);
 80031f0:	1cfb      	adds	r3, r7, #3
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	2200      	movs	r2, #0
 80031f6:	2100      	movs	r1, #0
 80031f8:	0018      	movs	r0, r3
 80031fa:	f000 f995 	bl	8003528 <TFT_send_cmd>
	for (int i = 0; i < 100000; i++);
 80031fe:	2300      	movs	r3, #0
 8003200:	607b      	str	r3, [r7, #4]
 8003202:	e002      	b.n	800320a <TFT_cmd_sleep_out+0x26>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	3301      	adds	r3, #1
 8003208:	607b      	str	r3, [r7, #4]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4a03      	ldr	r2, [pc, #12]	; (800321c <TFT_cmd_sleep_out+0x38>)
 800320e:	4293      	cmp	r3, r2
 8003210:	ddf8      	ble.n	8003204 <TFT_cmd_sleep_out+0x20>
}
 8003212:	46c0      	nop			; (mov r8, r8)
 8003214:	46bd      	mov	sp, r7
 8003216:	b002      	add	sp, #8
 8003218:	bd80      	pop	{r7, pc}
 800321a:	46c0      	nop			; (mov r8, r8)
 800321c:	0001869f 	.word	0x0001869f

08003220 <TFT_display_normal_mode>:

void TFT_display_normal_mode() {
 8003220:	b580      	push	{r7, lr}
 8003222:	b082      	sub	sp, #8
 8003224:	af00      	add	r7, sp, #0
	uint8_t data = 0x13;
 8003226:	1dfb      	adds	r3, r7, #7
 8003228:	2213      	movs	r2, #19
 800322a:	701a      	strb	r2, [r3, #0]
	TFT_send_cmd(data, 0, 0);
 800322c:	1dfb      	adds	r3, r7, #7
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	2200      	movs	r2, #0
 8003232:	2100      	movs	r1, #0
 8003234:	0018      	movs	r0, r3
 8003236:	f000 f977 	bl	8003528 <TFT_send_cmd>
}
 800323a:	46c0      	nop			; (mov r8, r8)
 800323c:	46bd      	mov	sp, r7
 800323e:	b002      	add	sp, #8
 8003240:	bd80      	pop	{r7, pc}

08003242 <TFT_display_on>:

void TFT_display_on() {
 8003242:	b580      	push	{r7, lr}
 8003244:	af00      	add	r7, sp, #0
	TFT_send_cmd(0x29, 0, 0);
 8003246:	2200      	movs	r2, #0
 8003248:	2100      	movs	r1, #0
 800324a:	2029      	movs	r0, #41	; 0x29
 800324c:	f000 f96c 	bl	8003528 <TFT_send_cmd>
}
 8003250:	46c0      	nop			; (mov r8, r8)
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <TFT_pixel_format>:

void TFT_pixel_format() {
 8003256:	b580      	push	{r7, lr}
 8003258:	b082      	sub	sp, #8
 800325a:	af00      	add	r7, sp, #0
	uint8_t data = 0x55;	//pixel forma is 565 bit
 800325c:	1dfb      	adds	r3, r7, #7
 800325e:	2255      	movs	r2, #85	; 0x55
 8003260:	701a      	strb	r2, [r3, #0]
	TFT_send_cmd(0x3A, &data, 1);
 8003262:	1dfb      	adds	r3, r7, #7
 8003264:	2201      	movs	r2, #1
 8003266:	0019      	movs	r1, r3
 8003268:	203a      	movs	r0, #58	; 0x3a
 800326a:	f000 f95d 	bl	8003528 <TFT_send_cmd>
}
 800326e:	46c0      	nop			; (mov r8, r8)
 8003270:	46bd      	mov	sp, r7
 8003272:	b002      	add	sp, #8
 8003274:	bd80      	pop	{r7, pc}

08003276 <Set_DC_cmd>:

void DC_clear() {
	PORT_SPI->ODR &= ~(1 << PIN_DC);
}

void Set_DC_cmd() {
 8003276:	b580      	push	{r7, lr}
 8003278:	b082      	sub	sp, #8
 800327a:	af00      	add	r7, sp, #0
	PORT_SPI->ODR &= ~(1 << PIN_DC);
 800327c:	2390      	movs	r3, #144	; 0x90
 800327e:	05db      	lsls	r3, r3, #23
 8003280:	2290      	movs	r2, #144	; 0x90
 8003282:	05d2      	lsls	r2, r2, #23
 8003284:	6952      	ldr	r2, [r2, #20]
 8003286:	2140      	movs	r1, #64	; 0x40
 8003288:	438a      	bics	r2, r1
 800328a:	615a      	str	r2, [r3, #20]
	for (int i = 0; i < 10; i++);
 800328c:	2300      	movs	r3, #0
 800328e:	607b      	str	r3, [r7, #4]
 8003290:	e002      	b.n	8003298 <Set_DC_cmd+0x22>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	3301      	adds	r3, #1
 8003296:	607b      	str	r3, [r7, #4]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2b09      	cmp	r3, #9
 800329c:	ddf9      	ble.n	8003292 <Set_DC_cmd+0x1c>
}
 800329e:	46c0      	nop			; (mov r8, r8)
 80032a0:	46bd      	mov	sp, r7
 80032a2:	b002      	add	sp, #8
 80032a4:	bd80      	pop	{r7, pc}

080032a6 <Set_DC_data>:

void Set_DC_data() {
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b082      	sub	sp, #8
 80032aa:	af00      	add	r7, sp, #0
	PORT_SPI->ODR |= (1 << PIN_DC);
 80032ac:	2390      	movs	r3, #144	; 0x90
 80032ae:	05db      	lsls	r3, r3, #23
 80032b0:	2290      	movs	r2, #144	; 0x90
 80032b2:	05d2      	lsls	r2, r2, #23
 80032b4:	6952      	ldr	r2, [r2, #20]
 80032b6:	2140      	movs	r1, #64	; 0x40
 80032b8:	430a      	orrs	r2, r1
 80032ba:	615a      	str	r2, [r3, #20]
	for (int i = 0; i < 10; i++);
 80032bc:	2300      	movs	r3, #0
 80032be:	607b      	str	r3, [r7, #4]
 80032c0:	e002      	b.n	80032c8 <Set_DC_data+0x22>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	3301      	adds	r3, #1
 80032c6:	607b      	str	r3, [r7, #4]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2b09      	cmp	r3, #9
 80032cc:	ddf9      	ble.n	80032c2 <Set_DC_data+0x1c>
}
 80032ce:	46c0      	nop			; (mov r8, r8)
 80032d0:	46bd      	mov	sp, r7
 80032d2:	b002      	add	sp, #8
 80032d4:	bd80      	pop	{r7, pc}
	...

080032d8 <TFT_clearAllDisplay>:

static uint16_t count_pixels;
void TFT_clearAllDisplay(uint8_t red, uint8_t green, uint8_t blue) {
 80032d8:	b590      	push	{r4, r7, lr}
 80032da:	b089      	sub	sp, #36	; 0x24
 80032dc:	af02      	add	r7, sp, #8
 80032de:	0004      	movs	r4, r0
 80032e0:	0008      	movs	r0, r1
 80032e2:	0011      	movs	r1, r2
 80032e4:	1dfb      	adds	r3, r7, #7
 80032e6:	1c22      	adds	r2, r4, #0
 80032e8:	701a      	strb	r2, [r3, #0]
 80032ea:	1dbb      	adds	r3, r7, #6
 80032ec:	1c02      	adds	r2, r0, #0
 80032ee:	701a      	strb	r2, [r3, #0]
 80032f0:	1d7b      	adds	r3, r7, #5
 80032f2:	1c0a      	adds	r2, r1, #0
 80032f4:	701a      	strb	r2, [r3, #0]
	uint16_t row_start = 0;
 80032f6:	2316      	movs	r3, #22
 80032f8:	18fb      	adds	r3, r7, r3
 80032fa:	2200      	movs	r2, #0
 80032fc:	801a      	strh	r2, [r3, #0]
	uint16_t row_end = 0x10;
 80032fe:	2314      	movs	r3, #20
 8003300:	18fb      	adds	r3, r7, r3
 8003302:	2210      	movs	r2, #16
 8003304:	801a      	strh	r2, [r3, #0]

	for (;;) {
		TFT_set_region(0x00, row_start, row_end, 0, 240);
 8003306:	2314      	movs	r3, #20
 8003308:	18fb      	adds	r3, r7, r3
 800330a:	881a      	ldrh	r2, [r3, #0]
 800330c:	2316      	movs	r3, #22
 800330e:	18fb      	adds	r3, r7, r3
 8003310:	8819      	ldrh	r1, [r3, #0]
 8003312:	23f0      	movs	r3, #240	; 0xf0
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	2300      	movs	r3, #0
 8003318:	2000      	movs	r0, #0
 800331a:	f000 f877 	bl	800340c <TFT_set_region>
		TFT_colorise(red, green, blue);
 800331e:	1d7b      	adds	r3, r7, #5
 8003320:	781a      	ldrb	r2, [r3, #0]
 8003322:	1dbb      	adds	r3, r7, #6
 8003324:	7819      	ldrb	r1, [r3, #0]
 8003326:	1dfb      	adds	r3, r7, #7
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	0018      	movs	r0, r3
 800332c:	f000 f8b2 	bl	8003494 <TFT_colorise>
		row_start += 0x10;
 8003330:	2316      	movs	r3, #22
 8003332:	18fb      	adds	r3, r7, r3
 8003334:	2216      	movs	r2, #22
 8003336:	18ba      	adds	r2, r7, r2
 8003338:	8812      	ldrh	r2, [r2, #0]
 800333a:	3210      	adds	r2, #16
 800333c:	801a      	strh	r2, [r3, #0]
		row_end += 0x10;
 800333e:	2314      	movs	r3, #20
 8003340:	18fb      	adds	r3, r7, r3
 8003342:	2214      	movs	r2, #20
 8003344:	18ba      	adds	r2, r7, r2
 8003346:	8812      	ldrh	r2, [r2, #0]
 8003348:	3210      	adds	r2, #16
 800334a:	801a      	strh	r2, [r3, #0]

		if (row_start > 320)
 800334c:	2316      	movs	r3, #22
 800334e:	18fb      	adds	r3, r7, r3
 8003350:	881a      	ldrh	r2, [r3, #0]
 8003352:	23a0      	movs	r3, #160	; 0xa0
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	429a      	cmp	r2, r3
 8003358:	d80a      	bhi.n	8003370 <TFT_clearAllDisplay+0x98>
			break;

		for (int i = 0; i < 20000; i++);
 800335a:	2300      	movs	r3, #0
 800335c:	613b      	str	r3, [r7, #16]
 800335e:	e002      	b.n	8003366 <TFT_clearAllDisplay+0x8e>
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	3301      	adds	r3, #1
 8003364:	613b      	str	r3, [r7, #16]
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	4a09      	ldr	r2, [pc, #36]	; (8003390 <TFT_clearAllDisplay+0xb8>)
 800336a:	4293      	cmp	r3, r2
 800336c:	ddf8      	ble.n	8003360 <TFT_clearAllDisplay+0x88>
		TFT_set_region(0x00, row_start, row_end, 0, 240);
 800336e:	e7ca      	b.n	8003306 <TFT_clearAllDisplay+0x2e>
			break;
 8003370:	46c0      	nop			; (mov r8, r8)
	}

	  for(int i = 0; i < 80000; i++);
 8003372:	2300      	movs	r3, #0
 8003374:	60fb      	str	r3, [r7, #12]
 8003376:	e002      	b.n	800337e <TFT_clearAllDisplay+0xa6>
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	3301      	adds	r3, #1
 800337c:	60fb      	str	r3, [r7, #12]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	4a04      	ldr	r2, [pc, #16]	; (8003394 <TFT_clearAllDisplay+0xbc>)
 8003382:	4293      	cmp	r3, r2
 8003384:	ddf8      	ble.n	8003378 <TFT_clearAllDisplay+0xa0>
}
 8003386:	46c0      	nop			; (mov r8, r8)
 8003388:	46bd      	mov	sp, r7
 800338a:	b007      	add	sp, #28
 800338c:	bd90      	pop	{r4, r7, pc}
 800338e:	46c0      	nop			; (mov r8, r8)
 8003390:	00004e1f 	.word	0x00004e1f
 8003394:	0001387f 	.word	0x0001387f

08003398 <TFT_clearPartDisplay>:

void TFT_clearPartDisplay(uint8_t red, uint8_t green, uint8_t blue, uint8_t row_start, uint8_t row_end) {
 8003398:	b5b0      	push	{r4, r5, r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af02      	add	r7, sp, #8
 800339e:	0005      	movs	r5, r0
 80033a0:	000c      	movs	r4, r1
 80033a2:	0010      	movs	r0, r2
 80033a4:	0019      	movs	r1, r3
 80033a6:	1dfb      	adds	r3, r7, #7
 80033a8:	1c2a      	adds	r2, r5, #0
 80033aa:	701a      	strb	r2, [r3, #0]
 80033ac:	1dbb      	adds	r3, r7, #6
 80033ae:	1c22      	adds	r2, r4, #0
 80033b0:	701a      	strb	r2, [r3, #0]
 80033b2:	1d7b      	adds	r3, r7, #5
 80033b4:	1c02      	adds	r2, r0, #0
 80033b6:	701a      	strb	r2, [r3, #0]
 80033b8:	1d3b      	adds	r3, r7, #4
 80033ba:	1c0a      	adds	r2, r1, #0
 80033bc:	701a      	strb	r2, [r3, #0]
	TFT_set_region(0x00, row_start, row_end, 0, 240);
 80033be:	1d3b      	adds	r3, r7, #4
 80033c0:	781b      	ldrb	r3, [r3, #0]
 80033c2:	b299      	uxth	r1, r3
 80033c4:	2320      	movs	r3, #32
 80033c6:	18fb      	adds	r3, r7, r3
 80033c8:	781b      	ldrb	r3, [r3, #0]
 80033ca:	b29a      	uxth	r2, r3
 80033cc:	23f0      	movs	r3, #240	; 0xf0
 80033ce:	9300      	str	r3, [sp, #0]
 80033d0:	2300      	movs	r3, #0
 80033d2:	2000      	movs	r0, #0
 80033d4:	f000 f81a 	bl	800340c <TFT_set_region>
	TFT_colorise(red, green, blue);
 80033d8:	1d7b      	adds	r3, r7, #5
 80033da:	781a      	ldrb	r2, [r3, #0]
 80033dc:	1dbb      	adds	r3, r7, #6
 80033de:	7819      	ldrb	r1, [r3, #0]
 80033e0:	1dfb      	adds	r3, r7, #7
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	0018      	movs	r0, r3
 80033e6:	f000 f855 	bl	8003494 <TFT_colorise>
	for(int i = 0; i < 40000; i++);
 80033ea:	2300      	movs	r3, #0
 80033ec:	60fb      	str	r3, [r7, #12]
 80033ee:	e002      	b.n	80033f6 <TFT_clearPartDisplay+0x5e>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	3301      	adds	r3, #1
 80033f4:	60fb      	str	r3, [r7, #12]
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	4a03      	ldr	r2, [pc, #12]	; (8003408 <TFT_clearPartDisplay+0x70>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	ddf8      	ble.n	80033f0 <TFT_clearPartDisplay+0x58>
}
 80033fe:	46c0      	nop			; (mov r8, r8)
 8003400:	46bd      	mov	sp, r7
 8003402:	b004      	add	sp, #16
 8003404:	bdb0      	pop	{r4, r5, r7, pc}
 8003406:	46c0      	nop			; (mov r8, r8)
 8003408:	00009c3f 	.word	0x00009c3f

0800340c <TFT_set_region>:


void TFT_set_region(uint8_t data, uint16_t row_start, uint16_t row_end, uint16_t col_start, uint16_t col_end) {
 800340c:	b5b0      	push	{r4, r5, r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	0005      	movs	r5, r0
 8003414:	000c      	movs	r4, r1
 8003416:	0010      	movs	r0, r2
 8003418:	0019      	movs	r1, r3
 800341a:	1dfb      	adds	r3, r7, #7
 800341c:	1c2a      	adds	r2, r5, #0
 800341e:	701a      	strb	r2, [r3, #0]
 8003420:	1d3b      	adds	r3, r7, #4
 8003422:	1c22      	adds	r2, r4, #0
 8003424:	801a      	strh	r2, [r3, #0]
 8003426:	1cbb      	adds	r3, r7, #2
 8003428:	1c02      	adds	r2, r0, #0
 800342a:	801a      	strh	r2, [r3, #0]
 800342c:	003b      	movs	r3, r7
 800342e:	1c0a      	adds	r2, r1, #0
 8003430:	801a      	strh	r2, [r3, #0]
	count_pixels = (row_end - row_start) * (col_end - col_start);
 8003432:	1cba      	adds	r2, r7, #2
 8003434:	1d3b      	adds	r3, r7, #4
 8003436:	8812      	ldrh	r2, [r2, #0]
 8003438:	881b      	ldrh	r3, [r3, #0]
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	b29b      	uxth	r3, r3
 800343e:	2218      	movs	r2, #24
 8003440:	18b9      	adds	r1, r7, r2
 8003442:	003a      	movs	r2, r7
 8003444:	8809      	ldrh	r1, [r1, #0]
 8003446:	8812      	ldrh	r2, [r2, #0]
 8003448:	1a8a      	subs	r2, r1, r2
 800344a:	b292      	uxth	r2, r2
 800344c:	4353      	muls	r3, r2
 800344e:	b29a      	uxth	r2, r3
 8003450:	4b0f      	ldr	r3, [pc, #60]	; (8003490 <TFT_set_region+0x84>)
 8003452:	801a      	strh	r2, [r3, #0]
	TFT_send_cmd(0x36, &data, 1);
 8003454:	1dfb      	adds	r3, r7, #7
 8003456:	2201      	movs	r2, #1
 8003458:	0019      	movs	r1, r3
 800345a:	2036      	movs	r0, #54	; 0x36
 800345c:	f000 f864 	bl	8003528 <TFT_send_cmd>

	TFT_set_column(col_start, col_end);
 8003460:	2318      	movs	r3, #24
 8003462:	18fb      	adds	r3, r7, r3
 8003464:	881a      	ldrh	r2, [r3, #0]
 8003466:	003b      	movs	r3, r7
 8003468:	881b      	ldrh	r3, [r3, #0]
 800346a:	0011      	movs	r1, r2
 800346c:	0018      	movs	r0, r3
 800346e:	f000 f892 	bl	8003596 <TFT_set_column>
	TFT_set_row(row_start, row_end);
 8003472:	1cbb      	adds	r3, r7, #2
 8003474:	881a      	ldrh	r2, [r3, #0]
 8003476:	1d3b      	adds	r3, r7, #4
 8003478:	881b      	ldrh	r3, [r3, #0]
 800347a:	0011      	movs	r1, r2
 800347c:	0018      	movs	r0, r3
 800347e:	f000 f8ba 	bl	80035f6 <TFT_set_row>
	TFT_ram_write();
 8003482:	f000 f875 	bl	8003570 <TFT_ram_write>
}
 8003486:	46c0      	nop			; (mov r8, r8)
 8003488:	46bd      	mov	sp, r7
 800348a:	b002      	add	sp, #8
 800348c:	bdb0      	pop	{r4, r5, r7, pc}
 800348e:	46c0      	nop			; (mov r8, r8)
 8003490:	20000090 	.word	0x20000090

08003494 <TFT_colorise>:

void TFT_colorise(uint8_t red, uint8_t green, uint8_t blue) {
 8003494:	b590      	push	{r4, r7, lr}
 8003496:	b085      	sub	sp, #20
 8003498:	af00      	add	r7, sp, #0
 800349a:	0004      	movs	r4, r0
 800349c:	0008      	movs	r0, r1
 800349e:	0011      	movs	r1, r2
 80034a0:	1dfb      	adds	r3, r7, #7
 80034a2:	1c22      	adds	r2, r4, #0
 80034a4:	701a      	strb	r2, [r3, #0]
 80034a6:	1dbb      	adds	r3, r7, #6
 80034a8:	1c02      	adds	r2, r0, #0
 80034aa:	701a      	strb	r2, [r3, #0]
 80034ac:	1d7b      	adds	r3, r7, #5
 80034ae:	1c0a      	adds	r2, r1, #0
 80034b0:	701a      	strb	r2, [r3, #0]
	Set_DC_data();
 80034b2:	f7ff fef8 	bl	80032a6 <Set_DC_data>
	uint16_t total_color = ((blue << 11) & 0xF800) | ((green << 5) & 0x07E0) | (red & 0x001F);
 80034b6:	1d7b      	adds	r3, r7, #5
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	02db      	lsls	r3, r3, #11
 80034bc:	b21a      	sxth	r2, r3
 80034be:	1dbb      	adds	r3, r7, #6
 80034c0:	781b      	ldrb	r3, [r3, #0]
 80034c2:	015b      	lsls	r3, r3, #5
 80034c4:	b219      	sxth	r1, r3
 80034c6:	23fc      	movs	r3, #252	; 0xfc
 80034c8:	00db      	lsls	r3, r3, #3
 80034ca:	400b      	ands	r3, r1
 80034cc:	b21b      	sxth	r3, r3
 80034ce:	4313      	orrs	r3, r2
 80034d0:	b21a      	sxth	r2, r3
 80034d2:	1dfb      	adds	r3, r7, #7
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	b21b      	sxth	r3, r3
 80034d8:	211f      	movs	r1, #31
 80034da:	400b      	ands	r3, r1
 80034dc:	b21b      	sxth	r3, r3
 80034de:	4313      	orrs	r3, r2
 80034e0:	b21a      	sxth	r2, r3
 80034e2:	230e      	movs	r3, #14
 80034e4:	18fb      	adds	r3, r7, r3
 80034e6:	801a      	strh	r2, [r3, #0]
	total_color = (total_color << 8) | (total_color >> 8);
 80034e8:	230e      	movs	r3, #14
 80034ea:	18fb      	adds	r3, r7, r3
 80034ec:	881b      	ldrh	r3, [r3, #0]
 80034ee:	021b      	lsls	r3, r3, #8
 80034f0:	b21a      	sxth	r2, r3
 80034f2:	230e      	movs	r3, #14
 80034f4:	18fb      	adds	r3, r7, r3
 80034f6:	881b      	ldrh	r3, [r3, #0]
 80034f8:	0a1b      	lsrs	r3, r3, #8
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	b21b      	sxth	r3, r3
 80034fe:	4313      	orrs	r3, r2
 8003500:	b21a      	sxth	r2, r3
 8003502:	230e      	movs	r3, #14
 8003504:	18fb      	adds	r3, r7, r3
 8003506:	801a      	strh	r2, [r3, #0]
	SPI1_SendDataDMA_2byteNTimes(total_color, count_pixels);
 8003508:	4b06      	ldr	r3, [pc, #24]	; (8003524 <TFT_colorise+0x90>)
 800350a:	881a      	ldrh	r2, [r3, #0]
 800350c:	230e      	movs	r3, #14
 800350e:	18fb      	adds	r3, r7, r3
 8003510:	881b      	ldrh	r3, [r3, #0]
 8003512:	0011      	movs	r1, r2
 8003514:	0018      	movs	r0, r3
 8003516:	f7ff f8db 	bl	80026d0 <SPI1_SendDataDMA_2byteNTimes>
}
 800351a:	46c0      	nop			; (mov r8, r8)
 800351c:	46bd      	mov	sp, r7
 800351e:	b005      	add	sp, #20
 8003520:	bd90      	pop	{r4, r7, pc}
 8003522:	46c0      	nop			; (mov r8, r8)
 8003524:	20000090 	.word	0x20000090

08003528 <TFT_send_cmd>:

void TFT_send_cmd(uint8_t cmd, uint8_t *data, uint8_t size) {
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
 800352e:	6039      	str	r1, [r7, #0]
 8003530:	0011      	movs	r1, r2
 8003532:	1dfb      	adds	r3, r7, #7
 8003534:	1c02      	adds	r2, r0, #0
 8003536:	701a      	strb	r2, [r3, #0]
 8003538:	1dbb      	adds	r3, r7, #6
 800353a:	1c0a      	adds	r2, r1, #0
 800353c:	701a      	strb	r2, [r3, #0]
	Set_DC_cmd();
 800353e:	f7ff fe9a 	bl	8003276 <Set_DC_cmd>
	SPI1_Send1byte(&cmd, 1);
 8003542:	1dfb      	adds	r3, r7, #7
 8003544:	2101      	movs	r1, #1
 8003546:	0018      	movs	r0, r3
 8003548:	f7ff f944 	bl	80027d4 <SPI1_Send1byte>

	if (size == 0) {
 800354c:	1dbb      	adds	r3, r7, #6
 800354e:	781b      	ldrb	r3, [r3, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d009      	beq.n	8003568 <TFT_send_cmd+0x40>
		return;
	}

	Set_DC_data();
 8003554:	f7ff fea7 	bl	80032a6 <Set_DC_data>
	SPI1_Send1byte(&data[0], size);
 8003558:	1dbb      	adds	r3, r7, #6
 800355a:	781a      	ldrb	r2, [r3, #0]
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	0011      	movs	r1, r2
 8003560:	0018      	movs	r0, r3
 8003562:	f7ff f937 	bl	80027d4 <SPI1_Send1byte>
 8003566:	e000      	b.n	800356a <TFT_send_cmd+0x42>
		return;
 8003568:	46c0      	nop			; (mov r8, r8)
}
 800356a:	46bd      	mov	sp, r7
 800356c:	b002      	add	sp, #8
 800356e:	bd80      	pop	{r7, pc}

08003570 <TFT_ram_write>:

void TFT_ram_write() {
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
	uint8_t data_row[2] = {0x00, 0x00};
 8003576:	1d3b      	adds	r3, r7, #4
 8003578:	2200      	movs	r2, #0
 800357a:	701a      	strb	r2, [r3, #0]
 800357c:	1d3b      	adds	r3, r7, #4
 800357e:	2200      	movs	r2, #0
 8003580:	705a      	strb	r2, [r3, #1]
	TFT_send_cmd(0x2C, &data_row[0], 2);
 8003582:	1d3b      	adds	r3, r7, #4
 8003584:	2202      	movs	r2, #2
 8003586:	0019      	movs	r1, r3
 8003588:	202c      	movs	r0, #44	; 0x2c
 800358a:	f7ff ffcd 	bl	8003528 <TFT_send_cmd>
}
 800358e:	46c0      	nop			; (mov r8, r8)
 8003590:	46bd      	mov	sp, r7
 8003592:	b002      	add	sp, #8
 8003594:	bd80      	pop	{r7, pc}

08003596 <TFT_set_column>:

void TFT_set_column(uint16_t col_start, uint16_t col_end) {
 8003596:	b580      	push	{r7, lr}
 8003598:	b084      	sub	sp, #16
 800359a:	af00      	add	r7, sp, #0
 800359c:	0002      	movs	r2, r0
 800359e:	1dbb      	adds	r3, r7, #6
 80035a0:	801a      	strh	r2, [r3, #0]
 80035a2:	1d3b      	adds	r3, r7, #4
 80035a4:	1c0a      	adds	r2, r1, #0
 80035a6:	801a      	strh	r2, [r3, #0]
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 80035a8:	1dbb      	adds	r3, r7, #6
 80035aa:	881b      	ldrh	r3, [r3, #0]
 80035ac:	0a1b      	lsrs	r3, r3, #8
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	b2da      	uxtb	r2, r3
 80035b2:	230c      	movs	r3, #12
 80035b4:	18fb      	adds	r3, r7, r3
 80035b6:	701a      	strb	r2, [r3, #0]
								(uint8_t)(col_start & 0xFF),
 80035b8:	1dbb      	adds	r3, r7, #6
 80035ba:	881b      	ldrh	r3, [r3, #0]
 80035bc:	b2da      	uxtb	r2, r3
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 80035be:	230c      	movs	r3, #12
 80035c0:	18fb      	adds	r3, r7, r3
 80035c2:	705a      	strb	r2, [r3, #1]
								(uint8_t)((col_end >> 8) & 0xFF),
 80035c4:	1d3b      	adds	r3, r7, #4
 80035c6:	881b      	ldrh	r3, [r3, #0]
 80035c8:	0a1b      	lsrs	r3, r3, #8
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	b2da      	uxtb	r2, r3
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 80035ce:	230c      	movs	r3, #12
 80035d0:	18fb      	adds	r3, r7, r3
 80035d2:	709a      	strb	r2, [r3, #2]
								(uint8_t)(col_end & 0xFF)};
 80035d4:	1d3b      	adds	r3, r7, #4
 80035d6:	881b      	ldrh	r3, [r3, #0]
 80035d8:	b2da      	uxtb	r2, r3
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 80035da:	230c      	movs	r3, #12
 80035dc:	18fb      	adds	r3, r7, r3
 80035de:	70da      	strb	r2, [r3, #3]
	TFT_send_cmd(0x2A, &data_column[0], 4);
 80035e0:	230c      	movs	r3, #12
 80035e2:	18fb      	adds	r3, r7, r3
 80035e4:	2204      	movs	r2, #4
 80035e6:	0019      	movs	r1, r3
 80035e8:	202a      	movs	r0, #42	; 0x2a
 80035ea:	f7ff ff9d 	bl	8003528 <TFT_send_cmd>
}
 80035ee:	46c0      	nop			; (mov r8, r8)
 80035f0:	46bd      	mov	sp, r7
 80035f2:	b004      	add	sp, #16
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <TFT_set_row>:

void TFT_set_row(uint16_t row_start, uint16_t row_end) {
 80035f6:	b580      	push	{r7, lr}
 80035f8:	b084      	sub	sp, #16
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	0002      	movs	r2, r0
 80035fe:	1dbb      	adds	r3, r7, #6
 8003600:	801a      	strh	r2, [r3, #0]
 8003602:	1d3b      	adds	r3, r7, #4
 8003604:	1c0a      	adds	r2, r1, #0
 8003606:	801a      	strh	r2, [r3, #0]
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 8003608:	1dbb      	adds	r3, r7, #6
 800360a:	881b      	ldrh	r3, [r3, #0]
 800360c:	0a1b      	lsrs	r3, r3, #8
 800360e:	b29b      	uxth	r3, r3
 8003610:	b2da      	uxtb	r2, r3
 8003612:	230c      	movs	r3, #12
 8003614:	18fb      	adds	r3, r7, r3
 8003616:	701a      	strb	r2, [r3, #0]
							(uint8_t)(row_start & 0xFF),
 8003618:	1dbb      	adds	r3, r7, #6
 800361a:	881b      	ldrh	r3, [r3, #0]
 800361c:	b2da      	uxtb	r2, r3
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 800361e:	230c      	movs	r3, #12
 8003620:	18fb      	adds	r3, r7, r3
 8003622:	705a      	strb	r2, [r3, #1]
							(uint8_t)((row_end >> 8) & 0xFF),
 8003624:	1d3b      	adds	r3, r7, #4
 8003626:	881b      	ldrh	r3, [r3, #0]
 8003628:	0a1b      	lsrs	r3, r3, #8
 800362a:	b29b      	uxth	r3, r3
 800362c:	b2da      	uxtb	r2, r3
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 800362e:	230c      	movs	r3, #12
 8003630:	18fb      	adds	r3, r7, r3
 8003632:	709a      	strb	r2, [r3, #2]
							(uint8_t)(row_end & 0xFF)};
 8003634:	1d3b      	adds	r3, r7, #4
 8003636:	881b      	ldrh	r3, [r3, #0]
 8003638:	b2da      	uxtb	r2, r3
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 800363a:	230c      	movs	r3, #12
 800363c:	18fb      	adds	r3, r7, r3
 800363e:	70da      	strb	r2, [r3, #3]
	TFT_send_cmd(0x2B, &data_row[0], 4);
 8003640:	230c      	movs	r3, #12
 8003642:	18fb      	adds	r3, r7, r3
 8003644:	2204      	movs	r2, #4
 8003646:	0019      	movs	r1, r3
 8003648:	202b      	movs	r0, #43	; 0x2b
 800364a:	f7ff ff6d 	bl	8003528 <TFT_send_cmd>
}
 800364e:	46c0      	nop			; (mov r8, r8)
 8003650:	46bd      	mov	sp, r7
 8003652:	b004      	add	sp, #16
 8003654:	bd80      	pop	{r7, pc}
	...

08003658 <NVIC_EnableIRQ>:
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b082      	sub	sp, #8
 800365c:	af00      	add	r7, sp, #0
 800365e:	0002      	movs	r2, r0
 8003660:	1dfb      	adds	r3, r7, #7
 8003662:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003664:	4b06      	ldr	r3, [pc, #24]	; (8003680 <NVIC_EnableIRQ+0x28>)
 8003666:	1dfa      	adds	r2, r7, #7
 8003668:	7812      	ldrb	r2, [r2, #0]
 800366a:	0011      	movs	r1, r2
 800366c:	221f      	movs	r2, #31
 800366e:	400a      	ands	r2, r1
 8003670:	2101      	movs	r1, #1
 8003672:	4091      	lsls	r1, r2
 8003674:	000a      	movs	r2, r1
 8003676:	601a      	str	r2, [r3, #0]
}
 8003678:	46c0      	nop			; (mov r8, r8)
 800367a:	46bd      	mov	sp, r7
 800367c:	b002      	add	sp, #8
 800367e:	bd80      	pop	{r7, pc}
 8003680:	e000e100 	.word	0xe000e100

08003684 <NVIC_SetPriority>:
{
 8003684:	b5b0      	push	{r4, r5, r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0
 800368a:	0002      	movs	r2, r0
 800368c:	6039      	str	r1, [r7, #0]
 800368e:	1dfb      	adds	r3, r7, #7
 8003690:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8003692:	1dfb      	adds	r3, r7, #7
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	2b7f      	cmp	r3, #127	; 0x7f
 8003698:	d932      	bls.n	8003700 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800369a:	4c2f      	ldr	r4, [pc, #188]	; (8003758 <NVIC_SetPriority+0xd4>)
 800369c:	1dfb      	adds	r3, r7, #7
 800369e:	781b      	ldrb	r3, [r3, #0]
 80036a0:	001a      	movs	r2, r3
 80036a2:	230f      	movs	r3, #15
 80036a4:	4013      	ands	r3, r2
 80036a6:	3b08      	subs	r3, #8
 80036a8:	0899      	lsrs	r1, r3, #2
 80036aa:	4a2b      	ldr	r2, [pc, #172]	; (8003758 <NVIC_SetPriority+0xd4>)
 80036ac:	1dfb      	adds	r3, r7, #7
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	0018      	movs	r0, r3
 80036b2:	230f      	movs	r3, #15
 80036b4:	4003      	ands	r3, r0
 80036b6:	3b08      	subs	r3, #8
 80036b8:	089b      	lsrs	r3, r3, #2
 80036ba:	3306      	adds	r3, #6
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	18d3      	adds	r3, r2, r3
 80036c0:	3304      	adds	r3, #4
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	1dfa      	adds	r2, r7, #7
 80036c6:	7812      	ldrb	r2, [r2, #0]
 80036c8:	0010      	movs	r0, r2
 80036ca:	2203      	movs	r2, #3
 80036cc:	4002      	ands	r2, r0
 80036ce:	00d2      	lsls	r2, r2, #3
 80036d0:	20ff      	movs	r0, #255	; 0xff
 80036d2:	4090      	lsls	r0, r2
 80036d4:	0002      	movs	r2, r0
 80036d6:	43d2      	mvns	r2, r2
 80036d8:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	019b      	lsls	r3, r3, #6
 80036de:	20ff      	movs	r0, #255	; 0xff
 80036e0:	4018      	ands	r0, r3
 80036e2:	1dfb      	adds	r3, r7, #7
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	001d      	movs	r5, r3
 80036e8:	2303      	movs	r3, #3
 80036ea:	402b      	ands	r3, r5
 80036ec:	00db      	lsls	r3, r3, #3
 80036ee:	4098      	lsls	r0, r3
 80036f0:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036f2:	431a      	orrs	r2, r3
 80036f4:	1d8b      	adds	r3, r1, #6
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	18e3      	adds	r3, r4, r3
 80036fa:	3304      	adds	r3, #4
 80036fc:	601a      	str	r2, [r3, #0]
}
 80036fe:	e027      	b.n	8003750 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003700:	4c16      	ldr	r4, [pc, #88]	; (800375c <NVIC_SetPriority+0xd8>)
 8003702:	1dfb      	adds	r3, r7, #7
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	b25b      	sxtb	r3, r3
 8003708:	089b      	lsrs	r3, r3, #2
 800370a:	4914      	ldr	r1, [pc, #80]	; (800375c <NVIC_SetPriority+0xd8>)
 800370c:	1dfa      	adds	r2, r7, #7
 800370e:	7812      	ldrb	r2, [r2, #0]
 8003710:	b252      	sxtb	r2, r2
 8003712:	0892      	lsrs	r2, r2, #2
 8003714:	32c0      	adds	r2, #192	; 0xc0
 8003716:	0092      	lsls	r2, r2, #2
 8003718:	5852      	ldr	r2, [r2, r1]
 800371a:	1df9      	adds	r1, r7, #7
 800371c:	7809      	ldrb	r1, [r1, #0]
 800371e:	0008      	movs	r0, r1
 8003720:	2103      	movs	r1, #3
 8003722:	4001      	ands	r1, r0
 8003724:	00c9      	lsls	r1, r1, #3
 8003726:	20ff      	movs	r0, #255	; 0xff
 8003728:	4088      	lsls	r0, r1
 800372a:	0001      	movs	r1, r0
 800372c:	43c9      	mvns	r1, r1
 800372e:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	0192      	lsls	r2, r2, #6
 8003734:	20ff      	movs	r0, #255	; 0xff
 8003736:	4010      	ands	r0, r2
 8003738:	1dfa      	adds	r2, r7, #7
 800373a:	7812      	ldrb	r2, [r2, #0]
 800373c:	0015      	movs	r5, r2
 800373e:	2203      	movs	r2, #3
 8003740:	402a      	ands	r2, r5
 8003742:	00d2      	lsls	r2, r2, #3
 8003744:	4090      	lsls	r0, r2
 8003746:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003748:	430a      	orrs	r2, r1
 800374a:	33c0      	adds	r3, #192	; 0xc0
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	511a      	str	r2, [r3, r4]
}
 8003750:	46c0      	nop			; (mov r8, r8)
 8003752:	46bd      	mov	sp, r7
 8003754:	b002      	add	sp, #8
 8003756:	bdb0      	pop	{r4, r5, r7, pc}
 8003758:	e000ed00 	.word	0xe000ed00
 800375c:	e000e100 	.word	0xe000e100

08003760 <DMA1_Channel4_5_IRQHandler>:

#include "UART_for_PC.h"

uint8_t rx_data_state = DATA_WAITING;

void DMA1_Channel4_5_IRQHandler(void) {
 8003760:	b580      	push	{r7, lr}
 8003762:	af00      	add	r7, sp, #0
	if ((DMA1->ISR & DMA_ISR_TCIF4) == DMA_ISR_TCIF4) {
 8003764:	4b15      	ldr	r3, [pc, #84]	; (80037bc <DMA1_Channel4_5_IRQHandler+0x5c>)
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	2380      	movs	r3, #128	; 0x80
 800376a:	019b      	lsls	r3, r3, #6
 800376c:	401a      	ands	r2, r3
 800376e:	2380      	movs	r3, #128	; 0x80
 8003770:	019b      	lsls	r3, r3, #6
 8003772:	429a      	cmp	r2, r3
 8003774:	d10c      	bne.n	8003790 <DMA1_Channel4_5_IRQHandler+0x30>
		DMA1->IFCR |= DMA_IFCR_CTCIF4;
 8003776:	4b11      	ldr	r3, [pc, #68]	; (80037bc <DMA1_Channel4_5_IRQHandler+0x5c>)
 8003778:	4a10      	ldr	r2, [pc, #64]	; (80037bc <DMA1_Channel4_5_IRQHandler+0x5c>)
 800377a:	6852      	ldr	r2, [r2, #4]
 800377c:	2180      	movs	r1, #128	; 0x80
 800377e:	0189      	lsls	r1, r1, #6
 8003780:	430a      	orrs	r2, r1
 8003782:	605a      	str	r2, [r3, #4]
		DMA1_Channel4->CCR &= ~DMA_CCR_EN;
 8003784:	4b0e      	ldr	r3, [pc, #56]	; (80037c0 <DMA1_Channel4_5_IRQHandler+0x60>)
 8003786:	4a0e      	ldr	r2, [pc, #56]	; (80037c0 <DMA1_Channel4_5_IRQHandler+0x60>)
 8003788:	6812      	ldr	r2, [r2, #0]
 800378a:	2101      	movs	r1, #1
 800378c:	438a      	bics	r2, r1
 800378e:	601a      	str	r2, [r3, #0]
	}
	if ((DMA1->ISR & DMA_ISR_TCIF5) == DMA_ISR_TCIF5) {
 8003790:	4b0a      	ldr	r3, [pc, #40]	; (80037bc <DMA1_Channel4_5_IRQHandler+0x5c>)
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	2380      	movs	r3, #128	; 0x80
 8003796:	029b      	lsls	r3, r3, #10
 8003798:	401a      	ands	r2, r3
 800379a:	2380      	movs	r3, #128	; 0x80
 800379c:	029b      	lsls	r3, r3, #10
 800379e:	429a      	cmp	r2, r3
 80037a0:	d109      	bne.n	80037b6 <DMA1_Channel4_5_IRQHandler+0x56>
		DMA1->IFCR |= DMA_IFCR_CTCIF5;
 80037a2:	4b06      	ldr	r3, [pc, #24]	; (80037bc <DMA1_Channel4_5_IRQHandler+0x5c>)
 80037a4:	4a05      	ldr	r2, [pc, #20]	; (80037bc <DMA1_Channel4_5_IRQHandler+0x5c>)
 80037a6:	6852      	ldr	r2, [r2, #4]
 80037a8:	2180      	movs	r1, #128	; 0x80
 80037aa:	0289      	lsls	r1, r1, #10
 80037ac:	430a      	orrs	r2, r1
 80037ae:	605a      	str	r2, [r3, #4]
		rx_data_state = DATA_IN_BUF;
 80037b0:	4b04      	ldr	r3, [pc, #16]	; (80037c4 <DMA1_Channel4_5_IRQHandler+0x64>)
 80037b2:	2201      	movs	r2, #1
 80037b4:	701a      	strb	r2, [r3, #0]
	}
}
 80037b6:	46c0      	nop			; (mov r8, r8)
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	40020000 	.word	0x40020000
 80037c0:	40020044 	.word	0x40020044
 80037c4:	20000092 	.word	0x20000092

080037c8 <init_GPIO_for_USART>:

void init_GPIO_for_USART() {
 80037c8:	b580      	push	{r7, lr}
 80037ca:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 80037cc:	4b12      	ldr	r3, [pc, #72]	; (8003818 <init_GPIO_for_USART+0x50>)
 80037ce:	4a12      	ldr	r2, [pc, #72]	; (8003818 <init_GPIO_for_USART+0x50>)
 80037d0:	6952      	ldr	r2, [r2, #20]
 80037d2:	2180      	movs	r1, #128	; 0x80
 80037d4:	0289      	lsls	r1, r1, #10
 80037d6:	430a      	orrs	r2, r1
 80037d8:	615a      	str	r2, [r3, #20]
	//IO - AF
	PORT_USART->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR9 | GPIO_OSPEEDER_OSPEEDR10;
 80037da:	2390      	movs	r3, #144	; 0x90
 80037dc:	05db      	lsls	r3, r3, #23
 80037de:	2290      	movs	r2, #144	; 0x90
 80037e0:	05d2      	lsls	r2, r2, #23
 80037e2:	6892      	ldr	r2, [r2, #8]
 80037e4:	21f0      	movs	r1, #240	; 0xf0
 80037e6:	0389      	lsls	r1, r1, #14
 80037e8:	430a      	orrs	r2, r1
 80037ea:	609a      	str	r2, [r3, #8]
	PORT_USART->MODER |= GPIO_USART_TX | GPIO_USART_RX;
 80037ec:	2390      	movs	r3, #144	; 0x90
 80037ee:	05db      	lsls	r3, r3, #23
 80037f0:	2290      	movs	r2, #144	; 0x90
 80037f2:	05d2      	lsls	r2, r2, #23
 80037f4:	6812      	ldr	r2, [r2, #0]
 80037f6:	21a0      	movs	r1, #160	; 0xa0
 80037f8:	0389      	lsls	r1, r1, #14
 80037fa:	430a      	orrs	r2, r1
 80037fc:	601a      	str	r2, [r3, #0]
	//AF1 on PA9(UART_TX) and PA10(UART_RX)
	PORT_USART->AFR[1] |= (1 << GPIO_AFRH_AFRH1_Pos) | (1 << GPIO_AFRH_AFRH2_Pos);
 80037fe:	2390      	movs	r3, #144	; 0x90
 8003800:	05db      	lsls	r3, r3, #23
 8003802:	2290      	movs	r2, #144	; 0x90
 8003804:	05d2      	lsls	r2, r2, #23
 8003806:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003808:	2188      	movs	r1, #136	; 0x88
 800380a:	0049      	lsls	r1, r1, #1
 800380c:	430a      	orrs	r2, r1
 800380e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003810:	46c0      	nop			; (mov r8, r8)
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	46c0      	nop			; (mov r8, r8)
 8003818:	40021000 	.word	0x40021000

0800381c <init_USART>:

void init_USART() {
 800381c:	b5b0      	push	{r4, r5, r7, lr}
 800381e:	af00      	add	r7, sp, #0
	init_GPIO_for_USART();
 8003820:	f7ff ffd2 	bl	80037c8 <init_GPIO_for_USART>
	init_DMA_for_USART();
 8003824:	f000 f82c 	bl	8003880 <init_DMA_for_USART>

	RCC->APB2ENR |= RCC_USART;
 8003828:	4b12      	ldr	r3, [pc, #72]	; (8003874 <init_USART+0x58>)
 800382a:	4a12      	ldr	r2, [pc, #72]	; (8003874 <init_USART+0x58>)
 800382c:	6992      	ldr	r2, [r2, #24]
 800382e:	2180      	movs	r1, #128	; 0x80
 8003830:	01c9      	lsls	r1, r1, #7
 8003832:	430a      	orrs	r2, r1
 8003834:	619a      	str	r2, [r3, #24]
	USART->CR1 |= USART_CR1_TE | USART_CR1_RE;
 8003836:	4b10      	ldr	r3, [pc, #64]	; (8003878 <init_USART+0x5c>)
 8003838:	4a0f      	ldr	r2, [pc, #60]	; (8003878 <init_USART+0x5c>)
 800383a:	6812      	ldr	r2, [r2, #0]
 800383c:	210c      	movs	r1, #12
 800383e:	430a      	orrs	r2, r1
 8003840:	601a      	str	r2, [r3, #0]
	USART->BRR = SystemCoreClock / 115200;
 8003842:	4c0d      	ldr	r4, [pc, #52]	; (8003878 <init_USART+0x5c>)
 8003844:	4b0d      	ldr	r3, [pc, #52]	; (800387c <init_USART+0x60>)
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	23e1      	movs	r3, #225	; 0xe1
 800384a:	0259      	lsls	r1, r3, #9
 800384c:	0010      	movs	r0, r2
 800384e:	f7fc fc5b 	bl	8000108 <__udivsi3>
 8003852:	0003      	movs	r3, r0
 8003854:	60e3      	str	r3, [r4, #12]
	USART->CR3 |= USART_CR3_DMAT | USART_CR3_DMAR;
 8003856:	4b08      	ldr	r3, [pc, #32]	; (8003878 <init_USART+0x5c>)
 8003858:	4a07      	ldr	r2, [pc, #28]	; (8003878 <init_USART+0x5c>)
 800385a:	6892      	ldr	r2, [r2, #8]
 800385c:	21c0      	movs	r1, #192	; 0xc0
 800385e:	430a      	orrs	r2, r1
 8003860:	609a      	str	r2, [r3, #8]
	USART->CR1 |= USART_CR1_UE;
 8003862:	4b05      	ldr	r3, [pc, #20]	; (8003878 <init_USART+0x5c>)
 8003864:	4a04      	ldr	r2, [pc, #16]	; (8003878 <init_USART+0x5c>)
 8003866:	6812      	ldr	r2, [r2, #0]
 8003868:	2101      	movs	r1, #1
 800386a:	430a      	orrs	r2, r1
 800386c:	601a      	str	r2, [r3, #0]
}
 800386e:	46c0      	nop			; (mov r8, r8)
 8003870:	46bd      	mov	sp, r7
 8003872:	bdb0      	pop	{r4, r5, r7, pc}
 8003874:	40021000 	.word	0x40021000
 8003878:	40013800 	.word	0x40013800
 800387c:	20000000 	.word	0x20000000

08003880 <init_DMA_for_USART>:


void init_DMA_for_USART() {
 8003880:	b580      	push	{r7, lr}
 8003882:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_DMAEN;
 8003884:	4b29      	ldr	r3, [pc, #164]	; (800392c <init_DMA_for_USART+0xac>)
 8003886:	4a29      	ldr	r2, [pc, #164]	; (800392c <init_DMA_for_USART+0xac>)
 8003888:	6952      	ldr	r2, [r2, #20]
 800388a:	2101      	movs	r1, #1
 800388c:	430a      	orrs	r2, r1
 800388e:	615a      	str	r2, [r3, #20]
	//remap USART1 DMA on channel 4 and 5
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8003890:	4b26      	ldr	r3, [pc, #152]	; (800392c <init_DMA_for_USART+0xac>)
 8003892:	4a26      	ldr	r2, [pc, #152]	; (800392c <init_DMA_for_USART+0xac>)
 8003894:	6992      	ldr	r2, [r2, #24]
 8003896:	2101      	movs	r1, #1
 8003898:	430a      	orrs	r2, r1
 800389a:	619a      	str	r2, [r3, #24]
	SYSCFG->CFGR1 |= SYSCFG_CFGR1_USART1RX_DMA_RMP | SYSCFG_CFGR1_USART1TX_DMA_RMP;
 800389c:	4b24      	ldr	r3, [pc, #144]	; (8003930 <init_DMA_for_USART+0xb0>)
 800389e:	4a24      	ldr	r2, [pc, #144]	; (8003930 <init_DMA_for_USART+0xb0>)
 80038a0:	6812      	ldr	r2, [r2, #0]
 80038a2:	21c0      	movs	r1, #192	; 0xc0
 80038a4:	00c9      	lsls	r1, r1, #3
 80038a6:	430a      	orrs	r2, r1
 80038a8:	601a      	str	r2, [r3, #0]

	//USART TX channel - 4
	DMA1_Channel4->CCR |= DMA_CCR_DIR | DMA_CCR_MINC;
 80038aa:	4b22      	ldr	r3, [pc, #136]	; (8003934 <init_DMA_for_USART+0xb4>)
 80038ac:	4a21      	ldr	r2, [pc, #132]	; (8003934 <init_DMA_for_USART+0xb4>)
 80038ae:	6812      	ldr	r2, [r2, #0]
 80038b0:	2190      	movs	r1, #144	; 0x90
 80038b2:	430a      	orrs	r2, r1
 80038b4:	601a      	str	r2, [r3, #0]
	DMA1_Channel4->CMAR = (uint32_t)(&UART_tx_buf[0]);
 80038b6:	4b1f      	ldr	r3, [pc, #124]	; (8003934 <init_DMA_for_USART+0xb4>)
 80038b8:	4a1f      	ldr	r2, [pc, #124]	; (8003938 <init_DMA_for_USART+0xb8>)
 80038ba:	60da      	str	r2, [r3, #12]
	DMA1_Channel4->CPAR = (uint32_t)(&(USART->TDR));
 80038bc:	4b1d      	ldr	r3, [pc, #116]	; (8003934 <init_DMA_for_USART+0xb4>)
 80038be:	4a1f      	ldr	r2, [pc, #124]	; (800393c <init_DMA_for_USART+0xbc>)
 80038c0:	609a      	str	r2, [r3, #8]
	DMA1_Channel4->CCR |= DMA_CCR_TCIE;
 80038c2:	4b1c      	ldr	r3, [pc, #112]	; (8003934 <init_DMA_for_USART+0xb4>)
 80038c4:	4a1b      	ldr	r2, [pc, #108]	; (8003934 <init_DMA_for_USART+0xb4>)
 80038c6:	6812      	ldr	r2, [r2, #0]
 80038c8:	2102      	movs	r1, #2
 80038ca:	430a      	orrs	r2, r1
 80038cc:	601a      	str	r2, [r3, #0]
	DMA1_Channel4->CNDTR = 0;
 80038ce:	4b19      	ldr	r3, [pc, #100]	; (8003934 <init_DMA_for_USART+0xb4>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	605a      	str	r2, [r3, #4]

	//USART RX channel - 5
	DMA1_Channel5->CCR &= ~DMA_CCR_DIR;
 80038d4:	4b1a      	ldr	r3, [pc, #104]	; (8003940 <init_DMA_for_USART+0xc0>)
 80038d6:	4a1a      	ldr	r2, [pc, #104]	; (8003940 <init_DMA_for_USART+0xc0>)
 80038d8:	6812      	ldr	r2, [r2, #0]
 80038da:	2110      	movs	r1, #16
 80038dc:	438a      	bics	r2, r1
 80038de:	601a      	str	r2, [r3, #0]
	DMA1_Channel5->CCR |= DMA_CCR_MINC | DMA_CCR_CIRC;
 80038e0:	4b17      	ldr	r3, [pc, #92]	; (8003940 <init_DMA_for_USART+0xc0>)
 80038e2:	4a17      	ldr	r2, [pc, #92]	; (8003940 <init_DMA_for_USART+0xc0>)
 80038e4:	6812      	ldr	r2, [r2, #0]
 80038e6:	21a0      	movs	r1, #160	; 0xa0
 80038e8:	430a      	orrs	r2, r1
 80038ea:	601a      	str	r2, [r3, #0]
	DMA1_Channel5->CMAR = (uint32_t)(&(UART_rx_buf[0]));
 80038ec:	4b14      	ldr	r3, [pc, #80]	; (8003940 <init_DMA_for_USART+0xc0>)
 80038ee:	4a15      	ldr	r2, [pc, #84]	; (8003944 <init_DMA_for_USART+0xc4>)
 80038f0:	60da      	str	r2, [r3, #12]
	DMA1_Channel5->CPAR = (uint32_t)(&(USART->RDR));
 80038f2:	4b13      	ldr	r3, [pc, #76]	; (8003940 <init_DMA_for_USART+0xc0>)
 80038f4:	4a14      	ldr	r2, [pc, #80]	; (8003948 <init_DMA_for_USART+0xc8>)
 80038f6:	609a      	str	r2, [r3, #8]
	DMA1_Channel5->CNDTR = 2;
 80038f8:	4b11      	ldr	r3, [pc, #68]	; (8003940 <init_DMA_for_USART+0xc0>)
 80038fa:	2202      	movs	r2, #2
 80038fc:	605a      	str	r2, [r3, #4]
	DMA1_Channel5->CCR |= DMA_CCR_TCIE;
 80038fe:	4b10      	ldr	r3, [pc, #64]	; (8003940 <init_DMA_for_USART+0xc0>)
 8003900:	4a0f      	ldr	r2, [pc, #60]	; (8003940 <init_DMA_for_USART+0xc0>)
 8003902:	6812      	ldr	r2, [r2, #0]
 8003904:	2102      	movs	r1, #2
 8003906:	430a      	orrs	r2, r1
 8003908:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 800390a:	200b      	movs	r0, #11
 800390c:	f7ff fea4 	bl	8003658 <NVIC_EnableIRQ>
	NVIC_SetPriority(DMA1_Channel4_5_IRQn, 3);
 8003910:	2103      	movs	r1, #3
 8003912:	200b      	movs	r0, #11
 8003914:	f7ff feb6 	bl	8003684 <NVIC_SetPriority>

	DMA1_Channel5->CCR |= DMA_CCR_EN;
 8003918:	4b09      	ldr	r3, [pc, #36]	; (8003940 <init_DMA_for_USART+0xc0>)
 800391a:	4a09      	ldr	r2, [pc, #36]	; (8003940 <init_DMA_for_USART+0xc0>)
 800391c:	6812      	ldr	r2, [r2, #0]
 800391e:	2101      	movs	r1, #1
 8003920:	430a      	orrs	r2, r1
 8003922:	601a      	str	r2, [r3, #0]
}
 8003924:	46c0      	nop			; (mov r8, r8)
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	46c0      	nop			; (mov r8, r8)
 800392c:	40021000 	.word	0x40021000
 8003930:	40010000 	.word	0x40010000
 8003934:	40020044 	.word	0x40020044
 8003938:	200000a8 	.word	0x200000a8
 800393c:	40013828 	.word	0x40013828
 8003940:	40020058 	.word	0x40020058
 8003944:	200000fc 	.word	0x200000fc
 8003948:	40013824 	.word	0x40013824

0800394c <UART_send_temperature>:

void UART_send_temperature(uint8_t* char_output, uint8_t char__output_size, uint8_t address) {
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	0008      	movs	r0, r1
 8003956:	0011      	movs	r1, r2
 8003958:	1cfb      	adds	r3, r7, #3
 800395a:	1c02      	adds	r2, r0, #0
 800395c:	701a      	strb	r2, [r3, #0]
 800395e:	1cbb      	adds	r3, r7, #2
 8003960:	1c0a      	adds	r2, r1, #0
 8003962:	701a      	strb	r2, [r3, #0]
	UART_tx_buf[0] = START_BYTE;
 8003964:	4b1f      	ldr	r3, [pc, #124]	; (80039e4 <UART_send_temperature+0x98>)
 8003966:	2201      	movs	r2, #1
 8003968:	701a      	strb	r2, [r3, #0]
	UART_tx_buf[1] = address;
 800396a:	4b1e      	ldr	r3, [pc, #120]	; (80039e4 <UART_send_temperature+0x98>)
 800396c:	1cba      	adds	r2, r7, #2
 800396e:	7812      	ldrb	r2, [r2, #0]
 8003970:	705a      	strb	r2, [r3, #1]
	for(int i = 0; i < char__output_size; i++)
 8003972:	2300      	movs	r3, #0
 8003974:	60fb      	str	r3, [r7, #12]
 8003976:	e00a      	b.n	800398e <UART_send_temperature+0x42>
		UART_tx_buf[i + 2] = char_output[i];
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	3302      	adds	r3, #2
 800397c:	68fa      	ldr	r2, [r7, #12]
 800397e:	6879      	ldr	r1, [r7, #4]
 8003980:	188a      	adds	r2, r1, r2
 8003982:	7811      	ldrb	r1, [r2, #0]
 8003984:	4a17      	ldr	r2, [pc, #92]	; (80039e4 <UART_send_temperature+0x98>)
 8003986:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < char__output_size; i++)
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	3301      	adds	r3, #1
 800398c:	60fb      	str	r3, [r7, #12]
 800398e:	1cfb      	adds	r3, r7, #3
 8003990:	781a      	ldrb	r2, [r3, #0]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	429a      	cmp	r2, r3
 8003996:	dcef      	bgt.n	8003978 <UART_send_temperature+0x2c>
	UART_tx_buf[2 + char__output_size] = END_BYTE;
 8003998:	1cfb      	adds	r3, r7, #3
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	3302      	adds	r3, #2
 800399e:	4a11      	ldr	r2, [pc, #68]	; (80039e4 <UART_send_temperature+0x98>)
 80039a0:	2109      	movs	r1, #9
 80039a2:	54d1      	strb	r1, [r2, r3]

	DMA1_Channel4->CNDTR = char__output_size + 3;
 80039a4:	4b10      	ldr	r3, [pc, #64]	; (80039e8 <UART_send_temperature+0x9c>)
 80039a6:	1cfa      	adds	r2, r7, #3
 80039a8:	7812      	ldrb	r2, [r2, #0]
 80039aa:	3203      	adds	r2, #3
 80039ac:	605a      	str	r2, [r3, #4]
	DMA1_Channel4->CCR |= DMA_CCR_EN;
 80039ae:	4b0e      	ldr	r3, [pc, #56]	; (80039e8 <UART_send_temperature+0x9c>)
 80039b0:	4a0d      	ldr	r2, [pc, #52]	; (80039e8 <UART_send_temperature+0x9c>)
 80039b2:	6812      	ldr	r2, [r2, #0]
 80039b4:	2101      	movs	r1, #1
 80039b6:	430a      	orrs	r2, r1
 80039b8:	601a      	str	r2, [r3, #0]
	while(DMA1_Channel4->CCR & DMA_CCR_EN);
 80039ba:	46c0      	nop			; (mov r8, r8)
 80039bc:	4b0a      	ldr	r3, [pc, #40]	; (80039e8 <UART_send_temperature+0x9c>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2201      	movs	r2, #1
 80039c2:	4013      	ands	r3, r2
 80039c4:	d1fa      	bne.n	80039bc <UART_send_temperature+0x70>
	for(int i = 0; i < 300; i++);
 80039c6:	2300      	movs	r3, #0
 80039c8:	60bb      	str	r3, [r7, #8]
 80039ca:	e002      	b.n	80039d2 <UART_send_temperature+0x86>
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	3301      	adds	r3, #1
 80039d0:	60bb      	str	r3, [r7, #8]
 80039d2:	68ba      	ldr	r2, [r7, #8]
 80039d4:	232c      	movs	r3, #44	; 0x2c
 80039d6:	33ff      	adds	r3, #255	; 0xff
 80039d8:	429a      	cmp	r2, r3
 80039da:	ddf7      	ble.n	80039cc <UART_send_temperature+0x80>
}
 80039dc:	46c0      	nop			; (mov r8, r8)
 80039de:	46bd      	mov	sp, r7
 80039e0:	b004      	add	sp, #16
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	200000a8 	.word	0x200000a8
 80039e8:	40020044 	.word	0x40020044

080039ec <NVIC_EnableIRQ>:
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b082      	sub	sp, #8
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	0002      	movs	r2, r0
 80039f4:	1dfb      	adds	r3, r7, #7
 80039f6:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80039f8:	4b06      	ldr	r3, [pc, #24]	; (8003a14 <NVIC_EnableIRQ+0x28>)
 80039fa:	1dfa      	adds	r2, r7, #7
 80039fc:	7812      	ldrb	r2, [r2, #0]
 80039fe:	0011      	movs	r1, r2
 8003a00:	221f      	movs	r2, #31
 8003a02:	400a      	ands	r2, r1
 8003a04:	2101      	movs	r1, #1
 8003a06:	4091      	lsls	r1, r2
 8003a08:	000a      	movs	r2, r1
 8003a0a:	601a      	str	r2, [r3, #0]
}
 8003a0c:	46c0      	nop			; (mov r8, r8)
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	b002      	add	sp, #8
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	e000e100 	.word	0xe000e100

08003a18 <NVIC_SetPriority>:
{
 8003a18:	b5b0      	push	{r4, r5, r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	0002      	movs	r2, r0
 8003a20:	6039      	str	r1, [r7, #0]
 8003a22:	1dfb      	adds	r3, r7, #7
 8003a24:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8003a26:	1dfb      	adds	r3, r7, #7
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	2b7f      	cmp	r3, #127	; 0x7f
 8003a2c:	d932      	bls.n	8003a94 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a2e:	4c2f      	ldr	r4, [pc, #188]	; (8003aec <NVIC_SetPriority+0xd4>)
 8003a30:	1dfb      	adds	r3, r7, #7
 8003a32:	781b      	ldrb	r3, [r3, #0]
 8003a34:	001a      	movs	r2, r3
 8003a36:	230f      	movs	r3, #15
 8003a38:	4013      	ands	r3, r2
 8003a3a:	3b08      	subs	r3, #8
 8003a3c:	0899      	lsrs	r1, r3, #2
 8003a3e:	4a2b      	ldr	r2, [pc, #172]	; (8003aec <NVIC_SetPriority+0xd4>)
 8003a40:	1dfb      	adds	r3, r7, #7
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	0018      	movs	r0, r3
 8003a46:	230f      	movs	r3, #15
 8003a48:	4003      	ands	r3, r0
 8003a4a:	3b08      	subs	r3, #8
 8003a4c:	089b      	lsrs	r3, r3, #2
 8003a4e:	3306      	adds	r3, #6
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	18d3      	adds	r3, r2, r3
 8003a54:	3304      	adds	r3, #4
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	1dfa      	adds	r2, r7, #7
 8003a5a:	7812      	ldrb	r2, [r2, #0]
 8003a5c:	0010      	movs	r0, r2
 8003a5e:	2203      	movs	r2, #3
 8003a60:	4002      	ands	r2, r0
 8003a62:	00d2      	lsls	r2, r2, #3
 8003a64:	20ff      	movs	r0, #255	; 0xff
 8003a66:	4090      	lsls	r0, r2
 8003a68:	0002      	movs	r2, r0
 8003a6a:	43d2      	mvns	r2, r2
 8003a6c:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	019b      	lsls	r3, r3, #6
 8003a72:	20ff      	movs	r0, #255	; 0xff
 8003a74:	4018      	ands	r0, r3
 8003a76:	1dfb      	adds	r3, r7, #7
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	001d      	movs	r5, r3
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	402b      	ands	r3, r5
 8003a80:	00db      	lsls	r3, r3, #3
 8003a82:	4098      	lsls	r0, r3
 8003a84:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a86:	431a      	orrs	r2, r3
 8003a88:	1d8b      	adds	r3, r1, #6
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	18e3      	adds	r3, r4, r3
 8003a8e:	3304      	adds	r3, #4
 8003a90:	601a      	str	r2, [r3, #0]
}
 8003a92:	e027      	b.n	8003ae4 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a94:	4c16      	ldr	r4, [pc, #88]	; (8003af0 <NVIC_SetPriority+0xd8>)
 8003a96:	1dfb      	adds	r3, r7, #7
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	b25b      	sxtb	r3, r3
 8003a9c:	089b      	lsrs	r3, r3, #2
 8003a9e:	4914      	ldr	r1, [pc, #80]	; (8003af0 <NVIC_SetPriority+0xd8>)
 8003aa0:	1dfa      	adds	r2, r7, #7
 8003aa2:	7812      	ldrb	r2, [r2, #0]
 8003aa4:	b252      	sxtb	r2, r2
 8003aa6:	0892      	lsrs	r2, r2, #2
 8003aa8:	32c0      	adds	r2, #192	; 0xc0
 8003aaa:	0092      	lsls	r2, r2, #2
 8003aac:	5852      	ldr	r2, [r2, r1]
 8003aae:	1df9      	adds	r1, r7, #7
 8003ab0:	7809      	ldrb	r1, [r1, #0]
 8003ab2:	0008      	movs	r0, r1
 8003ab4:	2103      	movs	r1, #3
 8003ab6:	4001      	ands	r1, r0
 8003ab8:	00c9      	lsls	r1, r1, #3
 8003aba:	20ff      	movs	r0, #255	; 0xff
 8003abc:	4088      	lsls	r0, r1
 8003abe:	0001      	movs	r1, r0
 8003ac0:	43c9      	mvns	r1, r1
 8003ac2:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003ac4:	683a      	ldr	r2, [r7, #0]
 8003ac6:	0192      	lsls	r2, r2, #6
 8003ac8:	20ff      	movs	r0, #255	; 0xff
 8003aca:	4010      	ands	r0, r2
 8003acc:	1dfa      	adds	r2, r7, #7
 8003ace:	7812      	ldrb	r2, [r2, #0]
 8003ad0:	0015      	movs	r5, r2
 8003ad2:	2203      	movs	r2, #3
 8003ad4:	402a      	ands	r2, r5
 8003ad6:	00d2      	lsls	r2, r2, #3
 8003ad8:	4090      	lsls	r0, r2
 8003ada:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003adc:	430a      	orrs	r2, r1
 8003ade:	33c0      	adds	r3, #192	; 0xc0
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	511a      	str	r2, [r3, r4]
}
 8003ae4:	46c0      	nop			; (mov r8, r8)
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	b002      	add	sp, #8
 8003aea:	bdb0      	pop	{r4, r5, r7, pc}
 8003aec:	e000ed00 	.word	0xe000ed00
 8003af0:	e000e100 	.word	0xe000e100

08003af4 <TIM2_IRQHandler>:
#include "ds18b20.h"

uint8_t ds_buff[9];
uint16_t temp;

void TIM2_IRQHandler() {
 8003af4:	b580      	push	{r7, lr}
 8003af6:	af00      	add	r7, sp, #0
	TIM2->SR &= ~TIM_SR_UIF;
 8003af8:	2380      	movs	r3, #128	; 0x80
 8003afa:	05db      	lsls	r3, r3, #23
 8003afc:	2280      	movs	r2, #128	; 0x80
 8003afe:	05d2      	lsls	r2, r2, #23
 8003b00:	6912      	ldr	r2, [r2, #16]
 8003b02:	2101      	movs	r1, #1
 8003b04:	438a      	bics	r2, r1
 8003b06:	611a      	str	r2, [r3, #16]
	TIM2->CR1 &= ~TIM_CR1_CEN;
 8003b08:	2380      	movs	r3, #128	; 0x80
 8003b0a:	05db      	lsls	r3, r3, #23
 8003b0c:	2280      	movs	r2, #128	; 0x80
 8003b0e:	05d2      	lsls	r2, r2, #23
 8003b10:	6812      	ldr	r2, [r2, #0]
 8003b12:	2101      	movs	r1, #1
 8003b14:	438a      	bics	r2, r1
 8003b16:	601a      	str	r2, [r3, #0]
	if(program_task == TEMPERATURE_CONVERTING)
 8003b18:	4b04      	ldr	r3, [pc, #16]	; (8003b2c <TIM2_IRQHandler+0x38>)
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	2b02      	cmp	r3, #2
 8003b1e:	d102      	bne.n	8003b26 <TIM2_IRQHandler+0x32>
		program_task = TEMPERATURE_READING;
 8003b20:	4b02      	ldr	r3, [pc, #8]	; (8003b2c <TIM2_IRQHandler+0x38>)
 8003b22:	2203      	movs	r2, #3
 8003b24:	701a      	strb	r2, [r3, #0]
}
 8003b26:	46c0      	nop			; (mov r8, r8)
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	20000093 	.word	0x20000093

08003b30 <init_ds>:

void init_ds() {
 8003b30:	b580      	push	{r7, lr}
 8003b32:	af00      	add	r7, sp, #0
	init_Gpio_for_ds();
 8003b34:	f000 f808 	bl	8003b48 <init_Gpio_for_ds>
	init_tim3_for_us();
 8003b38:	f000 f82c 	bl	8003b94 <init_tim3_for_us>
	init_tim2_for_delay();
 8003b3c:	f000 f844 	bl	8003bc8 <init_tim2_for_delay>
}
 8003b40:	46c0      	nop			; (mov r8, r8)
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
	...

08003b48 <init_Gpio_for_ds>:

void init_Gpio_for_ds() {
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_PORT_DS18B20;
 8003b4c:	4b0f      	ldr	r3, [pc, #60]	; (8003b8c <init_Gpio_for_ds+0x44>)
 8003b4e:	4a0f      	ldr	r2, [pc, #60]	; (8003b8c <init_Gpio_for_ds+0x44>)
 8003b50:	6952      	ldr	r2, [r2, #20]
 8003b52:	2180      	movs	r1, #128	; 0x80
 8003b54:	02c9      	lsls	r1, r1, #11
 8003b56:	430a      	orrs	r2, r1
 8003b58:	615a      	str	r2, [r3, #20]
	PORT_DS18B20->MODER |= GPIO_MODER_DS18B20;
 8003b5a:	4b0d      	ldr	r3, [pc, #52]	; (8003b90 <init_Gpio_for_ds+0x48>)
 8003b5c:	4a0c      	ldr	r2, [pc, #48]	; (8003b90 <init_Gpio_for_ds+0x48>)
 8003b5e:	6812      	ldr	r2, [r2, #0]
 8003b60:	2180      	movs	r1, #128	; 0x80
 8003b62:	02c9      	lsls	r1, r1, #11
 8003b64:	430a      	orrs	r2, r1
 8003b66:	601a      	str	r2, [r3, #0]
	PORT_DS18B20->OTYPER |= GPIO_OTYPER_DS18B20;
 8003b68:	4b09      	ldr	r3, [pc, #36]	; (8003b90 <init_Gpio_for_ds+0x48>)
 8003b6a:	4a09      	ldr	r2, [pc, #36]	; (8003b90 <init_Gpio_for_ds+0x48>)
 8003b6c:	6852      	ldr	r2, [r2, #4]
 8003b6e:	2180      	movs	r1, #128	; 0x80
 8003b70:	0089      	lsls	r1, r1, #2
 8003b72:	430a      	orrs	r2, r1
 8003b74:	605a      	str	r2, [r3, #4]
	PORT_DS18B20->ODR |= (1 << PIN_DS18B20);
 8003b76:	4b06      	ldr	r3, [pc, #24]	; (8003b90 <init_Gpio_for_ds+0x48>)
 8003b78:	4a05      	ldr	r2, [pc, #20]	; (8003b90 <init_Gpio_for_ds+0x48>)
 8003b7a:	6952      	ldr	r2, [r2, #20]
 8003b7c:	2180      	movs	r1, #128	; 0x80
 8003b7e:	0089      	lsls	r1, r1, #2
 8003b80:	430a      	orrs	r2, r1
 8003b82:	615a      	str	r2, [r3, #20]
}
 8003b84:	46c0      	nop			; (mov r8, r8)
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	46c0      	nop			; (mov r8, r8)
 8003b8c:	40021000 	.word	0x40021000
 8003b90:	48000400 	.word	0x48000400

08003b94 <init_tim3_for_us>:

void init_tim3_for_us() {
 8003b94:	b580      	push	{r7, lr}
 8003b96:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8003b98:	4b09      	ldr	r3, [pc, #36]	; (8003bc0 <init_tim3_for_us+0x2c>)
 8003b9a:	4a09      	ldr	r2, [pc, #36]	; (8003bc0 <init_tim3_for_us+0x2c>)
 8003b9c:	69d2      	ldr	r2, [r2, #28]
 8003b9e:	2102      	movs	r1, #2
 8003ba0:	430a      	orrs	r2, r1
 8003ba2:	61da      	str	r2, [r3, #28]
	TIM3->ARR = 1000;
 8003ba4:	4b07      	ldr	r3, [pc, #28]	; (8003bc4 <init_tim3_for_us+0x30>)
 8003ba6:	22fa      	movs	r2, #250	; 0xfa
 8003ba8:	0092      	lsls	r2, r2, #2
 8003baa:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->PSC = 8 * FREQ_MULTIPLIER_COEF;
 8003bac:	4b05      	ldr	r3, [pc, #20]	; (8003bc4 <init_tim3_for_us+0x30>)
 8003bae:	2228      	movs	r2, #40	; 0x28
 8003bb0:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->CR1 = TIM_CR1_CEN;
 8003bb2:	4b04      	ldr	r3, [pc, #16]	; (8003bc4 <init_tim3_for_us+0x30>)
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	601a      	str	r2, [r3, #0]
}
 8003bb8:	46c0      	nop			; (mov r8, r8)
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	46c0      	nop			; (mov r8, r8)
 8003bc0:	40021000 	.word	0x40021000
 8003bc4:	40000400 	.word	0x40000400

08003bc8 <init_tim2_for_delay>:

void init_tim2_for_delay() {
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8003bcc:	4b12      	ldr	r3, [pc, #72]	; (8003c18 <init_tim2_for_delay+0x50>)
 8003bce:	4a12      	ldr	r2, [pc, #72]	; (8003c18 <init_tim2_for_delay+0x50>)
 8003bd0:	69d2      	ldr	r2, [r2, #28]
 8003bd2:	2101      	movs	r1, #1
 8003bd4:	430a      	orrs	r2, r1
 8003bd6:	61da      	str	r2, [r3, #28]
	TIM2->ARR = 8000;
 8003bd8:	2380      	movs	r3, #128	; 0x80
 8003bda:	05db      	lsls	r3, r3, #23
 8003bdc:	22fa      	movs	r2, #250	; 0xfa
 8003bde:	0152      	lsls	r2, r2, #5
 8003be0:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->PSC = 1000 * FREQ_MULTIPLIER_COEF;
 8003be2:	2380      	movs	r3, #128	; 0x80
 8003be4:	05db      	lsls	r3, r3, #23
 8003be6:	4a0d      	ldr	r2, [pc, #52]	; (8003c1c <init_tim2_for_delay+0x54>)
 8003be8:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->DIER |= TIM_DIER_UIE;
 8003bea:	2380      	movs	r3, #128	; 0x80
 8003bec:	05db      	lsls	r3, r3, #23
 8003bee:	2280      	movs	r2, #128	; 0x80
 8003bf0:	05d2      	lsls	r2, r2, #23
 8003bf2:	68d2      	ldr	r2, [r2, #12]
 8003bf4:	2101      	movs	r1, #1
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(TIM2_IRQn);
 8003bfa:	200f      	movs	r0, #15
 8003bfc:	f7ff fef6 	bl	80039ec <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM2_IRQn, 1);
 8003c00:	2101      	movs	r1, #1
 8003c02:	200f      	movs	r0, #15
 8003c04:	f7ff ff08 	bl	8003a18 <NVIC_SetPriority>
	TIM2->CR1 = TIM_CR1_CEN;
 8003c08:	2380      	movs	r3, #128	; 0x80
 8003c0a:	05db      	lsls	r3, r3, #23
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	601a      	str	r2, [r3, #0]
}
 8003c10:	46c0      	nop			; (mov r8, r8)
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	46c0      	nop			; (mov r8, r8)
 8003c18:	40021000 	.word	0x40021000
 8003c1c:	00001388 	.word	0x00001388

08003c20 <ds_reset_pulse>:

uint8_t ds_reset_pulse()
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b082      	sub	sp, #8
 8003c24:	af00      	add	r7, sp, #0
	uint8_t result;
	if((PORT_DS18B20->IDR & (1 << PIN_DS18B20)) == 0)
 8003c26:	4b1d      	ldr	r3, [pc, #116]	; (8003c9c <ds_reset_pulse+0x7c>)
 8003c28:	691a      	ldr	r2, [r3, #16]
 8003c2a:	2380      	movs	r3, #128	; 0x80
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	4013      	ands	r3, r2
 8003c30:	d101      	bne.n	8003c36 <ds_reset_pulse+0x16>
		return 2;                     //    
 8003c32:	2302      	movs	r3, #2
 8003c34:	e02e      	b.n	8003c94 <ds_reset_pulse+0x74>
	PORT_DS18B20->ODR &= ~(1 << PIN_DS18B20);            //   
 8003c36:	4b19      	ldr	r3, [pc, #100]	; (8003c9c <ds_reset_pulse+0x7c>)
 8003c38:	4a18      	ldr	r2, [pc, #96]	; (8003c9c <ds_reset_pulse+0x7c>)
 8003c3a:	6952      	ldr	r2, [r2, #20]
 8003c3c:	4918      	ldr	r1, [pc, #96]	; (8003ca0 <ds_reset_pulse+0x80>)
 8003c3e:	400a      	ands	r2, r1
 8003c40:	615a      	str	r2, [r3, #20]
	TIM3->CNT = 0;
 8003c42:	4b18      	ldr	r3, [pc, #96]	; (8003ca4 <ds_reset_pulse+0x84>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	625a      	str	r2, [r3, #36]	; 0x24
	while(TIM3->CNT < 480) {};        // 480 
 8003c48:	46c0      	nop			; (mov r8, r8)
 8003c4a:	4b16      	ldr	r3, [pc, #88]	; (8003ca4 <ds_reset_pulse+0x84>)
 8003c4c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c4e:	23e0      	movs	r3, #224	; 0xe0
 8003c50:	33ff      	adds	r3, #255	; 0xff
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d9f9      	bls.n	8003c4a <ds_reset_pulse+0x2a>
	PORT_DS18B20->ODR |= (1 << PIN_DS18B20);            // 
 8003c56:	4b11      	ldr	r3, [pc, #68]	; (8003c9c <ds_reset_pulse+0x7c>)
 8003c58:	4a10      	ldr	r2, [pc, #64]	; (8003c9c <ds_reset_pulse+0x7c>)
 8003c5a:	6952      	ldr	r2, [r2, #20]
 8003c5c:	2180      	movs	r1, #128	; 0x80
 8003c5e:	0089      	lsls	r1, r1, #2
 8003c60:	430a      	orrs	r2, r1
 8003c62:	615a      	str	r2, [r3, #20]
	while(TIM3->CNT < 530) {};        // 70 
 8003c64:	46c0      	nop			; (mov r8, r8)
 8003c66:	4b0f      	ldr	r3, [pc, #60]	; (8003ca4 <ds_reset_pulse+0x84>)
 8003c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6a:	4a0f      	ldr	r2, [pc, #60]	; (8003ca8 <ds_reset_pulse+0x88>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d9fa      	bls.n	8003c66 <ds_reset_pulse+0x46>
	result = (PORT_DS18B20->IDR & (1 << PIN_DS18B20)) << PIN_DS18B20;     // 
 8003c70:	4b0a      	ldr	r3, [pc, #40]	; (8003c9c <ds_reset_pulse+0x7c>)
 8003c72:	691b      	ldr	r3, [r3, #16]
 8003c74:	1dfb      	adds	r3, r7, #7
 8003c76:	2200      	movs	r2, #0
 8003c78:	701a      	strb	r2, [r3, #0]
	while(TIM3->CNT < 960) {};        //  
 8003c7a:	46c0      	nop			; (mov r8, r8)
 8003c7c:	4b09      	ldr	r3, [pc, #36]	; (8003ca4 <ds_reset_pulse+0x84>)
 8003c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c80:	4a0a      	ldr	r2, [pc, #40]	; (8003cac <ds_reset_pulse+0x8c>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d9fa      	bls.n	8003c7c <ds_reset_pulse+0x5c>
	if(result)
 8003c86:	1dfb      	adds	r3, r7, #7
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d001      	beq.n	8003c92 <ds_reset_pulse+0x72>
	   return 1;                     //  
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e000      	b.n	8003c94 <ds_reset_pulse+0x74>
	return 0;                         // 
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	0018      	movs	r0, r3
 8003c96:	46bd      	mov	sp, r7
 8003c98:	b002      	add	sp, #8
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	48000400 	.word	0x48000400
 8003ca0:	fffffdff 	.word	0xfffffdff
 8003ca4:	40000400 	.word	0x40000400
 8003ca8:	00000211 	.word	0x00000211
 8003cac:	000003bf 	.word	0x000003bf

08003cb0 <ds_write_bit>:


void ds_write_bit(uint8_t bit)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b082      	sub	sp, #8
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	0002      	movs	r2, r0
 8003cb8:	1dfb      	adds	r3, r7, #7
 8003cba:	701a      	strb	r2, [r3, #0]
	TIM3->CNT = 0;
 8003cbc:	4b14      	ldr	r3, [pc, #80]	; (8003d10 <ds_write_bit+0x60>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	625a      	str	r2, [r3, #36]	; 0x24
    PORT_DS18B20->ODR &= ~(1 << PIN_DS18B20);        //   
 8003cc2:	4b14      	ldr	r3, [pc, #80]	; (8003d14 <ds_write_bit+0x64>)
 8003cc4:	4a13      	ldr	r2, [pc, #76]	; (8003d14 <ds_write_bit+0x64>)
 8003cc6:	6952      	ldr	r2, [r2, #20]
 8003cc8:	4913      	ldr	r1, [pc, #76]	; (8003d18 <ds_write_bit+0x68>)
 8003cca:	400a      	ands	r2, r1
 8003ccc:	615a      	str	r2, [r3, #20]
    while(TIM3->CNT < 2) {};     // 1 
 8003cce:	46c0      	nop			; (mov r8, r8)
 8003cd0:	4b0f      	ldr	r3, [pc, #60]	; (8003d10 <ds_write_bit+0x60>)
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d9fb      	bls.n	8003cd0 <ds_write_bit+0x20>
    if(bit)
 8003cd8:	1dfb      	adds	r3, r7, #7
 8003cda:	781b      	ldrb	r3, [r3, #0]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d006      	beq.n	8003cee <ds_write_bit+0x3e>
	  PORT_DS18B20->ODR |=  (1 << PIN_DS18B20);     //  1,   
 8003ce0:	4b0c      	ldr	r3, [pc, #48]	; (8003d14 <ds_write_bit+0x64>)
 8003ce2:	4a0c      	ldr	r2, [pc, #48]	; (8003d14 <ds_write_bit+0x64>)
 8003ce4:	6952      	ldr	r2, [r2, #20]
 8003ce6:	2180      	movs	r1, #128	; 0x80
 8003ce8:	0089      	lsls	r1, r1, #2
 8003cea:	430a      	orrs	r2, r1
 8003cec:	615a      	str	r2, [r3, #20]
    while(TIM3->CNT < 60) {};    // 60 
 8003cee:	46c0      	nop			; (mov r8, r8)
 8003cf0:	4b07      	ldr	r3, [pc, #28]	; (8003d10 <ds_write_bit+0x60>)
 8003cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf4:	2b3b      	cmp	r3, #59	; 0x3b
 8003cf6:	d9fb      	bls.n	8003cf0 <ds_write_bit+0x40>
    PORT_DS18B20->ODR |=  (1 << PIN_DS18B20);        // 
 8003cf8:	4b06      	ldr	r3, [pc, #24]	; (8003d14 <ds_write_bit+0x64>)
 8003cfa:	4a06      	ldr	r2, [pc, #24]	; (8003d14 <ds_write_bit+0x64>)
 8003cfc:	6952      	ldr	r2, [r2, #20]
 8003cfe:	2180      	movs	r1, #128	; 0x80
 8003d00:	0089      	lsls	r1, r1, #2
 8003d02:	430a      	orrs	r2, r1
 8003d04:	615a      	str	r2, [r3, #20]
}
 8003d06:	46c0      	nop			; (mov r8, r8)
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	b002      	add	sp, #8
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	46c0      	nop			; (mov r8, r8)
 8003d10:	40000400 	.word	0x40000400
 8003d14:	48000400 	.word	0x48000400
 8003d18:	fffffdff 	.word	0xfffffdff

08003d1c <ds_write_byte>:

void ds_write_byte(uint8_t byte)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	0002      	movs	r2, r0
 8003d24:	1dfb      	adds	r3, r7, #7
 8003d26:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 8; i++)
 8003d28:	230f      	movs	r3, #15
 8003d2a:	18fb      	adds	r3, r7, r3
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	701a      	strb	r2, [r3, #0]
 8003d30:	e016      	b.n	8003d60 <ds_write_byte+0x44>
		ds_write_bit( byte & (1<<i));
 8003d32:	230f      	movs	r3, #15
 8003d34:	18fb      	adds	r3, r7, r3
 8003d36:	781b      	ldrb	r3, [r3, #0]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	409a      	lsls	r2, r3
 8003d3c:	0013      	movs	r3, r2
 8003d3e:	b25b      	sxtb	r3, r3
 8003d40:	1dfa      	adds	r2, r7, #7
 8003d42:	7812      	ldrb	r2, [r2, #0]
 8003d44:	b252      	sxtb	r2, r2
 8003d46:	4013      	ands	r3, r2
 8003d48:	b25b      	sxtb	r3, r3
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	0018      	movs	r0, r3
 8003d4e:	f7ff ffaf 	bl	8003cb0 <ds_write_bit>
	for(uint8_t i = 0; i < 8; i++)
 8003d52:	230f      	movs	r3, #15
 8003d54:	18fb      	adds	r3, r7, r3
 8003d56:	781a      	ldrb	r2, [r3, #0]
 8003d58:	230f      	movs	r3, #15
 8003d5a:	18fb      	adds	r3, r7, r3
 8003d5c:	3201      	adds	r2, #1
 8003d5e:	701a      	strb	r2, [r3, #0]
 8003d60:	230f      	movs	r3, #15
 8003d62:	18fb      	adds	r3, r7, r3
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	2b07      	cmp	r3, #7
 8003d68:	d9e3      	bls.n	8003d32 <ds_write_byte+0x16>
}
 8003d6a:	46c0      	nop			; (mov r8, r8)
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	b004      	add	sp, #16
 8003d70:	bd80      	pop	{r7, pc}
	...

08003d74 <ds_read_bit>:

uint8_t ds_read_bit()
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b082      	sub	sp, #8
 8003d78:	af00      	add	r7, sp, #0
	uint8_t result;
	TIM3->CNT=0;
 8003d7a:	4b16      	ldr	r3, [pc, #88]	; (8003dd4 <ds_read_bit+0x60>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	625a      	str	r2, [r3, #36]	; 0x24
	PORT_DS18B20->ODR &= ~(1 << PIN_DS18B20);                  //   
 8003d80:	4b15      	ldr	r3, [pc, #84]	; (8003dd8 <ds_read_bit+0x64>)
 8003d82:	4a15      	ldr	r2, [pc, #84]	; (8003dd8 <ds_read_bit+0x64>)
 8003d84:	6952      	ldr	r2, [r2, #20]
 8003d86:	4915      	ldr	r1, [pc, #84]	; (8003ddc <ds_read_bit+0x68>)
 8003d88:	400a      	ands	r2, r1
 8003d8a:	615a      	str	r2, [r3, #20]
	while(TIM3->CNT < 2) {};
 8003d8c:	46c0      	nop			; (mov r8, r8)
 8003d8e:	4b11      	ldr	r3, [pc, #68]	; (8003dd4 <ds_read_bit+0x60>)
 8003d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d9fb      	bls.n	8003d8e <ds_read_bit+0x1a>
	PORT_DS18B20->ODR |=  (1 << PIN_DS18B20);                  // 
 8003d96:	4b10      	ldr	r3, [pc, #64]	; (8003dd8 <ds_read_bit+0x64>)
 8003d98:	4a0f      	ldr	r2, [pc, #60]	; (8003dd8 <ds_read_bit+0x64>)
 8003d9a:	6952      	ldr	r2, [r2, #20]
 8003d9c:	2180      	movs	r1, #128	; 0x80
 8003d9e:	0089      	lsls	r1, r1, #2
 8003da0:	430a      	orrs	r2, r1
 8003da2:	615a      	str	r2, [r3, #20]
	while(TIM3->CNT < 15) {};              // 15 
 8003da4:	46c0      	nop			; (mov r8, r8)
 8003da6:	4b0b      	ldr	r3, [pc, #44]	; (8003dd4 <ds_read_bit+0x60>)
 8003da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003daa:	2b0e      	cmp	r3, #14
 8003dac:	d9fb      	bls.n	8003da6 <ds_read_bit+0x32>
	result = (PORT_DS18B20->IDR & (1 << PIN_DS18B20)) >> PIN_DS18B20;  // 
 8003dae:	4b0a      	ldr	r3, [pc, #40]	; (8003dd8 <ds_read_bit+0x64>)
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	0a5b      	lsrs	r3, r3, #9
 8003db4:	b2da      	uxtb	r2, r3
 8003db6:	1dfb      	adds	r3, r7, #7
 8003db8:	2101      	movs	r1, #1
 8003dba:	400a      	ands	r2, r1
 8003dbc:	701a      	strb	r2, [r3, #0]
	while(TIM3->CNT < 60 ) {};             // 
 8003dbe:	46c0      	nop			; (mov r8, r8)
 8003dc0:	4b04      	ldr	r3, [pc, #16]	; (8003dd4 <ds_read_bit+0x60>)
 8003dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc4:	2b3b      	cmp	r3, #59	; 0x3b
 8003dc6:	d9fb      	bls.n	8003dc0 <ds_read_bit+0x4c>
	return result;                          // 
 8003dc8:	1dfb      	adds	r3, r7, #7
 8003dca:	781b      	ldrb	r3, [r3, #0]
}
 8003dcc:	0018      	movs	r0, r3
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	b002      	add	sp, #8
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	40000400 	.word	0x40000400
 8003dd8:	48000400 	.word	0x48000400
 8003ddc:	fffffdff 	.word	0xfffffdff

08003de0 <ds_read_byte>:

uint8_t ds_read_byte()
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0
	uint8_t i,result = 0;
 8003de6:	1dbb      	adds	r3, r7, #6
 8003de8:	2200      	movs	r2, #0
 8003dea:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 8; i++)
 8003dec:	1dfb      	adds	r3, r7, #7
 8003dee:	2200      	movs	r2, #0
 8003df0:	701a      	strb	r2, [r3, #0]
 8003df2:	e014      	b.n	8003e1e <ds_read_byte+0x3e>
		result |= (ds_read_bit() << i);
 8003df4:	f7ff ffbe 	bl	8003d74 <ds_read_bit>
 8003df8:	0003      	movs	r3, r0
 8003dfa:	001a      	movs	r2, r3
 8003dfc:	1dfb      	adds	r3, r7, #7
 8003dfe:	781b      	ldrb	r3, [r3, #0]
 8003e00:	409a      	lsls	r2, r3
 8003e02:	0013      	movs	r3, r2
 8003e04:	b25a      	sxtb	r2, r3
 8003e06:	1dbb      	adds	r3, r7, #6
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	b25b      	sxtb	r3, r3
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	b25a      	sxtb	r2, r3
 8003e10:	1dbb      	adds	r3, r7, #6
 8003e12:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 8; i++)
 8003e14:	1dfb      	adds	r3, r7, #7
 8003e16:	781a      	ldrb	r2, [r3, #0]
 8003e18:	1dfb      	adds	r3, r7, #7
 8003e1a:	3201      	adds	r2, #1
 8003e1c:	701a      	strb	r2, [r3, #0]
 8003e1e:	1dfb      	adds	r3, r7, #7
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	2b07      	cmp	r3, #7
 8003e24:	d9e6      	bls.n	8003df4 <ds_read_byte+0x14>
	return result;
 8003e26:	1dbb      	adds	r3, r7, #6
 8003e28:	781b      	ldrb	r3, [r3, #0]
}
 8003e2a:	0018      	movs	r0, r3
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	b002      	add	sp, #8
 8003e30:	bd80      	pop	{r7, pc}

08003e32 <TIM_on_1sec>:

void TIM_on_1sec() {
 8003e32:	b580      	push	{r7, lr}
 8003e34:	af00      	add	r7, sp, #0
	TIM2->CNT = 0;
 8003e36:	2380      	movs	r3, #128	; 0x80
 8003e38:	05db      	lsls	r3, r3, #23
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	625a      	str	r2, [r3, #36]	; 0x24
	TIM2->CR1 = TIM_CR1_CEN;
 8003e3e:	2380      	movs	r3, #128	; 0x80
 8003e40:	05db      	lsls	r3, r3, #23
 8003e42:	2201      	movs	r2, #1
 8003e44:	601a      	str	r2, [r3, #0]
}
 8003e46:	46c0      	nop			; (mov r8, r8)
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <temperature_measurment_start>:

void temperature_measurment_start() {
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	af00      	add	r7, sp, #0
	ds_reset_pulse(1 << PIN_DS18B20);          //                                         /
 8003e50:	2380      	movs	r3, #128	; 0x80
 8003e52:	009b      	lsls	r3, r3, #2
 8003e54:	0018      	movs	r0, r3
 8003e56:	f7ff fee3 	bl	8003c20 <ds_reset_pulse>
	ds_write_byte(SKIP_ROM_ADR);//      
 8003e5a:	20cc      	movs	r0, #204	; 0xcc
 8003e5c:	f7ff ff5e 	bl	8003d1c <ds_write_byte>
	ds_write_byte(CONVERT_TEMP);      // 
 8003e60:	2044      	movs	r0, #68	; 0x44
 8003e62:	f7ff ff5b 	bl	8003d1c <ds_write_byte>
	TIM_on_1sec();               //   
 8003e66:	f7ff ffe4 	bl	8003e32 <TIM_on_1sec>
}
 8003e6a:	46c0      	nop			; (mov r8, r8)
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <temprepature_measurment_read>:

void temprepature_measurment_read() {
 8003e70:	b590      	push	{r4, r7, lr}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
	ds_reset_pulse();          //  
 8003e76:	f7ff fed3 	bl	8003c20 <ds_reset_pulse>
	ds_write_byte(SKIP_ROM_ADR);//      
 8003e7a:	20cc      	movs	r0, #204	; 0xcc
 8003e7c:	f7ff ff4e 	bl	8003d1c <ds_write_byte>
	ds_write_byte(READ_DATA_COMAND);      //,    9   
 8003e80:	20be      	movs	r0, #190	; 0xbe
 8003e82:	f7ff ff4b 	bl	8003d1c <ds_write_byte>
	for(int i = 0; i < 9; i++ )           // 9   
 8003e86:	2300      	movs	r3, #0
 8003e88:	607b      	str	r3, [r7, #4]
 8003e8a:	e00b      	b.n	8003ea4 <temprepature_measurment_read+0x34>
		ds_buff[i] = ds_read_byte();
 8003e8c:	f7ff ffa8 	bl	8003de0 <ds_read_byte>
 8003e90:	0003      	movs	r3, r0
 8003e92:	0019      	movs	r1, r3
 8003e94:	4a18      	ldr	r2, [pc, #96]	; (8003ef8 <temprepature_measurment_read+0x88>)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	18d3      	adds	r3, r2, r3
 8003e9a:	1c0a      	adds	r2, r1, #0
 8003e9c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 9; i++ )           // 9   
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	3301      	adds	r3, #1
 8003ea2:	607b      	str	r3, [r7, #4]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2b08      	cmp	r3, #8
 8003ea8:	ddf0      	ble.n	8003e8c <temprepature_measurment_read+0x1c>
	temp = ds_buff[1];
 8003eaa:	4b13      	ldr	r3, [pc, #76]	; (8003ef8 <temprepature_measurment_read+0x88>)
 8003eac:	785b      	ldrb	r3, [r3, #1]
 8003eae:	b29a      	uxth	r2, r3
 8003eb0:	4b12      	ldr	r3, [pc, #72]	; (8003efc <temprepature_measurment_read+0x8c>)
 8003eb2:	801a      	strh	r2, [r3, #0]
	temp = temp << 8;
 8003eb4:	4b11      	ldr	r3, [pc, #68]	; (8003efc <temprepature_measurment_read+0x8c>)
 8003eb6:	881b      	ldrh	r3, [r3, #0]
 8003eb8:	021b      	lsls	r3, r3, #8
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	4b0f      	ldr	r3, [pc, #60]	; (8003efc <temprepature_measurment_read+0x8c>)
 8003ebe:	801a      	strh	r2, [r3, #0]
	temp |= ds_buff[0];
 8003ec0:	4b0d      	ldr	r3, [pc, #52]	; (8003ef8 <temprepature_measurment_read+0x88>)
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	b29a      	uxth	r2, r3
 8003ec6:	4b0d      	ldr	r3, [pc, #52]	; (8003efc <temprepature_measurment_read+0x8c>)
 8003ec8:	881b      	ldrh	r3, [r3, #0]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	b29a      	uxth	r2, r3
 8003ece:	4b0b      	ldr	r3, [pc, #44]	; (8003efc <temprepature_measurment_read+0x8c>)
 8003ed0:	801a      	strh	r2, [r3, #0]
	temperatures.curr_temperature = temp * 0.0625;
 8003ed2:	4b0a      	ldr	r3, [pc, #40]	; (8003efc <temprepature_measurment_read+0x8c>)
 8003ed4:	881b      	ldrh	r3, [r3, #0]
 8003ed6:	0018      	movs	r0, r3
 8003ed8:	f7fd fef2 	bl	8001cc0 <__aeabi_i2d>
 8003edc:	2200      	movs	r2, #0
 8003ede:	4b08      	ldr	r3, [pc, #32]	; (8003f00 <temprepature_measurment_read+0x90>)
 8003ee0:	f7fd f904 	bl	80010ec <__aeabi_dmul>
 8003ee4:	0003      	movs	r3, r0
 8003ee6:	000c      	movs	r4, r1
 8003ee8:	4a06      	ldr	r2, [pc, #24]	; (8003f04 <temprepature_measurment_read+0x94>)
 8003eea:	6013      	str	r3, [r2, #0]
 8003eec:	6054      	str	r4, [r2, #4]
}
 8003eee:	46c0      	nop			; (mov r8, r8)
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	b003      	add	sp, #12
 8003ef4:	bd90      	pop	{r4, r7, pc}
 8003ef6:	46c0      	nop			; (mov r8, r8)
 8003ef8:	20000d50 	.word	0x20000d50
 8003efc:	20000d5a 	.word	0x20000d5a
 8003f00:	3fb00000 	.word	0x3fb00000
 8003f04:	20000100 	.word	0x20000100

08003f08 <NVIC_EnableIRQ>:
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b082      	sub	sp, #8
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	0002      	movs	r2, r0
 8003f10:	1dfb      	adds	r3, r7, #7
 8003f12:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003f14:	4b06      	ldr	r3, [pc, #24]	; (8003f30 <NVIC_EnableIRQ+0x28>)
 8003f16:	1dfa      	adds	r2, r7, #7
 8003f18:	7812      	ldrb	r2, [r2, #0]
 8003f1a:	0011      	movs	r1, r2
 8003f1c:	221f      	movs	r2, #31
 8003f1e:	400a      	ands	r2, r1
 8003f20:	2101      	movs	r1, #1
 8003f22:	4091      	lsls	r1, r2
 8003f24:	000a      	movs	r2, r1
 8003f26:	601a      	str	r2, [r3, #0]
}
 8003f28:	46c0      	nop			; (mov r8, r8)
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	b002      	add	sp, #8
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	e000e100 	.word	0xe000e100

08003f34 <NVIC_SetPriority>:
{
 8003f34:	b5b0      	push	{r4, r5, r7, lr}
 8003f36:	b082      	sub	sp, #8
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	0002      	movs	r2, r0
 8003f3c:	6039      	str	r1, [r7, #0]
 8003f3e:	1dfb      	adds	r3, r7, #7
 8003f40:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8003f42:	1dfb      	adds	r3, r7, #7
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	2b7f      	cmp	r3, #127	; 0x7f
 8003f48:	d932      	bls.n	8003fb0 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f4a:	4c2f      	ldr	r4, [pc, #188]	; (8004008 <NVIC_SetPriority+0xd4>)
 8003f4c:	1dfb      	adds	r3, r7, #7
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	001a      	movs	r2, r3
 8003f52:	230f      	movs	r3, #15
 8003f54:	4013      	ands	r3, r2
 8003f56:	3b08      	subs	r3, #8
 8003f58:	0899      	lsrs	r1, r3, #2
 8003f5a:	4a2b      	ldr	r2, [pc, #172]	; (8004008 <NVIC_SetPriority+0xd4>)
 8003f5c:	1dfb      	adds	r3, r7, #7
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	0018      	movs	r0, r3
 8003f62:	230f      	movs	r3, #15
 8003f64:	4003      	ands	r3, r0
 8003f66:	3b08      	subs	r3, #8
 8003f68:	089b      	lsrs	r3, r3, #2
 8003f6a:	3306      	adds	r3, #6
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	18d3      	adds	r3, r2, r3
 8003f70:	3304      	adds	r3, #4
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	1dfa      	adds	r2, r7, #7
 8003f76:	7812      	ldrb	r2, [r2, #0]
 8003f78:	0010      	movs	r0, r2
 8003f7a:	2203      	movs	r2, #3
 8003f7c:	4002      	ands	r2, r0
 8003f7e:	00d2      	lsls	r2, r2, #3
 8003f80:	20ff      	movs	r0, #255	; 0xff
 8003f82:	4090      	lsls	r0, r2
 8003f84:	0002      	movs	r2, r0
 8003f86:	43d2      	mvns	r2, r2
 8003f88:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	019b      	lsls	r3, r3, #6
 8003f8e:	20ff      	movs	r0, #255	; 0xff
 8003f90:	4018      	ands	r0, r3
 8003f92:	1dfb      	adds	r3, r7, #7
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	001d      	movs	r5, r3
 8003f98:	2303      	movs	r3, #3
 8003f9a:	402b      	ands	r3, r5
 8003f9c:	00db      	lsls	r3, r3, #3
 8003f9e:	4098      	lsls	r0, r3
 8003fa0:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003fa2:	431a      	orrs	r2, r3
 8003fa4:	1d8b      	adds	r3, r1, #6
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	18e3      	adds	r3, r4, r3
 8003faa:	3304      	adds	r3, #4
 8003fac:	601a      	str	r2, [r3, #0]
}
 8003fae:	e027      	b.n	8004000 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003fb0:	4c16      	ldr	r4, [pc, #88]	; (800400c <NVIC_SetPriority+0xd8>)
 8003fb2:	1dfb      	adds	r3, r7, #7
 8003fb4:	781b      	ldrb	r3, [r3, #0]
 8003fb6:	b25b      	sxtb	r3, r3
 8003fb8:	089b      	lsrs	r3, r3, #2
 8003fba:	4914      	ldr	r1, [pc, #80]	; (800400c <NVIC_SetPriority+0xd8>)
 8003fbc:	1dfa      	adds	r2, r7, #7
 8003fbe:	7812      	ldrb	r2, [r2, #0]
 8003fc0:	b252      	sxtb	r2, r2
 8003fc2:	0892      	lsrs	r2, r2, #2
 8003fc4:	32c0      	adds	r2, #192	; 0xc0
 8003fc6:	0092      	lsls	r2, r2, #2
 8003fc8:	5852      	ldr	r2, [r2, r1]
 8003fca:	1df9      	adds	r1, r7, #7
 8003fcc:	7809      	ldrb	r1, [r1, #0]
 8003fce:	0008      	movs	r0, r1
 8003fd0:	2103      	movs	r1, #3
 8003fd2:	4001      	ands	r1, r0
 8003fd4:	00c9      	lsls	r1, r1, #3
 8003fd6:	20ff      	movs	r0, #255	; 0xff
 8003fd8:	4088      	lsls	r0, r1
 8003fda:	0001      	movs	r1, r0
 8003fdc:	43c9      	mvns	r1, r1
 8003fde:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003fe0:	683a      	ldr	r2, [r7, #0]
 8003fe2:	0192      	lsls	r2, r2, #6
 8003fe4:	20ff      	movs	r0, #255	; 0xff
 8003fe6:	4010      	ands	r0, r2
 8003fe8:	1dfa      	adds	r2, r7, #7
 8003fea:	7812      	ldrb	r2, [r2, #0]
 8003fec:	0015      	movs	r5, r2
 8003fee:	2203      	movs	r2, #3
 8003ff0:	402a      	ands	r2, r5
 8003ff2:	00d2      	lsls	r2, r2, #3
 8003ff4:	4090      	lsls	r0, r2
 8003ff6:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003ff8:	430a      	orrs	r2, r1
 8003ffa:	33c0      	adds	r3, #192	; 0xc0
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	511a      	str	r2, [r3, r4]
}
 8004000:	46c0      	nop			; (mov r8, r8)
 8004002:	46bd      	mov	sp, r7
 8004004:	b002      	add	sp, #8
 8004006:	bdb0      	pop	{r4, r5, r7, pc}
 8004008:	e000ed00 	.word	0xe000ed00
 800400c:	e000e100 	.word	0xe000e100

08004010 <TIM16_IRQHandler>:
 *      Author: denlo
 */

#include "init_TEC_throght_relay.h"

void TIM16_IRQHandler(void) {
 8004010:	b5b0      	push	{r4, r5, r7, lr}
 8004012:	af00      	add	r7, sp, #0
	TIM16->SR &= ~TIM_SR_UIF;
 8004014:	4b17      	ldr	r3, [pc, #92]	; (8004074 <TIM16_IRQHandler+0x64>)
 8004016:	4a17      	ldr	r2, [pc, #92]	; (8004074 <TIM16_IRQHandler+0x64>)
 8004018:	6912      	ldr	r2, [r2, #16]
 800401a:	2101      	movs	r1, #1
 800401c:	438a      	bics	r2, r1
 800401e:	611a      	str	r2, [r3, #16]
	TIM16->CR1 &= ~TIM_CR1_CEN;
 8004020:	4b14      	ldr	r3, [pc, #80]	; (8004074 <TIM16_IRQHandler+0x64>)
 8004022:	4a14      	ldr	r2, [pc, #80]	; (8004074 <TIM16_IRQHandler+0x64>)
 8004024:	6812      	ldr	r2, [r2, #0]
 8004026:	2101      	movs	r1, #1
 8004028:	438a      	bics	r2, r1
 800402a:	601a      	str	r2, [r3, #0]
	if(regulate_status == WAIT_TEMPERATURE_SET) {
 800402c:	4b12      	ldr	r3, [pc, #72]	; (8004078 <TIM16_IRQHandler+0x68>)
 800402e:	781b      	ldrb	r3, [r3, #0]
 8004030:	2b07      	cmp	r3, #7
 8004032:	d11c      	bne.n	800406e <TIM16_IRQHandler+0x5e>
		if(temperatures.aim_temperature - temperatures.curr_temperature > 0.7) {
 8004034:	4b11      	ldr	r3, [pc, #68]	; (800407c <TIM16_IRQHandler+0x6c>)
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	0018      	movs	r0, r3
 800403a:	f7fd fe41 	bl	8001cc0 <__aeabi_i2d>
 800403e:	4b0f      	ldr	r3, [pc, #60]	; (800407c <TIM16_IRQHandler+0x6c>)
 8004040:	685c      	ldr	r4, [r3, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	001a      	movs	r2, r3
 8004046:	0023      	movs	r3, r4
 8004048:	f7fd fad0 	bl	80015ec <__aeabi_dsub>
 800404c:	0003      	movs	r3, r0
 800404e:	000c      	movs	r4, r1
 8004050:	0018      	movs	r0, r3
 8004052:	0021      	movs	r1, r4
 8004054:	4a0a      	ldr	r2, [pc, #40]	; (8004080 <TIM16_IRQHandler+0x70>)
 8004056:	4b0b      	ldr	r3, [pc, #44]	; (8004084 <TIM16_IRQHandler+0x74>)
 8004058:	f7fc f90c 	bl	8000274 <__aeabi_dcmpgt>
 800405c:	1e03      	subs	r3, r0, #0
 800405e:	d003      	beq.n	8004068 <TIM16_IRQHandler+0x58>
			regulate_status = HEATING;
 8004060:	4b05      	ldr	r3, [pc, #20]	; (8004078 <TIM16_IRQHandler+0x68>)
 8004062:	2202      	movs	r2, #2
 8004064:	701a      	strb	r2, [r3, #0]
			return;
 8004066:	e002      	b.n	800406e <TIM16_IRQHandler+0x5e>
		}
		regulate_status = MAINTENANCE;
 8004068:	4b03      	ldr	r3, [pc, #12]	; (8004078 <TIM16_IRQHandler+0x68>)
 800406a:	2201      	movs	r2, #1
 800406c:	701a      	strb	r2, [r3, #0]
	}
}
 800406e:	46bd      	mov	sp, r7
 8004070:	bdb0      	pop	{r4, r5, r7, pc}
 8004072:	46c0      	nop			; (mov r8, r8)
 8004074:	40014400 	.word	0x40014400
 8004078:	20000094 	.word	0x20000094
 800407c:	20000100 	.word	0x20000100
 8004080:	66666666 	.word	0x66666666
 8004084:	3fe66666 	.word	0x3fe66666

08004088 <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(void) {
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
	TIM6->SR &= ~TIM_SR_UIF;
 800408c:	4b12      	ldr	r3, [pc, #72]	; (80040d8 <TIM6_DAC_IRQHandler+0x50>)
 800408e:	4a12      	ldr	r2, [pc, #72]	; (80040d8 <TIM6_DAC_IRQHandler+0x50>)
 8004090:	6912      	ldr	r2, [r2, #16]
 8004092:	2101      	movs	r1, #1
 8004094:	438a      	bics	r2, r1
 8004096:	611a      	str	r2, [r3, #16]
	TIM6->CR1 &= ~TIM_CR1_CEN;
 8004098:	4b0f      	ldr	r3, [pc, #60]	; (80040d8 <TIM6_DAC_IRQHandler+0x50>)
 800409a:	4a0f      	ldr	r2, [pc, #60]	; (80040d8 <TIM6_DAC_IRQHandler+0x50>)
 800409c:	6812      	ldr	r2, [r2, #0]
 800409e:	2101      	movs	r1, #1
 80040a0:	438a      	bics	r2, r1
 80040a2:	601a      	str	r2, [r3, #0]
	relay_off();
 80040a4:	f000 f8be 	bl	8004224 <relay_off>
	if(temperatures.aim_temperature == 255)
 80040a8:	4b0c      	ldr	r3, [pc, #48]	; (80040dc <TIM6_DAC_IRQHandler+0x54>)
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	2bff      	cmp	r3, #255	; 0xff
 80040ae:	d102      	bne.n	80040b6 <TIM6_DAC_IRQHandler+0x2e>
		regulate_status = WAITING;
 80040b0:	4b0b      	ldr	r3, [pc, #44]	; (80040e0 <TIM6_DAC_IRQHandler+0x58>)
 80040b2:	2200      	movs	r2, #0
 80040b4:	701a      	strb	r2, [r3, #0]
	if(regulate_status == PROCESS){
 80040b6:	4b0a      	ldr	r3, [pc, #40]	; (80040e0 <TIM6_DAC_IRQHandler+0x58>)
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	2b06      	cmp	r3, #6
 80040bc:	d108      	bne.n	80040d0 <TIM6_DAC_IRQHandler+0x48>
		regulate_status = WAIT_TEMPERATURE_SET;
 80040be:	4b08      	ldr	r3, [pc, #32]	; (80040e0 <TIM6_DAC_IRQHandler+0x58>)
 80040c0:	2207      	movs	r2, #7
 80040c2:	701a      	strb	r2, [r3, #0]
		TIM16->CR1 |= TIM_CR1_CEN;
 80040c4:	4b07      	ldr	r3, [pc, #28]	; (80040e4 <TIM6_DAC_IRQHandler+0x5c>)
 80040c6:	4a07      	ldr	r2, [pc, #28]	; (80040e4 <TIM6_DAC_IRQHandler+0x5c>)
 80040c8:	6812      	ldr	r2, [r2, #0]
 80040ca:	2101      	movs	r1, #1
 80040cc:	430a      	orrs	r2, r1
 80040ce:	601a      	str	r2, [r3, #0]
	}
}
 80040d0:	46c0      	nop			; (mov r8, r8)
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	46c0      	nop			; (mov r8, r8)
 80040d8:	40001000 	.word	0x40001000
 80040dc:	20000100 	.word	0x20000100
 80040e0:	20000094 	.word	0x20000094
 80040e4:	40014400 	.word	0x40014400

080040e8 <Relay_regulating>:

void Relay_regulating() {
 80040e8:	b5b0      	push	{r4, r5, r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
	if(program_task == TURN_OFF)
 80040ee:	4b3c      	ldr	r3, [pc, #240]	; (80041e0 <Relay_regulating+0xf8>)
 80040f0:	781b      	ldrb	r3, [r3, #0]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d06e      	beq.n	80041d4 <Relay_regulating+0xec>
		return;

	float time_heat = 0;
 80040f6:	2300      	movs	r3, #0
 80040f8:	607b      	str	r3, [r7, #4]

	switch(regulate_status) {
 80040fa:	4b3a      	ldr	r3, [pc, #232]	; (80041e4 <Relay_regulating+0xfc>)
 80040fc:	781b      	ldrb	r3, [r3, #0]
 80040fe:	2b05      	cmp	r3, #5
 8004100:	d86b      	bhi.n	80041da <Relay_regulating+0xf2>
 8004102:	009a      	lsls	r2, r3, #2
 8004104:	4b38      	ldr	r3, [pc, #224]	; (80041e8 <Relay_regulating+0x100>)
 8004106:	18d3      	adds	r3, r2, r3
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	469f      	mov	pc, r3
		case WAITING:
			relay_off();
 800410c:	f000 f88a 	bl	8004224 <relay_off>
			break;
 8004110:	e063      	b.n	80041da <Relay_regulating+0xf2>
		case MAINTENANCE:
			if(temperatures.curr_temperature < (temperatures.aim_temperature - 0.2)) {
 8004112:	4b36      	ldr	r3, [pc, #216]	; (80041ec <Relay_regulating+0x104>)
 8004114:	681c      	ldr	r4, [r3, #0]
 8004116:	685d      	ldr	r5, [r3, #4]
 8004118:	4b34      	ldr	r3, [pc, #208]	; (80041ec <Relay_regulating+0x104>)
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	0018      	movs	r0, r3
 800411e:	f7fd fdcf 	bl	8001cc0 <__aeabi_i2d>
 8004122:	4a33      	ldr	r2, [pc, #204]	; (80041f0 <Relay_regulating+0x108>)
 8004124:	4b33      	ldr	r3, [pc, #204]	; (80041f4 <Relay_regulating+0x10c>)
 8004126:	f7fd fa61 	bl	80015ec <__aeabi_dsub>
 800412a:	0002      	movs	r2, r0
 800412c:	000b      	movs	r3, r1
 800412e:	0020      	movs	r0, r4
 8004130:	0029      	movs	r1, r5
 8004132:	f7fc f88b 	bl	800024c <__aeabi_dcmplt>
 8004136:	1e03      	subs	r3, r0, #0
 8004138:	d100      	bne.n	800413c <Relay_regulating+0x54>
				TIM6->ARR = 1000 * 1;
				relay_on();
				TIM6->CR1 |= TIM_CR1_CEN;
				regulate_status = PROCESS;
			}
			break;
 800413a:	e04e      	b.n	80041da <Relay_regulating+0xf2>
				TIM6->ARR = 1000 * 1;
 800413c:	4b2e      	ldr	r3, [pc, #184]	; (80041f8 <Relay_regulating+0x110>)
 800413e:	22fa      	movs	r2, #250	; 0xfa
 8004140:	0092      	lsls	r2, r2, #2
 8004142:	62da      	str	r2, [r3, #44]	; 0x2c
				relay_on();
 8004144:	f000 f860 	bl	8004208 <relay_on>
				TIM6->CR1 |= TIM_CR1_CEN;
 8004148:	4b2b      	ldr	r3, [pc, #172]	; (80041f8 <Relay_regulating+0x110>)
 800414a:	4a2b      	ldr	r2, [pc, #172]	; (80041f8 <Relay_regulating+0x110>)
 800414c:	6812      	ldr	r2, [r2, #0]
 800414e:	2101      	movs	r1, #1
 8004150:	430a      	orrs	r2, r1
 8004152:	601a      	str	r2, [r3, #0]
				regulate_status = PROCESS;
 8004154:	4b23      	ldr	r3, [pc, #140]	; (80041e4 <Relay_regulating+0xfc>)
 8004156:	2206      	movs	r2, #6
 8004158:	701a      	strb	r2, [r3, #0]
			break;
 800415a:	e03e      	b.n	80041da <Relay_regulating+0xf2>
		case HEATING:
			time_heat = (temperatures.aim_temperature - temperatures.curr_temperature) / 0.65;
 800415c:	4b23      	ldr	r3, [pc, #140]	; (80041ec <Relay_regulating+0x104>)
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	0018      	movs	r0, r3
 8004162:	f7fd fdad 	bl	8001cc0 <__aeabi_i2d>
 8004166:	4b21      	ldr	r3, [pc, #132]	; (80041ec <Relay_regulating+0x104>)
 8004168:	685c      	ldr	r4, [r3, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	001a      	movs	r2, r3
 800416e:	0023      	movs	r3, r4
 8004170:	f7fd fa3c 	bl	80015ec <__aeabi_dsub>
 8004174:	0003      	movs	r3, r0
 8004176:	000c      	movs	r4, r1
 8004178:	0018      	movs	r0, r3
 800417a:	0021      	movs	r1, r4
 800417c:	4a1f      	ldr	r2, [pc, #124]	; (80041fc <Relay_regulating+0x114>)
 800417e:	4b20      	ldr	r3, [pc, #128]	; (8004200 <Relay_regulating+0x118>)
 8004180:	f7fc fb80 	bl	8000884 <__aeabi_ddiv>
 8004184:	0003      	movs	r3, r0
 8004186:	000c      	movs	r4, r1
 8004188:	0018      	movs	r0, r3
 800418a:	0021      	movs	r1, r4
 800418c:	f7fd fdda 	bl	8001d44 <__aeabi_d2f>
 8004190:	1c03      	adds	r3, r0, #0
 8004192:	607b      	str	r3, [r7, #4]

			TIM6->ARR = 1000 * time_heat;
 8004194:	4c18      	ldr	r4, [pc, #96]	; (80041f8 <Relay_regulating+0x110>)
 8004196:	491b      	ldr	r1, [pc, #108]	; (8004204 <Relay_regulating+0x11c>)
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	f7fc f897 	bl	80002cc <__aeabi_fmul>
 800419e:	1c03      	adds	r3, r0, #0
 80041a0:	1c18      	adds	r0, r3, #0
 80041a2:	f7fc f87b 	bl	800029c <__aeabi_f2uiz>
 80041a6:	0003      	movs	r3, r0
 80041a8:	62e3      	str	r3, [r4, #44]	; 0x2c
			relay_on();
 80041aa:	f000 f82d 	bl	8004208 <relay_on>
			TIM6->CR1 |= TIM_CR1_CEN;
 80041ae:	4b12      	ldr	r3, [pc, #72]	; (80041f8 <Relay_regulating+0x110>)
 80041b0:	4a11      	ldr	r2, [pc, #68]	; (80041f8 <Relay_regulating+0x110>)
 80041b2:	6812      	ldr	r2, [r2, #0]
 80041b4:	2101      	movs	r1, #1
 80041b6:	430a      	orrs	r2, r1
 80041b8:	601a      	str	r2, [r3, #0]
			regulate_status = PROCESS;
 80041ba:	4b0a      	ldr	r3, [pc, #40]	; (80041e4 <Relay_regulating+0xfc>)
 80041bc:	2206      	movs	r2, #6
 80041be:	701a      	strb	r2, [r3, #0]

			break;
 80041c0:	e00b      	b.n	80041da <Relay_regulating+0xf2>
		case HEATING_DURING_TIME:
			TIM6->CR1 |= TIM_CR1_CEN;
 80041c2:	4b0d      	ldr	r3, [pc, #52]	; (80041f8 <Relay_regulating+0x110>)
 80041c4:	4a0c      	ldr	r2, [pc, #48]	; (80041f8 <Relay_regulating+0x110>)
 80041c6:	6812      	ldr	r2, [r2, #0]
 80041c8:	2101      	movs	r1, #1
 80041ca:	430a      	orrs	r2, r1
 80041cc:	601a      	str	r2, [r3, #0]
			relay_on();
 80041ce:	f000 f81b 	bl	8004208 <relay_on>
			break;
 80041d2:	e002      	b.n	80041da <Relay_regulating+0xf2>
		return;
 80041d4:	46c0      	nop			; (mov r8, r8)
 80041d6:	e000      	b.n	80041da <Relay_regulating+0xf2>
		case COOLING:
			break;
		case COOLING_DURING_TIME:
			break;
 80041d8:	46c0      	nop			; (mov r8, r8)
	}
}
 80041da:	46bd      	mov	sp, r7
 80041dc:	b002      	add	sp, #8
 80041de:	bdb0      	pop	{r4, r5, r7, pc}
 80041e0:	20000093 	.word	0x20000093
 80041e4:	20000094 	.word	0x20000094
 80041e8:	08004be0 	.word	0x08004be0
 80041ec:	20000100 	.word	0x20000100
 80041f0:	9999999a 	.word	0x9999999a
 80041f4:	3fc99999 	.word	0x3fc99999
 80041f8:	40001000 	.word	0x40001000
 80041fc:	cccccccd 	.word	0xcccccccd
 8004200:	3fe4cccc 	.word	0x3fe4cccc
 8004204:	447a0000 	.word	0x447a0000

08004208 <relay_on>:

void relay_on() {
 8004208:	b580      	push	{r7, lr}
 800420a:	af00      	add	r7, sp, #0
	GPIOB->ODR |= GPIO_ODR_7;
 800420c:	4b04      	ldr	r3, [pc, #16]	; (8004220 <relay_on+0x18>)
 800420e:	4a04      	ldr	r2, [pc, #16]	; (8004220 <relay_on+0x18>)
 8004210:	6952      	ldr	r2, [r2, #20]
 8004212:	2180      	movs	r1, #128	; 0x80
 8004214:	430a      	orrs	r2, r1
 8004216:	615a      	str	r2, [r3, #20]
}
 8004218:	46c0      	nop			; (mov r8, r8)
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	46c0      	nop			; (mov r8, r8)
 8004220:	48000400 	.word	0x48000400

08004224 <relay_off>:

void relay_off() {
 8004224:	b580      	push	{r7, lr}
 8004226:	af00      	add	r7, sp, #0
	GPIOB->ODR &= ~GPIO_ODR_7;
 8004228:	4b04      	ldr	r3, [pc, #16]	; (800423c <relay_off+0x18>)
 800422a:	4a04      	ldr	r2, [pc, #16]	; (800423c <relay_off+0x18>)
 800422c:	6952      	ldr	r2, [r2, #20]
 800422e:	2180      	movs	r1, #128	; 0x80
 8004230:	438a      	bics	r2, r1
 8004232:	615a      	str	r2, [r3, #20]
}
 8004234:	46c0      	nop			; (mov r8, r8)
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	46c0      	nop			; (mov r8, r8)
 800423c:	48000400 	.word	0x48000400

08004240 <init_GPIO>:

void init_GPIO() {
 8004240:	b580      	push	{r7, lr}
 8004242:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 8004244:	4b0d      	ldr	r3, [pc, #52]	; (800427c <init_GPIO+0x3c>)
 8004246:	4a0d      	ldr	r2, [pc, #52]	; (800427c <init_GPIO+0x3c>)
 8004248:	6952      	ldr	r2, [r2, #20]
 800424a:	2180      	movs	r1, #128	; 0x80
 800424c:	02c9      	lsls	r1, r1, #11
 800424e:	430a      	orrs	r2, r1
 8004250:	615a      	str	r2, [r3, #20]
	GPIOB->MODER |= GPIO_MODER_MODER7_0;
 8004252:	4b0b      	ldr	r3, [pc, #44]	; (8004280 <init_GPIO+0x40>)
 8004254:	4a0a      	ldr	r2, [pc, #40]	; (8004280 <init_GPIO+0x40>)
 8004256:	6812      	ldr	r2, [r2, #0]
 8004258:	2180      	movs	r1, #128	; 0x80
 800425a:	01c9      	lsls	r1, r1, #7
 800425c:	430a      	orrs	r2, r1
 800425e:	601a      	str	r2, [r3, #0]
	//GPIOB->OTYPER |= GPIO_OTYPER_OT_7;
	//GPIOB->PUPDR |= GPIO_PUPDR_PUPDR7_0;
	GPIOB->ODR &= ~GPIO_ODR_7;
 8004260:	4b07      	ldr	r3, [pc, #28]	; (8004280 <init_GPIO+0x40>)
 8004262:	4a07      	ldr	r2, [pc, #28]	; (8004280 <init_GPIO+0x40>)
 8004264:	6952      	ldr	r2, [r2, #20]
 8004266:	2180      	movs	r1, #128	; 0x80
 8004268:	438a      	bics	r2, r1
 800426a:	615a      	str	r2, [r3, #20]

	init_TIM6_for_Regulate_Time();
 800426c:	f000 f80a 	bl	8004284 <init_TIM6_for_Regulate_Time>
	init_TIM16_for_wait_temp_set();
 8004270:	f000 f834 	bl	80042dc <init_TIM16_for_wait_temp_set>
}
 8004274:	46c0      	nop			; (mov r8, r8)
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	46c0      	nop			; (mov r8, r8)
 800427c:	40021000 	.word	0x40021000
 8004280:	48000400 	.word	0x48000400

08004284 <init_TIM6_for_Regulate_Time>:

void init_TIM6_for_Regulate_Time() {
 8004284:	b580      	push	{r7, lr}
 8004286:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM6EN;
 8004288:	4b11      	ldr	r3, [pc, #68]	; (80042d0 <init_TIM6_for_Regulate_Time+0x4c>)
 800428a:	4a11      	ldr	r2, [pc, #68]	; (80042d0 <init_TIM6_for_Regulate_Time+0x4c>)
 800428c:	69d2      	ldr	r2, [r2, #28]
 800428e:	2110      	movs	r1, #16
 8004290:	430a      	orrs	r2, r1
 8004292:	61da      	str	r2, [r3, #28]

	TIM6->PSC = 8000 * FREQ_MULTIPLIER_COEF;
 8004294:	4b0f      	ldr	r3, [pc, #60]	; (80042d4 <init_TIM6_for_Regulate_Time+0x50>)
 8004296:	4a10      	ldr	r2, [pc, #64]	; (80042d8 <init_TIM6_for_Regulate_Time+0x54>)
 8004298:	629a      	str	r2, [r3, #40]	; 0x28
	TIM6->ARR = 1000;
 800429a:	4b0e      	ldr	r3, [pc, #56]	; (80042d4 <init_TIM6_for_Regulate_Time+0x50>)
 800429c:	22fa      	movs	r2, #250	; 0xfa
 800429e:	0092      	lsls	r2, r2, #2
 80042a0:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM6->DIER |= TIM_DIER_UIE;
 80042a2:	4b0c      	ldr	r3, [pc, #48]	; (80042d4 <init_TIM6_for_Regulate_Time+0x50>)
 80042a4:	4a0b      	ldr	r2, [pc, #44]	; (80042d4 <init_TIM6_for_Regulate_Time+0x50>)
 80042a6:	68d2      	ldr	r2, [r2, #12]
 80042a8:	2101      	movs	r1, #1
 80042aa:	430a      	orrs	r2, r1
 80042ac:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80042ae:	2011      	movs	r0, #17
 80042b0:	f7ff fe2a 	bl	8003f08 <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM6_DAC_IRQn, 1);
 80042b4:	2101      	movs	r1, #1
 80042b6:	2011      	movs	r0, #17
 80042b8:	f7ff fe3c 	bl	8003f34 <NVIC_SetPriority>

	TIM6->CR1 |= TIM_CR1_CEN;
 80042bc:	4b05      	ldr	r3, [pc, #20]	; (80042d4 <init_TIM6_for_Regulate_Time+0x50>)
 80042be:	4a05      	ldr	r2, [pc, #20]	; (80042d4 <init_TIM6_for_Regulate_Time+0x50>)
 80042c0:	6812      	ldr	r2, [r2, #0]
 80042c2:	2101      	movs	r1, #1
 80042c4:	430a      	orrs	r2, r1
 80042c6:	601a      	str	r2, [r3, #0]
}
 80042c8:	46c0      	nop			; (mov r8, r8)
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	46c0      	nop			; (mov r8, r8)
 80042d0:	40021000 	.word	0x40021000
 80042d4:	40001000 	.word	0x40001000
 80042d8:	00009c40 	.word	0x00009c40

080042dc <init_TIM16_for_wait_temp_set>:

void init_TIM16_for_wait_temp_set() {
 80042dc:	b580      	push	{r7, lr}
 80042de:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_TIM16EN;
 80042e0:	4b11      	ldr	r3, [pc, #68]	; (8004328 <init_TIM16_for_wait_temp_set+0x4c>)
 80042e2:	4a11      	ldr	r2, [pc, #68]	; (8004328 <init_TIM16_for_wait_temp_set+0x4c>)
 80042e4:	6992      	ldr	r2, [r2, #24]
 80042e6:	2180      	movs	r1, #128	; 0x80
 80042e8:	0289      	lsls	r1, r1, #10
 80042ea:	430a      	orrs	r2, r1
 80042ec:	619a      	str	r2, [r3, #24]

	//10 sec
	TIM16->PSC = 8000 * FREQ_MULTIPLIER_COEF;
 80042ee:	4b0f      	ldr	r3, [pc, #60]	; (800432c <init_TIM16_for_wait_temp_set+0x50>)
 80042f0:	4a0f      	ldr	r2, [pc, #60]	; (8004330 <init_TIM16_for_wait_temp_set+0x54>)
 80042f2:	629a      	str	r2, [r3, #40]	; 0x28
	TIM16->ARR = 10000;
 80042f4:	4b0d      	ldr	r3, [pc, #52]	; (800432c <init_TIM16_for_wait_temp_set+0x50>)
 80042f6:	4a0f      	ldr	r2, [pc, #60]	; (8004334 <init_TIM16_for_wait_temp_set+0x58>)
 80042f8:	62da      	str	r2, [r3, #44]	; 0x2c


	TIM16->DIER |= TIM_DIER_UIE;
 80042fa:	4b0c      	ldr	r3, [pc, #48]	; (800432c <init_TIM16_for_wait_temp_set+0x50>)
 80042fc:	4a0b      	ldr	r2, [pc, #44]	; (800432c <init_TIM16_for_wait_temp_set+0x50>)
 80042fe:	68d2      	ldr	r2, [r2, #12]
 8004300:	2101      	movs	r1, #1
 8004302:	430a      	orrs	r2, r1
 8004304:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(TIM16_IRQn);
 8004306:	2015      	movs	r0, #21
 8004308:	f7ff fdfe 	bl	8003f08 <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM16_IRQn, 1);
 800430c:	2101      	movs	r1, #1
 800430e:	2015      	movs	r0, #21
 8004310:	f7ff fe10 	bl	8003f34 <NVIC_SetPriority>

	TIM16->CR1 |= TIM_CR1_CEN;
 8004314:	4b05      	ldr	r3, [pc, #20]	; (800432c <init_TIM16_for_wait_temp_set+0x50>)
 8004316:	4a05      	ldr	r2, [pc, #20]	; (800432c <init_TIM16_for_wait_temp_set+0x50>)
 8004318:	6812      	ldr	r2, [r2, #0]
 800431a:	2101      	movs	r1, #1
 800431c:	430a      	orrs	r2, r1
 800431e:	601a      	str	r2, [r3, #0]
}
 8004320:	46c0      	nop			; (mov r8, r8)
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	46c0      	nop			; (mov r8, r8)
 8004328:	40021000 	.word	0x40021000
 800432c:	40014400 	.word	0x40014400
 8004330:	00009c40 	.word	0x00009c40
 8004334:	00002710 	.word	0x00002710

08004338 <main>:

#include "manage_program.h"

int main(void)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	af00      	add	r7, sp, #0
	init_periphery();
 800433c:	f000 f80a 	bl	8004354 <init_periphery>
	init_TIM15_as_TRGO();
 8004340:	f7fd ffd8 	bl	80022f4 <init_TIM15_as_TRGO>

	while (1)
	{
		check_UART_cmd();
 8004344:	f000 f86c 	bl	8004420 <check_UART_cmd>
		DS18B20_measure_temperature();
 8004348:	f000 f82a 	bl	80043a0 <DS18B20_measure_temperature>
		Relay_regulating();
 800434c:	f7ff fecc 	bl	80040e8 <Relay_regulating>
		check_UART_cmd();
 8004350:	e7f8      	b.n	8004344 <main+0xc>
	...

08004354 <init_periphery>:
 *      Author: denlo
 */

#include "manage_program.h"

void init_periphery() {
 8004354:	b5b0      	push	{r4, r5, r7, lr}
 8004356:	af00      	add	r7, sp, #0
	//	Write_data_to_flash(PAGE60_FOR_0_1_2_3, &mat_for_symbol1[0], 1024);
	//	Write_data_to_flash(PAGE61_FOR_4_5_6_7, &mat_for_symbol2[0], 1024);
	//	Write_data_to_flash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol3[0], 1024);
	//	Write_data_to_flash(PAGE63_FOR_DOT_MINUS, &mat_for_symbol4[0], 256);

	init_clock();
 8004358:	f000 f8e4 	bl	8004524 <init_clock>
	init_ds();
 800435c:	f7ff fbe8 	bl	8003b30 <init_ds>
	TFT_init();
 8004360:	f7fe ff0a 	bl	8003178 <TFT_init>
	TFT_reset_temperature();
 8004364:	f7fe fee2 	bl	800312c <TFT_reset_temperature>
	init_USART();
 8004368:	f7ff fa58 	bl	800381c <init_USART>
	init_GPIO();
 800436c:	f7ff ff68 	bl	8004240 <init_GPIO>
	ADC_init();
 8004370:	f7fd ff4e 	bl	8002210 <ADC_init>
	display_temperature(temperatures.curr_temperature, CURRENT_TEMP);
 8004374:	4b09      	ldr	r3, [pc, #36]	; (800439c <init_periphery+0x48>)
 8004376:	685c      	ldr	r4, [r3, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	2200      	movs	r2, #0
 800437c:	0018      	movs	r0, r3
 800437e:	0021      	movs	r1, r4
 8004380:	f7fe fa6e 	bl	8002860 <display_temperature>
	display_temperature(temperatures.curr_temperature, AIM_TEMP);
 8004384:	4b05      	ldr	r3, [pc, #20]	; (800439c <init_periphery+0x48>)
 8004386:	685c      	ldr	r4, [r3, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2201      	movs	r2, #1
 800438c:	0018      	movs	r0, r3
 800438e:	0021      	movs	r1, r4
 8004390:	f7fe fa66 	bl	8002860 <display_temperature>
}
 8004394:	46c0      	nop			; (mov r8, r8)
 8004396:	46bd      	mov	sp, r7
 8004398:	bdb0      	pop	{r4, r5, r7, pc}
 800439a:	46c0      	nop			; (mov r8, r8)
 800439c:	20000100 	.word	0x20000100

080043a0 <DS18B20_measure_temperature>:

void DS18B20_measure_temperature() {
 80043a0:	b590      	push	{r4, r7, lr}
 80043a2:	b083      	sub	sp, #12
 80043a4:	af02      	add	r7, sp, #8
	switch(program_task) {
 80043a6:	4b1b      	ldr	r3, [pc, #108]	; (8004414 <DS18B20_measure_temperature+0x74>)
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	2b03      	cmp	r3, #3
 80043ac:	d00a      	beq.n	80043c4 <DS18B20_measure_temperature+0x24>
 80043ae:	2b04      	cmp	r3, #4
 80043b0:	d00e      	beq.n	80043d0 <DS18B20_measure_temperature+0x30>
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d000      	beq.n	80043b8 <DS18B20_measure_temperature+0x18>
			display_temperature(temperatures.curr_temperature, CURRENT_TEMP);
			UART_send_temperature(symbols_distribution.char_output, symbols_distribution.amout_of_symbols - 1, DS18B20_ADDRESS);
			program_task = START;
			break;
	}
};
 80043b6:	e028      	b.n	800440a <DS18B20_measure_temperature+0x6a>
			temperature_measurment_start();
 80043b8:	f7ff fd48 	bl	8003e4c <temperature_measurment_start>
			program_task = TEMPERATURE_CONVERTING;
 80043bc:	4b15      	ldr	r3, [pc, #84]	; (8004414 <DS18B20_measure_temperature+0x74>)
 80043be:	2202      	movs	r2, #2
 80043c0:	701a      	strb	r2, [r3, #0]
			break;
 80043c2:	e022      	b.n	800440a <DS18B20_measure_temperature+0x6a>
			temprepature_measurment_read();
 80043c4:	f7ff fd54 	bl	8003e70 <temprepature_measurment_read>
			program_task = TEMPERATURE_DISPLAYING;
 80043c8:	4b12      	ldr	r3, [pc, #72]	; (8004414 <DS18B20_measure_temperature+0x74>)
 80043ca:	2204      	movs	r2, #4
 80043cc:	701a      	strb	r2, [r3, #0]
			break;
 80043ce:	e01c      	b.n	800440a <DS18B20_measure_temperature+0x6a>
			TFT_clearPartDisplay(0x00, 0x00, 0x00, START_ROW_CURR_TEMP, START_ROW_CURR_TEMP + DIGIT_HEIGHT);
 80043d0:	2372      	movs	r3, #114	; 0x72
 80043d2:	9300      	str	r3, [sp, #0]
 80043d4:	2332      	movs	r3, #50	; 0x32
 80043d6:	2200      	movs	r2, #0
 80043d8:	2100      	movs	r1, #0
 80043da:	2000      	movs	r0, #0
 80043dc:	f7fe ffdc 	bl	8003398 <TFT_clearPartDisplay>
			display_temperature(temperatures.curr_temperature, CURRENT_TEMP);
 80043e0:	4b0d      	ldr	r3, [pc, #52]	; (8004418 <DS18B20_measure_temperature+0x78>)
 80043e2:	685c      	ldr	r4, [r3, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2200      	movs	r2, #0
 80043e8:	0018      	movs	r0, r3
 80043ea:	0021      	movs	r1, r4
 80043ec:	f7fe fa38 	bl	8002860 <display_temperature>
			UART_send_temperature(symbols_distribution.char_output, symbols_distribution.amout_of_symbols - 1, DS18B20_ADDRESS);
 80043f0:	4b0a      	ldr	r3, [pc, #40]	; (800441c <DS18B20_measure_temperature+0x7c>)
 80043f2:	7b9b      	ldrb	r3, [r3, #14]
 80043f4:	3b01      	subs	r3, #1
 80043f6:	b2d9      	uxtb	r1, r3
 80043f8:	4b08      	ldr	r3, [pc, #32]	; (800441c <DS18B20_measure_temperature+0x7c>)
 80043fa:	2243      	movs	r2, #67	; 0x43
 80043fc:	0018      	movs	r0, r3
 80043fe:	f7ff faa5 	bl	800394c <UART_send_temperature>
			program_task = START;
 8004402:	4b04      	ldr	r3, [pc, #16]	; (8004414 <DS18B20_measure_temperature+0x74>)
 8004404:	2201      	movs	r2, #1
 8004406:	701a      	strb	r2, [r3, #0]
			break;
 8004408:	46c0      	nop			; (mov r8, r8)
};
 800440a:	46c0      	nop			; (mov r8, r8)
 800440c:	46bd      	mov	sp, r7
 800440e:	b001      	add	sp, #4
 8004410:	bd90      	pop	{r4, r7, pc}
 8004412:	46c0      	nop			; (mov r8, r8)
 8004414:	20000093 	.word	0x20000093
 8004418:	20000100 	.word	0x20000100
 800441c:	200000e8 	.word	0x200000e8

08004420 <check_UART_cmd>:
		UART_send_temperature(symbols_distribution.char_output, symbols_distribution.amout_of_symbols - 1, NTC_ADDRESS);
		cycle_start = 0;
	}
}

void check_UART_cmd() {
 8004420:	b5b0      	push	{r4, r5, r7, lr}
 8004422:	af00      	add	r7, sp, #0
	if(rx_data_state == DATA_WAITING)
 8004424:	4b39      	ldr	r3, [pc, #228]	; (800450c <check_UART_cmd+0xec>)
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d100      	bne.n	800442e <check_UART_cmd+0xe>
 800442c:	e06b      	b.n	8004506 <check_UART_cmd+0xe6>
		return;
	switch(UART_rx_buf[0]) {
 800442e:	4b38      	ldr	r3, [pc, #224]	; (8004510 <check_UART_cmd+0xf0>)
 8004430:	781b      	ldrb	r3, [r3, #0]
 8004432:	2b11      	cmp	r3, #17
 8004434:	d011      	beq.n	800445a <check_UART_cmd+0x3a>
 8004436:	dc02      	bgt.n	800443e <check_UART_cmd+0x1e>
 8004438:	2b10      	cmp	r3, #16
 800443a:	d005      	beq.n	8004448 <check_UART_cmd+0x28>
 800443c:	e064      	b.n	8004508 <check_UART_cmd+0xe8>
 800443e:	2b25      	cmp	r3, #37	; 0x25
 8004440:	d021      	beq.n	8004486 <check_UART_cmd+0x66>
 8004442:	2b31      	cmp	r3, #49	; 0x31
 8004444:	d04f      	beq.n	80044e6 <check_UART_cmd+0xc6>
 8004446:	e05f      	b.n	8004508 <check_UART_cmd+0xe8>
		case UART_CMD_TURN_OFF:
			program_task = TURN_OFF;
 8004448:	4b32      	ldr	r3, [pc, #200]	; (8004514 <check_UART_cmd+0xf4>)
 800444a:	2200      	movs	r2, #0
 800444c:	701a      	strb	r2, [r3, #0]
			TFT_reset_temperature();
 800444e:	f7fe fe6d 	bl	800312c <TFT_reset_temperature>
			rx_data_state = DATA_WAITING;
 8004452:	4b2e      	ldr	r3, [pc, #184]	; (800450c <check_UART_cmd+0xec>)
 8004454:	2200      	movs	r2, #0
 8004456:	701a      	strb	r2, [r3, #0]
			break;
 8004458:	e056      	b.n	8004508 <check_UART_cmd+0xe8>
		case UART_CMD_TURN_ON:
			program_task = START;
 800445a:	4b2e      	ldr	r3, [pc, #184]	; (8004514 <check_UART_cmd+0xf4>)
 800445c:	2201      	movs	r2, #1
 800445e:	701a      	strb	r2, [r3, #0]
			regulate_status = WAITING;
 8004460:	4b2d      	ldr	r3, [pc, #180]	; (8004518 <check_UART_cmd+0xf8>)
 8004462:	2200      	movs	r2, #0
 8004464:	701a      	strb	r2, [r3, #0]
			display_temperature(temperatures.aim_temperature, AIM_TEMP);
 8004466:	4b2d      	ldr	r3, [pc, #180]	; (800451c <check_UART_cmd+0xfc>)
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	0018      	movs	r0, r3
 800446c:	f7fd fc28 	bl	8001cc0 <__aeabi_i2d>
 8004470:	0003      	movs	r3, r0
 8004472:	000c      	movs	r4, r1
 8004474:	2201      	movs	r2, #1
 8004476:	0018      	movs	r0, r3
 8004478:	0021      	movs	r1, r4
 800447a:	f7fe f9f1 	bl	8002860 <display_temperature>
			rx_data_state = DATA_WAITING;
 800447e:	4b23      	ldr	r3, [pc, #140]	; (800450c <check_UART_cmd+0xec>)
 8004480:	2200      	movs	r2, #0
 8004482:	701a      	strb	r2, [r3, #0]
			break;
 8004484:	e040      	b.n	8004508 <check_UART_cmd+0xe8>
		case UART_CMD_SET_AIM_TEMP:
			temperatures.aim_temperature = UART_rx_buf[1];
 8004486:	4b22      	ldr	r3, [pc, #136]	; (8004510 <check_UART_cmd+0xf0>)
 8004488:	785b      	ldrb	r3, [r3, #1]
 800448a:	001a      	movs	r2, r3
 800448c:	4b23      	ldr	r3, [pc, #140]	; (800451c <check_UART_cmd+0xfc>)
 800448e:	609a      	str	r2, [r3, #8]

			if(temperatures.aim_temperature > 120)
 8004490:	4b22      	ldr	r3, [pc, #136]	; (800451c <check_UART_cmd+0xfc>)
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	2b78      	cmp	r3, #120	; 0x78
 8004496:	dd05      	ble.n	80044a4 <check_UART_cmd+0x84>
				temperatures.aim_temperature = temperatures.aim_temperature - 256;
 8004498:	4b20      	ldr	r3, [pc, #128]	; (800451c <check_UART_cmd+0xfc>)
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	1e5a      	subs	r2, r3, #1
 800449e:	3aff      	subs	r2, #255	; 0xff
 80044a0:	4b1e      	ldr	r3, [pc, #120]	; (800451c <check_UART_cmd+0xfc>)
 80044a2:	609a      	str	r2, [r3, #8]
			display_temperature(temperatures.aim_temperature, AIM_TEMP);
 80044a4:	4b1d      	ldr	r3, [pc, #116]	; (800451c <check_UART_cmd+0xfc>)
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	0018      	movs	r0, r3
 80044aa:	f7fd fc09 	bl	8001cc0 <__aeabi_i2d>
 80044ae:	0003      	movs	r3, r0
 80044b0:	000c      	movs	r4, r1
 80044b2:	2201      	movs	r2, #1
 80044b4:	0018      	movs	r0, r3
 80044b6:	0021      	movs	r1, r4
 80044b8:	f7fe f9d2 	bl	8002860 <display_temperature>

			if(temperatures.aim_temperature > temperatures.curr_temperature)
 80044bc:	4b17      	ldr	r3, [pc, #92]	; (800451c <check_UART_cmd+0xfc>)
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	0018      	movs	r0, r3
 80044c2:	f7fd fbfd 	bl	8001cc0 <__aeabi_i2d>
 80044c6:	4b15      	ldr	r3, [pc, #84]	; (800451c <check_UART_cmd+0xfc>)
 80044c8:	685c      	ldr	r4, [r3, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	001a      	movs	r2, r3
 80044ce:	0023      	movs	r3, r4
 80044d0:	f7fb fed0 	bl	8000274 <__aeabi_dcmpgt>
 80044d4:	1e03      	subs	r3, r0, #0
 80044d6:	d002      	beq.n	80044de <check_UART_cmd+0xbe>
				regulate_status = HEATING;
 80044d8:	4b0f      	ldr	r3, [pc, #60]	; (8004518 <check_UART_cmd+0xf8>)
 80044da:	2202      	movs	r2, #2
 80044dc:	701a      	strb	r2, [r3, #0]

			rx_data_state = DATA_WAITING;
 80044de:	4b0b      	ldr	r3, [pc, #44]	; (800450c <check_UART_cmd+0xec>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	701a      	strb	r2, [r3, #0]
			break;
 80044e4:	e010      	b.n	8004508 <check_UART_cmd+0xe8>
		case UART_CMD_HEAT_DURING:
			regulate_status = HEATING_DURING_TIME;
 80044e6:	4b0c      	ldr	r3, [pc, #48]	; (8004518 <check_UART_cmd+0xf8>)
 80044e8:	2203      	movs	r2, #3
 80044ea:	701a      	strb	r2, [r3, #0]
			//amount of second
			TIM6->ARR = UART_rx_buf[1] * 1000;
 80044ec:	4b0c      	ldr	r3, [pc, #48]	; (8004520 <check_UART_cmd+0x100>)
 80044ee:	4a08      	ldr	r2, [pc, #32]	; (8004510 <check_UART_cmd+0xf0>)
 80044f0:	7852      	ldrb	r2, [r2, #1]
 80044f2:	0011      	movs	r1, r2
 80044f4:	22fa      	movs	r2, #250	; 0xfa
 80044f6:	0092      	lsls	r2, r2, #2
 80044f8:	434a      	muls	r2, r1
 80044fa:	62da      	str	r2, [r3, #44]	; 0x2c

			rx_data_state = DATA_WAITING;
 80044fc:	4b03      	ldr	r3, [pc, #12]	; (800450c <check_UART_cmd+0xec>)
 80044fe:	2200      	movs	r2, #0
 8004500:	701a      	strb	r2, [r3, #0]
			break;
 8004502:	46c0      	nop			; (mov r8, r8)
 8004504:	e000      	b.n	8004508 <check_UART_cmd+0xe8>
		return;
 8004506:	46c0      	nop			; (mov r8, r8)
	}
}
 8004508:	46bd      	mov	sp, r7
 800450a:	bdb0      	pop	{r4, r5, r7, pc}
 800450c:	20000092 	.word	0x20000092
 8004510:	200000fc 	.word	0x200000fc
 8004514:	20000093 	.word	0x20000093
 8004518:	20000094 	.word	0x20000094
 800451c:	20000100 	.word	0x20000100
 8004520:	40001000 	.word	0x40001000

08004524 <init_clock>:

void init_clock() {
 8004524:	b580      	push	{r7, lr}
 8004526:	af00      	add	r7, sp, #0
	//if PLL is SYSCLK
	if( (RCC->CFGR & RCC_CFGR_SWS) == RCC_CFGR_SWS_PLL) {
 8004528:	4b25      	ldr	r3, [pc, #148]	; (80045c0 <init_clock+0x9c>)
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	220c      	movs	r2, #12
 800452e:	4013      	ands	r3, r2
 8004530:	2b08      	cmp	r3, #8
 8004532:	d10b      	bne.n	800454c <init_clock+0x28>
		//switch on HSI
		RCC->CFGR &= ~RCC_CFGR_SW;
 8004534:	4b22      	ldr	r3, [pc, #136]	; (80045c0 <init_clock+0x9c>)
 8004536:	4a22      	ldr	r2, [pc, #136]	; (80045c0 <init_clock+0x9c>)
 8004538:	6852      	ldr	r2, [r2, #4]
 800453a:	2103      	movs	r1, #3
 800453c:	438a      	bics	r2, r1
 800453e:	605a      	str	r2, [r3, #4]
		//wait until HSI isn't SYSCLK
		while( (RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI);
 8004540:	46c0      	nop			; (mov r8, r8)
 8004542:	4b1f      	ldr	r3, [pc, #124]	; (80045c0 <init_clock+0x9c>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	220c      	movs	r2, #12
 8004548:	4013      	ands	r3, r2
 800454a:	d1fa      	bne.n	8004542 <init_clock+0x1e>
	}

	//1.Disable the PLL by setting PLLON to 0.
	RCC->CR &= ~RCC_CR_PLLON;
 800454c:	4b1c      	ldr	r3, [pc, #112]	; (80045c0 <init_clock+0x9c>)
 800454e:	4a1c      	ldr	r2, [pc, #112]	; (80045c0 <init_clock+0x9c>)
 8004550:	6812      	ldr	r2, [r2, #0]
 8004552:	491c      	ldr	r1, [pc, #112]	; (80045c4 <init_clock+0xa0>)
 8004554:	400a      	ands	r2, r1
 8004556:	601a      	str	r2, [r3, #0]
	//2. Wait until PLLRDY is cleared. The PLL is now fully stopped.
	while( (RCC->CR & RCC_CR_PLLRDY) != 0 );
 8004558:	46c0      	nop			; (mov r8, r8)
 800455a:	4b19      	ldr	r3, [pc, #100]	; (80045c0 <init_clock+0x9c>)
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	2380      	movs	r3, #128	; 0x80
 8004560:	049b      	lsls	r3, r3, #18
 8004562:	4013      	ands	r3, r2
 8004564:	d1f9      	bne.n	800455a <init_clock+0x36>
	//3. Change the desired parameter
	RCC->CFGR = ( RCC->CFGR & (~RCC_CFGR_PLLMUL) ) | RCC_CFGR_PLLMUL10;
 8004566:	4b16      	ldr	r3, [pc, #88]	; (80045c0 <init_clock+0x9c>)
 8004568:	4a15      	ldr	r2, [pc, #84]	; (80045c0 <init_clock+0x9c>)
 800456a:	6852      	ldr	r2, [r2, #4]
 800456c:	4916      	ldr	r1, [pc, #88]	; (80045c8 <init_clock+0xa4>)
 800456e:	400a      	ands	r2, r1
 8004570:	2180      	movs	r1, #128	; 0x80
 8004572:	0389      	lsls	r1, r1, #14
 8004574:	430a      	orrs	r2, r1
 8004576:	605a      	str	r2, [r3, #4]
	//4. Enable the PLL again by setting PLLON to 1.
	RCC->CR |= RCC_CR_PLLON;
 8004578:	4b11      	ldr	r3, [pc, #68]	; (80045c0 <init_clock+0x9c>)
 800457a:	4a11      	ldr	r2, [pc, #68]	; (80045c0 <init_clock+0x9c>)
 800457c:	6812      	ldr	r2, [r2, #0]
 800457e:	2180      	movs	r1, #128	; 0x80
 8004580:	0449      	lsls	r1, r1, #17
 8004582:	430a      	orrs	r2, r1
 8004584:	601a      	str	r2, [r3, #0]
	//5. Wait until PLLRDY is set.
	while( (RCC->CR & RCC_CR_PLLRDY) != RCC_CR_PLLRDY);
 8004586:	46c0      	nop			; (mov r8, r8)
 8004588:	4b0d      	ldr	r3, [pc, #52]	; (80045c0 <init_clock+0x9c>)
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	2380      	movs	r3, #128	; 0x80
 800458e:	049b      	lsls	r3, r3, #18
 8004590:	401a      	ands	r2, r3
 8004592:	2380      	movs	r3, #128	; 0x80
 8004594:	049b      	lsls	r3, r3, #18
 8004596:	429a      	cmp	r2, r3
 8004598:	d1f6      	bne.n	8004588 <init_clock+0x64>

	//switch on PLL as SYSCLK
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 800459a:	4b09      	ldr	r3, [pc, #36]	; (80045c0 <init_clock+0x9c>)
 800459c:	4a08      	ldr	r2, [pc, #32]	; (80045c0 <init_clock+0x9c>)
 800459e:	6852      	ldr	r2, [r2, #4]
 80045a0:	2102      	movs	r1, #2
 80045a2:	430a      	orrs	r2, r1
 80045a4:	605a      	str	r2, [r3, #4]
	//wait until PLL isn't SYSCLK
	while( (RCC->CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 80045a6:	46c0      	nop			; (mov r8, r8)
 80045a8:	4b05      	ldr	r3, [pc, #20]	; (80045c0 <init_clock+0x9c>)
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	2208      	movs	r2, #8
 80045ae:	4013      	ands	r3, r2
 80045b0:	2b08      	cmp	r3, #8
 80045b2:	d1f9      	bne.n	80045a8 <init_clock+0x84>
	SystemCoreClockUpdate();
 80045b4:	f000 f878 	bl	80046a8 <SystemCoreClockUpdate>
}
 80045b8:	46c0      	nop			; (mov r8, r8)
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	46c0      	nop			; (mov r8, r8)
 80045c0:	40021000 	.word	0x40021000
 80045c4:	feffffff 	.word	0xfeffffff
 80045c8:	ffc3ffff 	.word	0xffc3ffff

080045cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80045cc:	480d      	ldr	r0, [pc, #52]	; (8004604 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80045ce:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80045d0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80045d2:	e003      	b.n	80045dc <LoopCopyDataInit>

080045d4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80045d4:	4b0c      	ldr	r3, [pc, #48]	; (8004608 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80045d6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80045d8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80045da:	3104      	adds	r1, #4

080045dc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80045dc:	480b      	ldr	r0, [pc, #44]	; (800460c <LoopForever+0xa>)
  ldr r3, =_edata
 80045de:	4b0c      	ldr	r3, [pc, #48]	; (8004610 <LoopForever+0xe>)
  adds r2, r0, r1
 80045e0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80045e2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80045e4:	d3f6      	bcc.n	80045d4 <CopyDataInit>
  ldr r2, =_sbss
 80045e6:	4a0b      	ldr	r2, [pc, #44]	; (8004614 <LoopForever+0x12>)
  b LoopFillZerobss
 80045e8:	e002      	b.n	80045f0 <LoopFillZerobss>

080045ea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80045ea:	2300      	movs	r3, #0
  str  r3, [r2]
 80045ec:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80045ee:	3204      	adds	r2, #4

080045f0 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80045f0:	4b09      	ldr	r3, [pc, #36]	; (8004618 <LoopForever+0x16>)
  cmp r2, r3
 80045f2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80045f4:	d3f9      	bcc.n	80045ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80045f6:	f000 f813 	bl	8004620 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80045fa:	f000 f8c1 	bl	8004780 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80045fe:	f7ff fe9b 	bl	8004338 <main>

08004602 <LoopForever>:

LoopForever:
    b LoopForever
 8004602:	e7fe      	b.n	8004602 <LoopForever>
  ldr   r0, =_estack
 8004604:	20002000 	.word	0x20002000
  ldr r3, =_sidata
 8004608:	08004c28 	.word	0x08004c28
  ldr r0, =_sdata
 800460c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004610:	2000006c 	.word	0x2000006c
  ldr r2, =_sbss
 8004614:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8004618:	20000d5c 	.word	0x20000d5c

0800461c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800461c:	e7fe      	b.n	800461c <ADC1_COMP_IRQHandler>
	...

08004620 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8004624:	4b1a      	ldr	r3, [pc, #104]	; (8004690 <SystemInit+0x70>)
 8004626:	4a1a      	ldr	r2, [pc, #104]	; (8004690 <SystemInit+0x70>)
 8004628:	6812      	ldr	r2, [r2, #0]
 800462a:	2101      	movs	r1, #1
 800462c:	430a      	orrs	r2, r1
 800462e:	601a      	str	r2, [r3, #0]

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8004630:	4b17      	ldr	r3, [pc, #92]	; (8004690 <SystemInit+0x70>)
 8004632:	4a17      	ldr	r2, [pc, #92]	; (8004690 <SystemInit+0x70>)
 8004634:	6852      	ldr	r2, [r2, #4]
 8004636:	4917      	ldr	r1, [pc, #92]	; (8004694 <SystemInit+0x74>)
 8004638:	400a      	ands	r2, r1
 800463a:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 800463c:	4b14      	ldr	r3, [pc, #80]	; (8004690 <SystemInit+0x70>)
 800463e:	4a14      	ldr	r2, [pc, #80]	; (8004690 <SystemInit+0x70>)
 8004640:	6812      	ldr	r2, [r2, #0]
 8004642:	4915      	ldr	r1, [pc, #84]	; (8004698 <SystemInit+0x78>)
 8004644:	400a      	ands	r2, r1
 8004646:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8004648:	4b11      	ldr	r3, [pc, #68]	; (8004690 <SystemInit+0x70>)
 800464a:	4a11      	ldr	r2, [pc, #68]	; (8004690 <SystemInit+0x70>)
 800464c:	6812      	ldr	r2, [r2, #0]
 800464e:	4913      	ldr	r1, [pc, #76]	; (800469c <SystemInit+0x7c>)
 8004650:	400a      	ands	r2, r1
 8004652:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8004654:	4b0e      	ldr	r3, [pc, #56]	; (8004690 <SystemInit+0x70>)
 8004656:	4a0e      	ldr	r2, [pc, #56]	; (8004690 <SystemInit+0x70>)
 8004658:	6852      	ldr	r2, [r2, #4]
 800465a:	4911      	ldr	r1, [pc, #68]	; (80046a0 <SystemInit+0x80>)
 800465c:	400a      	ands	r2, r1
 800465e:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8004660:	4b0b      	ldr	r3, [pc, #44]	; (8004690 <SystemInit+0x70>)
 8004662:	4a0b      	ldr	r2, [pc, #44]	; (8004690 <SystemInit+0x70>)
 8004664:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004666:	210f      	movs	r1, #15
 8004668:	438a      	bics	r2, r1
 800466a:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 800466c:	4b08      	ldr	r3, [pc, #32]	; (8004690 <SystemInit+0x70>)
 800466e:	4a08      	ldr	r2, [pc, #32]	; (8004690 <SystemInit+0x70>)
 8004670:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004672:	490c      	ldr	r1, [pc, #48]	; (80046a4 <SystemInit+0x84>)
 8004674:	400a      	ands	r2, r1
 8004676:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8004678:	4b05      	ldr	r3, [pc, #20]	; (8004690 <SystemInit+0x70>)
 800467a:	4a05      	ldr	r2, [pc, #20]	; (8004690 <SystemInit+0x70>)
 800467c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800467e:	2101      	movs	r1, #1
 8004680:	438a      	bics	r2, r1
 8004682:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8004684:	4b02      	ldr	r3, [pc, #8]	; (8004690 <SystemInit+0x70>)
 8004686:	2200      	movs	r2, #0
 8004688:	609a      	str	r2, [r3, #8]

}
 800468a:	46c0      	nop			; (mov r8, r8)
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}
 8004690:	40021000 	.word	0x40021000
 8004694:	f8ffb80c 	.word	0xf8ffb80c
 8004698:	fef6ffff 	.word	0xfef6ffff
 800469c:	fffbffff 	.word	0xfffbffff
 80046a0:	ffc0ffff 	.word	0xffc0ffff
 80046a4:	fffffeac 	.word	0xfffffeac

080046a8 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b084      	sub	sp, #16
 80046ac:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
 80046ae:	2300      	movs	r3, #0
 80046b0:	60fb      	str	r3, [r7, #12]
 80046b2:	2300      	movs	r3, #0
 80046b4:	60bb      	str	r3, [r7, #8]
 80046b6:	2300      	movs	r3, #0
 80046b8:	607b      	str	r3, [r7, #4]
 80046ba:	2300      	movs	r3, #0
 80046bc:	603b      	str	r3, [r7, #0]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80046be:	4b2b      	ldr	r3, [pc, #172]	; (800476c <SystemCoreClockUpdate+0xc4>)
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	220c      	movs	r2, #12
 80046c4:	4013      	ands	r3, r2
 80046c6:	60fb      	str	r3, [r7, #12]

  switch (tmp)
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2b04      	cmp	r3, #4
 80046cc:	d007      	beq.n	80046de <SystemCoreClockUpdate+0x36>
 80046ce:	2b08      	cmp	r3, #8
 80046d0:	d009      	beq.n	80046e6 <SystemCoreClockUpdate+0x3e>
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d133      	bne.n	800473e <SystemCoreClockUpdate+0x96>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80046d6:	4b26      	ldr	r3, [pc, #152]	; (8004770 <SystemCoreClockUpdate+0xc8>)
 80046d8:	4a26      	ldr	r2, [pc, #152]	; (8004774 <SystemCoreClockUpdate+0xcc>)
 80046da:	601a      	str	r2, [r3, #0]
      break;
 80046dc:	e033      	b.n	8004746 <SystemCoreClockUpdate+0x9e>
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80046de:	4b24      	ldr	r3, [pc, #144]	; (8004770 <SystemCoreClockUpdate+0xc8>)
 80046e0:	4a24      	ldr	r2, [pc, #144]	; (8004774 <SystemCoreClockUpdate+0xcc>)
 80046e2:	601a      	str	r2, [r3, #0]
      break;
 80046e4:	e02f      	b.n	8004746 <SystemCoreClockUpdate+0x9e>
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
 80046e6:	4b21      	ldr	r3, [pc, #132]	; (800476c <SystemCoreClockUpdate+0xc4>)
 80046e8:	685a      	ldr	r2, [r3, #4]
 80046ea:	23f0      	movs	r3, #240	; 0xf0
 80046ec:	039b      	lsls	r3, r3, #14
 80046ee:	4013      	ands	r3, r2
 80046f0:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80046f2:	4b1e      	ldr	r3, [pc, #120]	; (800476c <SystemCoreClockUpdate+0xc4>)
 80046f4:	685a      	ldr	r2, [r3, #4]
 80046f6:	2380      	movs	r3, #128	; 0x80
 80046f8:	025b      	lsls	r3, r3, #9
 80046fa:	4013      	ands	r3, r2
 80046fc:	607b      	str	r3, [r7, #4]
      pllmull = ( pllmull >> 18) + 2;
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	0c9b      	lsrs	r3, r3, #18
 8004702:	3302      	adds	r3, #2
 8004704:	60bb      	str	r3, [r7, #8]
      predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 8004706:	4b19      	ldr	r3, [pc, #100]	; (800476c <SystemCoreClockUpdate+0xc4>)
 8004708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800470a:	220f      	movs	r2, #15
 800470c:	4013      	ands	r3, r2
 800470e:	3301      	adds	r3, #1
 8004710:	603b      	str	r3, [r7, #0]

      if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	2380      	movs	r3, #128	; 0x80
 8004716:	025b      	lsls	r3, r3, #9
 8004718:	429a      	cmp	r2, r3
 800471a:	d10a      	bne.n	8004732 <SystemCoreClockUpdate+0x8a>
      {
        /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */
        SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
 800471c:	6839      	ldr	r1, [r7, #0]
 800471e:	4815      	ldr	r0, [pc, #84]	; (8004774 <SystemCoreClockUpdate+0xcc>)
 8004720:	f7fb fcf2 	bl	8000108 <__udivsi3>
 8004724:	0003      	movs	r3, r0
 8004726:	001a      	movs	r2, r3
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	435a      	muls	r2, r3
 800472c:	4b10      	ldr	r3, [pc, #64]	; (8004770 <SystemCoreClockUpdate+0xc8>)
 800472e:	601a      	str	r2, [r3, #0]
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
#endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || 
          STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
          STM32F091xC || STM32F098xx || STM32F030xC */
      }
      break;
 8004730:	e009      	b.n	8004746 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	4a10      	ldr	r2, [pc, #64]	; (8004778 <SystemCoreClockUpdate+0xd0>)
 8004736:	435a      	muls	r2, r3
 8004738:	4b0d      	ldr	r3, [pc, #52]	; (8004770 <SystemCoreClockUpdate+0xc8>)
 800473a:	601a      	str	r2, [r3, #0]
      break;
 800473c:	e003      	b.n	8004746 <SystemCoreClockUpdate+0x9e>
    default: /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800473e:	4b0c      	ldr	r3, [pc, #48]	; (8004770 <SystemCoreClockUpdate+0xc8>)
 8004740:	4a0c      	ldr	r2, [pc, #48]	; (8004774 <SystemCoreClockUpdate+0xcc>)
 8004742:	601a      	str	r2, [r3, #0]
      break;
 8004744:	46c0      	nop			; (mov r8, r8)
  }
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8004746:	4b09      	ldr	r3, [pc, #36]	; (800476c <SystemCoreClockUpdate+0xc4>)
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	091b      	lsrs	r3, r3, #4
 800474c:	220f      	movs	r2, #15
 800474e:	4013      	ands	r3, r2
 8004750:	4a0a      	ldr	r2, [pc, #40]	; (800477c <SystemCoreClockUpdate+0xd4>)
 8004752:	5cd3      	ldrb	r3, [r2, r3]
 8004754:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8004756:	4b06      	ldr	r3, [pc, #24]	; (8004770 <SystemCoreClockUpdate+0xc8>)
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	40da      	lsrs	r2, r3
 800475e:	4b04      	ldr	r3, [pc, #16]	; (8004770 <SystemCoreClockUpdate+0xc8>)
 8004760:	601a      	str	r2, [r3, #0]
}
 8004762:	46c0      	nop			; (mov r8, r8)
 8004764:	46bd      	mov	sp, r7
 8004766:	b004      	add	sp, #16
 8004768:	bd80      	pop	{r7, pc}
 800476a:	46c0      	nop			; (mov r8, r8)
 800476c:	40021000 	.word	0x40021000
 8004770:	20000000 	.word	0x20000000
 8004774:	007a1200 	.word	0x007a1200
 8004778:	003d0900 	.word	0x003d0900
 800477c:	08004bf8 	.word	0x08004bf8

08004780 <__libc_init_array>:
 8004780:	b570      	push	{r4, r5, r6, lr}
 8004782:	2600      	movs	r6, #0
 8004784:	4d0c      	ldr	r5, [pc, #48]	; (80047b8 <__libc_init_array+0x38>)
 8004786:	4c0d      	ldr	r4, [pc, #52]	; (80047bc <__libc_init_array+0x3c>)
 8004788:	1b64      	subs	r4, r4, r5
 800478a:	10a4      	asrs	r4, r4, #2
 800478c:	42a6      	cmp	r6, r4
 800478e:	d109      	bne.n	80047a4 <__libc_init_array+0x24>
 8004790:	2600      	movs	r6, #0
 8004792:	f000 f991 	bl	8004ab8 <_init>
 8004796:	4d0a      	ldr	r5, [pc, #40]	; (80047c0 <__libc_init_array+0x40>)
 8004798:	4c0a      	ldr	r4, [pc, #40]	; (80047c4 <__libc_init_array+0x44>)
 800479a:	1b64      	subs	r4, r4, r5
 800479c:	10a4      	asrs	r4, r4, #2
 800479e:	42a6      	cmp	r6, r4
 80047a0:	d105      	bne.n	80047ae <__libc_init_array+0x2e>
 80047a2:	bd70      	pop	{r4, r5, r6, pc}
 80047a4:	00b3      	lsls	r3, r6, #2
 80047a6:	58eb      	ldr	r3, [r5, r3]
 80047a8:	4798      	blx	r3
 80047aa:	3601      	adds	r6, #1
 80047ac:	e7ee      	b.n	800478c <__libc_init_array+0xc>
 80047ae:	00b3      	lsls	r3, r6, #2
 80047b0:	58eb      	ldr	r3, [r5, r3]
 80047b2:	4798      	blx	r3
 80047b4:	3601      	adds	r6, #1
 80047b6:	e7f2      	b.n	800479e <__libc_init_array+0x1e>
 80047b8:	08004c20 	.word	0x08004c20
 80047bc:	08004c20 	.word	0x08004c20
 80047c0:	08004c20 	.word	0x08004c20
 80047c4:	08004c24 	.word	0x08004c24

080047c8 <fmod>:
 80047c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047ca:	b08f      	sub	sp, #60	; 0x3c
 80047cc:	001d      	movs	r5, r3
 80047ce:	0006      	movs	r6, r0
 80047d0:	000f      	movs	r7, r1
 80047d2:	0014      	movs	r4, r2
 80047d4:	f000 f85a 	bl	800488c <__ieee754_fmod>
 80047d8:	4b2a      	ldr	r3, [pc, #168]	; (8004884 <fmod+0xbc>)
 80047da:	9000      	str	r0, [sp, #0]
 80047dc:	9101      	str	r1, [sp, #4]
 80047de:	781b      	ldrb	r3, [r3, #0]
 80047e0:	b25b      	sxtb	r3, r3
 80047e2:	9302      	str	r3, [sp, #8]
 80047e4:	3301      	adds	r3, #1
 80047e6:	d039      	beq.n	800485c <fmod+0x94>
 80047e8:	0022      	movs	r2, r4
 80047ea:	002b      	movs	r3, r5
 80047ec:	0020      	movs	r0, r4
 80047ee:	0029      	movs	r1, r5
 80047f0:	f7fd fa12 	bl	8001c18 <__aeabi_dcmpun>
 80047f4:	2800      	cmp	r0, #0
 80047f6:	d131      	bne.n	800485c <fmod+0x94>
 80047f8:	0032      	movs	r2, r6
 80047fa:	003b      	movs	r3, r7
 80047fc:	0030      	movs	r0, r6
 80047fe:	0039      	movs	r1, r7
 8004800:	f7fd fa0a 	bl	8001c18 <__aeabi_dcmpun>
 8004804:	9003      	str	r0, [sp, #12]
 8004806:	2800      	cmp	r0, #0
 8004808:	d128      	bne.n	800485c <fmod+0x94>
 800480a:	2200      	movs	r2, #0
 800480c:	2300      	movs	r3, #0
 800480e:	0020      	movs	r0, r4
 8004810:	0029      	movs	r1, r5
 8004812:	f7fb fd15 	bl	8000240 <__aeabi_dcmpeq>
 8004816:	2800      	cmp	r0, #0
 8004818:	d020      	beq.n	800485c <fmod+0x94>
 800481a:	2301      	movs	r3, #1
 800481c:	9304      	str	r3, [sp, #16]
 800481e:	4b1a      	ldr	r3, [pc, #104]	; (8004888 <fmod+0xc0>)
 8004820:	9606      	str	r6, [sp, #24]
 8004822:	9707      	str	r7, [sp, #28]
 8004824:	9305      	str	r3, [sp, #20]
 8004826:	9b03      	ldr	r3, [sp, #12]
 8004828:	9408      	str	r4, [sp, #32]
 800482a:	9509      	str	r5, [sp, #36]	; 0x24
 800482c:	930c      	str	r3, [sp, #48]	; 0x30
 800482e:	9b02      	ldr	r3, [sp, #8]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d117      	bne.n	8004864 <fmod+0x9c>
 8004834:	960a      	str	r6, [sp, #40]	; 0x28
 8004836:	970b      	str	r7, [sp, #44]	; 0x2c
 8004838:	a804      	add	r0, sp, #16
 800483a:	f000 f935 	bl	8004aa8 <matherr>
 800483e:	2800      	cmp	r0, #0
 8004840:	d01b      	beq.n	800487a <fmod+0xb2>
 8004842:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004844:	9302      	str	r3, [sp, #8]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d004      	beq.n	8004854 <fmod+0x8c>
 800484a:	f000 f92f 	bl	8004aac <__errno>
 800484e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004850:	9302      	str	r3, [sp, #8]
 8004852:	6003      	str	r3, [r0, #0]
 8004854:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004856:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004858:	9300      	str	r3, [sp, #0]
 800485a:	9401      	str	r4, [sp, #4]
 800485c:	9800      	ldr	r0, [sp, #0]
 800485e:	9901      	ldr	r1, [sp, #4]
 8004860:	b00f      	add	sp, #60	; 0x3c
 8004862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004864:	2300      	movs	r3, #0
 8004866:	2200      	movs	r2, #0
 8004868:	0019      	movs	r1, r3
 800486a:	0010      	movs	r0, r2
 800486c:	f7fc f80a 	bl	8000884 <__aeabi_ddiv>
 8004870:	9b02      	ldr	r3, [sp, #8]
 8004872:	900a      	str	r0, [sp, #40]	; 0x28
 8004874:	910b      	str	r1, [sp, #44]	; 0x2c
 8004876:	2b02      	cmp	r3, #2
 8004878:	d1de      	bne.n	8004838 <fmod+0x70>
 800487a:	f000 f917 	bl	8004aac <__errno>
 800487e:	2321      	movs	r3, #33	; 0x21
 8004880:	6003      	str	r3, [r0, #0]
 8004882:	e7de      	b.n	8004842 <fmod+0x7a>
 8004884:	20000004 	.word	0x20000004
 8004888:	08004c08 	.word	0x08004c08

0800488c <__ieee754_fmod>:
 800488c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800488e:	b087      	sub	sp, #28
 8004890:	9303      	str	r3, [sp, #12]
 8004892:	005b      	lsls	r3, r3, #1
 8004894:	085b      	lsrs	r3, r3, #1
 8004896:	001d      	movs	r5, r3
 8004898:	9002      	str	r0, [sp, #8]
 800489a:	9105      	str	r1, [sp, #20]
 800489c:	0004      	movs	r4, r0
 800489e:	0016      	movs	r6, r2
 80048a0:	9201      	str	r2, [sp, #4]
 80048a2:	4315      	orrs	r5, r2
 80048a4:	d00e      	beq.n	80048c4 <__ieee754_fmod+0x38>
 80048a6:	4f76      	ldr	r7, [pc, #472]	; (8004a80 <__ieee754_fmod+0x1f4>)
 80048a8:	004d      	lsls	r5, r1, #1
 80048aa:	086d      	lsrs	r5, r5, #1
 80048ac:	42bd      	cmp	r5, r7
 80048ae:	dc09      	bgt.n	80048c4 <__ieee754_fmod+0x38>
 80048b0:	4257      	negs	r7, r2
 80048b2:	4317      	orrs	r7, r2
 80048b4:	0fff      	lsrs	r7, r7, #31
 80048b6:	431f      	orrs	r7, r3
 80048b8:	9704      	str	r7, [sp, #16]
 80048ba:	4f72      	ldr	r7, [pc, #456]	; (8004a84 <__ieee754_fmod+0x1f8>)
 80048bc:	46bc      	mov	ip, r7
 80048be:	9f04      	ldr	r7, [sp, #16]
 80048c0:	4567      	cmp	r7, ip
 80048c2:	d909      	bls.n	80048d8 <__ieee754_fmod+0x4c>
 80048c4:	9d03      	ldr	r5, [sp, #12]
 80048c6:	002b      	movs	r3, r5
 80048c8:	f7fc fc10 	bl	80010ec <__aeabi_dmul>
 80048cc:	0002      	movs	r2, r0
 80048ce:	000b      	movs	r3, r1
 80048d0:	f7fb ffd8 	bl	8000884 <__aeabi_ddiv>
 80048d4:	b007      	add	sp, #28
 80048d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048d8:	0fcf      	lsrs	r7, r1, #31
 80048da:	07ff      	lsls	r7, r7, #31
 80048dc:	46bc      	mov	ip, r7
 80048de:	429d      	cmp	r5, r3
 80048e0:	dc0c      	bgt.n	80048fc <__ieee754_fmod+0x70>
 80048e2:	dbf7      	blt.n	80048d4 <__ieee754_fmod+0x48>
 80048e4:	4290      	cmp	r0, r2
 80048e6:	d3f5      	bcc.n	80048d4 <__ieee754_fmod+0x48>
 80048e8:	9902      	ldr	r1, [sp, #8]
 80048ea:	4291      	cmp	r1, r2
 80048ec:	d106      	bne.n	80048fc <__ieee754_fmod+0x70>
 80048ee:	4663      	mov	r3, ip
 80048f0:	4d65      	ldr	r5, [pc, #404]	; (8004a88 <__ieee754_fmod+0x1fc>)
 80048f2:	0fdb      	lsrs	r3, r3, #31
 80048f4:	00db      	lsls	r3, r3, #3
 80048f6:	18ed      	adds	r5, r5, r3
 80048f8:	cd03      	ldmia	r5!, {r0, r1}
 80048fa:	e7eb      	b.n	80048d4 <__ieee754_fmod+0x48>
 80048fc:	4963      	ldr	r1, [pc, #396]	; (8004a8c <__ieee754_fmod+0x200>)
 80048fe:	428d      	cmp	r5, r1
 8004900:	dc49      	bgt.n	8004996 <__ieee754_fmod+0x10a>
 8004902:	2d00      	cmp	r5, #0
 8004904:	d140      	bne.n	8004988 <__ieee754_fmod+0xfc>
 8004906:	9902      	ldr	r1, [sp, #8]
 8004908:	4861      	ldr	r0, [pc, #388]	; (8004a90 <__ieee754_fmod+0x204>)
 800490a:	2900      	cmp	r1, #0
 800490c:	dc39      	bgt.n	8004982 <__ieee754_fmod+0xf6>
 800490e:	495f      	ldr	r1, [pc, #380]	; (8004a8c <__ieee754_fmod+0x200>)
 8004910:	428b      	cmp	r3, r1
 8004912:	dc4e      	bgt.n	80049b2 <__ieee754_fmod+0x126>
 8004914:	2b00      	cmp	r3, #0
 8004916:	d145      	bne.n	80049a4 <__ieee754_fmod+0x118>
 8004918:	495d      	ldr	r1, [pc, #372]	; (8004a90 <__ieee754_fmod+0x204>)
 800491a:	2e00      	cmp	r6, #0
 800491c:	dc3f      	bgt.n	800499e <__ieee754_fmod+0x112>
 800491e:	4e5d      	ldr	r6, [pc, #372]	; (8004a94 <__ieee754_fmod+0x208>)
 8004920:	42b0      	cmp	r0, r6
 8004922:	db4a      	blt.n	80049ba <__ieee754_fmod+0x12e>
 8004924:	2780      	movs	r7, #128	; 0x80
 8004926:	9d05      	ldr	r5, [sp, #20]
 8004928:	037f      	lsls	r7, r7, #13
 800492a:	032d      	lsls	r5, r5, #12
 800492c:	0b2d      	lsrs	r5, r5, #12
 800492e:	433d      	orrs	r5, r7
 8004930:	4e58      	ldr	r6, [pc, #352]	; (8004a94 <__ieee754_fmod+0x208>)
 8004932:	42b1      	cmp	r1, r6
 8004934:	db54      	blt.n	80049e0 <__ieee754_fmod+0x154>
 8004936:	2280      	movs	r2, #128	; 0x80
 8004938:	9b03      	ldr	r3, [sp, #12]
 800493a:	0352      	lsls	r2, r2, #13
 800493c:	031b      	lsls	r3, r3, #12
 800493e:	0b1b      	lsrs	r3, r3, #12
 8004940:	4313      	orrs	r3, r2
 8004942:	1a40      	subs	r0, r0, r1
 8004944:	1aef      	subs	r7, r5, r3
 8004946:	2800      	cmp	r0, #0
 8004948:	d161      	bne.n	8004a0e <__ieee754_fmod+0x182>
 800494a:	9b01      	ldr	r3, [sp, #4]
 800494c:	429c      	cmp	r4, r3
 800494e:	4192      	sbcs	r2, r2
 8004950:	4252      	negs	r2, r2
 8004952:	1abf      	subs	r7, r7, r2
 8004954:	d401      	bmi.n	800495a <__ieee754_fmod+0xce>
 8004956:	003d      	movs	r5, r7
 8004958:	1ae4      	subs	r4, r4, r3
 800495a:	002b      	movs	r3, r5
 800495c:	4323      	orrs	r3, r4
 800495e:	d0c6      	beq.n	80048ee <__ieee754_fmod+0x62>
 8004960:	4b4a      	ldr	r3, [pc, #296]	; (8004a8c <__ieee754_fmod+0x200>)
 8004962:	429d      	cmp	r5, r3
 8004964:	dd68      	ble.n	8004a38 <__ieee754_fmod+0x1ac>
 8004966:	4b4b      	ldr	r3, [pc, #300]	; (8004a94 <__ieee754_fmod+0x208>)
 8004968:	4299      	cmp	r1, r3
 800496a:	db6b      	blt.n	8004a44 <__ieee754_fmod+0x1b8>
 800496c:	4b4a      	ldr	r3, [pc, #296]	; (8004a98 <__ieee754_fmod+0x20c>)
 800496e:	0020      	movs	r0, r4
 8004970:	18ed      	adds	r5, r5, r3
 8004972:	4663      	mov	r3, ip
 8004974:	431d      	orrs	r5, r3
 8004976:	4b49      	ldr	r3, [pc, #292]	; (8004a9c <__ieee754_fmod+0x210>)
 8004978:	18c9      	adds	r1, r1, r3
 800497a:	0509      	lsls	r1, r1, #20
 800497c:	430d      	orrs	r5, r1
 800497e:	0029      	movs	r1, r5
 8004980:	e7a8      	b.n	80048d4 <__ieee754_fmod+0x48>
 8004982:	3801      	subs	r0, #1
 8004984:	0049      	lsls	r1, r1, #1
 8004986:	e7c0      	b.n	800490a <__ieee754_fmod+0x7e>
 8004988:	4842      	ldr	r0, [pc, #264]	; (8004a94 <__ieee754_fmod+0x208>)
 800498a:	02e9      	lsls	r1, r5, #11
 800498c:	3801      	subs	r0, #1
 800498e:	0049      	lsls	r1, r1, #1
 8004990:	2900      	cmp	r1, #0
 8004992:	dcfb      	bgt.n	800498c <__ieee754_fmod+0x100>
 8004994:	e7bb      	b.n	800490e <__ieee754_fmod+0x82>
 8004996:	4942      	ldr	r1, [pc, #264]	; (8004aa0 <__ieee754_fmod+0x214>)
 8004998:	1528      	asrs	r0, r5, #20
 800499a:	1840      	adds	r0, r0, r1
 800499c:	e7b7      	b.n	800490e <__ieee754_fmod+0x82>
 800499e:	3901      	subs	r1, #1
 80049a0:	0076      	lsls	r6, r6, #1
 80049a2:	e7ba      	b.n	800491a <__ieee754_fmod+0x8e>
 80049a4:	493b      	ldr	r1, [pc, #236]	; (8004a94 <__ieee754_fmod+0x208>)
 80049a6:	02de      	lsls	r6, r3, #11
 80049a8:	3901      	subs	r1, #1
 80049aa:	0076      	lsls	r6, r6, #1
 80049ac:	2e00      	cmp	r6, #0
 80049ae:	dcfb      	bgt.n	80049a8 <__ieee754_fmod+0x11c>
 80049b0:	e7b5      	b.n	800491e <__ieee754_fmod+0x92>
 80049b2:	4e3b      	ldr	r6, [pc, #236]	; (8004aa0 <__ieee754_fmod+0x214>)
 80049b4:	1519      	asrs	r1, r3, #20
 80049b6:	1989      	adds	r1, r1, r6
 80049b8:	e7b1      	b.n	800491e <__ieee754_fmod+0x92>
 80049ba:	4c36      	ldr	r4, [pc, #216]	; (8004a94 <__ieee754_fmod+0x208>)
 80049bc:	1a27      	subs	r7, r4, r0
 80049be:	2f1f      	cmp	r7, #31
 80049c0:	dc08      	bgt.n	80049d4 <__ieee754_fmod+0x148>
 80049c2:	2420      	movs	r4, #32
 80049c4:	9e02      	ldr	r6, [sp, #8]
 80049c6:	1be4      	subs	r4, r4, r7
 80049c8:	40e6      	lsrs	r6, r4
 80049ca:	40bd      	lsls	r5, r7
 80049cc:	9c02      	ldr	r4, [sp, #8]
 80049ce:	4335      	orrs	r5, r6
 80049d0:	40bc      	lsls	r4, r7
 80049d2:	e7ad      	b.n	8004930 <__ieee754_fmod+0xa4>
 80049d4:	4c33      	ldr	r4, [pc, #204]	; (8004aa4 <__ieee754_fmod+0x218>)
 80049d6:	9d02      	ldr	r5, [sp, #8]
 80049d8:	1a24      	subs	r4, r4, r0
 80049da:	40a5      	lsls	r5, r4
 80049dc:	2400      	movs	r4, #0
 80049de:	e7a7      	b.n	8004930 <__ieee754_fmod+0xa4>
 80049e0:	4e2c      	ldr	r6, [pc, #176]	; (8004a94 <__ieee754_fmod+0x208>)
 80049e2:	1a76      	subs	r6, r6, r1
 80049e4:	9601      	str	r6, [sp, #4]
 80049e6:	2e1f      	cmp	r6, #31
 80049e8:	dc0b      	bgt.n	8004a02 <__ieee754_fmod+0x176>
 80049ea:	2620      	movs	r6, #32
 80049ec:	9f01      	ldr	r7, [sp, #4]
 80049ee:	1bf6      	subs	r6, r6, r7
 80049f0:	0037      	movs	r7, r6
 80049f2:	0016      	movs	r6, r2
 80049f4:	40fe      	lsrs	r6, r7
 80049f6:	9f01      	ldr	r7, [sp, #4]
 80049f8:	40bb      	lsls	r3, r7
 80049fa:	40ba      	lsls	r2, r7
 80049fc:	4333      	orrs	r3, r6
 80049fe:	9201      	str	r2, [sp, #4]
 8004a00:	e79f      	b.n	8004942 <__ieee754_fmod+0xb6>
 8004a02:	4b28      	ldr	r3, [pc, #160]	; (8004aa4 <__ieee754_fmod+0x218>)
 8004a04:	1a5b      	subs	r3, r3, r1
 8004a06:	409a      	lsls	r2, r3
 8004a08:	0013      	movs	r3, r2
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	e7f7      	b.n	80049fe <__ieee754_fmod+0x172>
 8004a0e:	9a01      	ldr	r2, [sp, #4]
 8004a10:	4294      	cmp	r4, r2
 8004a12:	4192      	sbcs	r2, r2
 8004a14:	4252      	negs	r2, r2
 8004a16:	1aba      	subs	r2, r7, r2
 8004a18:	d505      	bpl.n	8004a26 <__ieee754_fmod+0x19a>
 8004a1a:	006d      	lsls	r5, r5, #1
 8004a1c:	0fe2      	lsrs	r2, r4, #31
 8004a1e:	1955      	adds	r5, r2, r5
 8004a20:	0064      	lsls	r4, r4, #1
 8004a22:	3801      	subs	r0, #1
 8004a24:	e78e      	b.n	8004944 <__ieee754_fmod+0xb8>
 8004a26:	9d01      	ldr	r5, [sp, #4]
 8004a28:	1b64      	subs	r4, r4, r5
 8004a2a:	0015      	movs	r5, r2
 8004a2c:	4325      	orrs	r5, r4
 8004a2e:	d100      	bne.n	8004a32 <__ieee754_fmod+0x1a6>
 8004a30:	e75d      	b.n	80048ee <__ieee754_fmod+0x62>
 8004a32:	0052      	lsls	r2, r2, #1
 8004a34:	0fe5      	lsrs	r5, r4, #31
 8004a36:	e7f2      	b.n	8004a1e <__ieee754_fmod+0x192>
 8004a38:	0fe3      	lsrs	r3, r4, #31
 8004a3a:	006d      	lsls	r5, r5, #1
 8004a3c:	18ed      	adds	r5, r5, r3
 8004a3e:	0064      	lsls	r4, r4, #1
 8004a40:	3901      	subs	r1, #1
 8004a42:	e78d      	b.n	8004960 <__ieee754_fmod+0xd4>
 8004a44:	4b13      	ldr	r3, [pc, #76]	; (8004a94 <__ieee754_fmod+0x208>)
 8004a46:	1a5e      	subs	r6, r3, r1
 8004a48:	2e14      	cmp	r6, #20
 8004a4a:	dc0b      	bgt.n	8004a64 <__ieee754_fmod+0x1d8>
 8004a4c:	2320      	movs	r3, #32
 8004a4e:	0022      	movs	r2, r4
 8004a50:	002c      	movs	r4, r5
 8004a52:	1b9b      	subs	r3, r3, r6
 8004a54:	40f2      	lsrs	r2, r6
 8004a56:	409c      	lsls	r4, r3
 8004a58:	4135      	asrs	r5, r6
 8004a5a:	4314      	orrs	r4, r2
 8004a5c:	4661      	mov	r1, ip
 8004a5e:	0020      	movs	r0, r4
 8004a60:	4329      	orrs	r1, r5
 8004a62:	e737      	b.n	80048d4 <__ieee754_fmod+0x48>
 8004a64:	2e1f      	cmp	r6, #31
 8004a66:	dc06      	bgt.n	8004a76 <__ieee754_fmod+0x1ea>
 8004a68:	2320      	movs	r3, #32
 8004a6a:	40f4      	lsrs	r4, r6
 8004a6c:	1b9e      	subs	r6, r3, r6
 8004a6e:	40b5      	lsls	r5, r6
 8004a70:	432c      	orrs	r4, r5
 8004a72:	4665      	mov	r5, ip
 8004a74:	e7f2      	b.n	8004a5c <__ieee754_fmod+0x1d0>
 8004a76:	002c      	movs	r4, r5
 8004a78:	4b0a      	ldr	r3, [pc, #40]	; (8004aa4 <__ieee754_fmod+0x218>)
 8004a7a:	1a59      	subs	r1, r3, r1
 8004a7c:	410c      	asrs	r4, r1
 8004a7e:	e7f8      	b.n	8004a72 <__ieee754_fmod+0x1e6>
 8004a80:	7fefffff 	.word	0x7fefffff
 8004a84:	7ff00000 	.word	0x7ff00000
 8004a88:	08004c10 	.word	0x08004c10
 8004a8c:	000fffff 	.word	0x000fffff
 8004a90:	fffffbed 	.word	0xfffffbed
 8004a94:	fffffc02 	.word	0xfffffc02
 8004a98:	fff00000 	.word	0xfff00000
 8004a9c:	000003ff 	.word	0x000003ff
 8004aa0:	fffffc01 	.word	0xfffffc01
 8004aa4:	fffffbe2 	.word	0xfffffbe2

08004aa8 <matherr>:
 8004aa8:	2000      	movs	r0, #0
 8004aaa:	4770      	bx	lr

08004aac <__errno>:
 8004aac:	4b01      	ldr	r3, [pc, #4]	; (8004ab4 <__errno+0x8>)
 8004aae:	6818      	ldr	r0, [r3, #0]
 8004ab0:	4770      	bx	lr
 8004ab2:	46c0      	nop			; (mov r8, r8)
 8004ab4:	20000008 	.word	0x20000008

08004ab8 <_init>:
 8004ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aba:	46c0      	nop			; (mov r8, r8)
 8004abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004abe:	bc08      	pop	{r3}
 8004ac0:	469e      	mov	lr, r3
 8004ac2:	4770      	bx	lr

08004ac4 <_fini>:
 8004ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ac6:	46c0      	nop			; (mov r8, r8)
 8004ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aca:	bc08      	pop	{r3}
 8004acc:	469e      	mov	lr, r3
 8004ace:	4770      	bx	lr
