#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Feb 26 19:32:46 2020
# Process ID: 8388
# Current directory: /home/samuel/lab_2_new/lab_2_new.runs/data_path_instmem_0_0_synth_1
# Command line: vivado -log data_path_instmem_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_path_instmem_0_0.tcl
# Log file: /home/samuel/lab_2_new/lab_2_new.runs/data_path_instmem_0_0_synth_1/data_path_instmem_0_0.vds
# Journal file: /home/samuel/lab_2_new/lab_2_new.runs/data_path_instmem_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source data_path_instmem_0_0.tcl -notrace
Command: synth_design -top data_path_instmem_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'data_path_instmem_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8468 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1513.367 ; gain = 112.559 ; free physical = 323 ; free virtual = 4988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'data_path_instmem_0_0' [/home/samuel/lab_2_new/lab_2_new.srcs/sources_1/bd/data_path/ip/data_path_instmem_0_0/synth/data_path_instmem_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'instmem' [/home/samuel/lab_2_new/instmem.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'instmem' (1#1) [/home/samuel/lab_2_new/instmem.vhd:39]
INFO: [Synth 8-6155] done synthesizing module 'data_path_instmem_0_0' (2#1) [/home/samuel/lab_2_new/lab_2_new.srcs/sources_1/bd/data_path/ip/data_path_instmem_0_0/synth/data_path_instmem_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1567.117 ; gain = 166.309 ; free physical = 448 ; free virtual = 5035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1570.086 ; gain = 169.277 ; free physical = 454 ; free virtual = 5041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1578.090 ; gain = 177.281 ; free physical = 507 ; free virtual = 5096
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "RAM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1589.996 ; gain = 189.188 ; free physical = 510 ; free virtual = 5101
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	  53 Input      8 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module instmem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	  53 Input      8 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[31]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[30]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[29]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[28]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[27]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[26]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[25]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[24]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[23]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[22]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[21]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[20]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[19]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[18]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[17]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[16]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[15]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[14]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[13]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[12]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[11]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[10]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[9]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[8]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[7]
WARNING: [Synth 8-3331] design data_path_instmem_0_0 has unconnected port read_inst[6]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1694.340 ; gain = 293.531 ; free physical = 135 ; free virtual = 4476
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1694.340 ; gain = 293.531 ; free physical = 128 ; free virtual = 4470
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1694.340 ; gain = 293.531 ; free physical = 127 ; free virtual = 4469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.340 ; gain = 293.531 ; free physical = 160 ; free virtual = 4502
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.340 ; gain = 293.531 ; free physical = 170 ; free virtual = 4512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.340 ; gain = 293.531 ; free physical = 162 ; free virtual = 4504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.340 ; gain = 293.531 ; free physical = 161 ; free virtual = 4503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.340 ; gain = 293.531 ; free physical = 161 ; free virtual = 4503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.340 ; gain = 293.531 ; free physical = 161 ; free virtual = 4503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     3|
|2     |LUT5 |     3|
|3     |LUT6 |    22|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    28|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.340 ; gain = 293.531 ; free physical = 161 ; free virtual = 4503
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.340 ; gain = 293.531 ; free physical = 177 ; free virtual = 4519
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.348 ; gain = 293.531 ; free physical = 191 ; free virtual = 4533
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1786.902 ; gain = 0.000 ; free physical = 200 ; free virtual = 4201
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1786.902 ; gain = 386.223 ; free physical = 545 ; free virtual = 4546
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1786.902 ; gain = 0.000 ; free physical = 546 ; free virtual = 4547
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/samuel/lab_2_new/lab_2_new.runs/data_path_instmem_0_0_synth_1/data_path_instmem_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2204.898 ; gain = 417.996 ; free physical = 152 ; free virtual = 3076
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.898 ; gain = 0.000 ; free physical = 153 ; free virtual = 3069
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/samuel/lab_2_new/lab_2_new.runs/data_path_instmem_0_0_synth_1/data_path_instmem_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file data_path_instmem_0_0_utilization_synth.rpt -pb data_path_instmem_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 19:33:51 2020...
