Analysis & Synthesis report for Template
Tue Jul 26 16:31:16 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|cmd_state
 12. State Machine - |top|spi:u_spi|txd_state
 13. State Machine - |top|spi:u_spi|rxd_state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component
 20. Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated
 21. Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p
 22. Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p
 23. Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram
 24. Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_3dc:rdaclr
 25. Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp
 26. Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_bwp
 27. Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp
 28. Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15
 29. Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp
 30. Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp
 31. Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp
 32. Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17
 33. Source assignments for sld_signaltap:auto_signaltap_0
 34. Parameter Settings for User Entity Instance: Top-level Entity: |top
 35. Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: pll_dac:u_pll_dac|altpll:altpll_component
 37. Parameter Settings for User Entity Instance: fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component
 38. Parameter Settings for User Entity Instance: adc_module_9226:u0_adc_module_9226|clk_div:u_clk_div
 39. Parameter Settings for User Entity Instance: adc_module_9226:u1_adc_module_9226|clk_div:u_clk_div
 40. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 41. Parameter Settings for Inferred Entity Instance: adc_module_9226:u0_adc_module_9226|clk_div:u_clk_div|lpm_mult:Mult0
 42. Parameter Settings for Inferred Entity Instance: adc_module_9226:u1_adc_module_9226|clk_div:u_clk_div|lpm_mult:Mult0
 43. altpll Parameter Settings by Entity Instance
 44. dcfifo Parameter Settings by Entity Instance
 45. lpm_mult Parameter Settings by Entity Instance
 46. Port Connectivity Checks: "adc_module_9226:u1_adc_module_9226"
 47. Port Connectivity Checks: "adc_module_9226:u0_adc_module_9226|ad9226:u_ad9226"
 48. Port Connectivity Checks: "adc_module_9226:u0_adc_module_9226"
 49. Port Connectivity Checks: "fifo_16b_8192w:u_fifo_16b_8192w"
 50. Port Connectivity Checks: "pll_dac:u_pll_dac"
 51. Port Connectivity Checks: "pll:u_pll"
 52. Signal Tap Logic Analyzer Settings
 53. Post-Synthesis Netlist Statistics for Top Partition
 54. Elapsed Time Per Partition
 55. Connections to In-System Debugging Instance "auto_signaltap_0"
 56. Analysis & Synthesis Messages
 57. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 26 16:31:16 2022       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; Template                                    ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,553                                       ;
;     Total combinational functions  ; 965                                         ;
;     Dedicated logic registers      ; 1,072                                       ;
; Total registers                    ; 1072                                        ;
; Total pins                         ; 48                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 143,360                                     ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                                      ; top                ; Template           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+
; top.v                                                              ; yes             ; User Verilog HDL File                        ; E:/4_FPGA_Project/Template/top.v                                                              ;             ;
; spi.v                                                              ; yes             ; User Verilog HDL File                        ; E:/4_FPGA_Project/Template/spi.v                                                              ;             ;
; fifo_16b_8192w.v                                                   ; yes             ; User Wizard-Generated File                   ; E:/4_FPGA_Project/Template/fifo_16b_8192w.v                                                   ;             ;
; pll.v                                                              ; yes             ; User Wizard-Generated File                   ; E:/4_FPGA_Project/Template/pll.v                                                              ;             ;
; pll_dac.v                                                          ; yes             ; User Wizard-Generated File                   ; E:/4_FPGA_Project/Template/pll_dac.v                                                          ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                             ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                         ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                        ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                      ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                      ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/pll_altpll.v                                                    ;             ;
; db/pll_dac_altpll.v                                                ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/pll_dac_altpll.v                                                ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                        ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                           ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_graycounter.inc                      ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fefifo.inc                           ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_gray2bin.inc                         ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffpipe.inc                            ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                        ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                    ;             ;
; db/dcfifo_prl1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/dcfifo_prl1.tdf                                                 ;             ;
; db/a_gray2bin_aib.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/a_gray2bin_aib.tdf                                              ;             ;
; db/a_graycounter_977.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/a_graycounter_977.tdf                                           ;             ;
; db/a_graycounter_5lc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/a_graycounter_5lc.tdf                                           ;             ;
; db/altsyncram_e271.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf                                             ;             ;
; db/dffpipe_3dc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/dffpipe_3dc.tdf                                                 ;             ;
; db/dffpipe_se9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/dffpipe_se9.tdf                                                 ;             ;
; db/alt_synch_pipe_2e8.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/alt_synch_pipe_2e8.tdf                                          ;             ;
; db/dffpipe_te9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/dffpipe_te9.tdf                                                 ;             ;
; db/alt_synch_pipe_3e8.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/alt_synch_pipe_3e8.tdf                                          ;             ;
; db/dffpipe_ue9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/dffpipe_ue9.tdf                                                 ;             ;
; db/cmpr_d66.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/cmpr_d66.tdf                                                    ;             ;
; db/mux_j28.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/mux_j28.tdf                                                     ;             ;
; adc_module_9226.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; E:/4_FPGA_Project/Template/adc_module_9226.v                                                  ;             ;
; clk_div.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; E:/4_FPGA_Project/Template/clk_div.v                                                          ;             ;
; ad9226.v                                                           ; yes             ; Auto-Found Verilog HDL File                  ; E:/4_FPGA_Project/Template/ad9226.v                                                           ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                      ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                 ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                    ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                       ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                       ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                             ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd           ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                             ;             ;
; db/altsyncram_eb24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/altsyncram_eb24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                           ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                         ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                            ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                    ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                            ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                           ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                         ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                             ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                        ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                           ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/cntr_igi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/cntr_ggi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv      ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                            ; altera_sld  ;
; db/ip/slda1e9ea3b/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/4_FPGA_Project/Template/db/ip/slda1e9ea3b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/4_FPGA_Project/Template/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/4_FPGA_Project/Template/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/4_FPGA_Project/Template/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/4_FPGA_Project/Template/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/4_FPGA_Project/Template/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                       ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                           ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc                           ;             ;
; db/mult_ngt.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/4_FPGA_Project/Template/db/mult_ngt.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,553     ;
;                                             ;           ;
; Total combinational functions               ; 965       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 305       ;
;     -- 3 input functions                    ; 436       ;
;     -- <=2 input functions                  ; 224       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 676       ;
;     -- arithmetic mode                      ; 289       ;
;                                             ;           ;
; Total registers                             ; 1072      ;
;     -- Dedicated logic registers            ; 1072      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 48        ;
; Total memory bits                           ; 143360    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 16        ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; SCK~input ;
; Maximum fan-out                             ; 520       ;
; Total fan-out                               ; 7466      ;
; Average fan-out                             ; 3.40      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 965 (128)           ; 1072 (74)                 ; 143360      ; 16           ; 0       ; 8         ; 48   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |adc_module_9226:u0_adc_module_9226|                                                                                                 ; 103 (0)             ; 33 (0)                    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|adc_module_9226:u0_adc_module_9226                                                                                                                                                                                                                                                                                                         ; adc_module_9226                   ; work         ;
;       |clk_div:u_clk_div|                                                                                                               ; 103 (43)            ; 33 (33)                   ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|adc_module_9226:u0_adc_module_9226|clk_div:u_clk_div                                                                                                                                                                                                                                                                                       ; clk_div                           ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 60 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|adc_module_9226:u0_adc_module_9226|clk_div:u_clk_div|lpm_mult:Mult0                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;             |mult_ngt:auto_generated|                                                                                                   ; 60 (60)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|adc_module_9226:u0_adc_module_9226|clk_div:u_clk_div|lpm_mult:Mult0|mult_ngt:auto_generated                                                                                                                                                                                                                                                ; mult_ngt                          ; work         ;
;    |adc_module_9226:u1_adc_module_9226|                                                                                                 ; 103 (0)             ; 33 (0)                    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|adc_module_9226:u1_adc_module_9226                                                                                                                                                                                                                                                                                                         ; adc_module_9226                   ; work         ;
;       |clk_div:u_clk_div|                                                                                                               ; 103 (43)            ; 33 (33)                   ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|adc_module_9226:u1_adc_module_9226|clk_div:u_clk_div                                                                                                                                                                                                                                                                                       ; clk_div                           ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 60 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|adc_module_9226:u1_adc_module_9226|clk_div:u_clk_div|lpm_mult:Mult0                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;             |mult_ngt:auto_generated|                                                                                                   ; 60 (60)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|adc_module_9226:u1_adc_module_9226|clk_div:u_clk_div|lpm_mult:Mult0|mult_ngt:auto_generated                                                                                                                                                                                                                                                ; mult_ngt                          ; work         ;
;    |pll:u_pll|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:u_pll                                                                                                                                                                                                                                                                                                                                  ; pll                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:u_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                          ; altpll                            ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                ; pll_altpll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 128 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 127 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 127 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 127 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 126 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 126 (87)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 479 (2)             ; 789 (70)                  ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 477 (0)             ; 719 (0)                   ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 477 (88)            ; 719 (224)                 ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_eb24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated                                                                                                                                                 ; altsyncram_eb24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 83 (1)              ; 191 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 70 (0)              ; 175 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 105 (105)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 70 (0)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 12 (12)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 125 (10)            ; 109 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated                                                             ; cntr_igi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 35 (35)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |spi:u_spi|                                                                                                                          ; 24 (24)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spi:u_spi                                                                                                                                                                                                                                                                                                                                  ; spi                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 35           ; 4096         ; 35           ; 143360 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 8           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                  ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |top|fifo_16b_8192w:u_fifo_16b_8192w                                                                                                                                                                                                                                     ; fifo_16b_8192w.v ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |top|pll:u_pll                                                                                                                                                                                                                                                           ; pll.v            ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |top|pll_dac:u_pll_dac                                                                                                                                                                                                                                                   ; pll_dac.v        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|cmd_state                                                                                                                                                                                                                                                    ;
+--------------------------+-------------------+---------------------+--------------------+--------------------+-------------------+--------------------------+------------------------+--------------------------+--------------------+---------------------+----------------------+
; Name                     ; cmd_state.CMD_ADC ; cmd_state.TXD_START ; cmd_state.CMD_TAIL ; cmd_state.TXD_WAIT ; cmd_state.TXD_END ; cmd_state.CMD_ADC_POINTS ; cmd_state.CMD_ADC_FREQ ; cmd_state.CMD_ADC_SELECT ; cmd_state.CMD_HEAD ; cmd_state.READ_HEAD ; cmd_state.DATA_START ;
+--------------------------+-------------------+---------------------+--------------------+--------------------+-------------------+--------------------------+------------------------+--------------------------+--------------------+---------------------+----------------------+
; cmd_state.DATA_START     ; 0                 ; 0                   ; 0                  ; 0                  ; 0                 ; 0                        ; 0                      ; 0                        ; 0                  ; 0                   ; 0                    ;
; cmd_state.READ_HEAD      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                 ; 0                        ; 0                      ; 0                        ; 0                  ; 1                   ; 1                    ;
; cmd_state.CMD_HEAD       ; 0                 ; 0                   ; 0                  ; 0                  ; 0                 ; 0                        ; 0                      ; 0                        ; 1                  ; 0                   ; 1                    ;
; cmd_state.CMD_ADC_SELECT ; 0                 ; 0                   ; 0                  ; 0                  ; 0                 ; 0                        ; 0                      ; 1                        ; 0                  ; 0                   ; 1                    ;
; cmd_state.CMD_ADC_FREQ   ; 0                 ; 0                   ; 0                  ; 0                  ; 0                 ; 0                        ; 1                      ; 0                        ; 0                  ; 0                   ; 1                    ;
; cmd_state.CMD_ADC_POINTS ; 0                 ; 0                   ; 0                  ; 0                  ; 0                 ; 1                        ; 0                      ; 0                        ; 0                  ; 0                   ; 1                    ;
; cmd_state.TXD_END        ; 0                 ; 0                   ; 0                  ; 0                  ; 1                 ; 0                        ; 0                      ; 0                        ; 0                  ; 0                   ; 1                    ;
; cmd_state.TXD_WAIT       ; 0                 ; 0                   ; 0                  ; 1                  ; 0                 ; 0                        ; 0                      ; 0                        ; 0                  ; 0                   ; 1                    ;
; cmd_state.CMD_TAIL       ; 0                 ; 0                   ; 1                  ; 0                  ; 0                 ; 0                        ; 0                      ; 0                        ; 0                  ; 0                   ; 1                    ;
; cmd_state.TXD_START      ; 0                 ; 1                   ; 0                  ; 0                  ; 0                 ; 0                        ; 0                      ; 0                        ; 0                  ; 0                   ; 1                    ;
; cmd_state.CMD_ADC        ; 1                 ; 0                   ; 0                  ; 0                  ; 0                 ; 0                        ; 0                      ; 0                        ; 0                  ; 0                   ; 1                    ;
+--------------------------+-------------------+---------------------+--------------------+--------------------+-------------------+--------------------------+------------------------+--------------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|spi:u_spi|txd_state                                                                                                                                                                                                                                                       ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; txd_state.1111 ; txd_state.1110 ; txd_state.1101 ; txd_state.1100 ; txd_state.1011 ; txd_state.1010 ; txd_state.1001 ; txd_state.1000 ; txd_state.0111 ; txd_state.0110 ; txd_state.0101 ; txd_state.0100 ; txd_state.0011 ; txd_state.0010 ; txd_state.0001 ; txd_state.0000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; txd_state.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; txd_state.0001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; txd_state.0010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; txd_state.0011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; txd_state.0100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.0101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.0110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.0111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1011 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1100 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1101 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1110 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1111 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|spi:u_spi|rxd_state                                                                                                                                                                                                                                                       ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; rxd_state.1111 ; rxd_state.1110 ; rxd_state.1101 ; rxd_state.1100 ; rxd_state.1011 ; rxd_state.1010 ; rxd_state.1001 ; rxd_state.1000 ; rxd_state.0111 ; rxd_state.0110 ; rxd_state.0101 ; rxd_state.0100 ; rxd_state.0011 ; rxd_state.0010 ; rxd_state.0001 ; rxd_state.0000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; rxd_state.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; rxd_state.0001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; rxd_state.0010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; rxd_state.0011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; rxd_state.0100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.0101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.0110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.0111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1011 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1100 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1101 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1110 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1111 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                      ; Reason for Removal                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdemp_eq_comp_lsb_aeb                                           ; Stuck at VCC due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdemp_eq_comp_msb_aeb                                           ; Stuck at VCC due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdptr_g[0..13]                                                  ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[0..13] ; Stuck at GND due to stuck port data_in      ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp|dffe14a[13]                                  ; Stuck at GND due to stuck port data_in      ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[13]    ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[13]                                             ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[12]    ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[12]                                             ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[11]    ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[11]                                             ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[10]    ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[10]                                             ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[9]     ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[9]                                              ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[8]     ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[8]                                              ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[7]     ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[7]                                              ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[6]     ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[6]                                              ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[5]     ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[5]                                              ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[4]     ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[4]                                              ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[3]     ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[3]                                              ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[2]     ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[2]                                              ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[1]     ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[1]                                              ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[0]     ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[0]                                              ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_bwp|dffe14a[0..13]                               ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp|dffe14a[0..13]                               ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                                   ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                   ; Stuck at GND due to stuck port clock        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                          ; Stuck at VCC due to stuck port preset       ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                          ; Stuck at GND due to stuck port clear        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                          ; Stuck at GND due to stuck port clear        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                          ; Stuck at GND due to stuck port clear        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                          ; Stuck at GND due to stuck port clear        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a5                          ; Stuck at GND due to stuck port clear        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                          ; Stuck at GND due to stuck port clear        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                          ; Stuck at GND due to stuck port clear        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                          ; Stuck at GND due to stuck port clear        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                          ; Stuck at GND due to stuck port clear        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                         ; Stuck at GND due to stuck port clear        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                         ; Stuck at GND due to stuck port clear        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12                         ; Stuck at GND due to stuck port clear        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13                         ; Stuck at GND due to stuck port clear        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                             ; Stuck at VCC due to stuck port preset       ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[0..3]                  ; Stuck at GND due to stuck port clear        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp|dffe14a[0..12]                               ; Stuck at GND due to stuck port data_in      ;
; adc_fifo_rd_control                                                                                                                                ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[13]                                  ; Lost fanout                                 ;
; adc_fifo_wr_control                                                                                                                                ; Stuck at VCC due to stuck port data_in      ;
; cmd_state~4                                                                                                                                        ; Lost fanout                                 ;
; cmd_state~5                                                                                                                                        ; Lost fanout                                 ;
; cmd_state~6                                                                                                                                        ; Lost fanout                                 ;
; cmd_state~7                                                                                                                                        ; Lost fanout                                 ;
; cmd_state~8                                                                                                                                        ; Lost fanout                                 ;
; cmd_state~9                                                                                                                                        ; Lost fanout                                 ;
; cmd_state~10                                                                                                                                       ; Lost fanout                                 ;
; cmd_state~11                                                                                                                                       ; Lost fanout                                 ;
; cmd_state~12                                                                                                                                       ; Lost fanout                                 ;
; cmd_state~13                                                                                                                                       ; Lost fanout                                 ;
; cmd_state~14                                                                                                                                       ; Lost fanout                                 ;
; cmd_state~15                                                                                                                                       ; Lost fanout                                 ;
; cmd_state~16                                                                                                                                       ; Lost fanout                                 ;
; cmd_state~17                                                                                                                                       ; Lost fanout                                 ;
; cmd_state~18                                                                                                                                       ; Lost fanout                                 ;
; spi:u_spi|txd_state~4                                                                                                                              ; Lost fanout                                 ;
; spi:u_spi|txd_state~5                                                                                                                              ; Lost fanout                                 ;
; spi:u_spi|txd_state~6                                                                                                                              ; Lost fanout                                 ;
; spi:u_spi|txd_state~7                                                                                                                              ; Lost fanout                                 ;
; spi:u_spi|rxd_state~4                                                                                                                              ; Lost fanout                                 ;
; spi:u_spi|rxd_state~5                                                                                                                              ; Lost fanout                                 ;
; spi:u_spi|rxd_state~6                                                                                                                              ; Lost fanout                                 ;
; spi:u_spi|rxd_state~7                                                                                                                              ; Lost fanout                                 ;
; cmd_state.CMD_TAIL                                                                                                                                 ; Stuck at GND due to stuck port data_in      ;
; cmd_state.TXD_WAIT                                                                                                                                 ; Stuck at GND due to stuck port data_in      ;
; cmd_state.TXD_START                                                                                                                                ; Stuck at GND due to stuck port data_in      ;
; txd_data[3,6..9,11,13,15]                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; txd_sample_num[10..15]                                                                                                                             ; Stuck at GND due to stuck port clock_enable ;
; txd_sample_num[9]                                                                                                                                  ; Stuck at VCC due to stuck port clock_enable ;
; txd_sample_num[0..8]                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; txd_data[4,5,10,12,14]                                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; cmd_state.TXD_END                                                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; fifo_aclr                                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                      ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                      ; Lost fanout                                 ;
; adc_sample_num[13..15]                                                                                                                             ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[0]                                   ; Lost fanout                                 ;
; adc_sample_num[0]                                                                                                                                  ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[1]                                   ; Lost fanout                                 ;
; adc_sample_num[1]                                                                                                                                  ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[2]                                   ; Lost fanout                                 ;
; adc_sample_num[2]                                                                                                                                  ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[3]                                   ; Lost fanout                                 ;
; adc_sample_num[3]                                                                                                                                  ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[4]                                   ; Lost fanout                                 ;
; adc_sample_num[4]                                                                                                                                  ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[5]                                   ; Lost fanout                                 ;
; adc_sample_num[5]                                                                                                                                  ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[6]                                   ; Lost fanout                                 ;
; adc_sample_num[6]                                                                                                                                  ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[7]                                   ; Lost fanout                                 ;
; adc_sample_num[7]                                                                                                                                  ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[8]                                   ; Lost fanout                                 ;
; adc_sample_num[8]                                                                                                                                  ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[9]                                   ; Lost fanout                                 ;
; adc_sample_num[9]                                                                                                                                  ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[10]                                  ; Lost fanout                                 ;
; adc_sample_num[10]                                                                                                                                 ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[11]                                  ; Lost fanout                                 ;
; adc_sample_num[11]                                                                                                                                 ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[12]                                  ; Lost fanout                                 ;
; adc_sample_num[12]                                                                                                                                 ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrptr_g[0..13]                                                  ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                          ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                          ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                          ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                          ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                          ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                          ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                          ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                          ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                          ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                          ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                         ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                         ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                         ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                         ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                             ; Lost fanout                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0..3]                 ; Lost fanout                                 ;
; Total Number of Removed Registers = 245                                                                                                            ;                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[13] ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_bwp|dffe14a[13],                               ;
;                                                                                                                                                 ; due to stuck port clock   ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_bwp|dffe14a[12],                               ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_bwp|dffe14a[11],                               ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_bwp|dffe14a[10],                               ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_bwp|dffe14a[9],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_bwp|dffe14a[8],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_bwp|dffe14a[7],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_bwp|dffe14a[6],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_bwp|dffe14a[5],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|parity6,                          ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[3],                  ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[2],                  ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[1],                  ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[0],                  ;
;                                                                                                                                                 ;                           ; adc_fifo_wr_control, txd_sample_num[15], txd_sample_num[14], txd_sample_num[13],                                                                 ;
;                                                                                                                                                 ;                           ; txd_sample_num[12], txd_sample_num[11], txd_sample_num[10], txd_sample_num[9],                                                                   ;
;                                                                                                                                                 ;                           ; txd_sample_num[8], txd_sample_num[7], txd_sample_num[6], txd_sample_num[5],                                                                      ;
;                                                                                                                                                 ;                           ; txd_sample_num[4], txd_sample_num[3], txd_sample_num[2], txd_sample_num[1],                                                                      ;
;                                                                                                                                                 ;                           ; txd_sample_num[0], adc_sample_num[14], adc_sample_num[13], adc_sample_num[0],                                                                    ;
;                                                                                                                                                 ;                           ; adc_sample_num[1], adc_sample_num[2], adc_sample_num[3], adc_sample_num[4],                                                                      ;
;                                                                                                                                                 ;                           ; adc_sample_num[5], adc_sample_num[6], adc_sample_num[7], adc_sample_num[8],                                                                      ;
;                                                                                                                                                 ;                           ; adc_sample_num[9], adc_sample_num[10], adc_sample_num[11], adc_sample_num[12],                                                                   ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9,                          ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3],                 ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2],                 ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1],                 ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                  ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdptr_g[13]                                                  ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[13], ;
;                                                                                                                                                 ; due to stuck port clock   ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp|dffe14a[13],                               ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp|dffe14a[13],                               ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp|dffe14a[12],                               ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp|dffe14a[11],                               ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp|dffe14a[10],                               ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp|dffe14a[9],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp|dffe14a[8],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp|dffe14a[7],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp|dffe14a[6],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp|dffe14a[5],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp|dffe14a[12],                               ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp|dffe14a[11],                               ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp|dffe14a[10],                               ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp|dffe14a[9],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp|dffe14a[8],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp|dffe14a[7],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp|dffe14a[6],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp|dffe14a[5],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[13],                               ;
;                                                                                                                                                 ;                           ; txd_data[11], txd_data[13], txd_data[15], txd_data[3], txd_data[6], txd_data[7], txd_data[8],                                                    ;
;                                                                                                                                                 ;                           ; txd_data[9], txd_data[10], txd_data[12], txd_data[14], txd_data[4], txd_data[5],                                                                 ;
;                                                                                                                                                 ;                           ; adc_sample_num[15],                                                                                                                              ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[10],                               ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[11],                               ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp|dffe14a[12],                               ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrptr_g[13],                                                  ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11,                      ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12,                      ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                       ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                                ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0],                                ;
;                                                                                                                                                 ; due to stuck port clock   ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a5,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10,                      ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11,                      ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12,                      ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13,                      ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdptr_g[12]                                                  ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[12], ;
;                                                                                                                                                 ; due to stuck port clock   ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrfull_eq_comp_lsb_mux_reg,                                   ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrptr_g[7],                                                   ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrptr_g[8],                                                   ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrptr_g[9],                                                   ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrptr_g[10],                                                  ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrptr_g[11],                                                  ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrptr_g[12]                                                   ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdptr_g[6]                                                   ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[6],  ;
;                                                                                                                                                 ; due to stuck port clock   ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrptr_g[6],                                                   ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5,                       ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdptr_g[5]                                                   ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[5],  ;
;                                                                                                                                                 ; due to stuck port clock   ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrptr_g[0],                                                   ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrptr_g[1],                                                   ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrptr_g[2],                                                   ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrptr_g[3],                                                   ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrptr_g[4],                                                   ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|wrptr_g[5]                                                    ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; Stuck at VCC              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[6],                                           ;
;                                                                                                                                                 ; due to stuck port clock   ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[4],                                           ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[0],                                           ;
;                                                                                                                                                 ;                           ; adc_fifo_rd_control                                                                                                                              ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdptr_g[10]                                                  ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[10], ;
;                                                                                                                                                 ; due to stuck port clock   ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp|dffe14a[3],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp|dffe14a[3],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                       ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; Stuck at VCC              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[13],                                          ;
;                                                                                                                                                 ; due to stuck port clock   ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[11],                                          ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[7]                                            ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdptr_g[11]                                                  ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[11], ;
;                                                                                                                                                 ; due to stuck port clock   ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp|dffe14a[4],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp|dffe14a[4]                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdptr_g[9]                                                   ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[9],  ;
;                                                                                                                                                 ; due to stuck port clock   ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp|dffe14a[2],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp|dffe14a[2]                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdptr_g[8]                                                   ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[8],  ;
;                                                                                                                                                 ; due to stuck port clock   ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp|dffe14a[1],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp|dffe14a[1]                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdptr_g[7]                                                   ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[7],  ;
;                                                                                                                                                 ; due to stuck port clock   ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp|dffe14a[0],                                ;
;                                                                                                                                                 ;                           ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp|dffe14a[0]                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdptr_g[3]                                                   ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[3],  ;
;                                                                                                                                                 ; due to stuck port clock   ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                        ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[10] ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[10],                                          ;
;                                                                                                                                                 ; due to stuck port clock   ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_bwp|dffe14a[3]                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[9]  ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[9],                                           ;
;                                                                                                                                                 ; due to stuck port clock   ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_bwp|dffe14a[2]                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[8]  ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[8],                                           ;
;                                                                                                                                                 ; due to stuck port clock   ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_bwp|dffe14a[1]                                 ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdptr_g[4]                                                   ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[4]   ;
;                                                                                                                                                 ; due to stuck port clock   ;                                                                                                                                                  ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdptr_g[2]                                                   ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[2]   ;
;                                                                                                                                                 ; due to stuck port clock   ;                                                                                                                                                  ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdptr_g[1]                                                   ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[1]   ;
;                                                                                                                                                 ; due to stuck port clock   ;                                                                                                                                                  ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|rdptr_g[0]                                                   ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[0]   ;
;                                                                                                                                                 ; due to stuck port clock   ;                                                                                                                                                  ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[12] ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[12]                                           ;
;                                                                                                                                                 ; due to stuck port clock   ;                                                                                                                                                  ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[11] ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_bwp|dffe14a[4]                                 ;
;                                                                                                                                                 ; due to stuck port clock   ;                                                                                                                                                  ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[7]  ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_bwp|dffe14a[0]                                 ;
;                                                                                                                                                 ; due to stuck port clock   ;                                                                                                                                                  ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[5]  ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[5]                                            ;
;                                                                                                                                                 ; due to stuck port clock   ;                                                                                                                                                  ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[3]  ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[3]                                            ;
;                                                                                                                                                 ; due to stuck port clock   ;                                                                                                                                                  ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[2]  ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[2]                                            ;
;                                                                                                                                                 ; due to stuck port clock   ;                                                                                                                                                  ;
; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[1]  ; Stuck at GND              ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|delayed_wrptr_g[1]                                            ;
;                                                                                                                                                 ; due to stuck port clock   ;                                                                                                                                                  ;
; cmd_state.TXD_WAIT                                                                                                                              ; Stuck at GND              ; fifo_aclr                                                                                                                                        ;
;                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1072  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 86    ;
; Number of registers using Asynchronous Clear ; 474   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 502   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top|txd_sample_num[7]     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|adc_select[14]        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|txd_data[9]           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |top|cmd_data_length[15]   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|fifo_di[10]           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                 ;
+---------------------------------------+-------+------+----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                              ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                            ;
+---------------------------------------+-------+------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                               ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                               ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                            ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                             ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                            ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                             ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+------------------+---------------------------------+
; Parameter Name ; Value            ; Type                            ;
+----------------+------------------+---------------------------------+
; ADC_9226_0     ; 1010110111000000 ; Unsigned Binary                 ;
; ADC_9226_1     ; 1010110111000001 ; Unsigned Binary                 ;
; DATA_START     ; 0000000000000000 ; Unsigned Binary                 ;
; CMD_HEAD       ; 1010101111001101 ; Unsigned Binary                 ;
; READ_HEAD      ; 1010101110111011 ; Unsigned Binary                 ;
; CMD_ADC        ; 1111101011011100 ; Unsigned Binary                 ;
; CMD_ADC_SELECT ; 1010111100000000 ; Unsigned Binary                 ;
; CMD_ADC_FREQ   ; 1010111100000001 ; Unsigned Binary                 ;
; CMD_ADC_POINTS ; 1010111100000010 ; Unsigned Binary                 ;
; CMD_TAIL       ; 1100110111101111 ; Unsigned Binary                 ;
; CONV_WAIT      ; 1111001011110011 ; Unsigned Binary                 ;
; CONV_END       ; 1110001011100011 ; Unsigned Binary                 ;
; TXD_START      ; 1101110010111010 ; Unsigned Binary                 ;
; TXD_WAIT       ; 1100001011000011 ; Unsigned Binary                 ;
; TXD_END        ; 1011001010110011 ; Unsigned Binary                 ;
+----------------+------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 32                    ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 128                   ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 25                    ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_dac:u_pll_dac|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_dac ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 33                        ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 10                        ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; pll_dac_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                        ;
+-------------------------+--------------+-------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                              ;
; LPM_WIDTH               ; 16           ; Signed Integer                                              ;
; LPM_NUMWORDS            ; 8192         ; Signed Integer                                              ;
; LPM_WIDTHU              ; 13           ; Signed Integer                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                     ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                              ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                     ;
; READ_ACLR_SYNCH         ; ON           ; Untyped                                                     ;
; CBXI_PARAMETER          ; dcfifo_prl1  ; Untyped                                                     ;
+-------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_module_9226:u0_adc_module_9226|clk_div:u_clk_div ;
+----------------+----------------------------------+-----------------------------------------------+
; Parameter Name ; Value                            ; Type                                          ;
+----------------+----------------------------------+-----------------------------------------------+
; CLKREF         ; 00001111010000100100000000000000 ; Unsigned Binary                               ;
+----------------+----------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_module_9226:u1_adc_module_9226|clk_div:u_clk_div ;
+----------------+----------------------------------+-----------------------------------------------+
; Parameter Name ; Value                            ; Type                                          ;
+----------------+----------------------------------+-----------------------------------------------+
; CLKREF         ; 00001111010000100100000000000000 ; Unsigned Binary                               ;
+----------------+----------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                               ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 35                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 35                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 131                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 35                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_module_9226:u0_adc_module_9226|clk_div:u_clk_div|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                              ;
; LPM_WIDTHB                                     ; 21           ; Untyped                                              ;
; LPM_WIDTHP                                     ; 53           ; Untyped                                              ;
; LPM_WIDTHR                                     ; 53           ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                              ;
; LATENCY                                        ; 0            ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                              ;
; CBXI_PARAMETER                                 ; mult_ngt     ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                              ;
+------------------------------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_module_9226:u1_adc_module_9226|clk_div:u_clk_div|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                              ;
; LPM_WIDTHB                                     ; 21           ; Untyped                                              ;
; LPM_WIDTHP                                     ; 53           ; Untyped                                              ;
; LPM_WIDTHR                                     ; 53           ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                              ;
; LATENCY                                        ; 0            ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                              ;
; CBXI_PARAMETER                                 ; mult_ngt     ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                              ;
+------------------------------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 2                                         ;
; Entity Instance               ; pll:u_pll|altpll:altpll_component         ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
; Entity Instance               ; pll_dac:u_pll_dac|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                         ;
+----------------------------+---------------------------------------------------------+
; Name                       ; Value                                                   ;
+----------------------------+---------------------------------------------------------+
; Number of entity instances ; 1                                                       ;
; Entity Instance            ; fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                              ;
;     -- LPM_WIDTH           ; 16                                                      ;
;     -- LPM_NUMWORDS        ; 8192                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                     ;
;     -- USE_EAB             ; ON                                                      ;
+----------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                              ;
+---------------------------------------+---------------------------------------------------------------------+
; Name                                  ; Value                                                               ;
+---------------------------------------+---------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                   ;
; Entity Instance                       ; adc_module_9226:u0_adc_module_9226|clk_div:u_clk_div|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                  ;
;     -- LPM_WIDTHB                     ; 21                                                                  ;
;     -- LPM_WIDTHP                     ; 53                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                 ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
; Entity Instance                       ; adc_module_9226:u1_adc_module_9226|clk_div:u_clk_div|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                  ;
;     -- LPM_WIDTHB                     ; 21                                                                  ;
;     -- LPM_WIDTHP                     ; 53                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                 ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
+---------------------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_module_9226:u1_adc_module_9226"                                                                                                                                                                  ;
+------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ad9226_sample_num      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ad9226_fifo_rd_control ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; ad9226_fifo_wr_control ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; ad9226_fifo_rd_num     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ad9226_fifo_wrfull     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; ad9226_fifo_wr_num     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_module_9226:u0_adc_module_9226|ad9226:u_ad9226"                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_out ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (16 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_module_9226:u0_adc_module_9226"                                                                                                                                                                  ;
+------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ad9226_sample_num      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ad9226_fifo_rd_control ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; ad9226_fifo_wr_control ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; ad9226_fifo_rd_num     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ad9226_fifo_wrfull     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; ad9226_fifo_wr_num     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_16b_8192w:u_fifo_16b_8192w"                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_dac:u_pll_dac"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:u_pll"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 35                  ; 35               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 80                          ;
; cycloneiii_ff         ; 192                         ;
;     CLR               ; 128                         ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 16                          ;
;     ENA CLR SLD       ; 16                          ;
; cycloneiii_lcell_comb ; 358                         ;
;     arith             ; 193                         ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 162                         ;
;     normal            ; 165                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 92                          ;
;         4 data inputs ; 52                          ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 5.90                        ;
; Average LUT depth     ; 3.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                          ;
+------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; CS_N                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CS_N                                ; N/A     ;
; CS_N                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CS_N                                ; N/A     ;
; MISO                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|MISO                      ; N/A     ;
; MISO                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|MISO                      ; N/A     ;
; MOSI                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MOSI                                ; N/A     ;
; MOSI                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MOSI                                ; N/A     ;
; SCK                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SCK                                 ; N/A     ;
; spi:u_spi|rxd_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[0]               ; N/A     ;
; spi:u_spi|rxd_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[0]               ; N/A     ;
; spi:u_spi|rxd_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[10]              ; N/A     ;
; spi:u_spi|rxd_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[10]              ; N/A     ;
; spi:u_spi|rxd_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[11]              ; N/A     ;
; spi:u_spi|rxd_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[11]              ; N/A     ;
; spi:u_spi|rxd_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[12]              ; N/A     ;
; spi:u_spi|rxd_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[12]              ; N/A     ;
; spi:u_spi|rxd_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[13]              ; N/A     ;
; spi:u_spi|rxd_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[13]              ; N/A     ;
; spi:u_spi|rxd_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[14]              ; N/A     ;
; spi:u_spi|rxd_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[14]              ; N/A     ;
; spi:u_spi|rxd_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[15]              ; N/A     ;
; spi:u_spi|rxd_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[15]              ; N/A     ;
; spi:u_spi|rxd_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[1]               ; N/A     ;
; spi:u_spi|rxd_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[1]               ; N/A     ;
; spi:u_spi|rxd_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[2]               ; N/A     ;
; spi:u_spi|rxd_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[2]               ; N/A     ;
; spi:u_spi|rxd_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[3]               ; N/A     ;
; spi:u_spi|rxd_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[3]               ; N/A     ;
; spi:u_spi|rxd_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[4]               ; N/A     ;
; spi:u_spi|rxd_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[4]               ; N/A     ;
; spi:u_spi|rxd_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[5]               ; N/A     ;
; spi:u_spi|rxd_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[5]               ; N/A     ;
; spi:u_spi|rxd_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[6]               ; N/A     ;
; spi:u_spi|rxd_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[6]               ; N/A     ;
; spi:u_spi|rxd_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[7]               ; N/A     ;
; spi:u_spi|rxd_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[7]               ; N/A     ;
; spi:u_spi|rxd_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[8]               ; N/A     ;
; spi:u_spi|rxd_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[8]               ; N/A     ;
; spi:u_spi|rxd_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[9]               ; N/A     ;
; spi:u_spi|rxd_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi:u_spi|rxd_data[9]               ; N/A     ;
; spi:u_spi|txd_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; txd_data[0]                         ; N/A     ;
; spi:u_spi|txd_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; txd_data[0]                         ; N/A     ;
; spi:u_spi|txd_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; txd_data[1]                         ; N/A     ;
; spi:u_spi|txd_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; txd_data[1]                         ; N/A     ;
; spi:u_spi|txd_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; txd_data[2]                         ; N/A     ;
; spi:u_spi|txd_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; txd_data[2]                         ; N/A     ;
; spi:u_spi|txd_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; spi:u_spi|txd_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Jul 26 16:30:50 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Template -c Template
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: E:/4_FPGA_Project/Template/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi.v
    Info (12023): Found entity 1: spi File: E:/4_FPGA_Project/Template/spi.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file fifo_16b_8192w.v
    Info (12023): Found entity 1: fifo_16b_8192w File: E:/4_FPGA_Project/Template/fifo_16b_8192w.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: E:/4_FPGA_Project/Template/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll_dac.v
    Info (12023): Found entity 1: pll_dac File: E:/4_FPGA_Project/Template/pll_dac.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at top.v(96): created implicit net for "rdclk" File: E:/4_FPGA_Project/Template/top.v Line: 96
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(87): truncated value with size 32 to match size of target (1) File: E:/4_FPGA_Project/Template/top.v Line: 87
Warning (10230): Verilog HDL assignment warning at top.v(88): truncated value with size 32 to match size of target (1) File: E:/4_FPGA_Project/Template/top.v Line: 88
Warning (10230): Verilog HDL assignment warning at top.v(89): truncated value with size 32 to match size of target (1) File: E:/4_FPGA_Project/Template/top.v Line: 89
Warning (10230): Verilog HDL assignment warning at top.v(90): truncated value with size 32 to match size of target (16) File: E:/4_FPGA_Project/Template/top.v Line: 90
Warning (10230): Verilog HDL assignment warning at top.v(91): truncated value with size 32 to match size of target (1) File: E:/4_FPGA_Project/Template/top.v Line: 91
Warning (10034): Output port "dac_data" at top.v(15) has no driver File: E:/4_FPGA_Project/Template/top.v Line: 15
Warning (10034): Output port "dac_clk" at top.v(13) has no driver File: E:/4_FPGA_Project/Template/top.v Line: 13
Warning (10034): Output port "dac_pd" at top.v(14) has no driver File: E:/4_FPGA_Project/Template/top.v Line: 14
Info (12128): Elaborating entity "pll" for hierarchy "pll:u_pll" File: E:/4_FPGA_Project/Template/top.v Line: 50
Info (12128): Elaborating entity "altpll" for hierarchy "pll:u_pll|altpll:altpll_component" File: E:/4_FPGA_Project/Template/pll.v Line: 94
Info (12130): Elaborated megafunction instantiation "pll:u_pll|altpll:altpll_component" File: E:/4_FPGA_Project/Template/pll.v Line: 94
Info (12133): Instantiated megafunction "pll:u_pll|altpll:altpll_component" with the following parameter: File: E:/4_FPGA_Project/Template/pll.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "128"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "32"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: E:/4_FPGA_Project/Template/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "pll_dac" for hierarchy "pll_dac:u_pll_dac" File: E:/4_FPGA_Project/Template/top.v Line: 54
Info (12128): Elaborating entity "altpll" for hierarchy "pll_dac:u_pll_dac|altpll:altpll_component" File: E:/4_FPGA_Project/Template/pll_dac.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll_dac:u_pll_dac|altpll:altpll_component" File: E:/4_FPGA_Project/Template/pll_dac.v Line: 90
Info (12133): Instantiated megafunction "pll_dac:u_pll_dac|altpll:altpll_component" with the following parameter: File: E:/4_FPGA_Project/Template/pll_dac.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_dac"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_dac_altpll.v
    Info (12023): Found entity 1: pll_dac_altpll File: E:/4_FPGA_Project/Template/db/pll_dac_altpll.v Line: 29
Info (12128): Elaborating entity "pll_dac_altpll" for hierarchy "pll_dac:u_pll_dac|altpll:altpll_component|pll_dac_altpll:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "spi" for hierarchy "spi:u_spi" File: E:/4_FPGA_Project/Template/top.v Line: 71
Info (12128): Elaborating entity "fifo_16b_8192w" for hierarchy "fifo_16b_8192w:u_fifo_16b_8192w" File: E:/4_FPGA_Project/Template/top.v Line: 105
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component" File: E:/4_FPGA_Project/Template/fifo_16b_8192w.v Line: 96
Info (12130): Elaborated megafunction instantiation "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component" File: E:/4_FPGA_Project/Template/fifo_16b_8192w.v Line: 96
Info (12133): Instantiated megafunction "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component" with the following parameter: File: E:/4_FPGA_Project/Template/fifo_16b_8192w.v Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_prl1.tdf
    Info (12023): Found entity 1: dcfifo_prl1 File: E:/4_FPGA_Project/Template/db/dcfifo_prl1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_prl1" for hierarchy "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_aib.tdf
    Info (12023): Found entity 1: a_gray2bin_aib File: E:/4_FPGA_Project/Template/db/a_gray2bin_aib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_aib" for hierarchy "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin" File: E:/4_FPGA_Project/Template/db/dcfifo_prl1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_977.tdf
    Info (12023): Found entity 1: a_graycounter_977 File: E:/4_FPGA_Project/Template/db/a_graycounter_977.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_977" for hierarchy "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_977:rdptr_g1p" File: E:/4_FPGA_Project/Template/db/dcfifo_prl1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_5lc.tdf
    Info (12023): Found entity 1: a_graycounter_5lc File: E:/4_FPGA_Project/Template/db/a_graycounter_5lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_5lc" for hierarchy "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|a_graycounter_5lc:wrptr_g1p" File: E:/4_FPGA_Project/Template/db/dcfifo_prl1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e271.tdf
    Info (12023): Found entity 1: altsyncram_e271 File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_e271" for hierarchy "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram" File: E:/4_FPGA_Project/Template/db/dcfifo_prl1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: E:/4_FPGA_Project/Template/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_3dc:rdaclr" File: E:/4_FPGA_Project/Template/db/dcfifo_prl1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: E:/4_FPGA_Project/Template/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|dffpipe_se9:rs_brp" File: E:/4_FPGA_Project/Template/db/dcfifo_prl1.tdf Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2e8 File: E:/4_FPGA_Project/Template/db/alt_synch_pipe_2e8.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_2e8" for hierarchy "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp" File: E:/4_FPGA_Project/Template/db/dcfifo_prl1.tdf Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: E:/4_FPGA_Project/Template/db/dffpipe_te9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe15" File: E:/4_FPGA_Project/Template/db/alt_synch_pipe_2e8.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3e8 File: E:/4_FPGA_Project/Template/db/alt_synch_pipe_3e8.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_3e8" for hierarchy "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp" File: E:/4_FPGA_Project/Template/db/dcfifo_prl1.tdf Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: E:/4_FPGA_Project/Template/db/dffpipe_ue9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe17" File: E:/4_FPGA_Project/Template/db/alt_synch_pipe_3e8.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf
    Info (12023): Found entity 1: cmpr_d66 File: E:/4_FPGA_Project/Template/db/cmpr_d66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_d66" for hierarchy "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|cmpr_d66:rdempty_eq_comp1_lsb" File: E:/4_FPGA_Project/Template/db/dcfifo_prl1.tdf Line: 95
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: E:/4_FPGA_Project/Template/db/mux_j28.tdf Line: 22
Info (12128): Elaborating entity "mux_j28" for hierarchy "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: E:/4_FPGA_Project/Template/db/dcfifo_prl1.tdf Line: 103
Warning (12125): Using design file adc_module_9226.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: adc_module_9226 File: E:/4_FPGA_Project/Template/adc_module_9226.v Line: 1
Info (12128): Elaborating entity "adc_module_9226" for hierarchy "adc_module_9226:u0_adc_module_9226" File: E:/4_FPGA_Project/Template/top.v Line: 135
Warning (12125): Using design file clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clk_div File: E:/4_FPGA_Project/Template/clk_div.v Line: 1
Info (12128): Elaborating entity "clk_div" for hierarchy "adc_module_9226:u0_adc_module_9226|clk_div:u_clk_div" File: E:/4_FPGA_Project/Template/adc_module_9226.v Line: 38
Warning (10230): Verilog HDL assignment warning at clk_div.v(23): truncated value with size 49 to match size of target (32) File: E:/4_FPGA_Project/Template/clk_div.v Line: 23
Warning (12125): Using design file ad9226.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ad9226 File: E:/4_FPGA_Project/Template/ad9226.v Line: 1
Info (12128): Elaborating entity "ad9226" for hierarchy "adc_module_9226:u0_adc_module_9226|ad9226:u_ad9226" File: E:/4_FPGA_Project/Template/adc_module_9226.v Line: 47
Warning (12030): Port "data_out" on the entity instantiation of "u_ad9226" is connected to a signal of width 16. The formal width of the signal in the module is 12.  The extra bits will be left dangling without any fan-out logic. File: E:/4_FPGA_Project/Template/adc_module_9226.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eb24.tdf
    Info (12023): Found entity 1: altsyncram_eb24 File: E:/4_FPGA_Project/Template/db/altsyncram_eb24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: E:/4_FPGA_Project/Template/db/mux_tsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: E:/4_FPGA_Project/Template/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: E:/4_FPGA_Project/Template/db/cntr_igi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: E:/4_FPGA_Project/Template/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: E:/4_FPGA_Project/Template/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: E:/4_FPGA_Project/Template/db/cntr_ggi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: E:/4_FPGA_Project/Template/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: E:/4_FPGA_Project/Template/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: E:/4_FPGA_Project/Template/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.07.26.16:31:06 Progress: Loading slda1e9ea3b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda1e9ea3b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/4_FPGA_Project/Template/db/ip/slda1e9ea3b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/4_FPGA_Project/Template/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/4_FPGA_Project/Template/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/4_FPGA_Project/Template/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/4_FPGA_Project/Template/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/4_FPGA_Project/Template/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/4_FPGA_Project/Template/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll_dac:u_pll_dac|altpll:altpll_component|pll_dac_altpll:auto_generated|wire_pll1_clk[0]" File: E:/4_FPGA_Project/Template/db/pll_dac_altpll.v Line: 77
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer fifo_wrclk File: E:/4_FPGA_Project/Template/top.v Line: 78
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[0]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 41
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[10]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 361
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[11]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 393
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[12]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 425
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[13]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 457
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[14]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 489
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[15]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 521
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[1]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 73
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[2]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 105
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[3]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 137
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[4]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 169
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[5]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 201
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[6]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 233
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[7]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 265
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[8]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 297
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[9]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 329
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[0]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 41
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[10]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 361
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[11]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 393
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[12]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 425
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[13]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 457
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[14]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 489
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[15]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 521
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[1]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 73
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[2]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 105
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[3]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 137
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[4]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 169
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[5]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 201
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[6]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 233
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[7]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 265
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[8]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 297
        Warning (14320): Synthesized away node "fifo_16b_8192w:u_fifo_16b_8192w|dcfifo:dcfifo_component|dcfifo_prl1:auto_generated|altsyncram_e271:fifo_ram|q_b[9]" File: E:/4_FPGA_Project/Template/db/altsyncram_e271.tdf Line: 329
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_module_9226:u0_adc_module_9226|clk_div:u_clk_div|Mult0" File: E:/4_FPGA_Project/Template/clk_div.v Line: 15
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_module_9226:u1_adc_module_9226|clk_div:u_clk_div|Mult0" File: E:/4_FPGA_Project/Template/clk_div.v Line: 15
Info (12130): Elaborated megafunction instantiation "adc_module_9226:u0_adc_module_9226|clk_div:u_clk_div|lpm_mult:Mult0" File: E:/4_FPGA_Project/Template/clk_div.v Line: 15
Info (12133): Instantiated megafunction "adc_module_9226:u0_adc_module_9226|clk_div:u_clk_div|lpm_mult:Mult0" with the following parameter: File: E:/4_FPGA_Project/Template/clk_div.v Line: 15
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "21"
    Info (12134): Parameter "LPM_WIDTHP" = "53"
    Info (12134): Parameter "LPM_WIDTHR" = "53"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ngt.tdf
    Info (12023): Found entity 1: mult_ngt File: E:/4_FPGA_Project/Template/db/mult_ngt.tdf Line: 30
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 342 buffer(s)
    Info (13019): Ignored 342 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dac_clk" is stuck at GND File: E:/4_FPGA_Project/Template/top.v Line: 13
    Warning (13410): Pin "dac_pd" is stuck at GND File: E:/4_FPGA_Project/Template/top.v Line: 14
    Warning (13410): Pin "dac_data[0]" is stuck at GND File: E:/4_FPGA_Project/Template/top.v Line: 15
    Warning (13410): Pin "dac_data[1]" is stuck at GND File: E:/4_FPGA_Project/Template/top.v Line: 15
    Warning (13410): Pin "dac_data[2]" is stuck at GND File: E:/4_FPGA_Project/Template/top.v Line: 15
    Warning (13410): Pin "dac_data[3]" is stuck at GND File: E:/4_FPGA_Project/Template/top.v Line: 15
    Warning (13410): Pin "dac_data[4]" is stuck at GND File: E:/4_FPGA_Project/Template/top.v Line: 15
    Warning (13410): Pin "dac_data[5]" is stuck at GND File: E:/4_FPGA_Project/Template/top.v Line: 15
    Warning (13410): Pin "dac_data[6]" is stuck at GND File: E:/4_FPGA_Project/Template/top.v Line: 15
    Warning (13410): Pin "dac_data[7]" is stuck at GND File: E:/4_FPGA_Project/Template/top.v Line: 15
    Warning (13410): Pin "dac_data[8]" is stuck at GND File: E:/4_FPGA_Project/Template/top.v Line: 15
    Warning (13410): Pin "dac_data[9]" is stuck at GND File: E:/4_FPGA_Project/Template/top.v Line: 15
    Warning (13410): Pin "dac_data[10]" is stuck at GND File: E:/4_FPGA_Project/Template/top.v Line: 15
    Warning (13410): Pin "dac_data[11]" is stuck at GND File: E:/4_FPGA_Project/Template/top.v Line: 15
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 103 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/4_FPGA_Project/Template/output_files/Template.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 103 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: E:/4_FPGA_Project/Template/db/pll_altpll.v Line: 43
Warning (21074): Design contains 26 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ad9226_otr_0" File: E:/4_FPGA_Project/Template/top.v Line: 5
    Warning (15610): No output dependent on input pin "ad9226_otr_1" File: E:/4_FPGA_Project/Template/top.v Line: 9
    Warning (15610): No output dependent on input pin "ad9226_data_in_0[0]" File: E:/4_FPGA_Project/Template/top.v Line: 6
    Warning (15610): No output dependent on input pin "ad9226_data_in_1[0]" File: E:/4_FPGA_Project/Template/top.v Line: 10
    Warning (15610): No output dependent on input pin "ad9226_data_in_0[10]" File: E:/4_FPGA_Project/Template/top.v Line: 6
    Warning (15610): No output dependent on input pin "ad9226_data_in_1[10]" File: E:/4_FPGA_Project/Template/top.v Line: 10
    Warning (15610): No output dependent on input pin "ad9226_data_in_0[11]" File: E:/4_FPGA_Project/Template/top.v Line: 6
    Warning (15610): No output dependent on input pin "ad9226_data_in_1[11]" File: E:/4_FPGA_Project/Template/top.v Line: 10
    Warning (15610): No output dependent on input pin "ad9226_data_in_0[1]" File: E:/4_FPGA_Project/Template/top.v Line: 6
    Warning (15610): No output dependent on input pin "ad9226_data_in_1[1]" File: E:/4_FPGA_Project/Template/top.v Line: 10
    Warning (15610): No output dependent on input pin "ad9226_data_in_0[2]" File: E:/4_FPGA_Project/Template/top.v Line: 6
    Warning (15610): No output dependent on input pin "ad9226_data_in_1[2]" File: E:/4_FPGA_Project/Template/top.v Line: 10
    Warning (15610): No output dependent on input pin "ad9226_data_in_0[3]" File: E:/4_FPGA_Project/Template/top.v Line: 6
    Warning (15610): No output dependent on input pin "ad9226_data_in_1[3]" File: E:/4_FPGA_Project/Template/top.v Line: 10
    Warning (15610): No output dependent on input pin "ad9226_data_in_0[4]" File: E:/4_FPGA_Project/Template/top.v Line: 6
    Warning (15610): No output dependent on input pin "ad9226_data_in_1[4]" File: E:/4_FPGA_Project/Template/top.v Line: 10
    Warning (15610): No output dependent on input pin "ad9226_data_in_0[5]" File: E:/4_FPGA_Project/Template/top.v Line: 6
    Warning (15610): No output dependent on input pin "ad9226_data_in_1[5]" File: E:/4_FPGA_Project/Template/top.v Line: 10
    Warning (15610): No output dependent on input pin "ad9226_data_in_0[6]" File: E:/4_FPGA_Project/Template/top.v Line: 6
    Warning (15610): No output dependent on input pin "ad9226_data_in_1[6]" File: E:/4_FPGA_Project/Template/top.v Line: 10
    Warning (15610): No output dependent on input pin "ad9226_data_in_0[7]" File: E:/4_FPGA_Project/Template/top.v Line: 6
    Warning (15610): No output dependent on input pin "ad9226_data_in_1[7]" File: E:/4_FPGA_Project/Template/top.v Line: 10
    Warning (15610): No output dependent on input pin "ad9226_data_in_0[8]" File: E:/4_FPGA_Project/Template/top.v Line: 6
    Warning (15610): No output dependent on input pin "ad9226_data_in_1[8]" File: E:/4_FPGA_Project/Template/top.v Line: 10
    Warning (15610): No output dependent on input pin "ad9226_data_in_0[9]" File: E:/4_FPGA_Project/Template/top.v Line: 6
    Warning (15610): No output dependent on input pin "ad9226_data_in_1[9]" File: E:/4_FPGA_Project/Template/top.v Line: 10
Info (21057): Implemented 1677 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 1572 logic cells
    Info (21064): Implemented 35 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 4909 megabytes
    Info: Processing ended: Tue Jul 26 16:31:16 2022
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:49


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/4_FPGA_Project/Template/output_files/Template.map.smsg.


