m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/pedroCavalcante/Documents/CircuitosLogicosll/decoder/simulation/modelsim
vdecoder
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1691690962
!i10b 1
!s100 c62W6iF[TcHaR11XnUGI43
ImKV15`bGgFzm=V@Xn>njM3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 decoder_sv_unit
S1
R0
w1691690720
8C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/decoder/decoder.sv
FC:/Users/pedroCavalcante/Documents/CircuitosLogicosll/decoder/decoder.sv
L0 2
Z4 OV;L;10.5b;63
r1
!s85 0
31
!s108 1691690961.000000
!s107 C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/decoder/decoder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/decoder|C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/decoder/decoder.sv|
!i113 1
Z5 o-sv -work work
!s92 -sv -work work +incdir+C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/decoder
Z6 tCvgOpt 0
vdecoder_tb
R1
R2
!i10b 1
!s100 ECaB@P`E9LG]lVefChATW0
I?ZgHg1O=0;Dz7IbkblGjX3
R3
!s105 decoder_tb_sv_unit
S1
R0
w1691690772
8C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/decoder/Testbenches/decoder_tb.sv
FC:/Users/pedroCavalcante/Documents/CircuitosLogicosll/decoder/Testbenches/decoder_tb.sv
L0 4
R4
r1
!s85 0
31
!s108 1691690962.000000
!s107 C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/decoder/Testbenches/decoder_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/decoder/Testbenches|C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/decoder/Testbenches/decoder_tb.sv|
!i113 1
R5
!s92 -sv -work work +incdir+C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/decoder/Testbenches
R6
