
Unsam-SpaceSnap.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d60  08000184  08000184  00001184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bb0  08009ee4  08009ee4  0000aee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa94  0800aa94  0000c068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800aa94  0800aa94  0000ba94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa9c  0800aa9c  0000c068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa9c  0800aa9c  0000ba9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aaa0  0800aaa0  0000baa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800aaa4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000678  20000068  0800ab0c  0000c068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006e0  0800ab0c  0000c6e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018fca  00000000  00000000  0000c091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003fa9  00000000  00000000  0002505b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015e0  00000000  00000000  00029008  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010eb  00000000  00000000  0002a5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024726  00000000  00000000  0002b6d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f4bb  00000000  00000000  0004fdf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0c45  00000000  00000000  0006f2b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013fef9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006794  00000000  00000000  0013ff3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  001466d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	@ (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	@ (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000068 	.word	0x20000068
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08009ecc 	.word	0x08009ecc

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	@ (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	@ (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	@ (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	2000006c 	.word	0x2000006c
 80001c0:	08009ecc 	.word	0x08009ecc

080001c4 <__aeabi_frsub>:
 80001c4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80001c8:	e002      	b.n	80001d0 <__addsf3>
 80001ca:	bf00      	nop

080001cc <__aeabi_fsub>:
 80001cc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080001d0 <__addsf3>:
 80001d0:	0042      	lsls	r2, r0, #1
 80001d2:	bf1f      	itttt	ne
 80001d4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80001d8:	ea92 0f03 	teqne	r2, r3
 80001dc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80001e0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80001e4:	d06a      	beq.n	80002bc <__addsf3+0xec>
 80001e6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80001ea:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80001ee:	bfc1      	itttt	gt
 80001f0:	18d2      	addgt	r2, r2, r3
 80001f2:	4041      	eorgt	r1, r0
 80001f4:	4048      	eorgt	r0, r1
 80001f6:	4041      	eorgt	r1, r0
 80001f8:	bfb8      	it	lt
 80001fa:	425b      	neglt	r3, r3
 80001fc:	2b19      	cmp	r3, #25
 80001fe:	bf88      	it	hi
 8000200:	4770      	bxhi	lr
 8000202:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000206:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800020a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800020e:	bf18      	it	ne
 8000210:	4240      	negne	r0, r0
 8000212:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000216:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800021a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800021e:	bf18      	it	ne
 8000220:	4249      	negne	r1, r1
 8000222:	ea92 0f03 	teq	r2, r3
 8000226:	d03f      	beq.n	80002a8 <__addsf3+0xd8>
 8000228:	f1a2 0201 	sub.w	r2, r2, #1
 800022c:	fa41 fc03 	asr.w	ip, r1, r3
 8000230:	eb10 000c 	adds.w	r0, r0, ip
 8000234:	f1c3 0320 	rsb	r3, r3, #32
 8000238:	fa01 f103 	lsl.w	r1, r1, r3
 800023c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000240:	d502      	bpl.n	8000248 <__addsf3+0x78>
 8000242:	4249      	negs	r1, r1
 8000244:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000248:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 800024c:	d313      	bcc.n	8000276 <__addsf3+0xa6>
 800024e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000252:	d306      	bcc.n	8000262 <__addsf3+0x92>
 8000254:	0840      	lsrs	r0, r0, #1
 8000256:	ea4f 0131 	mov.w	r1, r1, rrx
 800025a:	f102 0201 	add.w	r2, r2, #1
 800025e:	2afe      	cmp	r2, #254	@ 0xfe
 8000260:	d251      	bcs.n	8000306 <__addsf3+0x136>
 8000262:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000266:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800026a:	bf08      	it	eq
 800026c:	f020 0001 	biceq.w	r0, r0, #1
 8000270:	ea40 0003 	orr.w	r0, r0, r3
 8000274:	4770      	bx	lr
 8000276:	0049      	lsls	r1, r1, #1
 8000278:	eb40 0000 	adc.w	r0, r0, r0
 800027c:	3a01      	subs	r2, #1
 800027e:	bf28      	it	cs
 8000280:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000284:	d2ed      	bcs.n	8000262 <__addsf3+0x92>
 8000286:	fab0 fc80 	clz	ip, r0
 800028a:	f1ac 0c08 	sub.w	ip, ip, #8
 800028e:	ebb2 020c 	subs.w	r2, r2, ip
 8000292:	fa00 f00c 	lsl.w	r0, r0, ip
 8000296:	bfaa      	itet	ge
 8000298:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800029c:	4252      	neglt	r2, r2
 800029e:	4318      	orrge	r0, r3
 80002a0:	bfbc      	itt	lt
 80002a2:	40d0      	lsrlt	r0, r2
 80002a4:	4318      	orrlt	r0, r3
 80002a6:	4770      	bx	lr
 80002a8:	f092 0f00 	teq	r2, #0
 80002ac:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80002b0:	bf06      	itte	eq
 80002b2:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80002b6:	3201      	addeq	r2, #1
 80002b8:	3b01      	subne	r3, #1
 80002ba:	e7b5      	b.n	8000228 <__addsf3+0x58>
 80002bc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80002c0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80002c4:	bf18      	it	ne
 80002c6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002ca:	d021      	beq.n	8000310 <__addsf3+0x140>
 80002cc:	ea92 0f03 	teq	r2, r3
 80002d0:	d004      	beq.n	80002dc <__addsf3+0x10c>
 80002d2:	f092 0f00 	teq	r2, #0
 80002d6:	bf08      	it	eq
 80002d8:	4608      	moveq	r0, r1
 80002da:	4770      	bx	lr
 80002dc:	ea90 0f01 	teq	r0, r1
 80002e0:	bf1c      	itt	ne
 80002e2:	2000      	movne	r0, #0
 80002e4:	4770      	bxne	lr
 80002e6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80002ea:	d104      	bne.n	80002f6 <__addsf3+0x126>
 80002ec:	0040      	lsls	r0, r0, #1
 80002ee:	bf28      	it	cs
 80002f0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80002f4:	4770      	bx	lr
 80002f6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80002fa:	bf3c      	itt	cc
 80002fc:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000300:	4770      	bxcc	lr
 8000302:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000306:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800030a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800030e:	4770      	bx	lr
 8000310:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000314:	bf16      	itet	ne
 8000316:	4608      	movne	r0, r1
 8000318:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800031c:	4601      	movne	r1, r0
 800031e:	0242      	lsls	r2, r0, #9
 8000320:	bf06      	itte	eq
 8000322:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000326:	ea90 0f01 	teqeq	r0, r1
 800032a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800032e:	4770      	bx	lr

08000330 <__aeabi_ui2f>:
 8000330:	f04f 0300 	mov.w	r3, #0
 8000334:	e004      	b.n	8000340 <__aeabi_i2f+0x8>
 8000336:	bf00      	nop

08000338 <__aeabi_i2f>:
 8000338:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 800033c:	bf48      	it	mi
 800033e:	4240      	negmi	r0, r0
 8000340:	ea5f 0c00 	movs.w	ip, r0
 8000344:	bf08      	it	eq
 8000346:	4770      	bxeq	lr
 8000348:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 800034c:	4601      	mov	r1, r0
 800034e:	f04f 0000 	mov.w	r0, #0
 8000352:	e01c      	b.n	800038e <__aeabi_l2f+0x2a>

08000354 <__aeabi_ul2f>:
 8000354:	ea50 0201 	orrs.w	r2, r0, r1
 8000358:	bf08      	it	eq
 800035a:	4770      	bxeq	lr
 800035c:	f04f 0300 	mov.w	r3, #0
 8000360:	e00a      	b.n	8000378 <__aeabi_l2f+0x14>
 8000362:	bf00      	nop

08000364 <__aeabi_l2f>:
 8000364:	ea50 0201 	orrs.w	r2, r0, r1
 8000368:	bf08      	it	eq
 800036a:	4770      	bxeq	lr
 800036c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000370:	d502      	bpl.n	8000378 <__aeabi_l2f+0x14>
 8000372:	4240      	negs	r0, r0
 8000374:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000378:	ea5f 0c01 	movs.w	ip, r1
 800037c:	bf02      	ittt	eq
 800037e:	4684      	moveq	ip, r0
 8000380:	4601      	moveq	r1, r0
 8000382:	2000      	moveq	r0, #0
 8000384:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000388:	bf08      	it	eq
 800038a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800038e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000392:	fabc f28c 	clz	r2, ip
 8000396:	3a08      	subs	r2, #8
 8000398:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800039c:	db10      	blt.n	80003c0 <__aeabi_l2f+0x5c>
 800039e:	fa01 fc02 	lsl.w	ip, r1, r2
 80003a2:	4463      	add	r3, ip
 80003a4:	fa00 fc02 	lsl.w	ip, r0, r2
 80003a8:	f1c2 0220 	rsb	r2, r2, #32
 80003ac:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003b0:	fa20 f202 	lsr.w	r2, r0, r2
 80003b4:	eb43 0002 	adc.w	r0, r3, r2
 80003b8:	bf08      	it	eq
 80003ba:	f020 0001 	biceq.w	r0, r0, #1
 80003be:	4770      	bx	lr
 80003c0:	f102 0220 	add.w	r2, r2, #32
 80003c4:	fa01 fc02 	lsl.w	ip, r1, r2
 80003c8:	f1c2 0220 	rsb	r2, r2, #32
 80003cc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80003d0:	fa21 f202 	lsr.w	r2, r1, r2
 80003d4:	eb43 0002 	adc.w	r0, r3, r2
 80003d8:	bf08      	it	eq
 80003da:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80003de:	4770      	bx	lr

080003e0 <__aeabi_fmul>:
 80003e0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80003e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80003e8:	bf1e      	ittt	ne
 80003ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80003ee:	ea92 0f0c 	teqne	r2, ip
 80003f2:	ea93 0f0c 	teqne	r3, ip
 80003f6:	d06f      	beq.n	80004d8 <__aeabi_fmul+0xf8>
 80003f8:	441a      	add	r2, r3
 80003fa:	ea80 0c01 	eor.w	ip, r0, r1
 80003fe:	0240      	lsls	r0, r0, #9
 8000400:	bf18      	it	ne
 8000402:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000406:	d01e      	beq.n	8000446 <__aeabi_fmul+0x66>
 8000408:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800040c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000410:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000414:	fba0 3101 	umull	r3, r1, r0, r1
 8000418:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800041c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000420:	bf3e      	ittt	cc
 8000422:	0049      	lslcc	r1, r1, #1
 8000424:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000428:	005b      	lslcc	r3, r3, #1
 800042a:	ea40 0001 	orr.w	r0, r0, r1
 800042e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000432:	2afd      	cmp	r2, #253	@ 0xfd
 8000434:	d81d      	bhi.n	8000472 <__aeabi_fmul+0x92>
 8000436:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800043a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800043e:	bf08      	it	eq
 8000440:	f020 0001 	biceq.w	r0, r0, #1
 8000444:	4770      	bx	lr
 8000446:	f090 0f00 	teq	r0, #0
 800044a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800044e:	bf08      	it	eq
 8000450:	0249      	lsleq	r1, r1, #9
 8000452:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000456:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800045a:	3a7f      	subs	r2, #127	@ 0x7f
 800045c:	bfc2      	ittt	gt
 800045e:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000462:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000466:	4770      	bxgt	lr
 8000468:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800046c:	f04f 0300 	mov.w	r3, #0
 8000470:	3a01      	subs	r2, #1
 8000472:	dc5d      	bgt.n	8000530 <__aeabi_fmul+0x150>
 8000474:	f112 0f19 	cmn.w	r2, #25
 8000478:	bfdc      	itt	le
 800047a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800047e:	4770      	bxle	lr
 8000480:	f1c2 0200 	rsb	r2, r2, #0
 8000484:	0041      	lsls	r1, r0, #1
 8000486:	fa21 f102 	lsr.w	r1, r1, r2
 800048a:	f1c2 0220 	rsb	r2, r2, #32
 800048e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000492:	ea5f 0031 	movs.w	r0, r1, rrx
 8000496:	f140 0000 	adc.w	r0, r0, #0
 800049a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800049e:	bf08      	it	eq
 80004a0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004a4:	4770      	bx	lr
 80004a6:	f092 0f00 	teq	r2, #0
 80004aa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80004ae:	bf02      	ittt	eq
 80004b0:	0040      	lsleq	r0, r0, #1
 80004b2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80004b6:	3a01      	subeq	r2, #1
 80004b8:	d0f9      	beq.n	80004ae <__aeabi_fmul+0xce>
 80004ba:	ea40 000c 	orr.w	r0, r0, ip
 80004be:	f093 0f00 	teq	r3, #0
 80004c2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80004c6:	bf02      	ittt	eq
 80004c8:	0049      	lsleq	r1, r1, #1
 80004ca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80004ce:	3b01      	subeq	r3, #1
 80004d0:	d0f9      	beq.n	80004c6 <__aeabi_fmul+0xe6>
 80004d2:	ea41 010c 	orr.w	r1, r1, ip
 80004d6:	e78f      	b.n	80003f8 <__aeabi_fmul+0x18>
 80004d8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80004dc:	ea92 0f0c 	teq	r2, ip
 80004e0:	bf18      	it	ne
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d00a      	beq.n	80004fe <__aeabi_fmul+0x11e>
 80004e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80004ec:	bf18      	it	ne
 80004ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80004f2:	d1d8      	bne.n	80004a6 <__aeabi_fmul+0xc6>
 80004f4:	ea80 0001 	eor.w	r0, r0, r1
 80004f8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004fc:	4770      	bx	lr
 80004fe:	f090 0f00 	teq	r0, #0
 8000502:	bf17      	itett	ne
 8000504:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000508:	4608      	moveq	r0, r1
 800050a:	f091 0f00 	teqne	r1, #0
 800050e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000512:	d014      	beq.n	800053e <__aeabi_fmul+0x15e>
 8000514:	ea92 0f0c 	teq	r2, ip
 8000518:	d101      	bne.n	800051e <__aeabi_fmul+0x13e>
 800051a:	0242      	lsls	r2, r0, #9
 800051c:	d10f      	bne.n	800053e <__aeabi_fmul+0x15e>
 800051e:	ea93 0f0c 	teq	r3, ip
 8000522:	d103      	bne.n	800052c <__aeabi_fmul+0x14c>
 8000524:	024b      	lsls	r3, r1, #9
 8000526:	bf18      	it	ne
 8000528:	4608      	movne	r0, r1
 800052a:	d108      	bne.n	800053e <__aeabi_fmul+0x15e>
 800052c:	ea80 0001 	eor.w	r0, r0, r1
 8000530:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000534:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000538:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800053c:	4770      	bx	lr
 800053e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000542:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000546:	4770      	bx	lr

08000548 <__aeabi_fdiv>:
 8000548:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800054c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000550:	bf1e      	ittt	ne
 8000552:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000556:	ea92 0f0c 	teqne	r2, ip
 800055a:	ea93 0f0c 	teqne	r3, ip
 800055e:	d069      	beq.n	8000634 <__aeabi_fdiv+0xec>
 8000560:	eba2 0203 	sub.w	r2, r2, r3
 8000564:	ea80 0c01 	eor.w	ip, r0, r1
 8000568:	0249      	lsls	r1, r1, #9
 800056a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800056e:	d037      	beq.n	80005e0 <__aeabi_fdiv+0x98>
 8000570:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000574:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000578:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800057c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000580:	428b      	cmp	r3, r1
 8000582:	bf38      	it	cc
 8000584:	005b      	lslcc	r3, r3, #1
 8000586:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800058a:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800058e:	428b      	cmp	r3, r1
 8000590:	bf24      	itt	cs
 8000592:	1a5b      	subcs	r3, r3, r1
 8000594:	ea40 000c 	orrcs.w	r0, r0, ip
 8000598:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800059c:	bf24      	itt	cs
 800059e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80005a2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80005a6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80005aa:	bf24      	itt	cs
 80005ac:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80005b0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80005b4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80005b8:	bf24      	itt	cs
 80005ba:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80005be:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80005c2:	011b      	lsls	r3, r3, #4
 80005c4:	bf18      	it	ne
 80005c6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80005ca:	d1e0      	bne.n	800058e <__aeabi_fdiv+0x46>
 80005cc:	2afd      	cmp	r2, #253	@ 0xfd
 80005ce:	f63f af50 	bhi.w	8000472 <__aeabi_fmul+0x92>
 80005d2:	428b      	cmp	r3, r1
 80005d4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80005d8:	bf08      	it	eq
 80005da:	f020 0001 	biceq.w	r0, r0, #1
 80005de:	4770      	bx	lr
 80005e0:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80005e4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80005e8:	327f      	adds	r2, #127	@ 0x7f
 80005ea:	bfc2      	ittt	gt
 80005ec:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80005f0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005f4:	4770      	bxgt	lr
 80005f6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005fa:	f04f 0300 	mov.w	r3, #0
 80005fe:	3a01      	subs	r2, #1
 8000600:	e737      	b.n	8000472 <__aeabi_fmul+0x92>
 8000602:	f092 0f00 	teq	r2, #0
 8000606:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800060a:	bf02      	ittt	eq
 800060c:	0040      	lsleq	r0, r0, #1
 800060e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000612:	3a01      	subeq	r2, #1
 8000614:	d0f9      	beq.n	800060a <__aeabi_fdiv+0xc2>
 8000616:	ea40 000c 	orr.w	r0, r0, ip
 800061a:	f093 0f00 	teq	r3, #0
 800061e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000622:	bf02      	ittt	eq
 8000624:	0049      	lsleq	r1, r1, #1
 8000626:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800062a:	3b01      	subeq	r3, #1
 800062c:	d0f9      	beq.n	8000622 <__aeabi_fdiv+0xda>
 800062e:	ea41 010c 	orr.w	r1, r1, ip
 8000632:	e795      	b.n	8000560 <__aeabi_fdiv+0x18>
 8000634:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000638:	ea92 0f0c 	teq	r2, ip
 800063c:	d108      	bne.n	8000650 <__aeabi_fdiv+0x108>
 800063e:	0242      	lsls	r2, r0, #9
 8000640:	f47f af7d 	bne.w	800053e <__aeabi_fmul+0x15e>
 8000644:	ea93 0f0c 	teq	r3, ip
 8000648:	f47f af70 	bne.w	800052c <__aeabi_fmul+0x14c>
 800064c:	4608      	mov	r0, r1
 800064e:	e776      	b.n	800053e <__aeabi_fmul+0x15e>
 8000650:	ea93 0f0c 	teq	r3, ip
 8000654:	d104      	bne.n	8000660 <__aeabi_fdiv+0x118>
 8000656:	024b      	lsls	r3, r1, #9
 8000658:	f43f af4c 	beq.w	80004f4 <__aeabi_fmul+0x114>
 800065c:	4608      	mov	r0, r1
 800065e:	e76e      	b.n	800053e <__aeabi_fmul+0x15e>
 8000660:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000664:	bf18      	it	ne
 8000666:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800066a:	d1ca      	bne.n	8000602 <__aeabi_fdiv+0xba>
 800066c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000670:	f47f af5c 	bne.w	800052c <__aeabi_fmul+0x14c>
 8000674:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000678:	f47f af3c 	bne.w	80004f4 <__aeabi_fmul+0x114>
 800067c:	e75f      	b.n	800053e <__aeabi_fmul+0x15e>
 800067e:	bf00      	nop

08000680 <__gesf2>:
 8000680:	f04f 3cff 	mov.w	ip, #4294967295
 8000684:	e006      	b.n	8000694 <__cmpsf2+0x4>
 8000686:	bf00      	nop

08000688 <__lesf2>:
 8000688:	f04f 0c01 	mov.w	ip, #1
 800068c:	e002      	b.n	8000694 <__cmpsf2+0x4>
 800068e:	bf00      	nop

08000690 <__cmpsf2>:
 8000690:	f04f 0c01 	mov.w	ip, #1
 8000694:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000698:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800069c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006a0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80006a4:	bf18      	it	ne
 80006a6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80006aa:	d011      	beq.n	80006d0 <__cmpsf2+0x40>
 80006ac:	b001      	add	sp, #4
 80006ae:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80006b2:	bf18      	it	ne
 80006b4:	ea90 0f01 	teqne	r0, r1
 80006b8:	bf58      	it	pl
 80006ba:	ebb2 0003 	subspl.w	r0, r2, r3
 80006be:	bf88      	it	hi
 80006c0:	17c8      	asrhi	r0, r1, #31
 80006c2:	bf38      	it	cc
 80006c4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80006c8:	bf18      	it	ne
 80006ca:	f040 0001 	orrne.w	r0, r0, #1
 80006ce:	4770      	bx	lr
 80006d0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80006d4:	d102      	bne.n	80006dc <__cmpsf2+0x4c>
 80006d6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80006da:	d105      	bne.n	80006e8 <__cmpsf2+0x58>
 80006dc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80006e0:	d1e4      	bne.n	80006ac <__cmpsf2+0x1c>
 80006e2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80006e6:	d0e1      	beq.n	80006ac <__cmpsf2+0x1c>
 80006e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop

080006f0 <__aeabi_cfrcmple>:
 80006f0:	4684      	mov	ip, r0
 80006f2:	4608      	mov	r0, r1
 80006f4:	4661      	mov	r1, ip
 80006f6:	e7ff      	b.n	80006f8 <__aeabi_cfcmpeq>

080006f8 <__aeabi_cfcmpeq>:
 80006f8:	b50f      	push	{r0, r1, r2, r3, lr}
 80006fa:	f7ff ffc9 	bl	8000690 <__cmpsf2>
 80006fe:	2800      	cmp	r0, #0
 8000700:	bf48      	it	mi
 8000702:	f110 0f00 	cmnmi.w	r0, #0
 8000706:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000708 <__aeabi_fcmpeq>:
 8000708:	f84d ed08 	str.w	lr, [sp, #-8]!
 800070c:	f7ff fff4 	bl	80006f8 <__aeabi_cfcmpeq>
 8000710:	bf0c      	ite	eq
 8000712:	2001      	moveq	r0, #1
 8000714:	2000      	movne	r0, #0
 8000716:	f85d fb08 	ldr.w	pc, [sp], #8
 800071a:	bf00      	nop

0800071c <__aeabi_fcmplt>:
 800071c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000720:	f7ff ffea 	bl	80006f8 <__aeabi_cfcmpeq>
 8000724:	bf34      	ite	cc
 8000726:	2001      	movcc	r0, #1
 8000728:	2000      	movcs	r0, #0
 800072a:	f85d fb08 	ldr.w	pc, [sp], #8
 800072e:	bf00      	nop

08000730 <__aeabi_fcmple>:
 8000730:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000734:	f7ff ffe0 	bl	80006f8 <__aeabi_cfcmpeq>
 8000738:	bf94      	ite	ls
 800073a:	2001      	movls	r0, #1
 800073c:	2000      	movhi	r0, #0
 800073e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000742:	bf00      	nop

08000744 <__aeabi_fcmpge>:
 8000744:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000748:	f7ff ffd2 	bl	80006f0 <__aeabi_cfrcmple>
 800074c:	bf94      	ite	ls
 800074e:	2001      	movls	r0, #1
 8000750:	2000      	movhi	r0, #0
 8000752:	f85d fb08 	ldr.w	pc, [sp], #8
 8000756:	bf00      	nop

08000758 <__aeabi_fcmpgt>:
 8000758:	f84d ed08 	str.w	lr, [sp, #-8]!
 800075c:	f7ff ffc8 	bl	80006f0 <__aeabi_cfrcmple>
 8000760:	bf34      	ite	cc
 8000762:	2001      	movcc	r0, #1
 8000764:	2000      	movcs	r0, #0
 8000766:	f85d fb08 	ldr.w	pc, [sp], #8
 800076a:	bf00      	nop

0800076c <__aeabi_f2iz>:
 800076c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000770:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000774:	d30f      	bcc.n	8000796 <__aeabi_f2iz+0x2a>
 8000776:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800077a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800077e:	d90d      	bls.n	800079c <__aeabi_f2iz+0x30>
 8000780:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000784:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000788:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800078c:	fa23 f002 	lsr.w	r0, r3, r2
 8000790:	bf18      	it	ne
 8000792:	4240      	negne	r0, r0
 8000794:	4770      	bx	lr
 8000796:	f04f 0000 	mov.w	r0, #0
 800079a:	4770      	bx	lr
 800079c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80007a0:	d101      	bne.n	80007a6 <__aeabi_f2iz+0x3a>
 80007a2:	0242      	lsls	r2, r0, #9
 80007a4:	d105      	bne.n	80007b2 <__aeabi_f2iz+0x46>
 80007a6:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80007aa:	bf08      	it	eq
 80007ac:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80007b0:	4770      	bx	lr
 80007b2:	f04f 0000 	mov.w	r0, #0
 80007b6:	4770      	bx	lr

080007b8 <__aeabi_uldivmod>:
 80007b8:	b953      	cbnz	r3, 80007d0 <__aeabi_uldivmod+0x18>
 80007ba:	b94a      	cbnz	r2, 80007d0 <__aeabi_uldivmod+0x18>
 80007bc:	2900      	cmp	r1, #0
 80007be:	bf08      	it	eq
 80007c0:	2800      	cmpeq	r0, #0
 80007c2:	bf1c      	itt	ne
 80007c4:	f04f 31ff 	movne.w	r1, #4294967295
 80007c8:	f04f 30ff 	movne.w	r0, #4294967295
 80007cc:	f000 b98c 	b.w	8000ae8 <__aeabi_idiv0>
 80007d0:	f1ad 0c08 	sub.w	ip, sp, #8
 80007d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80007d8:	f000 f806 	bl	80007e8 <__udivmoddi4>
 80007dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007e4:	b004      	add	sp, #16
 80007e6:	4770      	bx	lr

080007e8 <__udivmoddi4>:
 80007e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ec:	9d08      	ldr	r5, [sp, #32]
 80007ee:	468e      	mov	lr, r1
 80007f0:	4604      	mov	r4, r0
 80007f2:	4688      	mov	r8, r1
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d14a      	bne.n	800088e <__udivmoddi4+0xa6>
 80007f8:	428a      	cmp	r2, r1
 80007fa:	4617      	mov	r7, r2
 80007fc:	d962      	bls.n	80008c4 <__udivmoddi4+0xdc>
 80007fe:	fab2 f682 	clz	r6, r2
 8000802:	b14e      	cbz	r6, 8000818 <__udivmoddi4+0x30>
 8000804:	f1c6 0320 	rsb	r3, r6, #32
 8000808:	fa01 f806 	lsl.w	r8, r1, r6
 800080c:	fa20 f303 	lsr.w	r3, r0, r3
 8000810:	40b7      	lsls	r7, r6
 8000812:	ea43 0808 	orr.w	r8, r3, r8
 8000816:	40b4      	lsls	r4, r6
 8000818:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800081c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000820:	fa1f fc87 	uxth.w	ip, r7
 8000824:	fb0e 8811 	mls	r8, lr, r1, r8
 8000828:	fb01 f20c 	mul.w	r2, r1, ip
 800082c:	0c23      	lsrs	r3, r4, #16
 800082e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000832:	429a      	cmp	r2, r3
 8000834:	d909      	bls.n	800084a <__udivmoddi4+0x62>
 8000836:	18fb      	adds	r3, r7, r3
 8000838:	f101 30ff 	add.w	r0, r1, #4294967295
 800083c:	f080 80eb 	bcs.w	8000a16 <__udivmoddi4+0x22e>
 8000840:	429a      	cmp	r2, r3
 8000842:	f240 80e8 	bls.w	8000a16 <__udivmoddi4+0x22e>
 8000846:	3902      	subs	r1, #2
 8000848:	443b      	add	r3, r7
 800084a:	1a9a      	subs	r2, r3, r2
 800084c:	fbb2 f0fe 	udiv	r0, r2, lr
 8000850:	fb0e 2210 	mls	r2, lr, r0, r2
 8000854:	fb00 fc0c 	mul.w	ip, r0, ip
 8000858:	b2a3      	uxth	r3, r4
 800085a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800085e:	459c      	cmp	ip, r3
 8000860:	d909      	bls.n	8000876 <__udivmoddi4+0x8e>
 8000862:	18fb      	adds	r3, r7, r3
 8000864:	f100 32ff 	add.w	r2, r0, #4294967295
 8000868:	f080 80d7 	bcs.w	8000a1a <__udivmoddi4+0x232>
 800086c:	459c      	cmp	ip, r3
 800086e:	f240 80d4 	bls.w	8000a1a <__udivmoddi4+0x232>
 8000872:	443b      	add	r3, r7
 8000874:	3802      	subs	r0, #2
 8000876:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800087a:	2100      	movs	r1, #0
 800087c:	eba3 030c 	sub.w	r3, r3, ip
 8000880:	b11d      	cbz	r5, 800088a <__udivmoddi4+0xa2>
 8000882:	2200      	movs	r2, #0
 8000884:	40f3      	lsrs	r3, r6
 8000886:	e9c5 3200 	strd	r3, r2, [r5]
 800088a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800088e:	428b      	cmp	r3, r1
 8000890:	d905      	bls.n	800089e <__udivmoddi4+0xb6>
 8000892:	b10d      	cbz	r5, 8000898 <__udivmoddi4+0xb0>
 8000894:	e9c5 0100 	strd	r0, r1, [r5]
 8000898:	2100      	movs	r1, #0
 800089a:	4608      	mov	r0, r1
 800089c:	e7f5      	b.n	800088a <__udivmoddi4+0xa2>
 800089e:	fab3 f183 	clz	r1, r3
 80008a2:	2900      	cmp	r1, #0
 80008a4:	d146      	bne.n	8000934 <__udivmoddi4+0x14c>
 80008a6:	4573      	cmp	r3, lr
 80008a8:	d302      	bcc.n	80008b0 <__udivmoddi4+0xc8>
 80008aa:	4282      	cmp	r2, r0
 80008ac:	f200 8108 	bhi.w	8000ac0 <__udivmoddi4+0x2d8>
 80008b0:	1a84      	subs	r4, r0, r2
 80008b2:	eb6e 0203 	sbc.w	r2, lr, r3
 80008b6:	2001      	movs	r0, #1
 80008b8:	4690      	mov	r8, r2
 80008ba:	2d00      	cmp	r5, #0
 80008bc:	d0e5      	beq.n	800088a <__udivmoddi4+0xa2>
 80008be:	e9c5 4800 	strd	r4, r8, [r5]
 80008c2:	e7e2      	b.n	800088a <__udivmoddi4+0xa2>
 80008c4:	2a00      	cmp	r2, #0
 80008c6:	f000 8091 	beq.w	80009ec <__udivmoddi4+0x204>
 80008ca:	fab2 f682 	clz	r6, r2
 80008ce:	2e00      	cmp	r6, #0
 80008d0:	f040 80a5 	bne.w	8000a1e <__udivmoddi4+0x236>
 80008d4:	1a8a      	subs	r2, r1, r2
 80008d6:	2101      	movs	r1, #1
 80008d8:	0c03      	lsrs	r3, r0, #16
 80008da:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008de:	b280      	uxth	r0, r0
 80008e0:	b2bc      	uxth	r4, r7
 80008e2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008e6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ee:	fb04 f20c 	mul.w	r2, r4, ip
 80008f2:	429a      	cmp	r2, r3
 80008f4:	d907      	bls.n	8000906 <__udivmoddi4+0x11e>
 80008f6:	18fb      	adds	r3, r7, r3
 80008f8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008fc:	d202      	bcs.n	8000904 <__udivmoddi4+0x11c>
 80008fe:	429a      	cmp	r2, r3
 8000900:	f200 80e3 	bhi.w	8000aca <__udivmoddi4+0x2e2>
 8000904:	46c4      	mov	ip, r8
 8000906:	1a9b      	subs	r3, r3, r2
 8000908:	fbb3 f2fe 	udiv	r2, r3, lr
 800090c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000910:	fb02 f404 	mul.w	r4, r2, r4
 8000914:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000918:	429c      	cmp	r4, r3
 800091a:	d907      	bls.n	800092c <__udivmoddi4+0x144>
 800091c:	18fb      	adds	r3, r7, r3
 800091e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000922:	d202      	bcs.n	800092a <__udivmoddi4+0x142>
 8000924:	429c      	cmp	r4, r3
 8000926:	f200 80cd 	bhi.w	8000ac4 <__udivmoddi4+0x2dc>
 800092a:	4602      	mov	r2, r0
 800092c:	1b1b      	subs	r3, r3, r4
 800092e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000932:	e7a5      	b.n	8000880 <__udivmoddi4+0x98>
 8000934:	f1c1 0620 	rsb	r6, r1, #32
 8000938:	408b      	lsls	r3, r1
 800093a:	fa22 f706 	lsr.w	r7, r2, r6
 800093e:	431f      	orrs	r7, r3
 8000940:	fa2e fa06 	lsr.w	sl, lr, r6
 8000944:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000948:	fbba f8f9 	udiv	r8, sl, r9
 800094c:	fa0e fe01 	lsl.w	lr, lr, r1
 8000950:	fa20 f306 	lsr.w	r3, r0, r6
 8000954:	fb09 aa18 	mls	sl, r9, r8, sl
 8000958:	fa1f fc87 	uxth.w	ip, r7
 800095c:	ea43 030e 	orr.w	r3, r3, lr
 8000960:	fa00 fe01 	lsl.w	lr, r0, r1
 8000964:	fb08 f00c 	mul.w	r0, r8, ip
 8000968:	0c1c      	lsrs	r4, r3, #16
 800096a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800096e:	42a0      	cmp	r0, r4
 8000970:	fa02 f201 	lsl.w	r2, r2, r1
 8000974:	d90a      	bls.n	800098c <__udivmoddi4+0x1a4>
 8000976:	193c      	adds	r4, r7, r4
 8000978:	f108 3aff 	add.w	sl, r8, #4294967295
 800097c:	f080 809e 	bcs.w	8000abc <__udivmoddi4+0x2d4>
 8000980:	42a0      	cmp	r0, r4
 8000982:	f240 809b 	bls.w	8000abc <__udivmoddi4+0x2d4>
 8000986:	f1a8 0802 	sub.w	r8, r8, #2
 800098a:	443c      	add	r4, r7
 800098c:	1a24      	subs	r4, r4, r0
 800098e:	b298      	uxth	r0, r3
 8000990:	fbb4 f3f9 	udiv	r3, r4, r9
 8000994:	fb09 4413 	mls	r4, r9, r3, r4
 8000998:	fb03 fc0c 	mul.w	ip, r3, ip
 800099c:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80009a0:	45a4      	cmp	ip, r4
 80009a2:	d909      	bls.n	80009b8 <__udivmoddi4+0x1d0>
 80009a4:	193c      	adds	r4, r7, r4
 80009a6:	f103 30ff 	add.w	r0, r3, #4294967295
 80009aa:	f080 8085 	bcs.w	8000ab8 <__udivmoddi4+0x2d0>
 80009ae:	45a4      	cmp	ip, r4
 80009b0:	f240 8082 	bls.w	8000ab8 <__udivmoddi4+0x2d0>
 80009b4:	3b02      	subs	r3, #2
 80009b6:	443c      	add	r4, r7
 80009b8:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80009bc:	eba4 040c 	sub.w	r4, r4, ip
 80009c0:	fba0 8c02 	umull	r8, ip, r0, r2
 80009c4:	4564      	cmp	r4, ip
 80009c6:	4643      	mov	r3, r8
 80009c8:	46e1      	mov	r9, ip
 80009ca:	d364      	bcc.n	8000a96 <__udivmoddi4+0x2ae>
 80009cc:	d061      	beq.n	8000a92 <__udivmoddi4+0x2aa>
 80009ce:	b15d      	cbz	r5, 80009e8 <__udivmoddi4+0x200>
 80009d0:	ebbe 0203 	subs.w	r2, lr, r3
 80009d4:	eb64 0409 	sbc.w	r4, r4, r9
 80009d8:	fa04 f606 	lsl.w	r6, r4, r6
 80009dc:	fa22 f301 	lsr.w	r3, r2, r1
 80009e0:	431e      	orrs	r6, r3
 80009e2:	40cc      	lsrs	r4, r1
 80009e4:	e9c5 6400 	strd	r6, r4, [r5]
 80009e8:	2100      	movs	r1, #0
 80009ea:	e74e      	b.n	800088a <__udivmoddi4+0xa2>
 80009ec:	fbb1 fcf2 	udiv	ip, r1, r2
 80009f0:	0c01      	lsrs	r1, r0, #16
 80009f2:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009f6:	b280      	uxth	r0, r0
 80009f8:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009fc:	463b      	mov	r3, r7
 80009fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a02:	4638      	mov	r0, r7
 8000a04:	463c      	mov	r4, r7
 8000a06:	46b8      	mov	r8, r7
 8000a08:	46be      	mov	lr, r7
 8000a0a:	2620      	movs	r6, #32
 8000a0c:	eba2 0208 	sub.w	r2, r2, r8
 8000a10:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a14:	e765      	b.n	80008e2 <__udivmoddi4+0xfa>
 8000a16:	4601      	mov	r1, r0
 8000a18:	e717      	b.n	800084a <__udivmoddi4+0x62>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	e72b      	b.n	8000876 <__udivmoddi4+0x8e>
 8000a1e:	f1c6 0120 	rsb	r1, r6, #32
 8000a22:	fa2e fc01 	lsr.w	ip, lr, r1
 8000a26:	40b7      	lsls	r7, r6
 8000a28:	fa0e fe06 	lsl.w	lr, lr, r6
 8000a2c:	fa20 f101 	lsr.w	r1, r0, r1
 8000a30:	ea41 010e 	orr.w	r1, r1, lr
 8000a34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a38:	fbbc f8fe 	udiv	r8, ip, lr
 8000a3c:	b2bc      	uxth	r4, r7
 8000a3e:	fb0e cc18 	mls	ip, lr, r8, ip
 8000a42:	fb08 f904 	mul.w	r9, r8, r4
 8000a46:	0c0a      	lsrs	r2, r1, #16
 8000a48:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000a4c:	40b0      	lsls	r0, r6
 8000a4e:	4591      	cmp	r9, r2
 8000a50:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a54:	b280      	uxth	r0, r0
 8000a56:	d93e      	bls.n	8000ad6 <__udivmoddi4+0x2ee>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a5e:	d201      	bcs.n	8000a64 <__udivmoddi4+0x27c>
 8000a60:	4591      	cmp	r9, r2
 8000a62:	d81f      	bhi.n	8000aa4 <__udivmoddi4+0x2bc>
 8000a64:	eba2 0209 	sub.w	r2, r2, r9
 8000a68:	fbb2 f9fe 	udiv	r9, r2, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000a74:	b28a      	uxth	r2, r1
 8000a76:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000a7a:	4542      	cmp	r2, r8
 8000a7c:	d229      	bcs.n	8000ad2 <__udivmoddi4+0x2ea>
 8000a7e:	18ba      	adds	r2, r7, r2
 8000a80:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a84:	d2c2      	bcs.n	8000a0c <__udivmoddi4+0x224>
 8000a86:	4542      	cmp	r2, r8
 8000a88:	d2c0      	bcs.n	8000a0c <__udivmoddi4+0x224>
 8000a8a:	f1a9 0102 	sub.w	r1, r9, #2
 8000a8e:	443a      	add	r2, r7
 8000a90:	e7bc      	b.n	8000a0c <__udivmoddi4+0x224>
 8000a92:	45c6      	cmp	lr, r8
 8000a94:	d29b      	bcs.n	80009ce <__udivmoddi4+0x1e6>
 8000a96:	ebb8 0302 	subs.w	r3, r8, r2
 8000a9a:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a9e:	3801      	subs	r0, #1
 8000aa0:	46e1      	mov	r9, ip
 8000aa2:	e794      	b.n	80009ce <__udivmoddi4+0x1e6>
 8000aa4:	eba7 0909 	sub.w	r9, r7, r9
 8000aa8:	444a      	add	r2, r9
 8000aaa:	fbb2 f9fe 	udiv	r9, r2, lr
 8000aae:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ab2:	fb09 f804 	mul.w	r8, r9, r4
 8000ab6:	e7db      	b.n	8000a70 <__udivmoddi4+0x288>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	e77d      	b.n	80009b8 <__udivmoddi4+0x1d0>
 8000abc:	46d0      	mov	r8, sl
 8000abe:	e765      	b.n	800098c <__udivmoddi4+0x1a4>
 8000ac0:	4608      	mov	r0, r1
 8000ac2:	e6fa      	b.n	80008ba <__udivmoddi4+0xd2>
 8000ac4:	443b      	add	r3, r7
 8000ac6:	3a02      	subs	r2, #2
 8000ac8:	e730      	b.n	800092c <__udivmoddi4+0x144>
 8000aca:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ace:	443b      	add	r3, r7
 8000ad0:	e719      	b.n	8000906 <__udivmoddi4+0x11e>
 8000ad2:	4649      	mov	r1, r9
 8000ad4:	e79a      	b.n	8000a0c <__udivmoddi4+0x224>
 8000ad6:	eba2 0209 	sub.w	r2, r2, r9
 8000ada:	fbb2 f9fe 	udiv	r9, r2, lr
 8000ade:	46c4      	mov	ip, r8
 8000ae0:	fb09 f804 	mul.w	r8, r9, r4
 8000ae4:	e7c4      	b.n	8000a70 <__udivmoddi4+0x288>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_idiv0>:
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <CMD_TakePicture>:
#include <string.h>
#include <stdio.h>
#include "ls_comms.h"


HAL_StatusTypeDef CMD_TakePicture(uint8_t *opcode) {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b088      	sub	sp, #32
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
	uint8_t cam_number 		= opcode[0] & 0x01;			// 0000_0001 mask, TODO - check endianness and ordering of bytes
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	f003 0301 	and.w	r3, r3, #1
 8000afc:	777b      	strb	r3, [r7, #29]
	uint8_t buffer_number 	= opcode[0] & 0x06;	    	// 0000_0110 mask
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	f003 0306 	and.w	r3, r3, #6
 8000b06:	773b      	strb	r3, [r7, #28]
	uint8_t tries 		 	= opcode[1] & 0x0F;			// 0000_1111 mask
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	f003 030f 	and.w	r3, r3, #15
 8000b12:	76fb      	strb	r3, [r7, #27]
	uint8_t compression		= opcode[1] & 0x30;			// 0011_0000 mask
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	3301      	adds	r3, #1
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000b1e:	76bb      	strb	r3, [r7, #26]
	uint8_t black_filtering = opcode[2] & 0x01;			// 0000_0001 mask
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	3302      	adds	r3, #2
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	f003 0301 	and.w	r3, r3, #1
 8000b2a:	767b      	strb	r3, [r7, #25]
	uint8_t black_threshold = opcode[2] & 0xFE;	 		// 1111_1110 mask - 7b
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	3302      	adds	r3, #2
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	f023 0301 	bic.w	r3, r3, #1
 8000b36:	763b      	strb	r3, [r7, #24]
	// opcode[3] unused for this Command

	float threshold_float = (float)black_threshold * (float)(BLACK_THRESHOLD_UNITS);
 8000b38:	7e3b      	ldrb	r3, [r7, #24]
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f7ff fbf8 	bl	8000330 <__aeabi_ui2f>
 8000b40:	4603      	mov	r3, r0
 8000b42:	4932      	ldr	r1, [pc, #200]	@ (8000c0c <CMD_TakePicture+0x120>)
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff fc4b 	bl	80003e0 <__aeabi_fmul>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	617b      	str	r3, [r7, #20]

	uint8_t current_tries    = 0;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	77fb      	strb	r3, [r7, #31]
	float   result 			 = 0.0f;
 8000b52:	f04f 0300 	mov.w	r3, #0
 8000b56:	60fb      	str	r3, [r7, #12]
	uint8_t success 		 = 0;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	77bb      	strb	r3, [r7, #30]
	uint32_t compressed_size = 0;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	60bb      	str	r3, [r7, #8]

	FillTxBufferWithZeroes();		// Fills Tx buffer with zeroes
 8000b60:	f000 fb4c 	bl	80011fc <FillTxBufferWithZeroes>
	while (current_tries < tries) {
 8000b64:	e030      	b.n	8000bc8 <CMD_TakePicture+0xdc>
		// send take picture command to corresponding camera
		HAL_StatusTypeDef st = DCMICapture(cam_number, buffer_number, opcode);
 8000b66:	7f39      	ldrb	r1, [r7, #28]
 8000b68:	7f7b      	ldrb	r3, [r7, #29]
 8000b6a:	687a      	ldr	r2, [r7, #4]
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f003 f883 	bl	8003c78 <DCMICapture>
 8000b72:	4603      	mov	r3, r0
 8000b74:	74fb      	strb	r3, [r7, #19]
		while(!frame_done) {
 8000b76:	e007      	b.n	8000b88 <CMD_TakePicture+0x9c>
			if (st == HAL_ERROR){
 8000b78:	7cfb      	ldrb	r3, [r7, #19]
 8000b7a:	2b01      	cmp	r3, #1
 8000b7c:	d104      	bne.n	8000b88 <CMD_TakePicture+0x9c>
				tx_buffer[1] = DCMI_CAPTURE_ERR;
 8000b7e:	4b24      	ldr	r3, [pc, #144]	@ (8000c10 <CMD_TakePicture+0x124>)
 8000b80:	2250      	movs	r2, #80	@ 0x50
 8000b82:	705a      	strb	r2, [r3, #1]
				return st;
 8000b84:	7cfb      	ldrb	r3, [r7, #19]
 8000b86:	e03d      	b.n	8000c04 <CMD_TakePicture+0x118>
		while(!frame_done) {
 8000b88:	4b22      	ldr	r3, [pc, #136]	@ (8000c14 <CMD_TakePicture+0x128>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	b2db      	uxtb	r3, r3
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d0f2      	beq.n	8000b78 <CMD_TakePicture+0x8c>
			}
			// wait for frame - TODO: Implement timeout
		}

		if(black_filtering == 0) { // no black filtering
 8000b92:	7e7b      	ldrb	r3, [r7, #25]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d102      	bne.n	8000b9e <CMD_TakePicture+0xb2>
			success = 1;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	77bb      	strb	r3, [r7, #30]
			break;
 8000b9c:	e018      	b.n	8000bd0 <CMD_TakePicture+0xe4>
		}

		// Check how much black is on picture. If it doesn't pass filtering, take another picture. Try the corresponding amount of times
		ComputeBlackPercentage(&result, buffer_number);
 8000b9e:	7f3a      	ldrb	r2, [r7, #28]
 8000ba0:	f107 030c 	add.w	r3, r7, #12
 8000ba4:	4611      	mov	r1, r2
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f003 f8f0 	bl	8003d8c <ComputeBlackPercentage>

		if (result <= threshold_float) { // TODO - make it so that this value can be changed
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	4619      	mov	r1, r3
 8000bb0:	6978      	ldr	r0, [r7, #20]
 8000bb2:	f7ff fdc7 	bl	8000744 <__aeabi_fcmpge>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d002      	beq.n	8000bc2 <CMD_TakePicture+0xd6>
			success = 1;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	77bb      	strb	r3, [r7, #30]
			break;	// picture accepted
 8000bc0:	e006      	b.n	8000bd0 <CMD_TakePicture+0xe4>
		}
		current_tries++;
 8000bc2:	7ffb      	ldrb	r3, [r7, #31]
 8000bc4:	3301      	adds	r3, #1
 8000bc6:	77fb      	strb	r3, [r7, #31]
	while (current_tries < tries) {
 8000bc8:	7ffa      	ldrb	r2, [r7, #31]
 8000bca:	7efb      	ldrb	r3, [r7, #27]
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	d3ca      	bcc.n	8000b66 <CMD_TakePicture+0x7a>
	}

	if(success) {
 8000bd0:	7fbb      	ldrb	r3, [r7, #30]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d012      	beq.n	8000bfc <CMD_TakePicture+0x110>
		HAL_StatusTypeDef st = CompressToJPEG(buffer_number, compression, &compressed_size, opcode); 	// compresses and saves compressed image to current index addres in SRAM
 8000bd6:	f107 0208 	add.w	r2, r7, #8
 8000bda:	7eb9      	ldrb	r1, [r7, #26]
 8000bdc:	7f38      	ldrb	r0, [r7, #28]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	f003 f924 	bl	8003e2c <CompressToJPEG>
 8000be4:	4603      	mov	r3, r0
 8000be6:	74bb      	strb	r3, [r7, #18]
		if(st == HAL_ERROR) {
 8000be8:	7cbb      	ldrb	r3, [r7, #18]
 8000bea:	2b01      	cmp	r3, #1
 8000bec:	d104      	bne.n	8000bf8 <CMD_TakePicture+0x10c>
			tx_buffer[1] = COMPRESSION_ERR;
 8000bee:	4b08      	ldr	r3, [pc, #32]	@ (8000c10 <CMD_TakePicture+0x124>)
 8000bf0:	2253      	movs	r2, #83	@ 0x53
 8000bf2:	705a      	strb	r2, [r3, #1]
			return st;
 8000bf4:	7cbb      	ldrb	r3, [r7, #18]
 8000bf6:	e005      	b.n	8000c04 <CMD_TakePicture+0x118>
		}

		// Save a version of compressed picture to FRAM - TODO

		// TODO - something else in return buffer?
		return HAL_OK;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	e003      	b.n	8000c04 <CMD_TakePicture+0x118>
	}
	
	tx_buffer[1] = BLACK_FILTERING_ERR; 							// execution failed due to filtering
 8000bfc:	4b04      	ldr	r3, [pc, #16]	@ (8000c10 <CMD_TakePicture+0x124>)
 8000bfe:	2251      	movs	r2, #81	@ 0x51
 8000c00:	705a      	strb	r2, [r3, #1]
	// TODO - something else in return buffer?
	return HAL_ERROR;
 8000c02:	2301      	movs	r3, #1
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3720      	adds	r7, #32
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	3c016f00 	.word	0x3c016f00
 8000c10:	200001b8 	.word	0x200001b8
 8000c14:	20000410 	.word	0x20000410

08000c18 <CMD_TakePictureDelayed>:

HAL_StatusTypeDef CMD_TakePictureDelayed(uint8_t *opcode) {
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b08c      	sub	sp, #48	@ 0x30
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
	uint8_t cam_number 		= opcode[0] & 0x01;			// 0000_0001 mask, TODO - check endianness and ordering of bytes
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	f003 0301 	and.w	r3, r3, #1
 8000c28:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	uint8_t buffer_number 	= opcode[0] & 0x06;	    	// 0000_0110 mask
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	f003 0306 	and.w	r3, r3, #6
 8000c34:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	uint8_t tries 		 	= opcode[1] & 0x0F;			// 0000_1111 mask
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	f003 030f 	and.w	r3, r3, #15
 8000c42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t compression		= opcode[1] & 0x30;			// 0011_0000 mask
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000c50:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t black_filtering = opcode[2] & 0x01;			// 0000_0001 mask
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	3302      	adds	r3, #2
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	f003 0301 	and.w	r3, r3, #1
 8000c5e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint8_t black_threshold = opcode[2] & 0xFE;	 		// 1111_1110 mask - 7b
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	3302      	adds	r3, #2
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	f023 0301 	bic.w	r3, r3, #1
 8000c6c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	uint8_t delay 			= opcode[3]       ;	 		// 8b - Delay in 5 minute increments for photo capture
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	78db      	ldrb	r3, [r3, #3]
 8000c74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	float threshold_float = (float)black_threshold * (float)(BLACK_THRESHOLD_UNITS);
 8000c78:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff fb57 	bl	8000330 <__aeabi_ui2f>
 8000c82:	4603      	mov	r3, r0
 8000c84:	4945      	ldr	r1, [pc, #276]	@ (8000d9c <CMD_TakePictureDelayed+0x184>)
 8000c86:	4618      	mov	r0, r3
 8000c88:	f7ff fbaa 	bl	80003e0 <__aeabi_fmul>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	623b      	str	r3, [r7, #32]

	uint8_t current_tries    = 0;
 8000c90:	2300      	movs	r3, #0
 8000c92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	float   result 			 = 0.0f;
 8000c96:	f04f 0300 	mov.w	r3, #0
 8000c9a:	60fb      	str	r3, [r7, #12]
	uint8_t success 		 = 0;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	uint32_t compressed_size = 0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	60bb      	str	r3, [r7, #8]

	uint8_t real_tries = 9 * tries;				// Max. 256 tries of picture capture - This is executed while satellite is not over GS, so we might want many tries
 8000ca6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000caa:	461a      	mov	r2, r3
 8000cac:	00d2      	lsls	r2, r2, #3
 8000cae:	4413      	add	r3, r2
 8000cb0:	77fb      	strb	r3, [r7, #31]
	uint32_t delay_ms = 300 * delay * 1000;	    // Delay has a resolution of 5 minutes
 8000cb2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000cb6:	4a3a      	ldr	r2, [pc, #232]	@ (8000da0 <CMD_TakePictureDelayed+0x188>)
 8000cb8:	fb02 f303 	mul.w	r3, r2, r3
 8000cbc:	61bb      	str	r3, [r7, #24]

	uint32_t start = HAL_GetTick();
 8000cbe:	f003 fddd 	bl	800487c <HAL_GetTick>
 8000cc2:	6178      	str	r0, [r7, #20]
	while (HAL_GetTick() - start < delay_ms) {}	// waits. See how we can implement a timeout of something to avoid lockout (add tx_buffer failed due to timeout). TODO
 8000cc4:	bf00      	nop
 8000cc6:	f003 fdd9 	bl	800487c <HAL_GetTick>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	1ad3      	subs	r3, r2, r3
 8000cd0:	69ba      	ldr	r2, [r7, #24]
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d8f7      	bhi.n	8000cc6 <CMD_TakePictureDelayed+0xae>

	FillTxBufferWithZeroes();		// Fills Tx buffer with zeroes
 8000cd6:	f000 fa91 	bl	80011fc <FillTxBufferWithZeroes>
	while (current_tries < real_tries) {
 8000cda:	e038      	b.n	8000d4e <CMD_TakePictureDelayed+0x136>
		// send take picture command to corresponding camera
		HAL_StatusTypeDef st = DCMICapture(cam_number, buffer_number, opcode);
 8000cdc:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8000ce0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000ce4:	687a      	ldr	r2, [r7, #4]
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f002 ffc6 	bl	8003c78 <DCMICapture>
 8000cec:	4603      	mov	r3, r0
 8000cee:	74fb      	strb	r3, [r7, #19]
		while(!frame_done) {
 8000cf0:	e007      	b.n	8000d02 <CMD_TakePictureDelayed+0xea>
			if (st == HAL_ERROR){
 8000cf2:	7cfb      	ldrb	r3, [r7, #19]
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d104      	bne.n	8000d02 <CMD_TakePictureDelayed+0xea>
				tx_buffer[1] = DCMI_CAPTURE_ERR;
 8000cf8:	4b2a      	ldr	r3, [pc, #168]	@ (8000da4 <CMD_TakePictureDelayed+0x18c>)
 8000cfa:	2250      	movs	r2, #80	@ 0x50
 8000cfc:	705a      	strb	r2, [r3, #1]
				return st;
 8000cfe:	7cfb      	ldrb	r3, [r7, #19]
 8000d00:	e047      	b.n	8000d92 <CMD_TakePictureDelayed+0x17a>
		while(!frame_done) {
 8000d02:	4b29      	ldr	r3, [pc, #164]	@ (8000da8 <CMD_TakePictureDelayed+0x190>)
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d0f2      	beq.n	8000cf2 <CMD_TakePictureDelayed+0xda>
			}
			// wait for frame - TODO: Implement timeout
		}

		if(black_filtering == 0) { // no black filtering
 8000d0c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d103      	bne.n	8000d1c <CMD_TakePictureDelayed+0x104>
			success = 1;
 8000d14:	2301      	movs	r3, #1
 8000d16:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
			break;
 8000d1a:	e01d      	b.n	8000d58 <CMD_TakePictureDelayed+0x140>
		}

		// Check how much black is on picture. If it doesn't pass filtering, take another picture. Try the corresponding amount of times
		ComputeBlackPercentage(&result, buffer_number);
 8000d1c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000d20:	f107 030c 	add.w	r3, r7, #12
 8000d24:	4611      	mov	r1, r2
 8000d26:	4618      	mov	r0, r3
 8000d28:	f003 f830 	bl	8003d8c <ComputeBlackPercentage>

		if (result <= threshold_float) { // TODO - make it so that this value can be changed
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	4619      	mov	r1, r3
 8000d30:	6a38      	ldr	r0, [r7, #32]
 8000d32:	f7ff fd07 	bl	8000744 <__aeabi_fcmpge>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d003      	beq.n	8000d44 <CMD_TakePictureDelayed+0x12c>
			success = 1;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
			break;	// picture accepted
 8000d42:	e009      	b.n	8000d58 <CMD_TakePictureDelayed+0x140>
		}
		current_tries++;
 8000d44:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d48:	3301      	adds	r3, #1
 8000d4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	while (current_tries < real_tries) {
 8000d4e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000d52:	7ffb      	ldrb	r3, [r7, #31]
 8000d54:	429a      	cmp	r2, r3
 8000d56:	d3c1      	bcc.n	8000cdc <CMD_TakePictureDelayed+0xc4>
	}

	if(success) {
 8000d58:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d014      	beq.n	8000d8a <CMD_TakePictureDelayed+0x172>
		HAL_StatusTypeDef st = CompressToJPEG(buffer_number, compression, &compressed_size, opcode); 	// compresses and saves compressed image to current index addres in SRAM
 8000d60:	f107 0208 	add.w	r2, r7, #8
 8000d64:	f897 102a 	ldrb.w	r1, [r7, #42]	@ 0x2a
 8000d68:	f897 002c 	ldrb.w	r0, [r7, #44]	@ 0x2c
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	f003 f85d 	bl	8003e2c <CompressToJPEG>
 8000d72:	4603      	mov	r3, r0
 8000d74:	74bb      	strb	r3, [r7, #18]
		if(st == HAL_ERROR) {
 8000d76:	7cbb      	ldrb	r3, [r7, #18]
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d104      	bne.n	8000d86 <CMD_TakePictureDelayed+0x16e>
			tx_buffer[1] = COMPRESSION_ERR;
 8000d7c:	4b09      	ldr	r3, [pc, #36]	@ (8000da4 <CMD_TakePictureDelayed+0x18c>)
 8000d7e:	2253      	movs	r2, #83	@ 0x53
 8000d80:	705a      	strb	r2, [r3, #1]
			return st;
 8000d82:	7cbb      	ldrb	r3, [r7, #18]
 8000d84:	e005      	b.n	8000d92 <CMD_TakePictureDelayed+0x17a>
		}

		// Save a version of compressed picture to FRAM - TODO

		// TODO - something else in return buffer?
		return HAL_OK;
 8000d86:	2300      	movs	r3, #0
 8000d88:	e003      	b.n	8000d92 <CMD_TakePictureDelayed+0x17a>
	}

	tx_buffer[1] = BLACK_FILTERING_ERR; 							// execution failed due to filtering
 8000d8a:	4b06      	ldr	r3, [pc, #24]	@ (8000da4 <CMD_TakePictureDelayed+0x18c>)
 8000d8c:	2251      	movs	r2, #81	@ 0x51
 8000d8e:	705a      	strb	r2, [r3, #1]
	// TODO - something else in return buffer?
	return HAL_ERROR;
 8000d90:	2301      	movs	r3, #1
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3730      	adds	r7, #48	@ 0x30
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	3c016f00 	.word	0x3c016f00
 8000da0:	000493e0 	.word	0x000493e0
 8000da4:	200001b8 	.word	0x200001b8
 8000da8:	20000410 	.word	0x20000410

08000dac <CMD_TransmitFrameCompressed>:

// ===== Example Handlers =====
HAL_StatusTypeDef CMD_TransmitFrameCompressed(uint8_t *opcode) {
 8000dac:	b5b0      	push	{r4, r5, r7, lr}
 8000dae:	b08c      	sub	sp, #48	@ 0x30
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
	uint8_t  index_number 	=  opcode[0];
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	uint16_t frame_number 	= (opcode[2] << 8) | opcode[1];
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	3302      	adds	r3, #2
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	b21b      	sxth	r3, r3
 8000dc4:	021b      	lsls	r3, r3, #8
 8000dc6:	b21a      	sxth	r2, r3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	3301      	adds	r3, #1
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	b21b      	sxth	r3, r3
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	b21b      	sxth	r3, r3
 8000dd4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	//opcode[3] unused for this Command

	compressed_metadata_t metadata = *compressed_metadata[index_number];
 8000dd6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000dda:	4a40      	ldr	r2, [pc, #256]	@ (8000edc <CMD_TransmitFrameCompressed+0x130>)
 8000ddc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000de0:	f107 0408 	add.w	r4, r7, #8
 8000de4:	461d      	mov	r5, r3
 8000de6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000de8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dea:	682b      	ldr	r3, [r5, #0]
 8000dec:	6023      	str	r3, [r4, #0]
	uint32_t desired_address = (uint32_t)( (uint16_t*)(metadata.address) );
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t frame_index_start = (DATA_FRAME_SIZE - 10) * frame_number;
 8000df2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000df4:	226d      	movs	r2, #109	@ 0x6d
 8000df6:	fb02 f303 	mul.w	r3, r2, r3
 8000dfa:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t read_address = desired_address + frame_index_start;
 8000dfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e00:	4413      	add	r3, r2
 8000e02:	623b      	str	r3, [r7, #32]

	p_raw = (uint16_t*)(read_address);			// points to start of desired photo
 8000e04:	6a3b      	ldr	r3, [r7, #32]
 8000e06:	4a36      	ldr	r2, [pc, #216]	@ (8000ee0 <CMD_TransmitFrameCompressed+0x134>)
 8000e08:	6013      	str	r3, [r2, #0]

	FillTxBufferWithZeroes();		// Fills Tx buffer with zeroes
 8000e0a:	f000 f9f7 	bl	80011fc <FillTxBufferWithZeroes>

	// Fill first 10 bytes with metadata - TODO: Check byte ordering to be consistent throughout. This would be LSB first, no? Seems inverted
	tx_buffer[0] = (uint8_t) (metadata.index);
 8000e0e:	7a3a      	ldrb	r2, [r7, #8]
 8000e10:	4b34      	ldr	r3, [pc, #208]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e12:	701a      	strb	r2, [r3, #0]
	tx_buffer[1] = (uint8_t)((desired_address & 0x000000FF)      );
 8000e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e16:	b2da      	uxtb	r2, r3
 8000e18:	4b32      	ldr	r3, [pc, #200]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e1a:	705a      	strb	r2, [r3, #1]
	tx_buffer[2] = (uint8_t)((desired_address & 0x0000FF00) >> 8 );
 8000e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e1e:	0a1b      	lsrs	r3, r3, #8
 8000e20:	b2da      	uxtb	r2, r3
 8000e22:	4b30      	ldr	r3, [pc, #192]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e24:	709a      	strb	r2, [r3, #2]
	tx_buffer[3] = (uint8_t)((desired_address & 0x00FF0000) >> 16);
 8000e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e28:	0c1b      	lsrs	r3, r3, #16
 8000e2a:	b2da      	uxtb	r2, r3
 8000e2c:	4b2d      	ldr	r3, [pc, #180]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e2e:	70da      	strb	r2, [r3, #3]
	tx_buffer[4] = (uint8_t)((desired_address & 0xFF000000) >> 24);
 8000e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e32:	0e1b      	lsrs	r3, r3, #24
 8000e34:	b2da      	uxtb	r2, r3
 8000e36:	4b2b      	ldr	r3, [pc, #172]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e38:	711a      	strb	r2, [r3, #4]
	tx_buffer[5] = (uint8_t)((metadata.size & 0x000000FF)      );
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	b2da      	uxtb	r2, r3
 8000e3e:	4b29      	ldr	r3, [pc, #164]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e40:	715a      	strb	r2, [r3, #5]
	tx_buffer[6] = (uint8_t)((metadata.size & 0x0000FF00) >> 8 );
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	0a1b      	lsrs	r3, r3, #8
 8000e46:	b2da      	uxtb	r2, r3
 8000e48:	4b26      	ldr	r3, [pc, #152]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e4a:	719a      	strb	r2, [r3, #6]
	tx_buffer[7] = (uint8_t)((metadata.size & 0x00FF0000) >> 16);
 8000e4c:	693b      	ldr	r3, [r7, #16]
 8000e4e:	0c1b      	lsrs	r3, r3, #16
 8000e50:	b2da      	uxtb	r2, r3
 8000e52:	4b24      	ldr	r3, [pc, #144]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e54:	71da      	strb	r2, [r3, #7]
	tx_buffer[8] = (uint8_t)((metadata.size & 0xFF000000) >> 24);
 8000e56:	693b      	ldr	r3, [r7, #16]
 8000e58:	0e1b      	lsrs	r3, r3, #24
 8000e5a:	b2da      	uxtb	r2, r3
 8000e5c:	4b21      	ldr	r3, [pc, #132]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e5e:	721a      	strb	r2, [r3, #8]
	tx_buffer[9]  = (uint8_t)((metadata.timestamp & 0x000000FF)      );
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	b2da      	uxtb	r2, r3
 8000e64:	4b1f      	ldr	r3, [pc, #124]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e66:	725a      	strb	r2, [r3, #9]
	tx_buffer[10] = (uint8_t)((metadata.timestamp & 0x0000FF00) >> 8 );
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	0a1b      	lsrs	r3, r3, #8
 8000e6c:	b2da      	uxtb	r2, r3
 8000e6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e70:	729a      	strb	r2, [r3, #10]
	tx_buffer[11] = (uint8_t)((metadata.timestamp & 0x00FF0000) >> 16);
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	0c1b      	lsrs	r3, r3, #16
 8000e76:	b2da      	uxtb	r2, r3
 8000e78:	4b1a      	ldr	r3, [pc, #104]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e7a:	72da      	strb	r2, [r3, #11]
	tx_buffer[12] = (uint8_t)((metadata.timestamp & 0xFF000000) >> 24);
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	0e1b      	lsrs	r3, r3, #24
 8000e80:	b2da      	uxtb	r2, r3
 8000e82:	4b18      	ldr	r3, [pc, #96]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e84:	731a      	strb	r2, [r3, #12]

	// Fill remaining 100 Bytes with requested frame
	for(uint8_t i = 19; i < (DATA_FRAME_SIZE - 19); i+=2) {
 8000e86:	2313      	movs	r3, #19
 8000e88:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000e8c:	e01c      	b.n	8000ec8 <CMD_TransmitFrameCompressed+0x11c>
		uint16_t value = *p_raw;
 8000e8e:	4b14      	ldr	r3, [pc, #80]	@ (8000ee0 <CMD_TransmitFrameCompressed+0x134>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	881b      	ldrh	r3, [r3, #0]
 8000e94:	83fb      	strh	r3, [r7, #30]
		tx_buffer[i] =   (value & 0x00FF);
 8000e96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e9a:	8bfa      	ldrh	r2, [r7, #30]
 8000e9c:	b2d1      	uxtb	r1, r2
 8000e9e:	4a11      	ldr	r2, [pc, #68]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000ea0:	54d1      	strb	r1, [r2, r3]
		tx_buffer[i+1] = (value & 0xFF00) >> 8;
 8000ea2:	8bfb      	ldrh	r3, [r7, #30]
 8000ea4:	0a1b      	lsrs	r3, r3, #8
 8000ea6:	b29a      	uxth	r2, r3
 8000ea8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000eac:	3301      	adds	r3, #1
 8000eae:	b2d1      	uxtb	r1, r2
 8000eb0:	4a0c      	ldr	r2, [pc, #48]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000eb2:	54d1      	strb	r1, [r2, r3]
		p_raw += 1;	// increments read pointer
 8000eb4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee0 <CMD_TransmitFrameCompressed+0x134>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	3302      	adds	r3, #2
 8000eba:	4a09      	ldr	r2, [pc, #36]	@ (8000ee0 <CMD_TransmitFrameCompressed+0x134>)
 8000ebc:	6013      	str	r3, [r2, #0]
	for(uint8_t i = 19; i < (DATA_FRAME_SIZE - 19); i+=2) {
 8000ebe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ec2:	3302      	adds	r3, #2
 8000ec4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000ec8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ecc:	2b63      	cmp	r3, #99	@ 0x63
 8000ece:	d9de      	bls.n	8000e8e <CMD_TransmitFrameCompressed+0xe2>
	}


	return HAL_OK;
 8000ed0:	2300      	movs	r3, #0

}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3730      	adds	r7, #48	@ 0x30
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bdb0      	pop	{r4, r5, r7, pc}
 8000eda:	bf00      	nop
 8000edc:	20000260 	.word	0x20000260
 8000ee0:	2000040c 	.word	0x2000040c
 8000ee4:	200001b8 	.word	0x200001b8

08000ee8 <CMD_TransmitFrameRaw>:

HAL_StatusTypeDef CMD_TransmitFrameRaw(uint8_t *opcode) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	uint8_t  buffer_number 	=  opcode[0];
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	73bb      	strb	r3, [r7, #14]
	uint16_t frame_number 	= (opcode[2] << 8) | opcode[1];
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	3302      	adds	r3, #2
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	b21b      	sxth	r3, r3
 8000efe:	021b      	lsls	r3, r3, #8
 8000f00:	b21a      	sxth	r2, r3
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	3301      	adds	r3, #1
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	b21b      	sxth	r3, r3
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	b21b      	sxth	r3, r3
 8000f0e:	81bb      	strh	r3, [r7, #12]
	//opcode[3] unused for this Command

	p = raw_buffers[buffer_number];
 8000f10:	7bbb      	ldrb	r3, [r7, #14]
 8000f12:	4a3f      	ldr	r2, [pc, #252]	@ (8001010 <CMD_TransmitFrameRaw+0x128>)
 8000f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f18:	4a3e      	ldr	r2, [pc, #248]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f1a:	6013      	str	r3, [r2, #0]
	uint32_t frame_index_start = (DATA_FRAME_SIZE - 10) * frame_number;
 8000f1c:	89bb      	ldrh	r3, [r7, #12]
 8000f1e:	226d      	movs	r2, #109	@ 0x6d
 8000f20:	fb02 f303 	mul.w	r3, r2, r3
 8000f24:	60bb      	str	r3, [r7, #8]

	FillTxBufferWithZeroes();		// Fills Tx buffer with zeroes
 8000f26:	f000 f969 	bl	80011fc <FillTxBufferWithZeroes>

	// Fill first 10 bytes with metadata - TODO: Check byte ordering to be consistent throughout. This would be LSB first, no? Seems inverted
	tx_buffer[0] = (uint8_t) (p->designator & 0x00FF)       ;
 8000f2a:	4b3a      	ldr	r3, [pc, #232]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	881b      	ldrh	r3, [r3, #0]
 8000f30:	b29b      	uxth	r3, r3
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	4b38      	ldr	r3, [pc, #224]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000f36:	701a      	strb	r2, [r3, #0]
	tx_buffer[1] = (uint8_t)((p->designator & 0xFF00) >> 8);
 8000f38:	4b36      	ldr	r3, [pc, #216]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	881b      	ldrh	r3, [r3, #0]
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	121b      	asrs	r3, r3, #8
 8000f42:	b2da      	uxtb	r2, r3
 8000f44:	4b34      	ldr	r3, [pc, #208]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000f46:	705a      	strb	r2, [r3, #1]
	tx_buffer[2] = p->opcode[0];
 8000f48:	4b32      	ldr	r3, [pc, #200]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	885b      	ldrh	r3, [r3, #2]
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	b2da      	uxtb	r2, r3
 8000f52:	4b31      	ldr	r3, [pc, #196]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000f54:	709a      	strb	r2, [r3, #2]
	tx_buffer[3] = p->opcode[1];
 8000f56:	4b2f      	ldr	r3, [pc, #188]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	889b      	ldrh	r3, [r3, #4]
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	b2da      	uxtb	r2, r3
 8000f60:	4b2d      	ldr	r3, [pc, #180]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000f62:	70da      	strb	r2, [r3, #3]
	tx_buffer[4] = p->opcode[2];
 8000f64:	4b2b      	ldr	r3, [pc, #172]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	88db      	ldrh	r3, [r3, #6]
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	b2da      	uxtb	r2, r3
 8000f6e:	4b2a      	ldr	r3, [pc, #168]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000f70:	711a      	strb	r2, [r3, #4]
	tx_buffer[5] = p->opcode[3];
 8000f72:	4b28      	ldr	r3, [pc, #160]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	891b      	ldrh	r3, [r3, #8]
 8000f78:	b29b      	uxth	r3, r3
 8000f7a:	b2da      	uxtb	r2, r3
 8000f7c:	4b26      	ldr	r3, [pc, #152]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000f7e:	715a      	strb	r2, [r3, #5]
	tx_buffer[6] = (uint8_t)((p->timestamp & 0x000000FF)      );
 8000f80:	4b24      	ldr	r3, [pc, #144]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	b2da      	uxtb	r2, r3
 8000f88:	4b23      	ldr	r3, [pc, #140]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000f8a:	719a      	strb	r2, [r3, #6]
	tx_buffer[7] = (uint8_t)((p->timestamp & 0x0000FF00) >> 8 );
 8000f8c:	4b21      	ldr	r3, [pc, #132]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	0a1b      	lsrs	r3, r3, #8
 8000f94:	b2da      	uxtb	r2, r3
 8000f96:	4b20      	ldr	r3, [pc, #128]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000f98:	71da      	strb	r2, [r3, #7]
	tx_buffer[8] = (uint8_t)((p->timestamp & 0x00FF0000) >> 16);
 8000f9a:	4b1e      	ldr	r3, [pc, #120]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	0c1b      	lsrs	r3, r3, #16
 8000fa2:	b2da      	uxtb	r2, r3
 8000fa4:	4b1c      	ldr	r3, [pc, #112]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000fa6:	721a      	strb	r2, [r3, #8]
	tx_buffer[9] = (uint8_t)((p->timestamp & 0xFF000000) >> 24);
 8000fa8:	4b1a      	ldr	r3, [pc, #104]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	0e1b      	lsrs	r3, r3, #24
 8000fb0:	b2da      	uxtb	r2, r3
 8000fb2:	4b19      	ldr	r3, [pc, #100]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000fb4:	725a      	strb	r2, [r3, #9]

	// Fill remaining 100 Bytes with requested frame
	for(uint8_t i = 19; i < (DATA_FRAME_SIZE - 19); i+=2) {
 8000fb6:	2313      	movs	r3, #19
 8000fb8:	73fb      	strb	r3, [r7, #15]
 8000fba:	e020      	b.n	8000ffe <CMD_TransmitFrameRaw+0x116>
		tx_buffer[i] =   (p->data[frame_index_start + i] & 0x00FF);
 8000fbc:	4b15      	ldr	r3, [pc, #84]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	7bf9      	ldrb	r1, [r7, #15]
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	440b      	add	r3, r1
 8000fc6:	3304      	adds	r3, #4
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	4413      	add	r3, r2
 8000fcc:	889b      	ldrh	r3, [r3, #4]
 8000fce:	b29a      	uxth	r2, r3
 8000fd0:	7bfb      	ldrb	r3, [r7, #15]
 8000fd2:	b2d1      	uxtb	r1, r2
 8000fd4:	4a10      	ldr	r2, [pc, #64]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000fd6:	54d1      	strb	r1, [r2, r3]
		tx_buffer[i+1] = (p->data[frame_index_start + i] & 0xFF00) >> 8;
 8000fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	7bf9      	ldrb	r1, [r7, #15]
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	440b      	add	r3, r1
 8000fe2:	3304      	adds	r3, #4
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	4413      	add	r3, r2
 8000fe8:	889b      	ldrh	r3, [r3, #4]
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	121a      	asrs	r2, r3, #8
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	b2d1      	uxtb	r1, r2
 8000ff4:	4a08      	ldr	r2, [pc, #32]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000ff6:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 19; i < (DATA_FRAME_SIZE - 19); i+=2) {
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
 8000ffa:	3302      	adds	r3, #2
 8000ffc:	73fb      	strb	r3, [r7, #15]
 8000ffe:	7bfb      	ldrb	r3, [r7, #15]
 8001000:	2b63      	cmp	r3, #99	@ 0x63
 8001002:	d9db      	bls.n	8000fbc <CMD_TransmitFrameRaw+0xd4>
	}

	return HAL_OK;
 8001004:	2300      	movs	r3, #0

}
 8001006:	4618      	mov	r0, r3
 8001008:	3710      	adds	r7, #16
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	20000254 	.word	0x20000254
 8001014:	20000408 	.word	0x20000408
 8001018:	200001b8 	.word	0x200001b8

0800101c <CMD_MemoryState>:

HAL_StatusTypeDef CMD_MemoryState(uint8_t *opcode) {
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 8001024:	2300      	movs	r3, #0

}
 8001026:	4618      	mov	r0, r3
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	bc80      	pop	{r7}
 800102e:	4770      	bx	lr

08001030 <CMD_EraseRawBuffer>:

HAL_StatusTypeDef CMD_EraseRawBuffer(uint8_t *opcode) {
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 8001038:	2300      	movs	r3, #0

}
 800103a:	4618      	mov	r0, r3
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	bc80      	pop	{r7}
 8001042:	4770      	bx	lr

08001044 <CMD_EraseCompressedBuffer>:

HAL_StatusTypeDef CMD_EraseCompressedBuffer(uint8_t *opcode) {
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 800104c:	2300      	movs	r3, #0

}
 800104e:	4618      	mov	r0, r3
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	bc80      	pop	{r7}
 8001056:	4770      	bx	lr

08001058 <CMD_GetStatus>:

HAL_StatusTypeDef CMD_GetStatus(uint8_t *opcode) {
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 8001060:	2300      	movs	r3, #0

}
 8001062:	4618      	mov	r0, r3
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	bc80      	pop	{r7}
 800106a:	4770      	bx	lr

0800106c <CMD_BackupVolatileMemory>:

HAL_StatusTypeDef CMD_BackupVolatileMemory(uint8_t *opcode) {
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 8001074:	2300      	movs	r3, #0

}
 8001076:	4618      	mov	r0, r3
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	bc80      	pop	{r7}
 800107e:	4770      	bx	lr

08001080 <CMD_ResetPayload>:

HAL_StatusTypeDef CMD_ResetPayload(uint8_t *opcode) {
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 8001088:	2300      	movs	r3, #0

}
 800108a:	4618      	mov	r0, r3
 800108c:	370c      	adds	r7, #12
 800108e:	46bd      	mov	sp, r7
 8001090:	bc80      	pop	{r7}
 8001092:	4770      	bx	lr

08001094 <CMD_DumpMemorySRAM>:

HAL_StatusTypeDef CMD_DumpMemorySRAM(uint8_t *opcode) {
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 800109c:	2300      	movs	r3, #0

}
 800109e:	4618      	mov	r0, r3
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bc80      	pop	{r7}
 80010a6:	4770      	bx	lr

080010a8 <CMD_DumpMemoryFRAM>:

HAL_StatusTypeDef CMD_DumpMemoryFRAM(uint8_t *opcode) {
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 80010b0:	2300      	movs	r3, #0

}
 80010b2:	4618      	mov	r0, r3
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bc80      	pop	{r7}
 80010ba:	4770      	bx	lr

080010bc <CMD_DumpPhoto>:

HAL_StatusTypeDef CMD_DumpPhoto(uint8_t *opcode) {
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 80010c4:	2300      	movs	r3, #0

}
 80010c6:	4618      	mov	r0, r3
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr

080010d0 <GetCommand>:

const uint16_t COMMAND_COUNT = sizeof(command_table) / sizeof(command_table[0]);

// ===== Lookup Function =====
const command_t* GetCommand(uint8_t instruction_number)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
    for (size_t i = 0; i < COMMAND_COUNT; i++) {
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	e029      	b.n	8001134 <GetCommand+0x64>
        if (command_table[i].instruction_number == instruction_number) {
 80010e0:	491b      	ldr	r1, [pc, #108]	@ (8001150 <GetCommand+0x80>)
 80010e2:	68fa      	ldr	r2, [r7, #12]
 80010e4:	4613      	mov	r3, r2
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	4413      	add	r3, r2
 80010ea:	00db      	lsls	r3, r3, #3
 80010ec:	440b      	add	r3, r1
 80010ee:	3304      	adds	r3, #4
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	79fa      	ldrb	r2, [r7, #7]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d11a      	bne.n	800112e <GetCommand+0x5e>
        	sprintf(log_message, "Received command %s", command_table[i].name);
 80010f8:	4b16      	ldr	r3, [pc, #88]	@ (8001154 <GetCommand+0x84>)
 80010fa:	6818      	ldr	r0, [r3, #0]
 80010fc:	4914      	ldr	r1, [pc, #80]	@ (8001150 <GetCommand+0x80>)
 80010fe:	68fa      	ldr	r2, [r7, #12]
 8001100:	4613      	mov	r3, r2
 8001102:	005b      	lsls	r3, r3, #1
 8001104:	4413      	add	r3, r2
 8001106:	00db      	lsls	r3, r3, #3
 8001108:	440b      	add	r3, r1
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	461a      	mov	r2, r3
 800110e:	4912      	ldr	r1, [pc, #72]	@ (8001158 <GetCommand+0x88>)
 8001110:	f007 fe56 	bl	8008dc0 <siprintf>
        	Log(log_message);
 8001114:	4b0f      	ldr	r3, [pc, #60]	@ (8001154 <GetCommand+0x84>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4618      	mov	r0, r3
 800111a:	f000 fcc1 	bl	8001aa0 <Log>
            return &command_table[i];
 800111e:	68fa      	ldr	r2, [r7, #12]
 8001120:	4613      	mov	r3, r2
 8001122:	005b      	lsls	r3, r3, #1
 8001124:	4413      	add	r3, r2
 8001126:	00db      	lsls	r3, r3, #3
 8001128:	4a09      	ldr	r2, [pc, #36]	@ (8001150 <GetCommand+0x80>)
 800112a:	4413      	add	r3, r2
 800112c:	e00b      	b.n	8001146 <GetCommand+0x76>
    for (size_t i = 0; i < COMMAND_COUNT; i++) {
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	3301      	adds	r3, #1
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	230d      	movs	r3, #13
 8001136:	461a      	mov	r2, r3
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	4293      	cmp	r3, r2
 800113c:	d3d0      	bcc.n	80010e0 <GetCommand+0x10>
        }
    }
    Log("Invalid command received, not executed.");
 800113e:	4807      	ldr	r0, [pc, #28]	@ (800115c <GetCommand+0x8c>)
 8001140:	f000 fcae 	bl	8001aa0 <Log>
    return NULL;
 8001144:	2300      	movs	r3, #0
}
 8001146:	4618      	mov	r0, r3
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	0800a590 	.word	0x0800a590
 8001154:	20000240 	.word	0x20000240
 8001158:	0800a3a4 	.word	0x0800a3a4
 800115c:	0800a3b8 	.word	0x0800a3b8

08001160 <ExecuteCommand>:

// ===== Execute Function =====
HAL_StatusTypeDef ExecuteCommand(const command_t *command, uint8_t *opcode)		// TODO - implement timeout
{
 8001160:	b590      	push	{r4, r7, lr}
 8001162:	b097      	sub	sp, #92	@ 0x5c
 8001164:	af04      	add	r7, sp, #16
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
    if (!command) return HAL_ERROR;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d101      	bne.n	8001174 <ExecuteCommand+0x14>
 8001170:	2301      	movs	r3, #1
 8001172:	e038      	b.n	80011e6 <ExecuteCommand+0x86>

    HAL_StatusTypeDef st = command->handler(opcode);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	6838      	ldr	r0, [r7, #0]
 800117a:	4798      	blx	r3
 800117c:	4603      	mov	r3, r0
 800117e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (st == HAL_ERROR) {
 8001182:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001186:	2b01      	cmp	r3, #1
 8001188:	d104      	bne.n	8001194 <ExecuteCommand+0x34>
    	tx_buffer[0] = COMMAND_FAILURE;
 800118a:	4b19      	ldr	r3, [pc, #100]	@ (80011f0 <ExecuteCommand+0x90>)
 800118c:	2241      	movs	r2, #65	@ 0x41
 800118e:	701a      	strb	r2, [r3, #0]
    	return HAL_ERROR;
 8001190:	2301      	movs	r3, #1
 8001192:	e028      	b.n	80011e6 <ExecuteCommand+0x86>
    }

    // TODO - Maybe implement the timeout here. How?

    if(command->takes_opcode){
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	691b      	ldr	r3, [r3, #16]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d01d      	beq.n	80011d8 <ExecuteCommand+0x78>
    	char opcode_text[60];
    	snprintf(opcode_text, sizeof(opcode_text), "Command executed successfully with opcode %02x %02x %02x %02x", opcode[0], opcode[1], opcode[2], opcode[3]);
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	461c      	mov	r4, r3
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	3301      	adds	r3, #1
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	461a      	mov	r2, r3
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	3302      	adds	r3, #2
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	4619      	mov	r1, r3
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	3303      	adds	r3, #3
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	f107 0008 	add.w	r0, r7, #8
 80011bc:	9302      	str	r3, [sp, #8]
 80011be:	9101      	str	r1, [sp, #4]
 80011c0:	9200      	str	r2, [sp, #0]
 80011c2:	4623      	mov	r3, r4
 80011c4:	4a0b      	ldr	r2, [pc, #44]	@ (80011f4 <ExecuteCommand+0x94>)
 80011c6:	213c      	movs	r1, #60	@ 0x3c
 80011c8:	f007 fdc4 	bl	8008d54 <sniprintf>
    	Log(opcode_text);
 80011cc:	f107 0308 	add.w	r3, r7, #8
 80011d0:	4618      	mov	r0, r3
 80011d2:	f000 fc65 	bl	8001aa0 <Log>
 80011d6:	e002      	b.n	80011de <ExecuteCommand+0x7e>
    }
    else {
    	Log("Command executed successfully");
 80011d8:	4807      	ldr	r0, [pc, #28]	@ (80011f8 <ExecuteCommand+0x98>)
 80011da:	f000 fc61 	bl	8001aa0 <Log>
    }

	tx_buffer[0] = COMMAND_SUCCESS;
 80011de:	4b04      	ldr	r3, [pc, #16]	@ (80011f0 <ExecuteCommand+0x90>)
 80011e0:	2240      	movs	r2, #64	@ 0x40
 80011e2:	701a      	strb	r2, [r3, #0]
    return HAL_OK;
 80011e4:	2300      	movs	r3, #0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	374c      	adds	r7, #76	@ 0x4c
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd90      	pop	{r4, r7, pc}
 80011ee:	bf00      	nop
 80011f0:	200001b8 	.word	0x200001b8
 80011f4:	0800a3e0 	.word	0x0800a3e0
 80011f8:	0800a420 	.word	0x0800a420

080011fc <FillTxBufferWithZeroes>:

void FillTxBufferWithZeroes(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < DATA_FRAME_SIZE; i++) {
 8001202:	2300      	movs	r3, #0
 8001204:	71fb      	strb	r3, [r7, #7]
 8001206:	e006      	b.n	8001216 <FillTxBufferWithZeroes+0x1a>
		tx_buffer[i] = 0;
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	4a07      	ldr	r2, [pc, #28]	@ (8001228 <FillTxBufferWithZeroes+0x2c>)
 800120c:	2100      	movs	r1, #0
 800120e:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < DATA_FRAME_SIZE; i++) {
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	3301      	adds	r3, #1
 8001214:	71fb      	strb	r3, [r7, #7]
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	2b76      	cmp	r3, #118	@ 0x76
 800121a:	d9f5      	bls.n	8001208 <FillTxBufferWithZeroes+0xc>
	}
}
 800121c:	bf00      	nop
 800121e:	bf00      	nop
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr
 8001228:	200001b8 	.word	0x200001b8

0800122c <MX_DCMI_Init>:

DCMI_HandleTypeDef hdcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8001230:	4b10      	ldr	r3, [pc, #64]	@ (8001274 <MX_DCMI_Init+0x48>)
 8001232:	4a11      	ldr	r2, [pc, #68]	@ (8001278 <MX_DCMI_Init+0x4c>)
 8001234:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8001236:	4b0f      	ldr	r3, [pc, #60]	@ (8001274 <MX_DCMI_Init+0x48>)
 8001238:	2200      	movs	r2, #0
 800123a:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 800123c:	4b0d      	ldr	r3, [pc, #52]	@ (8001274 <MX_DCMI_Init+0x48>)
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8001242:	4b0c      	ldr	r3, [pc, #48]	@ (8001274 <MX_DCMI_Init+0x48>)
 8001244:	2280      	movs	r2, #128	@ 0x80
 8001246:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_HIGH;
 8001248:	4b0a      	ldr	r3, [pc, #40]	@ (8001274 <MX_DCMI_Init+0x48>)
 800124a:	2240      	movs	r2, #64	@ 0x40
 800124c:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 800124e:	4b09      	ldr	r3, [pc, #36]	@ (8001274 <MX_DCMI_Init+0x48>)
 8001250:	2200      	movs	r2, #0
 8001252:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8001254:	4b07      	ldr	r3, [pc, #28]	@ (8001274 <MX_DCMI_Init+0x48>)
 8001256:	2200      	movs	r2, #0
 8001258:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 800125a:	4b06      	ldr	r3, [pc, #24]	@ (8001274 <MX_DCMI_Init+0x48>)
 800125c:	2200      	movs	r2, #0
 800125e:	621a      	str	r2, [r3, #32]
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8001260:	4804      	ldr	r0, [pc, #16]	@ (8001274 <MX_DCMI_Init+0x48>)
 8001262:	f003 fbf8 	bl	8004a56 <HAL_DCMI_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_DCMI_Init+0x44>
  {
    Error_Handler();
 800126c:	f000 fd64 	bl	8001d38 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8001270:	bf00      	nop
 8001272:	bd80      	pop	{r7, pc}
 8001274:	20000084 	.word	0x20000084
 8001278:	50050000 	.word	0x50050000

0800127c <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b08c      	sub	sp, #48	@ 0x30
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001284:	f107 031c 	add.w	r3, r7, #28
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a47      	ldr	r2, [pc, #284]	@ (80013b8 <HAL_DCMI_MspInit+0x13c>)
 800129a:	4293      	cmp	r3, r2
 800129c:	f040 8088 	bne.w	80013b0 <HAL_DCMI_MspInit+0x134>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 80012a0:	2300      	movs	r3, #0
 80012a2:	61bb      	str	r3, [r7, #24]
 80012a4:	4b45      	ldr	r3, [pc, #276]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012a8:	4a44      	ldr	r2, [pc, #272]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012aa:	f043 0301 	orr.w	r3, r3, #1
 80012ae:	6353      	str	r3, [r2, #52]	@ 0x34
 80012b0:	4b42      	ldr	r3, [pc, #264]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012b4:	f003 0301 	and.w	r3, r3, #1
 80012b8:	61bb      	str	r3, [r7, #24]
 80012ba:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012bc:	2300      	movs	r3, #0
 80012be:	617b      	str	r3, [r7, #20]
 80012c0:	4b3e      	ldr	r3, [pc, #248]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c4:	4a3d      	ldr	r2, [pc, #244]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012c6:	f043 0301 	orr.w	r3, r3, #1
 80012ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80012cc:	4b3b      	ldr	r3, [pc, #236]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d0:	f003 0301 	and.w	r3, r3, #1
 80012d4:	617b      	str	r3, [r7, #20]
 80012d6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012d8:	2300      	movs	r3, #0
 80012da:	613b      	str	r3, [r7, #16]
 80012dc:	4b37      	ldr	r3, [pc, #220]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e0:	4a36      	ldr	r2, [pc, #216]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012e2:	f043 0304 	orr.w	r3, r3, #4
 80012e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80012e8:	4b34      	ldr	r3, [pc, #208]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ec:	f003 0304 	and.w	r3, r3, #4
 80012f0:	613b      	str	r3, [r7, #16]
 80012f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f4:	2300      	movs	r3, #0
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	4b30      	ldr	r3, [pc, #192]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fc:	4a2f      	ldr	r2, [pc, #188]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012fe:	f043 0302 	orr.w	r3, r3, #2
 8001302:	6313      	str	r3, [r2, #48]	@ 0x30
 8001304:	4b2d      	ldr	r3, [pc, #180]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 8001306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001308:	f003 0302 	and.w	r3, r3, #2
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001310:	2300      	movs	r3, #0
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	4b29      	ldr	r3, [pc, #164]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 8001316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001318:	4a28      	ldr	r2, [pc, #160]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 800131a:	f043 0310 	orr.w	r3, r3, #16
 800131e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001320:	4b26      	ldr	r3, [pc, #152]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 8001322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001324:	f003 0310 	and.w	r3, r3, #16
 8001328:	60bb      	str	r3, [r7, #8]
 800132a:	68bb      	ldr	r3, [r7, #8]
    PB7     ------> DCMI_VSYNC
    PB8     ------> DCMI_D6
    PB9     ------> DCMI_D7
    PE1     ------> DCMI_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800132c:	2350      	movs	r3, #80	@ 0x50
 800132e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001330:	2302      	movs	r3, #2
 8001332:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001334:	2300      	movs	r3, #0
 8001336:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001338:	2300      	movs	r3, #0
 800133a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800133c:	230d      	movs	r3, #13
 800133e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001340:	f107 031c 	add.w	r3, r7, #28
 8001344:	4619      	mov	r1, r3
 8001346:	481e      	ldr	r0, [pc, #120]	@ (80013c0 <HAL_DCMI_MspInit+0x144>)
 8001348:	f004 ff74 	bl	8006234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11;
 800134c:	f44f 631c 	mov.w	r3, #2496	@ 0x9c0
 8001350:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001352:	2302      	movs	r3, #2
 8001354:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001356:	2300      	movs	r3, #0
 8001358:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800135a:	2300      	movs	r3, #0
 800135c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800135e:	230d      	movs	r3, #13
 8001360:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001362:	f107 031c 	add.w	r3, r7, #28
 8001366:	4619      	mov	r1, r3
 8001368:	4816      	ldr	r0, [pc, #88]	@ (80013c4 <HAL_DCMI_MspInit+0x148>)
 800136a:	f004 ff63 	bl	8006234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800136e:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001372:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001374:	2302      	movs	r3, #2
 8001376:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001378:	2300      	movs	r3, #0
 800137a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800137c:	2300      	movs	r3, #0
 800137e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001380:	230d      	movs	r3, #13
 8001382:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001384:	f107 031c 	add.w	r3, r7, #28
 8001388:	4619      	mov	r1, r3
 800138a:	480f      	ldr	r0, [pc, #60]	@ (80013c8 <HAL_DCMI_MspInit+0x14c>)
 800138c:	f004 ff52 	bl	8006234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001390:	2302      	movs	r3, #2
 8001392:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001394:	2302      	movs	r3, #2
 8001396:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139c:	2300      	movs	r3, #0
 800139e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80013a0:	230d      	movs	r3, #13
 80013a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013a4:	f107 031c 	add.w	r3, r7, #28
 80013a8:	4619      	mov	r1, r3
 80013aa:	4808      	ldr	r0, [pc, #32]	@ (80013cc <HAL_DCMI_MspInit+0x150>)
 80013ac:	f004 ff42 	bl	8006234 <HAL_GPIO_Init>

  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 80013b0:	bf00      	nop
 80013b2:	3730      	adds	r7, #48	@ 0x30
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	50050000 	.word	0x50050000
 80013bc:	40023800 	.word	0x40023800
 80013c0:	40020000 	.word	0x40020000
 80013c4:	40020800 	.word	0x40020800
 80013c8:	40020400 	.word	0x40020400
 80013cc:	40021000 	.word	0x40021000

080013d0 <FRAM_InitDelay>:
/* Helper timeout */
#define FRAM_TIMEOUT_MS FRAM_SPI_TIMEOUT_MS

/* --- microsecond delay using DWT (if available) --- */
void FRAM_InitDelay(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80013d4:	4b09      	ldr	r3, [pc, #36]	@ (80013fc <FRAM_InitDelay+0x2c>)
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	4a08      	ldr	r2, [pc, #32]	@ (80013fc <FRAM_InitDelay+0x2c>)
 80013da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80013de:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 80013e0:	4b07      	ldr	r3, [pc, #28]	@ (8001400 <FRAM_InitDelay+0x30>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80013e6:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <FRAM_InitDelay+0x30>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a05      	ldr	r2, [pc, #20]	@ (8001400 <FRAM_InitDelay+0x30>)
 80013ec:	f043 0301 	orr.w	r3, r3, #1
 80013f0:	6013      	str	r3, [r2, #0]
}
 80013f2:	bf00      	nop
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bc80      	pop	{r7}
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	e000edf0 	.word	0xe000edf0
 8001400:	e0001000 	.word	0xe0001000

08001404 <delay_us>:

static inline void delay_us(uint32_t us)
{
 8001404:	b480      	push	{r7}
 8001406:	b085      	sub	sp, #20
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 800140c:	4b0d      	ldr	r3, [pc, #52]	@ (8001444 <delay_us+0x40>)
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = (SystemCoreClock / 1000000UL) * us;
 8001412:	4b0d      	ldr	r3, [pc, #52]	@ (8001448 <delay_us+0x44>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4a0d      	ldr	r2, [pc, #52]	@ (800144c <delay_us+0x48>)
 8001418:	fba2 2303 	umull	r2, r3, r2, r3
 800141c:	0c9a      	lsrs	r2, r3, #18
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	fb02 f303 	mul.w	r3, r2, r3
 8001424:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < ticks) { __NOP(); }
 8001426:	e000      	b.n	800142a <delay_us+0x26>
 8001428:	bf00      	nop
 800142a:	4b06      	ldr	r3, [pc, #24]	@ (8001444 <delay_us+0x40>)
 800142c:	685a      	ldr	r2, [r3, #4]
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	68ba      	ldr	r2, [r7, #8]
 8001434:	429a      	cmp	r2, r3
 8001436:	d8f7      	bhi.n	8001428 <delay_us+0x24>
}
 8001438:	bf00      	nop
 800143a:	bf00      	nop
 800143c:	3714      	adds	r7, #20
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr
 8001444:	e0001000 	.word	0xe0001000
 8001448:	20000000 	.word	0x20000000
 800144c:	431bde83 	.word	0x431bde83

08001450 <FRAM_SelectCS>:

/* CS helpers using PB12 */
static inline void FRAM_SelectCS(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(FRAM_CS_PORT, FRAM_CS_PIN, GPIO_PIN_RESET);
 8001454:	2200      	movs	r2, #0
 8001456:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800145a:	4802      	ldr	r0, [pc, #8]	@ (8001464 <FRAM_SelectCS+0x14>)
 800145c:	f005 f888 	bl	8006570 <HAL_GPIO_WritePin>
}
 8001460:	bf00      	nop
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40020400 	.word	0x40020400

08001468 <FRAM_ReleaseCS>:

static inline void FRAM_ReleaseCS(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(FRAM_CS_PORT, FRAM_CS_PIN, GPIO_PIN_SET);
 800146c:	2201      	movs	r2, #1
 800146e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001472:	4802      	ldr	r0, [pc, #8]	@ (800147c <FRAM_ReleaseCS+0x14>)
 8001474:	f005 f87c 	bl	8006570 <HAL_GPIO_WritePin>
}
 8001478:	bf00      	nop
 800147a:	bd80      	pop	{r7, pc}
 800147c:	40020400 	.word	0x40020400

08001480 <fram_optional_delay>:

/* optional small delay */
static inline void fram_optional_delay(bool delay)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	71fb      	strb	r3, [r7, #7]
    if (delay) delay_us(100); /* same as previous default */
 800148a:	79fb      	ldrb	r3, [r7, #7]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d002      	beq.n	8001496 <fram_optional_delay+0x16>
 8001490:	2064      	movs	r0, #100	@ 0x64
 8001492:	f7ff ffb7 	bl	8001404 <delay_us>
}
 8001496:	bf00      	nop
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
	...

080014a0 <rExtMem>:
    FRAM_ReleaseCS();
}

/* --- read single byte from FRAM at address --- */
uint16_t rExtMem(uint32_t address, uint8_t cs, bool delay)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	460b      	mov	r3, r1
 80014aa:	70fb      	strb	r3, [r7, #3]
 80014ac:	4613      	mov	r3, r2
 80014ae:	70bb      	strb	r3, [r7, #2]
    uint8_t cmd[4];
    uint8_t rx;

    cmd[0] = FRAM_CMD_READ;
 80014b0:	2303      	movs	r3, #3
 80014b2:	733b      	strb	r3, [r7, #12]
    cmd[1] = (address >> 16) & 0xFF;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	0c1b      	lsrs	r3, r3, #16
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	737b      	strb	r3, [r7, #13]
    cmd[2] = (address >> 8) & 0xFF;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	0a1b      	lsrs	r3, r3, #8
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	73bb      	strb	r3, [r7, #14]
    cmd[3] = address & 0xFF;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	73fb      	strb	r3, [r7, #15]

    FRAM_SelectCS();
 80014ca:	f7ff ffc1 	bl	8001450 <FRAM_SelectCS>
    fram_optional_delay(delay);
 80014ce:	78bb      	ldrb	r3, [r7, #2]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff ffd5 	bl	8001480 <fram_optional_delay>
    HAL_SPI_Transmit(&hspi2, cmd, 4, FRAM_TIMEOUT_MS);
 80014d6:	f107 010c 	add.w	r1, r7, #12
 80014da:	2364      	movs	r3, #100	@ 0x64
 80014dc:	2204      	movs	r2, #4
 80014de:	4808      	ldr	r0, [pc, #32]	@ (8001500 <rExtMem+0x60>)
 80014e0:	f005 fec5 	bl	800726e <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi2, &rx, 1, FRAM_TIMEOUT_MS);
 80014e4:	f107 010b 	add.w	r1, r7, #11
 80014e8:	2364      	movs	r3, #100	@ 0x64
 80014ea:	2201      	movs	r2, #1
 80014ec:	4804      	ldr	r0, [pc, #16]	@ (8001500 <rExtMem+0x60>)
 80014ee:	f006 f802 	bl	80074f6 <HAL_SPI_Receive>
    FRAM_ReleaseCS();
 80014f2:	f7ff ffb9 	bl	8001468 <FRAM_ReleaseCS>

    return (uint16_t)rx;
 80014f6:	7afb      	ldrb	r3, [r7, #11]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3710      	adds	r7, #16
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	20000414 	.word	0x20000414

08001504 <Init_status>:
	uint8_t *camera_reg_B[20];
	uint8_t camera_params_A[20];	// Parameters to write them with
	uint8_t *camera_params_B[20];
*/
void Init_status(status_t *status)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
	uint16_t val16 = 0;
 800150c:	2300      	movs	r3, #0
 800150e:	81fb      	strh	r3, [r7, #14]
	uint16_t val32 = 0;
 8001510:	2300      	movs	r3, #0
 8001512:	81bb      	strh	r3, [r7, #12]

	val16 = rExtMem(START_ADDR_FRAM, 0, 1);		// Delay on
 8001514:	2201      	movs	r2, #1
 8001516:	2100      	movs	r1, #0
 8001518:	2000      	movs	r0, #0
 800151a:	f7ff ffc1 	bl	80014a0 <rExtMem>
 800151e:	4603      	mov	r3, r0
 8001520:	81fb      	strh	r3, [r7, #14]


	static_assert(sizeof(status_t) == 92);

}
 8001522:	bf00      	nop
 8001524:	3710      	adds	r7, #16
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
	...

0800152c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b088      	sub	sp, #32
 8001530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001532:	1d3b      	adds	r3, r7, #4
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	611a      	str	r2, [r3, #16]
 8001540:	615a      	str	r2, [r3, #20]
 8001542:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001544:	4b25      	ldr	r3, [pc, #148]	@ (80015dc <MX_FSMC_Init+0xb0>)
 8001546:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 800154a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800154c:	4b23      	ldr	r3, [pc, #140]	@ (80015dc <MX_FSMC_Init+0xb0>)
 800154e:	4a24      	ldr	r2, [pc, #144]	@ (80015e0 <MX_FSMC_Init+0xb4>)
 8001550:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK3;
 8001552:	4b22      	ldr	r3, [pc, #136]	@ (80015dc <MX_FSMC_Init+0xb0>)
 8001554:	2204      	movs	r2, #4
 8001556:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001558:	4b20      	ldr	r3, [pc, #128]	@ (80015dc <MX_FSMC_Init+0xb0>)
 800155a:	2200      	movs	r2, #0
 800155c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800155e:	4b1f      	ldr	r3, [pc, #124]	@ (80015dc <MX_FSMC_Init+0xb0>)
 8001560:	2200      	movs	r2, #0
 8001562:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001564:	4b1d      	ldr	r3, [pc, #116]	@ (80015dc <MX_FSMC_Init+0xb0>)
 8001566:	2210      	movs	r2, #16
 8001568:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800156a:	4b1c      	ldr	r3, [pc, #112]	@ (80015dc <MX_FSMC_Init+0xb0>)
 800156c:	2200      	movs	r2, #0
 800156e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001570:	4b1a      	ldr	r3, [pc, #104]	@ (80015dc <MX_FSMC_Init+0xb0>)
 8001572:	2200      	movs	r2, #0
 8001574:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001576:	4b19      	ldr	r3, [pc, #100]	@ (80015dc <MX_FSMC_Init+0xb0>)
 8001578:	2200      	movs	r2, #0
 800157a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800157c:	4b17      	ldr	r3, [pc, #92]	@ (80015dc <MX_FSMC_Init+0xb0>)
 800157e:	2200      	movs	r2, #0
 8001580:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001582:	4b16      	ldr	r3, [pc, #88]	@ (80015dc <MX_FSMC_Init+0xb0>)
 8001584:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001588:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800158a:	4b14      	ldr	r3, [pc, #80]	@ (80015dc <MX_FSMC_Init+0xb0>)
 800158c:	2200      	movs	r2, #0
 800158e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001590:	4b12      	ldr	r3, [pc, #72]	@ (80015dc <MX_FSMC_Init+0xb0>)
 8001592:	2200      	movs	r2, #0
 8001594:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001596:	4b11      	ldr	r3, [pc, #68]	@ (80015dc <MX_FSMC_Init+0xb0>)
 8001598:	2200      	movs	r2, #0
 800159a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800159c:	4b0f      	ldr	r3, [pc, #60]	@ (80015dc <MX_FSMC_Init+0xb0>)
 800159e:	2200      	movs	r2, #0
 80015a0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Timing */
  Timing.AddressSetupTime = 2;
 80015a2:	2302      	movs	r3, #2
 80015a4:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80015a6:	230f      	movs	r3, #15
 80015a8:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 2;
 80015aa:	2302      	movs	r3, #2
 80015ac:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 2;
 80015ae:	2302      	movs	r3, #2
 80015b0:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80015b2:	2310      	movs	r3, #16
 80015b4:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80015b6:	2311      	movs	r3, #17
 80015b8:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80015ba:	2300      	movs	r3, #0
 80015bc:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80015be:	1d3b      	adds	r3, r7, #4
 80015c0:	2200      	movs	r2, #0
 80015c2:	4619      	mov	r1, r3
 80015c4:	4805      	ldr	r0, [pc, #20]	@ (80015dc <MX_FSMC_Init+0xb0>)
 80015c6:	f006 fb47 	bl	8007c58 <HAL_SRAM_Init>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 80015d0:	f000 fbb2 	bl	8001d38 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80015d4:	bf00      	nop
 80015d6:	3720      	adds	r7, #32
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	200000c4 	.word	0x200000c4
 80015e0:	a0000104 	.word	0xa0000104

080015e4 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b086      	sub	sp, #24
 80015e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ea:	1d3b      	adds	r3, r7, #4
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
 80015f2:	609a      	str	r2, [r3, #8]
 80015f4:	60da      	str	r2, [r3, #12]
 80015f6:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80015f8:	4b2c      	ldr	r3, [pc, #176]	@ (80016ac <HAL_FSMC_MspInit+0xc8>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d151      	bne.n	80016a4 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8001600:	4b2a      	ldr	r3, [pc, #168]	@ (80016ac <HAL_FSMC_MspInit+0xc8>)
 8001602:	2201      	movs	r2, #1
 8001604:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	603b      	str	r3, [r7, #0]
 800160a:	4b29      	ldr	r3, [pc, #164]	@ (80016b0 <HAL_FSMC_MspInit+0xcc>)
 800160c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800160e:	4a28      	ldr	r2, [pc, #160]	@ (80016b0 <HAL_FSMC_MspInit+0xcc>)
 8001610:	f043 0301 	orr.w	r3, r3, #1
 8001614:	6393      	str	r3, [r2, #56]	@ 0x38
 8001616:	4b26      	ldr	r3, [pc, #152]	@ (80016b0 <HAL_FSMC_MspInit+0xcc>)
 8001618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800161a:	f003 0301 	and.w	r3, r3, #1
 800161e:	603b      	str	r3, [r7, #0]
 8001620:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG10   ------> FSMC_NE3
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 8001622:	f64f 7398 	movw	r3, #65432	@ 0xff98
 8001626:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001628:	2302      	movs	r3, #2
 800162a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	2300      	movs	r3, #0
 800162e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001630:	2303      	movs	r3, #3
 8001632:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001634:	230c      	movs	r3, #12
 8001636:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001638:	1d3b      	adds	r3, r7, #4
 800163a:	4619      	mov	r1, r3
 800163c:	481d      	ldr	r0, [pc, #116]	@ (80016b4 <HAL_FSMC_MspInit+0xd0>)
 800163e:	f004 fdf9 	bl	8006234 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001642:	f24f 033f 	movw	r3, #61503	@ 0xf03f
 8001646:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001648:	2302      	movs	r3, #2
 800164a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164c:	2300      	movs	r3, #0
 800164e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001650:	2303      	movs	r3, #3
 8001652:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001654:	230c      	movs	r3, #12
 8001656:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001658:	1d3b      	adds	r3, r7, #4
 800165a:	4619      	mov	r1, r3
 800165c:	4816      	ldr	r0, [pc, #88]	@ (80016b8 <HAL_FSMC_MspInit+0xd4>)
 800165e:	f004 fde9 	bl	8006234 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001662:	f240 433f 	movw	r3, #1087	@ 0x43f
 8001666:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|MEMO_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001668:	2302      	movs	r3, #2
 800166a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166c:	2300      	movs	r3, #0
 800166e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001670:	2303      	movs	r3, #3
 8001672:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001674:	230c      	movs	r3, #12
 8001676:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001678:	1d3b      	adds	r3, r7, #4
 800167a:	4619      	mov	r1, r3
 800167c:	480f      	ldr	r0, [pc, #60]	@ (80016bc <HAL_FSMC_MspInit+0xd8>)
 800167e:	f004 fdd9 	bl	8006234 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001682:	f64f 7333 	movw	r3, #65331	@ 0xff33
 8001686:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|MEMO_OE_Pin|MEMO_WE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001688:	2302      	movs	r3, #2
 800168a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001690:	2303      	movs	r3, #3
 8001692:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001694:	230c      	movs	r3, #12
 8001696:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001698:	1d3b      	adds	r3, r7, #4
 800169a:	4619      	mov	r1, r3
 800169c:	4808      	ldr	r0, [pc, #32]	@ (80016c0 <HAL_FSMC_MspInit+0xdc>)
 800169e:	f004 fdc9 	bl	8006234 <HAL_GPIO_Init>
 80016a2:	e000      	b.n	80016a6 <HAL_FSMC_MspInit+0xc2>
    return;
 80016a4:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80016a6:	3718      	adds	r7, #24
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20000108 	.word	0x20000108
 80016b0:	40023800 	.word	0x40023800
 80016b4:	40021000 	.word	0x40021000
 80016b8:	40021400 	.word	0x40021400
 80016bc:	40021800 	.word	0x40021800
 80016c0:	40020c00 	.word	0x40020c00

080016c4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80016cc:	f7ff ff8a 	bl	80015e4 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80016d0:	bf00      	nop
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08e      	sub	sp, #56	@ 0x38
 80016dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	605a      	str	r2, [r3, #4]
 80016e8:	609a      	str	r2, [r3, #8]
 80016ea:	60da      	str	r2, [r3, #12]
 80016ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016ee:	2300      	movs	r3, #0
 80016f0:	623b      	str	r3, [r7, #32]
 80016f2:	4b61      	ldr	r3, [pc, #388]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f6:	4a60      	ldr	r2, [pc, #384]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 80016f8:	f043 0310 	orr.w	r3, r3, #16
 80016fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016fe:	4b5e      	ldr	r3, [pc, #376]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001702:	f003 0310 	and.w	r3, r3, #16
 8001706:	623b      	str	r3, [r7, #32]
 8001708:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	61fb      	str	r3, [r7, #28]
 800170e:	4b5a      	ldr	r3, [pc, #360]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001712:	4a59      	ldr	r2, [pc, #356]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 8001714:	f043 0304 	orr.w	r3, r3, #4
 8001718:	6313      	str	r3, [r2, #48]	@ 0x30
 800171a:	4b57      	ldr	r3, [pc, #348]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171e:	f003 0304 	and.w	r3, r3, #4
 8001722:	61fb      	str	r3, [r7, #28]
 8001724:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	61bb      	str	r3, [r7, #24]
 800172a:	4b53      	ldr	r3, [pc, #332]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172e:	4a52      	ldr	r2, [pc, #328]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 8001730:	f043 0320 	orr.w	r3, r3, #32
 8001734:	6313      	str	r3, [r2, #48]	@ 0x30
 8001736:	4b50      	ldr	r3, [pc, #320]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173a:	f003 0320 	and.w	r3, r3, #32
 800173e:	61bb      	str	r3, [r7, #24]
 8001740:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	617b      	str	r3, [r7, #20]
 8001746:	4b4c      	ldr	r3, [pc, #304]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174a:	4a4b      	ldr	r2, [pc, #300]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 800174c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001750:	6313      	str	r3, [r2, #48]	@ 0x30
 8001752:	4b49      	ldr	r3, [pc, #292]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800175a:	617b      	str	r3, [r7, #20]
 800175c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	613b      	str	r3, [r7, #16]
 8001762:	4b45      	ldr	r3, [pc, #276]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001766:	4a44      	ldr	r2, [pc, #272]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 8001768:	f043 0301 	orr.w	r3, r3, #1
 800176c:	6313      	str	r3, [r2, #48]	@ 0x30
 800176e:	4b42      	ldr	r3, [pc, #264]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	f003 0301 	and.w	r3, r3, #1
 8001776:	613b      	str	r3, [r7, #16]
 8001778:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	4b3e      	ldr	r3, [pc, #248]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001782:	4a3d      	ldr	r2, [pc, #244]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 8001784:	f043 0302 	orr.w	r3, r3, #2
 8001788:	6313      	str	r3, [r2, #48]	@ 0x30
 800178a:	4b3b      	ldr	r3, [pc, #236]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178e:	f003 0302 	and.w	r3, r3, #2
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	60bb      	str	r3, [r7, #8]
 800179a:	4b37      	ldr	r3, [pc, #220]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179e:	4a36      	ldr	r2, [pc, #216]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 80017a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a6:	4b34      	ldr	r3, [pc, #208]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017ae:	60bb      	str	r3, [r7, #8]
 80017b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	607b      	str	r3, [r7, #4]
 80017b6:	4b30      	ldr	r3, [pc, #192]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	4a2f      	ldr	r2, [pc, #188]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 80017bc:	f043 0308 	orr.w	r3, r3, #8
 80017c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017c2:	4b2d      	ldr	r3, [pc, #180]	@ (8001878 <MX_GPIO_Init+0x1a0>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	f003 0308 	and.w	r3, r3, #8
 80017ca:	607b      	str	r3, [r7, #4]
 80017cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_BAR_GPIO_Port, RESET_BAR_Pin, GPIO_PIN_RESET);
 80017ce:	2200      	movs	r2, #0
 80017d0:	2101      	movs	r1, #1
 80017d2:	482a      	ldr	r0, [pc, #168]	@ (800187c <MX_GPIO_Init+0x1a4>)
 80017d4:	f004 fecc 	bl	8006570 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IMGA_ENA_Pin|IMGB_ENA_Pin|IMG_I2C_ENA_Pin|IMG_ENA_Pin, GPIO_PIN_RESET);
 80017d8:	2200      	movs	r2, #0
 80017da:	f641 010c 	movw	r1, #6156	@ 0x180c
 80017de:	4828      	ldr	r0, [pc, #160]	@ (8001880 <MX_GPIO_Init+0x1a8>)
 80017e0:	f004 fec6 	bl	8006570 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS485_RE_Pin|RS485_DE_Pin, GPIO_PIN_RESET);
 80017e4:	2200      	movs	r2, #0
 80017e6:	2103      	movs	r1, #3
 80017e8:	4826      	ldr	r0, [pc, #152]	@ (8001884 <MX_GPIO_Init+0x1ac>)
 80017ea:	f004 fec1 	bl	8006570 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, MEMO_UB_Pin|MEMO_LB_Pin, GPIO_PIN_RESET);
 80017ee:	2200      	movs	r2, #0
 80017f0:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80017f4:	4824      	ldr	r0, [pc, #144]	@ (8001888 <MX_GPIO_Init+0x1b0>)
 80017f6:	f004 febb 	bl	8006570 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RESET_BAR_Pin */
  GPIO_InitStruct.Pin = RESET_BAR_Pin;
 80017fa:	2301      	movs	r3, #1
 80017fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017fe:	2301      	movs	r3, #1
 8001800:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	2300      	movs	r3, #0
 8001804:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001806:	2300      	movs	r3, #0
 8001808:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(RESET_BAR_GPIO_Port, &GPIO_InitStruct);
 800180a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800180e:	4619      	mov	r1, r3
 8001810:	481a      	ldr	r0, [pc, #104]	@ (800187c <MX_GPIO_Init+0x1a4>)
 8001812:	f004 fd0f 	bl	8006234 <HAL_GPIO_Init>

  /*Configure GPIO pins : IMGA_ENA_Pin IMGB_ENA_Pin IMG_I2C_ENA_Pin IMG_ENA_Pin */
  GPIO_InitStruct.Pin = IMGA_ENA_Pin|IMGB_ENA_Pin|IMG_I2C_ENA_Pin|IMG_ENA_Pin;
 8001816:	f641 030c 	movw	r3, #6156	@ 0x180c
 800181a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800181c:	2301      	movs	r3, #1
 800181e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001820:	2300      	movs	r3, #0
 8001822:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001824:	2300      	movs	r3, #0
 8001826:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001828:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800182c:	4619      	mov	r1, r3
 800182e:	4814      	ldr	r0, [pc, #80]	@ (8001880 <MX_GPIO_Init+0x1a8>)
 8001830:	f004 fd00 	bl	8006234 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_RE_Pin RS485_DE_Pin */
  GPIO_InitStruct.Pin = RS485_RE_Pin|RS485_DE_Pin;
 8001834:	2303      	movs	r3, #3
 8001836:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001838:	2301      	movs	r3, #1
 800183a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183c:	2300      	movs	r3, #0
 800183e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001840:	2300      	movs	r3, #0
 8001842:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001844:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001848:	4619      	mov	r1, r3
 800184a:	480e      	ldr	r0, [pc, #56]	@ (8001884 <MX_GPIO_Init+0x1ac>)
 800184c:	f004 fcf2 	bl	8006234 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMO_UB_Pin MEMO_LB_Pin */
  GPIO_InitStruct.Pin = MEMO_UB_Pin|MEMO_LB_Pin;
 8001850:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001854:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001856:	2301      	movs	r3, #1
 8001858:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800185a:	2302      	movs	r3, #2
 800185c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185e:	2300      	movs	r3, #0
 8001860:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001862:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001866:	4619      	mov	r1, r3
 8001868:	4807      	ldr	r0, [pc, #28]	@ (8001888 <MX_GPIO_Init+0x1b0>)
 800186a:	f004 fce3 	bl	8006234 <HAL_GPIO_Init>

}
 800186e:	bf00      	nop
 8001870:	3738      	adds	r7, #56	@ 0x38
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40023800 	.word	0x40023800
 800187c:	40020800 	.word	0x40020800
 8001880:	40020000 	.word	0x40020000
 8001884:	40020400 	.word	0x40020400
 8001888:	40021800 	.word	0x40021800

0800188c <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001890:	4b12      	ldr	r3, [pc, #72]	@ (80018dc <MX_I2C2_Init+0x50>)
 8001892:	4a13      	ldr	r2, [pc, #76]	@ (80018e0 <MX_I2C2_Init+0x54>)
 8001894:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001896:	4b11      	ldr	r3, [pc, #68]	@ (80018dc <MX_I2C2_Init+0x50>)
 8001898:	4a12      	ldr	r2, [pc, #72]	@ (80018e4 <MX_I2C2_Init+0x58>)
 800189a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800189c:	4b0f      	ldr	r3, [pc, #60]	@ (80018dc <MX_I2C2_Init+0x50>)
 800189e:	2200      	movs	r2, #0
 80018a0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80018a2:	4b0e      	ldr	r3, [pc, #56]	@ (80018dc <MX_I2C2_Init+0x50>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_10BIT;
 80018a8:	4b0c      	ldr	r3, [pc, #48]	@ (80018dc <MX_I2C2_Init+0x50>)
 80018aa:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 80018ae:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018b0:	4b0a      	ldr	r3, [pc, #40]	@ (80018dc <MX_I2C2_Init+0x50>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80018b6:	4b09      	ldr	r3, [pc, #36]	@ (80018dc <MX_I2C2_Init+0x50>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018bc:	4b07      	ldr	r3, [pc, #28]	@ (80018dc <MX_I2C2_Init+0x50>)
 80018be:	2200      	movs	r2, #0
 80018c0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018c2:	4b06      	ldr	r3, [pc, #24]	@ (80018dc <MX_I2C2_Init+0x50>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80018c8:	4804      	ldr	r0, [pc, #16]	@ (80018dc <MX_I2C2_Init+0x50>)
 80018ca:	f004 fe69 	bl	80065a0 <HAL_I2C_Init>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80018d4:	f000 fa30 	bl	8001d38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80018d8:	bf00      	nop
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	2000010c 	.word	0x2000010c
 80018e0:	40005800 	.word	0x40005800
 80018e4:	000186a0 	.word	0x000186a0

080018e8 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80018ec:	4b12      	ldr	r3, [pc, #72]	@ (8001938 <MX_I2C3_Init+0x50>)
 80018ee:	4a13      	ldr	r2, [pc, #76]	@ (800193c <MX_I2C3_Init+0x54>)
 80018f0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80018f2:	4b11      	ldr	r3, [pc, #68]	@ (8001938 <MX_I2C3_Init+0x50>)
 80018f4:	4a12      	ldr	r2, [pc, #72]	@ (8001940 <MX_I2C3_Init+0x58>)
 80018f6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001938 <MX_I2C3_Init+0x50>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 14;
 80018fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001938 <MX_I2C3_Init+0x50>)
 8001900:	220e      	movs	r2, #14
 8001902:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001904:	4b0c      	ldr	r3, [pc, #48]	@ (8001938 <MX_I2C3_Init+0x50>)
 8001906:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800190a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800190c:	4b0a      	ldr	r3, [pc, #40]	@ (8001938 <MX_I2C3_Init+0x50>)
 800190e:	2200      	movs	r2, #0
 8001910:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001912:	4b09      	ldr	r3, [pc, #36]	@ (8001938 <MX_I2C3_Init+0x50>)
 8001914:	2200      	movs	r2, #0
 8001916:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001918:	4b07      	ldr	r3, [pc, #28]	@ (8001938 <MX_I2C3_Init+0x50>)
 800191a:	2200      	movs	r2, #0
 800191c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800191e:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <MX_I2C3_Init+0x50>)
 8001920:	2200      	movs	r2, #0
 8001922:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001924:	4804      	ldr	r0, [pc, #16]	@ (8001938 <MX_I2C3_Init+0x50>)
 8001926:	f004 fe3b 	bl	80065a0 <HAL_I2C_Init>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001930:	f000 fa02 	bl	8001d38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001934:	bf00      	nop
 8001936:	bd80      	pop	{r7, pc}
 8001938:	20000160 	.word	0x20000160
 800193c:	40005c00 	.word	0x40005c00
 8001940:	000186a0 	.word	0x000186a0

08001944 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b08c      	sub	sp, #48	@ 0x30
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800194c:	f107 031c 	add.w	r3, r7, #28
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	605a      	str	r2, [r3, #4]
 8001956:	609a      	str	r2, [r3, #8]
 8001958:	60da      	str	r2, [r3, #12]
 800195a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a42      	ldr	r2, [pc, #264]	@ (8001a6c <HAL_I2C_MspInit+0x128>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d12d      	bne.n	80019c2 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	61bb      	str	r3, [r7, #24]
 800196a:	4b41      	ldr	r3, [pc, #260]	@ (8001a70 <HAL_I2C_MspInit+0x12c>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196e:	4a40      	ldr	r2, [pc, #256]	@ (8001a70 <HAL_I2C_MspInit+0x12c>)
 8001970:	f043 0302 	orr.w	r3, r3, #2
 8001974:	6313      	str	r3, [r2, #48]	@ 0x30
 8001976:	4b3e      	ldr	r3, [pc, #248]	@ (8001a70 <HAL_I2C_MspInit+0x12c>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197a:	f003 0302 	and.w	r3, r3, #2
 800197e:	61bb      	str	r3, [r7, #24]
 8001980:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = SCLK_Pin|SDATA_Pin;
 8001982:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001986:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001988:	2312      	movs	r3, #18
 800198a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001990:	2303      	movs	r3, #3
 8001992:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001994:	2304      	movs	r3, #4
 8001996:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001998:	f107 031c 	add.w	r3, r7, #28
 800199c:	4619      	mov	r1, r3
 800199e:	4835      	ldr	r0, [pc, #212]	@ (8001a74 <HAL_I2C_MspInit+0x130>)
 80019a0:	f004 fc48 	bl	8006234 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80019a4:	2300      	movs	r3, #0
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	4b31      	ldr	r3, [pc, #196]	@ (8001a70 <HAL_I2C_MspInit+0x12c>)
 80019aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ac:	4a30      	ldr	r2, [pc, #192]	@ (8001a70 <HAL_I2C_MspInit+0x12c>)
 80019ae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80019b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80019b4:	4b2e      	ldr	r3, [pc, #184]	@ (8001a70 <HAL_I2C_MspInit+0x12c>)
 80019b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019bc:	617b      	str	r3, [r7, #20]
 80019be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80019c0:	e050      	b.n	8001a64 <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C3)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a2c      	ldr	r2, [pc, #176]	@ (8001a78 <HAL_I2C_MspInit+0x134>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d14b      	bne.n	8001a64 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019cc:	2300      	movs	r3, #0
 80019ce:	613b      	str	r3, [r7, #16]
 80019d0:	4b27      	ldr	r3, [pc, #156]	@ (8001a70 <HAL_I2C_MspInit+0x12c>)
 80019d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d4:	4a26      	ldr	r2, [pc, #152]	@ (8001a70 <HAL_I2C_MspInit+0x12c>)
 80019d6:	f043 0304 	orr.w	r3, r3, #4
 80019da:	6313      	str	r3, [r2, #48]	@ 0x30
 80019dc:	4b24      	ldr	r3, [pc, #144]	@ (8001a70 <HAL_I2C_MspInit+0x12c>)
 80019de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e0:	f003 0304 	and.w	r3, r3, #4
 80019e4:	613b      	str	r3, [r7, #16]
 80019e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e8:	2300      	movs	r3, #0
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	4b20      	ldr	r3, [pc, #128]	@ (8001a70 <HAL_I2C_MspInit+0x12c>)
 80019ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f0:	4a1f      	ldr	r2, [pc, #124]	@ (8001a70 <HAL_I2C_MspInit+0x12c>)
 80019f2:	f043 0301 	orr.w	r3, r3, #1
 80019f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80019f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001a70 <HAL_I2C_MspInit+0x12c>)
 80019fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fc:	f003 0301 	and.w	r3, r3, #1
 8001a00:	60fb      	str	r3, [r7, #12]
 8001a02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SDATA_LS_Pin;
 8001a04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a0a:	2312      	movs	r3, #18
 8001a0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a12:	2303      	movs	r3, #3
 8001a14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001a16:	2304      	movs	r3, #4
 8001a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SDATA_LS_GPIO_Port, &GPIO_InitStruct);
 8001a1a:	f107 031c 	add.w	r3, r7, #28
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4816      	ldr	r0, [pc, #88]	@ (8001a7c <HAL_I2C_MspInit+0x138>)
 8001a22:	f004 fc07 	bl	8006234 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SCLK_LS_Pin;
 8001a26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a2c:	2312      	movs	r3, #18
 8001a2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a34:	2303      	movs	r3, #3
 8001a36:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001a38:	2304      	movs	r3, #4
 8001a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SCLK_LS_GPIO_Port, &GPIO_InitStruct);
 8001a3c:	f107 031c 	add.w	r3, r7, #28
 8001a40:	4619      	mov	r1, r3
 8001a42:	480f      	ldr	r0, [pc, #60]	@ (8001a80 <HAL_I2C_MspInit+0x13c>)
 8001a44:	f004 fbf6 	bl	8006234 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001a48:	2300      	movs	r3, #0
 8001a4a:	60bb      	str	r3, [r7, #8]
 8001a4c:	4b08      	ldr	r3, [pc, #32]	@ (8001a70 <HAL_I2C_MspInit+0x12c>)
 8001a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a50:	4a07      	ldr	r2, [pc, #28]	@ (8001a70 <HAL_I2C_MspInit+0x12c>)
 8001a52:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001a56:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a58:	4b05      	ldr	r3, [pc, #20]	@ (8001a70 <HAL_I2C_MspInit+0x12c>)
 8001a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001a60:	60bb      	str	r3, [r7, #8]
 8001a62:	68bb      	ldr	r3, [r7, #8]
}
 8001a64:	bf00      	nop
 8001a66:	3730      	adds	r7, #48	@ 0x30
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	40005800 	.word	0x40005800
 8001a70:	40023800 	.word	0x40023800
 8001a74:	40020400 	.word	0x40020400
 8001a78:	40005c00 	.word	0x40005c00
 8001a7c:	40020800 	.word	0x40020800
 8001a80:	40020000 	.word	0x40020000

08001a84 <TransmitBufferUART>:
		HAL_I2C_Slave_Receive_IT(&hi2c3, (uint8_t *)rx_buffer, INSTRUCTION_SIZE);	// TODO - check if Slave_receive or Master_receive
	}
}

void TransmitBufferUART()
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
	HAL_UART_Transmit_IT(&huart1, (uint8_t *)tx_buffer, DATA_FRAME_SIZE);
 8001a88:	2277      	movs	r2, #119	@ 0x77
 8001a8a:	4903      	ldr	r1, [pc, #12]	@ (8001a98 <TransmitBufferUART+0x14>)
 8001a8c:	4803      	ldr	r0, [pc, #12]	@ (8001a9c <TransmitBufferUART+0x18>)
 8001a8e:	f006 fe2b 	bl	80086e8 <HAL_UART_Transmit_IT>
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	200001b8 	.word	0x200001b8
 8001a9c:	20000548 	.word	0x20000548

08001aa0 <Log>:
{
	HAL_I2C_Slave_Transmit_IT(&hi2c3, (uint8_t *)tx_buffer, DATA_FRAME_SIZE);
}

void Log(char *message)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
	TransformTs(timestamp_string);
 8001aa8:	480f      	ldr	r0, [pc, #60]	@ (8001ae8 <Log+0x48>)
 8001aaa:	f000 f847 	bl	8001b3c <TransformTs>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)"[", sizeof("["));
 8001aae:	2202      	movs	r2, #2
 8001ab0:	490e      	ldr	r1, [pc, #56]	@ (8001aec <Log+0x4c>)
 8001ab2:	480f      	ldr	r0, [pc, #60]	@ (8001af0 <Log+0x50>)
 8001ab4:	f006 fe18 	bl	80086e8 <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)timestamp_string, sizeof(timestamp_string));
 8001ab8:	220a      	movs	r2, #10
 8001aba:	490b      	ldr	r1, [pc, #44]	@ (8001ae8 <Log+0x48>)
 8001abc:	480c      	ldr	r0, [pc, #48]	@ (8001af0 <Log+0x50>)
 8001abe:	f006 fe13 	bl	80086e8 <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)"] ", sizeof("] "));
 8001ac2:	2203      	movs	r2, #3
 8001ac4:	490b      	ldr	r1, [pc, #44]	@ (8001af4 <Log+0x54>)
 8001ac6:	480a      	ldr	r0, [pc, #40]	@ (8001af0 <Log+0x50>)
 8001ac8:	f006 fe0e 	bl	80086e8 <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)message, sizeof(message));
 8001acc:	2204      	movs	r2, #4
 8001ace:	6879      	ldr	r1, [r7, #4]
 8001ad0:	4807      	ldr	r0, [pc, #28]	@ (8001af0 <Log+0x50>)
 8001ad2:	f006 fe09 	bl	80086e8 <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)"\n", sizeof("\n"));
 8001ad6:	2202      	movs	r2, #2
 8001ad8:	4907      	ldr	r1, [pc, #28]	@ (8001af8 <Log+0x58>)
 8001ada:	4805      	ldr	r0, [pc, #20]	@ (8001af0 <Log+0x50>)
 8001adc:	f006 fe04 	bl	80086e8 <HAL_UART_Transmit_IT>
}
 8001ae0:	bf00      	nop
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	2000023c 	.word	0x2000023c
 8001aec:	0800a440 	.word	0x0800a440
 8001af0:	200004b8 	.word	0x200004b8
 8001af4:	0800a444 	.word	0x0800a444
 8001af8:	0800a448 	.word	0x0800a448

08001afc <CopyVolatile>:

void CopyVolatile(uint8_t *target, volatile uint8_t *data)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b085      	sub	sp, #20
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	6039      	str	r1, [r7, #0]
	size_t N = sizeof(data);
 8001b06:	2304      	movs	r3, #4
 8001b08:	60bb      	str	r3, [r7, #8]
	for(size_t i = 0; i < N; i++)
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	60fb      	str	r3, [r7, #12]
 8001b0e:	e00b      	b.n	8001b28 <CopyVolatile+0x2c>
		target[i] = data[i];
 8001b10:	683a      	ldr	r2, [r7, #0]
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	441a      	add	r2, r3
 8001b16:	6879      	ldr	r1, [r7, #4]
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	440b      	add	r3, r1
 8001b1c:	7812      	ldrb	r2, [r2, #0]
 8001b1e:	b2d2      	uxtb	r2, r2
 8001b20:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < N; i++)
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	3301      	adds	r3, #1
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	68fa      	ldr	r2, [r7, #12]
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d3ef      	bcc.n	8001b10 <CopyVolatile+0x14>
}
 8001b30:	bf00      	nop
 8001b32:	bf00      	nop
 8001b34:	3714      	adds	r7, #20
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bc80      	pop	{r7}
 8001b3a:	4770      	bx	lr

08001b3c <TransformTs>:

void TransformTs(char *timestamp_string)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
	sprintf(timestamp_string, "%lu", timestamp);		// logs the time in seconds since startup
 8001b44:	4b05      	ldr	r3, [pc, #20]	@ (8001b5c <TransformTs+0x20>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	461a      	mov	r2, r3
 8001b4a:	4905      	ldr	r1, [pc, #20]	@ (8001b60 <TransformTs+0x24>)
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	f007 f937 	bl	8008dc0 <siprintf>
}
 8001b52:	bf00      	nop
 8001b54:	3708      	adds	r7, #8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	20000238 	.word	0x20000238
 8001b60:	0800a44c 	.word	0x0800a44c

08001b64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b084      	sub	sp, #16
 8001b68:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b6a:	f002 fe23 	bl	80047b4 <HAL_Init>

  /* USER CODE BEGIN Init */

  app_state_t state = STATE_IDLE;							// program starts in IDLE state
 8001b6e:	2300      	movs	r3, #0
 8001b70:	73fb      	strb	r3, [r7, #15]
  uint8_t current_instruction;								// current program instruction
  const command_t* current_command_pointer;					// pointer to current command
  uint8_t rx_buffer_copy[INSTRUCTION_SIZE];					// copy of rx buffer in program memory
  HAL_StatusTypeDef ret = 0;								// return for ExecuteCommand()
 8001b72:	2300      	movs	r3, #0
 8001b74:	73bb      	strb	r3, [r7, #14]

  Init_status(mission_status);					// loads status from FRAM memory
 8001b76:	4b42      	ldr	r3, [pc, #264]	@ (8001c80 <main+0x11c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7ff fcc2 	bl	8001504 <Init_status>

  photos_taken = mission_status->photos_taken;
 8001b80:	4b3f      	ldr	r3, [pc, #252]	@ (8001c80 <main+0x11c>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	881a      	ldrh	r2, [r3, #0]
 8001b86:	4b3f      	ldr	r3, [pc, #252]	@ (8001c84 <main+0x120>)
 8001b88:	801a      	strh	r2, [r3, #0]
  ts_fram = mission_status->time_on;
 8001b8a:	4b3d      	ldr	r3, [pc, #244]	@ (8001c80 <main+0x11c>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	4a3d      	ldr	r2, [pc, #244]	@ (8001c88 <main+0x124>)
 8001b92:	6013      	str	r3, [r2, #0]
  total_frames_sent = mission_status->total_frames_sent;		// TODO - code to update status in FRAM
 8001b94:	4b3a      	ldr	r3, [pc, #232]	@ (8001c80 <main+0x11c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	4a3c      	ldr	r2, [pc, #240]	@ (8001c8c <main+0x128>)
 8001b9c:	6013      	str	r3, [r2, #0]


  MX_FSMC_Init();											// initializes external SRAM
 8001b9e:	f7ff fcc5 	bl	800152c <MX_FSMC_Init>
  MX_DCMI_Init();											// Initializes DCMI
 8001ba2:	f7ff fb43 	bl	800122c <MX_DCMI_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ba6:	f000 f881 	bl	8001cac <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  init_camera_buffers();		// Allocates memory for raw photo buffers
 8001baa:	f002 f9e9 	bl	8003f80 <init_camera_buffers>

  // FRAM initialization
  FRAM_InitDelay();
 8001bae:	f7ff fc0f 	bl	80013d0 <FRAM_InitDelay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET); 	// ensure CS high
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001bb8:	4835      	ldr	r0, [pc, #212]	@ (8001c90 <main+0x12c>)
 8001bba:	f004 fcd9 	bl	8006570 <HAL_GPIO_WritePin>

  // TODO - Load contents of FRAM to SRAM (backup in case of power down)
  timestamp = ts_fram + HAL_GetTick(); 	// system timestamp in 1ms intervals - Updated by interrupt
 8001bbe:	f002 fe5d 	bl	800487c <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	4b30      	ldr	r3, [pc, #192]	@ (8001c88 <main+0x124>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4413      	add	r3, r2
 8001bca:	4a32      	ldr	r2, [pc, #200]	@ (8001c94 <main+0x130>)
 8001bcc:	6013      	str	r3, [r2, #0]

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bce:	f7ff fd83 	bl	80016d8 <MX_GPIO_Init>
  MX_I2C3_Init();
 8001bd2:	f7ff fe89 	bl	80018e8 <MX_I2C3_Init>
  MX_USART1_UART_Init();
 8001bd6:	f002 fcc5 	bl	8004564 <MX_USART1_UART_Init>
  MX_DCMI_Init();
 8001bda:	f7ff fb27 	bl	800122c <MX_DCMI_Init>
  MX_FSMC_Init();
 8001bde:	f7ff fca5 	bl	800152c <MX_FSMC_Init>
  MX_I2C2_Init();
 8001be2:	f7ff fe53 	bl	800188c <MX_I2C2_Init>
  MX_SPI2_Init();
 8001be6:	f002 fa33 	bl	8004050 <MX_SPI2_Init>
  MX_TIM11_Init();
 8001bea:	f002 fbc1 	bl	8004370 <MX_TIM11_Init>
  MX_UART4_Init();
 8001bee:	f002 fc65 	bl	80044bc <MX_UART4_Init>
  MX_UART5_Init();
 8001bf2:	f002 fc8d 	bl	8004510 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */

  #if defined(COMM_UART) && !defined(COMM_I2C)
  	  HAL_UART_Receive_IT(&huart1, (uint8_t*)rx_buffer, INSTRUCTION_SIZE);
 8001bf6:	2205      	movs	r2, #5
 8001bf8:	4927      	ldr	r1, [pc, #156]	@ (8001c98 <main+0x134>)
 8001bfa:	4828      	ldr	r0, [pc, #160]	@ (8001c9c <main+0x138>)
 8001bfc:	f006 fda9 	bl	8008752 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  switch (state) {
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d032      	beq.n	8001c6c <main+0x108>
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	dc35      	bgt.n	8001c76 <main+0x112>
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d002      	beq.n	8001c14 <main+0xb0>
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d00b      	beq.n	8001c2a <main+0xc6>
 8001c12:	e030      	b.n	8001c76 <main+0x112>
		  case STATE_IDLE:
			  if (new_command_received) {
 8001c14:	4b22      	ldr	r3, [pc, #136]	@ (8001ca0 <main+0x13c>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d02e      	beq.n	8001c7c <main+0x118>
				  new_command_received = 0;
 8001c1e:	4b20      	ldr	r3, [pc, #128]	@ (8001ca0 <main+0x13c>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	701a      	strb	r2, [r3, #0]
				  state = STATE_EXECUTE_COMMAND;
 8001c24:	2301      	movs	r3, #1
 8001c26:	73fb      	strb	r3, [r7, #15]
			  }
			  break;
 8001c28:	e028      	b.n	8001c7c <main+0x118>

		  case STATE_EXECUTE_COMMAND:
			  CopyVolatile(rx_buffer_copy, rx_buffer);														// copies rx_buffer into non-volatile
 8001c2a:	463b      	mov	r3, r7
 8001c2c:	491a      	ldr	r1, [pc, #104]	@ (8001c98 <main+0x134>)
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7ff ff64 	bl	8001afc <CopyVolatile>
			  current_instruction = rx_buffer_copy[0];
 8001c34:	783b      	ldrb	r3, [r7, #0]
 8001c36:	737b      	strb	r3, [r7, #13]
			  current_command_pointer = GetCommand(current_instruction);
 8001c38:	7b7b      	ldrb	r3, [r7, #13]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7ff fa48 	bl	80010d0 <GetCommand>
 8001c40:	60b8      	str	r0, [r7, #8]

			  ret = ExecuteCommand(current_command_pointer, &rx_buffer_copy[1]);
 8001c42:	463b      	mov	r3, r7
 8001c44:	3301      	adds	r3, #1
 8001c46:	4619      	mov	r1, r3
 8001c48:	68b8      	ldr	r0, [r7, #8]
 8001c4a:	f7ff fa89 	bl	8001160 <ExecuteCommand>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	73bb      	strb	r3, [r7, #14]
			  if (ret == HAL_OK) Log("Return success\n");
 8001c52:	7bbb      	ldrb	r3, [r7, #14]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d103      	bne.n	8001c60 <main+0xfc>
 8001c58:	4812      	ldr	r0, [pc, #72]	@ (8001ca4 <main+0x140>)
 8001c5a:	f7ff ff21 	bl	8001aa0 <Log>
 8001c5e:	e002      	b.n	8001c66 <main+0x102>
			  else Log("Return failure!\n");
 8001c60:	4811      	ldr	r0, [pc, #68]	@ (8001ca8 <main+0x144>)
 8001c62:	f7ff ff1d 	bl	8001aa0 <Log>

			  state = STATE_TRANSMIT_RESPONSE;
 8001c66:	2302      	movs	r3, #2
 8001c68:	73fb      	strb	r3, [r7, #15]
			  break;
 8001c6a:	e008      	b.n	8001c7e <main+0x11a>

		  case STATE_TRANSMIT_RESPONSE:
			  #if defined(COMM_UART) && !defined(COMM_I2C)
				  TransmitBufferUART();
 8001c6c:	f7ff ff0a 	bl	8001a84 <TransmitBufferUART>
			  #elif defined(COMM_I2C) && !defined(COMM_UART)
				  TransmitBufferi2C();
			  #endif
			  state = STATE_IDLE;
 8001c70:	2300      	movs	r3, #0
 8001c72:	73fb      	strb	r3, [r7, #15]
			  break;
 8001c74:	e003      	b.n	8001c7e <main+0x11a>

		  default:
			  state = STATE_IDLE;
 8001c76:	2300      	movs	r3, #0
 8001c78:	73fb      	strb	r3, [r7, #15]
			  break;
 8001c7a:	e000      	b.n	8001c7e <main+0x11a>
			  break;
 8001c7c:	bf00      	nop
	  switch (state) {
 8001c7e:	e7bf      	b.n	8001c00 <main+0x9c>
 8001c80:	20000244 	.word	0x20000244
 8001c84:	20000400 	.word	0x20000400
 8001c88:	200003fc 	.word	0x200003fc
 8001c8c:	20000404 	.word	0x20000404
 8001c90:	40020400 	.word	0x40020400
 8001c94:	20000238 	.word	0x20000238
 8001c98:	20000230 	.word	0x20000230
 8001c9c:	20000548 	.word	0x20000548
 8001ca0:	200001b4 	.word	0x200001b4
 8001ca4:	0800a450 	.word	0x0800a450
 8001ca8:	0800a460 	.word	0x0800a460

08001cac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b092      	sub	sp, #72	@ 0x48
 8001cb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cb2:	f107 0318 	add.w	r3, r7, #24
 8001cb6:	2230      	movs	r2, #48	@ 0x30
 8001cb8:	2100      	movs	r1, #0
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f007 f8e5 	bl	8008e8a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cc0:	1d3b      	adds	r3, r7, #4
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]
 8001cc6:	605a      	str	r2, [r3, #4]
 8001cc8:	609a      	str	r2, [r3, #8]
 8001cca:	60da      	str	r2, [r3, #12]
 8001ccc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cda:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001cde:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ce0:	2304      	movs	r3, #4
 8001ce2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001ce4:	23c0      	movs	r3, #192	@ 0xc0
 8001ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001ce8:	2304      	movs	r3, #4
 8001cea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001cec:	2304      	movs	r3, #4
 8001cee:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cf0:	f107 0318 	add.w	r3, r7, #24
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f004 fd97 	bl	8006828 <HAL_RCC_OscConfig>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001d00:	f000 f81a 	bl	8001d38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d04:	230f      	movs	r3, #15
 8001d06:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001d0c:	2380      	movs	r3, #128	@ 0x80
 8001d0e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d14:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d1a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001d1c:	1d3b      	adds	r3, r7, #4
 8001d1e:	2101      	movs	r1, #1
 8001d20:	4618      	mov	r0, r3
 8001d22:	f004 ffd5 	bl	8006cd0 <HAL_RCC_ClockConfig>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001d2c:	f000 f804 	bl	8001d38 <Error_Handler>
  }
}
 8001d30:	bf00      	nop
 8001d32:	3748      	adds	r7, #72	@ 0x48
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d3c:	b672      	cpsid	i
}
 8001d3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001d40:	bf00      	nop
 8001d42:	e7fd      	b.n	8001d40 <Error_Handler+0x8>

08001d44 <floorf_custom>:

// Eliminamos assert y math para reducir dependencias
//#define assert(x) ((void)0)

// Funciones matemticas inline para evitar dependencia de math.h
static inline float floorf_custom(float x) {
 8001d44:	b590      	push	{r4, r7, lr}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
    return (float)((int)x - (x < 0.0f && x != (int)x));
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f7fe fd0d 	bl	800076c <__aeabi_f2iz>
 8001d52:	4604      	mov	r4, r0
 8001d54:	f04f 0100 	mov.w	r1, #0
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f7fe fcdf 	bl	800071c <__aeabi_fcmplt>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d010      	beq.n	8001d86 <floorf_custom+0x42>
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f7fe fd01 	bl	800076c <__aeabi_f2iz>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7fe fae3 	bl	8000338 <__aeabi_i2f>
 8001d72:	4603      	mov	r3, r0
 8001d74:	4619      	mov	r1, r3
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f7fe fcc6 	bl	8000708 <__aeabi_fcmpeq>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d101      	bne.n	8001d86 <floorf_custom+0x42>
 8001d82:	2301      	movs	r3, #1
 8001d84:	e000      	b.n	8001d88 <floorf_custom+0x44>
 8001d86:	2300      	movs	r3, #0
 8001d88:	1ae3      	subs	r3, r4, r3
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7fe fad4 	bl	8000338 <__aeabi_i2f>
 8001d90:	4603      	mov	r3, r0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	370c      	adds	r7, #12
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd90      	pop	{r4, r7, pc}

08001d9a <tjei_be_word>:

// Memory order as big endian.
// On little-endian machines: 0xhilo -> 0xlohi which looks as 0xhi 0xlo in memory
// On big-endian machines: leave 0xhilo unchanged
static uint16_t tjei_be_word(const uint16_t native_word)
{
 8001d9a:	b480      	push	{r7}
 8001d9c:	b085      	sub	sp, #20
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	4603      	mov	r3, r0
 8001da2:	80fb      	strh	r3, [r7, #6]
    uint8_t bytes[2];
    uint16_t result;
    bytes[1] = (native_word & 0x00ff);
 8001da4:	88fb      	ldrh	r3, [r7, #6]
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	737b      	strb	r3, [r7, #13]
    bytes[0] = ((native_word & 0xff00) >> 8);
 8001daa:	88fb      	ldrh	r3, [r7, #6]
 8001dac:	0a1b      	lsrs	r3, r3, #8
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	733b      	strb	r3, [r7, #12]
    memcpy(&result, bytes, sizeof(bytes));
 8001db4:	89bb      	ldrh	r3, [r7, #12]
 8001db6:	817b      	strh	r3, [r7, #10]
    return result;
 8001db8:	897b      	ldrh	r3, [r7, #10]
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bc80      	pop	{r7}
 8001dc2:	4770      	bx	lr

08001dc4 <tjei_write>:
} TJEScanHeader;
#pragma pack(pop)


static void tjei_write(TJEState* state, const void* data, uint32_t num_bytes, uint32_t num_elements)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
 8001dd0:	603b      	str	r3, [r7, #0]
    uint32_t to_write = num_bytes * num_elements;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	683a      	ldr	r2, [r7, #0]
 8001dd6:	fb02 f303 	mul.w	r3, r2, r3
 8001dda:	617b      	str	r3, [r7, #20]

    // Cap to the buffer available size and copy memory.
    uint32_t capped_count = tjei_min(to_write, TJEI_BUFFER_SIZE - 1 - state->output_buffer_count);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	f8d3 3cac 	ldr.w	r3, [r3, #3244]	@ 0xcac
 8001de2:	f5c3 737f 	rsb	r3, r3, #1020	@ 0x3fc
 8001de6:	3303      	adds	r3, #3
 8001de8:	697a      	ldr	r2, [r7, #20]
 8001dea:	4293      	cmp	r3, r2
 8001dec:	bf28      	it	cs
 8001dee:	4613      	movcs	r3, r2
 8001df0:	613b      	str	r3, [r7, #16]

    memcpy(state->output_buffer + state->output_buffer_count, data, capped_count);
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f503 624b 	add.w	r2, r3, #3248	@ 0xcb0
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f8d3 3cac 	ldr.w	r3, [r3, #3244]	@ 0xcac
 8001dfe:	4413      	add	r3, r2
 8001e00:	693a      	ldr	r2, [r7, #16]
 8001e02:	68b9      	ldr	r1, [r7, #8]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f007 f8bc 	bl	8008f82 <memcpy>
    state->output_buffer_count += capped_count;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	f8d3 2cac 	ldr.w	r2, [r3, #3244]	@ 0xcac
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	441a      	add	r2, r3
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f8c3 2cac 	str.w	r2, [r3, #3244]	@ 0xcac

    assert (state->output_buffer_count <= TJEI_BUFFER_SIZE - 1);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	f8d3 3cac 	ldr.w	r3, [r3, #3244]	@ 0xcac
 8001e20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e24:	d306      	bcc.n	8001e34 <tjei_write+0x70>
 8001e26:	4b18      	ldr	r3, [pc, #96]	@ (8001e88 <tjei_write+0xc4>)
 8001e28:	4a18      	ldr	r2, [pc, #96]	@ (8001e8c <tjei_write+0xc8>)
 8001e2a:	f240 11d7 	movw	r1, #471	@ 0x1d7
 8001e2e:	4818      	ldr	r0, [pc, #96]	@ (8001e90 <tjei_write+0xcc>)
 8001e30:	f006 fe9e 	bl	8008b70 <__assert_func>

    // Flush the buffer.
    if ( state->output_buffer_count == TJEI_BUFFER_SIZE - 1 ) {
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f8d3 3cac 	ldr.w	r3, [r3, #3244]	@ 0xcac
 8001e3a:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d110      	bne.n	8001e64 <tjei_write+0xa0>
        state->write_context.func(state->write_context.context, state->output_buffer, (int)state->output_buffer_count);
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	f8d3 3ca8 	ldr.w	r3, [r3, #3240]	@ 0xca8
 8001e48:	68fa      	ldr	r2, [r7, #12]
 8001e4a:	f8d2 0ca4 	ldr.w	r0, [r2, #3236]	@ 0xca4
 8001e4e:	68fa      	ldr	r2, [r7, #12]
 8001e50:	f502 614b 	add.w	r1, r2, #3248	@ 0xcb0
 8001e54:	68fa      	ldr	r2, [r7, #12]
 8001e56:	f8d2 2cac 	ldr.w	r2, [r2, #3244]	@ 0xcac
 8001e5a:	4798      	blx	r3
        state->output_buffer_count = 0;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f8c3 2cac 	str.w	r2, [r3, #3244]	@ 0xcac
    }

    // Recursively calling ourselves with the rest of the buffer.
    if (capped_count < to_write) {
 8001e64:	693a      	ldr	r2, [r7, #16]
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d209      	bcs.n	8001e80 <tjei_write+0xbc>
        tjei_write(state, (uint8_t*)data+capped_count, to_write - capped_count, 1);
 8001e6c:	68ba      	ldr	r2, [r7, #8]
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	18d1      	adds	r1, r2, r3
 8001e72:	697a      	ldr	r2, [r7, #20]
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	1ad2      	subs	r2, r2, r3
 8001e78:	2301      	movs	r3, #1
 8001e7a:	68f8      	ldr	r0, [r7, #12]
 8001e7c:	f7ff ffa2 	bl	8001dc4 <tjei_write>
    }
}
 8001e80:	bf00      	nop
 8001e82:	3718      	adds	r7, #24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	0800a478 	.word	0x0800a478
 8001e8c:	0800a950 	.word	0x0800a950
 8001e90:	0800a4ac 	.word	0x0800a4ac

08001e94 <tjei_write_DQT>:

static void tjei_write_DQT(TJEState* state, const uint8_t* matrix, uint8_t id)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	71fb      	strb	r3, [r7, #7]
    uint16_t DQT = tjei_be_word(0xffdb);
 8001ea2:	f64f 70db 	movw	r0, #65499	@ 0xffdb
 8001ea6:	f7ff ff78 	bl	8001d9a <tjei_be_word>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	82fb      	strh	r3, [r7, #22]
    tjei_write(state, &DQT, sizeof(uint16_t), 1);
 8001eae:	f107 0116 	add.w	r1, r7, #22
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	2202      	movs	r2, #2
 8001eb6:	68f8      	ldr	r0, [r7, #12]
 8001eb8:	f7ff ff84 	bl	8001dc4 <tjei_write>
    uint16_t len = tjei_be_word(0x0043); // 2(len) + 1(id) + 64(matrix) = 67 = 0x43
 8001ebc:	2043      	movs	r0, #67	@ 0x43
 8001ebe:	f7ff ff6c 	bl	8001d9a <tjei_be_word>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	82bb      	strh	r3, [r7, #20]
    tjei_write(state, &len, sizeof(uint16_t), 1);
 8001ec6:	f107 0114 	add.w	r1, r7, #20
 8001eca:	2301      	movs	r3, #1
 8001ecc:	2202      	movs	r2, #2
 8001ece:	68f8      	ldr	r0, [r7, #12]
 8001ed0:	f7ff ff78 	bl	8001dc4 <tjei_write>
    assert(id < 4);
 8001ed4:	79fb      	ldrb	r3, [r7, #7]
 8001ed6:	2b03      	cmp	r3, #3
 8001ed8:	d906      	bls.n	8001ee8 <tjei_write_DQT+0x54>
 8001eda:	4b0d      	ldr	r3, [pc, #52]	@ (8001f10 <tjei_write_DQT+0x7c>)
 8001edc:	4a0d      	ldr	r2, [pc, #52]	@ (8001f14 <tjei_write_DQT+0x80>)
 8001ede:	f240 11eb 	movw	r1, #491	@ 0x1eb
 8001ee2:	480d      	ldr	r0, [pc, #52]	@ (8001f18 <tjei_write_DQT+0x84>)
 8001ee4:	f006 fe44 	bl	8008b70 <__assert_func>
    uint8_t precision_and_id = id;  // 0x0000 8 bits | 0x00id
 8001ee8:	79fb      	ldrb	r3, [r7, #7]
 8001eea:	74fb      	strb	r3, [r7, #19]
    tjei_write(state, &precision_and_id, sizeof(uint8_t), 1);
 8001eec:	f107 0113 	add.w	r1, r7, #19
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	68f8      	ldr	r0, [r7, #12]
 8001ef6:	f7ff ff65 	bl	8001dc4 <tjei_write>
    // Write matrix
    tjei_write(state, matrix, 64*sizeof(uint8_t), 1);
 8001efa:	2301      	movs	r3, #1
 8001efc:	2240      	movs	r2, #64	@ 0x40
 8001efe:	68b9      	ldr	r1, [r7, #8]
 8001f00:	68f8      	ldr	r0, [r7, #12]
 8001f02:	f7ff ff5f 	bl	8001dc4 <tjei_write>
}
 8001f06:	bf00      	nop
 8001f08:	3718      	adds	r7, #24
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	0800a4c0 	.word	0x0800a4c0
 8001f14:	0800a95c 	.word	0x0800a95c
 8001f18:	0800a4ac 	.word	0x0800a4ac

08001f1c <tjei_write_DHT>:
static void tjei_write_DHT(TJEState* state,
                           uint8_t const * matrix_len,
                           uint8_t const * matrix_val,
                           TJEHuffmanTableClass ht_class,
                           uint8_t id)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b088      	sub	sp, #32
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	60f8      	str	r0, [r7, #12]
 8001f24:	60b9      	str	r1, [r7, #8]
 8001f26:	607a      	str	r2, [r7, #4]
 8001f28:	70fb      	strb	r3, [r7, #3]
    int num_values = 0;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61fb      	str	r3, [r7, #28]
    for ( int i = 0; i < 16; ++i ) {
 8001f2e:	2300      	movs	r3, #0
 8001f30:	61bb      	str	r3, [r7, #24]
 8001f32:	e00a      	b.n	8001f4a <tjei_write_DHT+0x2e>
        num_values += matrix_len[i];
 8001f34:	69bb      	ldr	r3, [r7, #24]
 8001f36:	68ba      	ldr	r2, [r7, #8]
 8001f38:	4413      	add	r3, r2
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	4413      	add	r3, r2
 8001f42:	61fb      	str	r3, [r7, #28]
    for ( int i = 0; i < 16; ++i ) {
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	3301      	adds	r3, #1
 8001f48:	61bb      	str	r3, [r7, #24]
 8001f4a:	69bb      	ldr	r3, [r7, #24]
 8001f4c:	2b0f      	cmp	r3, #15
 8001f4e:	ddf1      	ble.n	8001f34 <tjei_write_DHT+0x18>
    }
    assert(num_values <= 0xffff);
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f56:	db06      	blt.n	8001f66 <tjei_write_DHT+0x4a>
 8001f58:	4b27      	ldr	r3, [pc, #156]	@ (8001ff8 <tjei_write_DHT+0xdc>)
 8001f5a:	4a28      	ldr	r2, [pc, #160]	@ (8001ffc <tjei_write_DHT+0xe0>)
 8001f5c:	f240 2102 	movw	r1, #514	@ 0x202
 8001f60:	4827      	ldr	r0, [pc, #156]	@ (8002000 <tjei_write_DHT+0xe4>)
 8001f62:	f006 fe05 	bl	8008b70 <__assert_func>

    uint16_t DHT = tjei_be_word(0xffc4);
 8001f66:	f64f 70c4 	movw	r0, #65476	@ 0xffc4
 8001f6a:	f7ff ff16 	bl	8001d9a <tjei_be_word>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	82fb      	strh	r3, [r7, #22]
    // 2(len) + 1(Tc|th) + 16 (num lengths) + ?? (num values)
    uint16_t len = tjei_be_word(2 + 1 + 16 + (uint16_t)num_values);
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	3313      	adds	r3, #19
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7ff ff0d 	bl	8001d9a <tjei_be_word>
 8001f80:	4603      	mov	r3, r0
 8001f82:	82bb      	strh	r3, [r7, #20]
    assert(id < 4);
 8001f84:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001f88:	2b03      	cmp	r3, #3
 8001f8a:	d906      	bls.n	8001f9a <tjei_write_DHT+0x7e>
 8001f8c:	4b1d      	ldr	r3, [pc, #116]	@ (8002004 <tjei_write_DHT+0xe8>)
 8001f8e:	4a1b      	ldr	r2, [pc, #108]	@ (8001ffc <tjei_write_DHT+0xe0>)
 8001f90:	f240 2107 	movw	r1, #519	@ 0x207
 8001f94:	481a      	ldr	r0, [pc, #104]	@ (8002000 <tjei_write_DHT+0xe4>)
 8001f96:	f006 fdeb 	bl	8008b70 <__assert_func>
    uint8_t tc_th = (uint8_t)((((uint8_t)ht_class) << 4) | id);
 8001f9a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f9e:	011b      	lsls	r3, r3, #4
 8001fa0:	b25a      	sxtb	r2, r3
 8001fa2:	f997 3028 	ldrsb.w	r3, [r7, #40]	@ 0x28
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	b25b      	sxtb	r3, r3
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	74fb      	strb	r3, [r7, #19]

    tjei_write(state, &DHT, sizeof(uint16_t), 1);
 8001fae:	f107 0116 	add.w	r1, r7, #22
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	2202      	movs	r2, #2
 8001fb6:	68f8      	ldr	r0, [r7, #12]
 8001fb8:	f7ff ff04 	bl	8001dc4 <tjei_write>
    tjei_write(state, &len, sizeof(uint16_t), 1);
 8001fbc:	f107 0114 	add.w	r1, r7, #20
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	2202      	movs	r2, #2
 8001fc4:	68f8      	ldr	r0, [r7, #12]
 8001fc6:	f7ff fefd 	bl	8001dc4 <tjei_write>
    tjei_write(state, &tc_th, sizeof(uint8_t), 1);
 8001fca:	f107 0113 	add.w	r1, r7, #19
 8001fce:	2301      	movs	r3, #1
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	68f8      	ldr	r0, [r7, #12]
 8001fd4:	f7ff fef6 	bl	8001dc4 <tjei_write>
    tjei_write(state, matrix_len, sizeof(uint8_t), 16);
 8001fd8:	2310      	movs	r3, #16
 8001fda:	2201      	movs	r2, #1
 8001fdc:	68b9      	ldr	r1, [r7, #8]
 8001fde:	68f8      	ldr	r0, [r7, #12]
 8001fe0:	f7ff fef0 	bl	8001dc4 <tjei_write>
    tjei_write(state, matrix_val, sizeof(uint8_t), (size_t)num_values);
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	6879      	ldr	r1, [r7, #4]
 8001fea:	68f8      	ldr	r0, [r7, #12]
 8001fec:	f7ff feea 	bl	8001dc4 <tjei_write>
}
 8001ff0:	bf00      	nop
 8001ff2:	3720      	adds	r7, #32
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	0800a4c8 	.word	0x0800a4c8
 8001ffc:	0800a96c 	.word	0x0800a96c
 8002000:	0800a4ac 	.word	0x0800a4ac
 8002004:	0800a4c0 	.word	0x0800a4c0

08002008 <tjei_huff_get_code_lengths>:
//  Huffman deflation code.
// ============================================================

// Returns all code sizes from the BITS specification (JPEG C.3)
static uint8_t* tjei_huff_get_code_lengths(uint8_t huffsize[/*256*/], uint8_t const * bits)
{
 8002008:	b480      	push	{r7}
 800200a:	b087      	sub	sp, #28
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
    int k = 0;
 8002012:	2300      	movs	r3, #0
 8002014:	617b      	str	r3, [r7, #20]
    for ( int i = 0; i < 16; ++i ) {
 8002016:	2300      	movs	r3, #0
 8002018:	613b      	str	r3, [r7, #16]
 800201a:	e020      	b.n	800205e <tjei_huff_get_code_lengths+0x56>
        for ( int j = 0; j < bits[i]; ++j ) {
 800201c:	2300      	movs	r3, #0
 800201e:	60fb      	str	r3, [r7, #12]
 8002020:	e00d      	b.n	800203e <tjei_huff_get_code_lengths+0x36>
            huffsize[k++] = (uint8_t)(i + 1);
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	b2da      	uxtb	r2, r3
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	1c59      	adds	r1, r3, #1
 800202a:	6179      	str	r1, [r7, #20]
 800202c:	4619      	mov	r1, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	440b      	add	r3, r1
 8002032:	3201      	adds	r2, #1
 8002034:	b2d2      	uxtb	r2, r2
 8002036:	701a      	strb	r2, [r3, #0]
        for ( int j = 0; j < bits[i]; ++j ) {
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	3301      	adds	r3, #1
 800203c:	60fb      	str	r3, [r7, #12]
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	4413      	add	r3, r2
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	461a      	mov	r2, r3
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	4293      	cmp	r3, r2
 800204c:	dbe9      	blt.n	8002022 <tjei_huff_get_code_lengths+0x1a>
        }
        huffsize[k] = 0;
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	687a      	ldr	r2, [r7, #4]
 8002052:	4413      	add	r3, r2
 8002054:	2200      	movs	r2, #0
 8002056:	701a      	strb	r2, [r3, #0]
    for ( int i = 0; i < 16; ++i ) {
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	3301      	adds	r3, #1
 800205c:	613b      	str	r3, [r7, #16]
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	2b0f      	cmp	r3, #15
 8002062:	dddb      	ble.n	800201c <tjei_huff_get_code_lengths+0x14>
    }
    return huffsize;
 8002064:	687b      	ldr	r3, [r7, #4]
}
 8002066:	4618      	mov	r0, r3
 8002068:	371c      	adds	r7, #28
 800206a:	46bd      	mov	sp, r7
 800206c:	bc80      	pop	{r7}
 800206e:	4770      	bx	lr

08002070 <tjei_huff_get_codes>:

// Fills out the prefixes for each code.
static uint16_t* tjei_huff_get_codes(uint16_t codes[], uint8_t* huffsize, int64_t count)
{
 8002070:	b5b0      	push	{r4, r5, r7, lr}
 8002072:	b088      	sub	sp, #32
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	e9c7 2300 	strd	r2, r3, [r7]
    uint16_t code = 0;
 800207e:	2300      	movs	r3, #0
 8002080:	83fb      	strh	r3, [r7, #30]
    int k = 0;
 8002082:	2300      	movs	r3, #0
 8002084:	61bb      	str	r3, [r7, #24]
    uint8_t sz = huffsize[0];
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	75fb      	strb	r3, [r7, #23]
    for(;;) {
        do {
            assert(k < count);
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	17da      	asrs	r2, r3, #31
 8002090:	461c      	mov	r4, r3
 8002092:	4615      	mov	r5, r2
 8002094:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002098:	4294      	cmp	r4, r2
 800209a:	eb75 0303 	sbcs.w	r3, r5, r3
 800209e:	db06      	blt.n	80020ae <tjei_huff_get_codes+0x3e>
 80020a0:	4b18      	ldr	r3, [pc, #96]	@ (8002104 <tjei_huff_get_codes+0x94>)
 80020a2:	4a19      	ldr	r2, [pc, #100]	@ (8002108 <tjei_huff_get_codes+0x98>)
 80020a4:	f240 2129 	movw	r1, #553	@ 0x229
 80020a8:	4818      	ldr	r0, [pc, #96]	@ (800210c <tjei_huff_get_codes+0x9c>)
 80020aa:	f006 fd61 	bl	8008b70 <__assert_func>
            codes[k++] = code++;
 80020ae:	8bfb      	ldrh	r3, [r7, #30]
 80020b0:	1c5a      	adds	r2, r3, #1
 80020b2:	83fa      	strh	r2, [r7, #30]
 80020b4:	69ba      	ldr	r2, [r7, #24]
 80020b6:	1c51      	adds	r1, r2, #1
 80020b8:	61b9      	str	r1, [r7, #24]
 80020ba:	0052      	lsls	r2, r2, #1
 80020bc:	68f9      	ldr	r1, [r7, #12]
 80020be:	440a      	add	r2, r1
 80020c0:	8013      	strh	r3, [r2, #0]
        } while (huffsize[k] == sz);
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	68ba      	ldr	r2, [r7, #8]
 80020c6:	4413      	add	r3, r2
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	7dfa      	ldrb	r2, [r7, #23]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d0dd      	beq.n	800208c <tjei_huff_get_codes+0x1c>
        if (huffsize[k] == 0) {
 80020d0:	69bb      	ldr	r3, [r7, #24]
 80020d2:	68ba      	ldr	r2, [r7, #8]
 80020d4:	4413      	add	r3, r2
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d101      	bne.n	80020e0 <tjei_huff_get_codes+0x70>
            return codes;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	e00d      	b.n	80020fc <tjei_huff_get_codes+0x8c>
        }
        do {
            code = (uint16_t)(code << 1);
 80020e0:	8bfb      	ldrh	r3, [r7, #30]
 80020e2:	005b      	lsls	r3, r3, #1
 80020e4:	83fb      	strh	r3, [r7, #30]
            ++sz;
 80020e6:	7dfb      	ldrb	r3, [r7, #23]
 80020e8:	3301      	adds	r3, #1
 80020ea:	75fb      	strb	r3, [r7, #23]
        } while( huffsize[k] != sz );
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	68ba      	ldr	r2, [r7, #8]
 80020f0:	4413      	add	r3, r2
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	7dfa      	ldrb	r2, [r7, #23]
 80020f6:	429a      	cmp	r2, r3
 80020f8:	d1f2      	bne.n	80020e0 <tjei_huff_get_codes+0x70>
    for(;;) {
 80020fa:	e7c7      	b.n	800208c <tjei_huff_get_codes+0x1c>
    }
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3720      	adds	r7, #32
 8002100:	46bd      	mov	sp, r7
 8002102:	bdb0      	pop	{r4, r5, r7, pc}
 8002104:	0800a4e0 	.word	0x0800a4e0
 8002108:	0800a97c 	.word	0x0800a97c
 800210c:	0800a4ac 	.word	0x0800a4ac

08002110 <tjei_huff_get_extended>:
static void tjei_huff_get_extended(uint8_t* out_ehuffsize,
                                   uint16_t* out_ehuffcode,
                                   uint8_t const * huffval,
                                   uint8_t* huffsize,
                                   uint16_t* huffcode, int64_t count)
{
 8002110:	b4b0      	push	{r4, r5, r7}
 8002112:	b087      	sub	sp, #28
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
 800211c:	603b      	str	r3, [r7, #0]
    int k = 0;
 800211e:	2300      	movs	r3, #0
 8002120:	617b      	str	r3, [r7, #20]
    do {
        uint8_t val = huffval[k];
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	4413      	add	r3, r2
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	74fb      	strb	r3, [r7, #19]
        out_ehuffcode[val] = huffcode[k];
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	005b      	lsls	r3, r3, #1
 8002130:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002132:	441a      	add	r2, r3
 8002134:	7cfb      	ldrb	r3, [r7, #19]
 8002136:	005b      	lsls	r3, r3, #1
 8002138:	68b9      	ldr	r1, [r7, #8]
 800213a:	440b      	add	r3, r1
 800213c:	8812      	ldrh	r2, [r2, #0]
 800213e:	801a      	strh	r2, [r3, #0]
        out_ehuffsize[val] = huffsize[k];
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	683a      	ldr	r2, [r7, #0]
 8002144:	441a      	add	r2, r3
 8002146:	7cfb      	ldrb	r3, [r7, #19]
 8002148:	68f9      	ldr	r1, [r7, #12]
 800214a:	440b      	add	r3, r1
 800214c:	7812      	ldrb	r2, [r2, #0]
 800214e:	701a      	strb	r2, [r3, #0]
        k++;
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	3301      	adds	r3, #1
 8002154:	617b      	str	r3, [r7, #20]
    } while ( k < count );
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	17da      	asrs	r2, r3, #31
 800215a:	461c      	mov	r4, r3
 800215c:	4615      	mov	r5, r2
 800215e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002162:	4294      	cmp	r4, r2
 8002164:	eb75 0303 	sbcs.w	r3, r5, r3
 8002168:	dbdb      	blt.n	8002122 <tjei_huff_get_extended+0x12>
}
 800216a:	bf00      	nop
 800216c:	bf00      	nop
 800216e:	371c      	adds	r7, #28
 8002170:	46bd      	mov	sp, r7
 8002172:	bcb0      	pop	{r4, r5, r7}
 8002174:	4770      	bx	lr

08002176 <tjei_calculate_variable_length_int>:

// Returns:
//  out[1] : number of bits
//  out[0] : bits
TJEI_FORCE_INLINE void tjei_calculate_variable_length_int(int value, uint16_t out[2])
{
 8002176:	b480      	push	{r7}
 8002178:	b085      	sub	sp, #20
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
 800217e:	6039      	str	r1, [r7, #0]
    int abs_val = value;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	60fb      	str	r3, [r7, #12]
    if ( value < 0 ) {
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2b00      	cmp	r3, #0
 8002188:	da05      	bge.n	8002196 <tjei_calculate_variable_length_int+0x20>
        abs_val = -abs_val;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	425b      	negs	r3, r3
 800218e:	60fb      	str	r3, [r7, #12]
        --value;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3b01      	subs	r3, #1
 8002194:	607b      	str	r3, [r7, #4]
    }
    out[1] = 1;
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	3302      	adds	r3, #2
 800219a:	2201      	movs	r2, #1
 800219c:	801a      	strh	r2, [r3, #0]
    while( abs_val >>= 1 ) {
 800219e:	e005      	b.n	80021ac <tjei_calculate_variable_length_int+0x36>
        ++out[1];
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	3302      	adds	r3, #2
 80021a4:	881a      	ldrh	r2, [r3, #0]
 80021a6:	3201      	adds	r2, #1
 80021a8:	b292      	uxth	r2, r2
 80021aa:	801a      	strh	r2, [r3, #0]
    while( abs_val >>= 1 ) {
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	105b      	asrs	r3, r3, #1
 80021b0:	60fb      	str	r3, [r7, #12]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d1f3      	bne.n	80021a0 <tjei_calculate_variable_length_int+0x2a>
    }
    out[0] = (uint16_t)(value & ((1 << out[1]) - 1));
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	b21a      	sxth	r2, r3
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	3302      	adds	r3, #2
 80021c0:	881b      	ldrh	r3, [r3, #0]
 80021c2:	4619      	mov	r1, r3
 80021c4:	2301      	movs	r3, #1
 80021c6:	408b      	lsls	r3, r1
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	3b01      	subs	r3, #1
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	b21b      	sxth	r3, r3
 80021d0:	4013      	ands	r3, r2
 80021d2:	b21b      	sxth	r3, r3
 80021d4:	b29a      	uxth	r2, r3
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	801a      	strh	r2, [r3, #0]
}
 80021da:	bf00      	nop
 80021dc:	3714      	adds	r7, #20
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr

080021e4 <tjei_write_bits>:

// Write bits to file.
TJEI_FORCE_INLINE void tjei_write_bits(TJEState* state,
                                       uint32_t* bitbuffer, uint32_t* location,
                                       uint16_t num_bits, uint16_t bits)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b086      	sub	sp, #24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
 80021f0:	807b      	strh	r3, [r7, #2]
    // This call pushes to the bitbuffer and saves the location. Data is pushed
    // from most significant to less significant.
    // When we can write a full byte, we write a byte and shift.

    // Push the stack.
    uint32_t nloc = *location + num_bits;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	887b      	ldrh	r3, [r7, #2]
 80021f8:	4413      	add	r3, r2
 80021fa:	617b      	str	r3, [r7, #20]
    *bitbuffer |= (uint32_t)(bits << (32 - nloc));
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	8c39      	ldrh	r1, [r7, #32]
 8002202:	697a      	ldr	r2, [r7, #20]
 8002204:	f1c2 0220 	rsb	r2, r2, #32
 8002208:	fa01 f202 	lsl.w	r2, r1, r2
 800220c:	431a      	orrs	r2, r3
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	601a      	str	r2, [r3, #0]
    *location = nloc;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	697a      	ldr	r2, [r7, #20]
 8002216:	601a      	str	r2, [r3, #0]
    while ( *location >= 8 ) {
 8002218:	e022      	b.n	8002260 <tjei_write_bits+0x7c>
        // Grab the most significant byte.
        uint8_t c = (uint8_t)((*bitbuffer) >> 24);
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	0e1b      	lsrs	r3, r3, #24
 8002220:	b2db      	uxtb	r3, r3
 8002222:	74fb      	strb	r3, [r7, #19]
        // Write it to file.
        tjei_write(state, &c, 1, 1);
 8002224:	f107 0113 	add.w	r1, r7, #19
 8002228:	2301      	movs	r3, #1
 800222a:	2201      	movs	r2, #1
 800222c:	68f8      	ldr	r0, [r7, #12]
 800222e:	f7ff fdc9 	bl	8001dc4 <tjei_write>
        if ( c == 0xff )  {
 8002232:	7cfb      	ldrb	r3, [r7, #19]
 8002234:	2bff      	cmp	r3, #255	@ 0xff
 8002236:	d108      	bne.n	800224a <tjei_write_bits+0x66>
            // Special case: tell JPEG this is not a marker.
            char z = 0;
 8002238:	2300      	movs	r3, #0
 800223a:	74bb      	strb	r3, [r7, #18]
            tjei_write(state, &z, 1, 1);
 800223c:	f107 0112 	add.w	r1, r7, #18
 8002240:	2301      	movs	r3, #1
 8002242:	2201      	movs	r2, #1
 8002244:	68f8      	ldr	r0, [r7, #12]
 8002246:	f7ff fdbd 	bl	8001dc4 <tjei_write>
        }
        // Pop the stack.
        *bitbuffer <<= 8;
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	021a      	lsls	r2, r3, #8
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	601a      	str	r2, [r3, #0]
        *location -= 8;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f1a3 0208 	sub.w	r2, r3, #8
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	601a      	str	r2, [r3, #0]
    while ( *location >= 8 ) {
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2b07      	cmp	r3, #7
 8002266:	d8d8      	bhi.n	800221a <tjei_write_bits+0x36>
    }
}
 8002268:	bf00      	nop
 800226a:	bf00      	nop
 800226c:	3718      	adds	r7, #24
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
	...

08002274 <tjei_fdct>:
//  Japanese, but the algorithm is described in the Pennebaker & Mitchell
//  JPEG textbook (see REFERENCES section in file README).  The following code
//  is based directly on figure 4-8 in P&M.
//
static void tjei_fdct (float * data)
{
 8002274:	b590      	push	{r4, r7, lr}
 8002276:	b099      	sub	sp, #100	@ 0x64
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
    float *dataptr;
    int ctr;

    /* Pass 1: process rows. */

    dataptr = data;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for ( ctr = 7; ctr >= 0; ctr-- ) {
 8002280:	2307      	movs	r3, #7
 8002282:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002284:	e111      	b.n	80024aa <tjei_fdct+0x236>
        tmp0 = dataptr[0] + dataptr[7];
 8002286:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800228c:	331c      	adds	r3, #28
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4619      	mov	r1, r3
 8002292:	4610      	mov	r0, r2
 8002294:	f7fd ff9c 	bl	80001d0 <__addsf3>
 8002298:	4603      	mov	r3, r0
 800229a:	657b      	str	r3, [r7, #84]	@ 0x54
        tmp7 = dataptr[0] - dataptr[7];
 800229c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022a2:	331c      	adds	r3, #28
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4619      	mov	r1, r3
 80022a8:	4610      	mov	r0, r2
 80022aa:	f7fd ff8f 	bl	80001cc <__aeabi_fsub>
 80022ae:	4603      	mov	r3, r0
 80022b0:	653b      	str	r3, [r7, #80]	@ 0x50
        tmp1 = dataptr[1] + dataptr[6];
 80022b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022b4:	3304      	adds	r3, #4
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022ba:	3318      	adds	r3, #24
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4619      	mov	r1, r3
 80022c0:	4610      	mov	r0, r2
 80022c2:	f7fd ff85 	bl	80001d0 <__addsf3>
 80022c6:	4603      	mov	r3, r0
 80022c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
        tmp6 = dataptr[1] - dataptr[6];
 80022ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022cc:	3304      	adds	r3, #4
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022d2:	3318      	adds	r3, #24
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4619      	mov	r1, r3
 80022d8:	4610      	mov	r0, r2
 80022da:	f7fd ff77 	bl	80001cc <__aeabi_fsub>
 80022de:	4603      	mov	r3, r0
 80022e0:	64bb      	str	r3, [r7, #72]	@ 0x48
        tmp2 = dataptr[2] + dataptr[5];
 80022e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022e4:	3308      	adds	r3, #8
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022ea:	3314      	adds	r3, #20
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4619      	mov	r1, r3
 80022f0:	4610      	mov	r0, r2
 80022f2:	f7fd ff6d 	bl	80001d0 <__addsf3>
 80022f6:	4603      	mov	r3, r0
 80022f8:	647b      	str	r3, [r7, #68]	@ 0x44
        tmp5 = dataptr[2] - dataptr[5];
 80022fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022fc:	3308      	adds	r3, #8
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002302:	3314      	adds	r3, #20
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4619      	mov	r1, r3
 8002308:	4610      	mov	r0, r2
 800230a:	f7fd ff5f 	bl	80001cc <__aeabi_fsub>
 800230e:	4603      	mov	r3, r0
 8002310:	643b      	str	r3, [r7, #64]	@ 0x40
        tmp3 = dataptr[3] + dataptr[4];
 8002312:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002314:	330c      	adds	r3, #12
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800231a:	3310      	adds	r3, #16
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4619      	mov	r1, r3
 8002320:	4610      	mov	r0, r2
 8002322:	f7fd ff55 	bl	80001d0 <__addsf3>
 8002326:	4603      	mov	r3, r0
 8002328:	63fb      	str	r3, [r7, #60]	@ 0x3c
        tmp4 = dataptr[3] - dataptr[4];
 800232a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800232c:	330c      	adds	r3, #12
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002332:	3310      	adds	r3, #16
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4619      	mov	r1, r3
 8002338:	4610      	mov	r0, r2
 800233a:	f7fd ff47 	bl	80001cc <__aeabi_fsub>
 800233e:	4603      	mov	r3, r0
 8002340:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Even part */

        tmp10 = tmp0 + tmp3;    /* phase 2 */
 8002342:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002344:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002346:	f7fd ff43 	bl	80001d0 <__addsf3>
 800234a:	4603      	mov	r3, r0
 800234c:	637b      	str	r3, [r7, #52]	@ 0x34
        tmp13 = tmp0 - tmp3;
 800234e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002350:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002352:	f7fd ff3b 	bl	80001cc <__aeabi_fsub>
 8002356:	4603      	mov	r3, r0
 8002358:	633b      	str	r3, [r7, #48]	@ 0x30
        tmp11 = tmp1 + tmp2;
 800235a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800235c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800235e:	f7fd ff37 	bl	80001d0 <__addsf3>
 8002362:	4603      	mov	r3, r0
 8002364:	62fb      	str	r3, [r7, #44]	@ 0x2c
        tmp12 = tmp1 - tmp2;
 8002366:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002368:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800236a:	f7fd ff2f 	bl	80001cc <__aeabi_fsub>
 800236e:	4603      	mov	r3, r0
 8002370:	62bb      	str	r3, [r7, #40]	@ 0x28

        dataptr[0] = tmp10 + tmp11; /* phase 3 */
 8002372:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002374:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002376:	f7fd ff2b 	bl	80001d0 <__addsf3>
 800237a:	4603      	mov	r3, r0
 800237c:	461a      	mov	r2, r3
 800237e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002380:	601a      	str	r2, [r3, #0]
        dataptr[4] = tmp10 - tmp11;
 8002382:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002384:	f103 0410 	add.w	r4, r3, #16
 8002388:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800238a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800238c:	f7fd ff1e 	bl	80001cc <__aeabi_fsub>
 8002390:	4603      	mov	r3, r0
 8002392:	6023      	str	r3, [r4, #0]

        z1 = (tmp12 + tmp13) * ((float) 0.707106781); /* c4 */
 8002394:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002396:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002398:	f7fd ff1a 	bl	80001d0 <__addsf3>
 800239c:	4603      	mov	r3, r0
 800239e:	4947      	ldr	r1, [pc, #284]	@ (80024bc <tjei_fdct+0x248>)
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7fe f81d 	bl	80003e0 <__aeabi_fmul>
 80023a6:	4603      	mov	r3, r0
 80023a8:	627b      	str	r3, [r7, #36]	@ 0x24
        dataptr[2] = tmp13 + z1;    /* phase 5 */
 80023aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023ac:	f103 0408 	add.w	r4, r3, #8
 80023b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80023b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80023b4:	f7fd ff0c 	bl	80001d0 <__addsf3>
 80023b8:	4603      	mov	r3, r0
 80023ba:	6023      	str	r3, [r4, #0]
        dataptr[6] = tmp13 - z1;
 80023bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023be:	f103 0418 	add.w	r4, r3, #24
 80023c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80023c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80023c6:	f7fd ff01 	bl	80001cc <__aeabi_fsub>
 80023ca:	4603      	mov	r3, r0
 80023cc:	6023      	str	r3, [r4, #0]

        /* Odd part */

        tmp10 = tmp4 + tmp5;    /* phase 2 */
 80023ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80023d0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80023d2:	f7fd fefd 	bl	80001d0 <__addsf3>
 80023d6:	4603      	mov	r3, r0
 80023d8:	637b      	str	r3, [r7, #52]	@ 0x34
        tmp11 = tmp5 + tmp6;
 80023da:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80023dc:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80023de:	f7fd fef7 	bl	80001d0 <__addsf3>
 80023e2:	4603      	mov	r3, r0
 80023e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        tmp12 = tmp6 + tmp7;
 80023e6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80023e8:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80023ea:	f7fd fef1 	bl	80001d0 <__addsf3>
 80023ee:	4603      	mov	r3, r0
 80023f0:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* The rotator is modified from fig 4-8 to avoid extra negations. */
        z5 = (tmp10 - tmp12) * ((float) 0.382683433); /* c6 */
 80023f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80023f4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80023f6:	f7fd fee9 	bl	80001cc <__aeabi_fsub>
 80023fa:	4603      	mov	r3, r0
 80023fc:	4930      	ldr	r1, [pc, #192]	@ (80024c0 <tjei_fdct+0x24c>)
 80023fe:	4618      	mov	r0, r3
 8002400:	f7fd ffee 	bl	80003e0 <__aeabi_fmul>
 8002404:	4603      	mov	r3, r0
 8002406:	623b      	str	r3, [r7, #32]
        z2 = ((float) 0.541196100) * tmp10 + z5; /* c2-c6 */
 8002408:	492e      	ldr	r1, [pc, #184]	@ (80024c4 <tjei_fdct+0x250>)
 800240a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800240c:	f7fd ffe8 	bl	80003e0 <__aeabi_fmul>
 8002410:	4603      	mov	r3, r0
 8002412:	4619      	mov	r1, r3
 8002414:	6a38      	ldr	r0, [r7, #32]
 8002416:	f7fd fedb 	bl	80001d0 <__addsf3>
 800241a:	4603      	mov	r3, r0
 800241c:	61fb      	str	r3, [r7, #28]
        z4 = ((float) 1.306562965) * tmp12 + z5; /* c2+c6 */
 800241e:	492a      	ldr	r1, [pc, #168]	@ (80024c8 <tjei_fdct+0x254>)
 8002420:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002422:	f7fd ffdd 	bl	80003e0 <__aeabi_fmul>
 8002426:	4603      	mov	r3, r0
 8002428:	4619      	mov	r1, r3
 800242a:	6a38      	ldr	r0, [r7, #32]
 800242c:	f7fd fed0 	bl	80001d0 <__addsf3>
 8002430:	4603      	mov	r3, r0
 8002432:	61bb      	str	r3, [r7, #24]
        z3 = tmp11 * ((float) 0.707106781); /* c4 */
 8002434:	4921      	ldr	r1, [pc, #132]	@ (80024bc <tjei_fdct+0x248>)
 8002436:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002438:	f7fd ffd2 	bl	80003e0 <__aeabi_fmul>
 800243c:	4603      	mov	r3, r0
 800243e:	617b      	str	r3, [r7, #20]

        z11 = tmp7 + z3;        /* phase 5 */
 8002440:	6979      	ldr	r1, [r7, #20]
 8002442:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8002444:	f7fd fec4 	bl	80001d0 <__addsf3>
 8002448:	4603      	mov	r3, r0
 800244a:	613b      	str	r3, [r7, #16]
        z13 = tmp7 - z3;
 800244c:	6979      	ldr	r1, [r7, #20]
 800244e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8002450:	f7fd febc 	bl	80001cc <__aeabi_fsub>
 8002454:	4603      	mov	r3, r0
 8002456:	60fb      	str	r3, [r7, #12]

        dataptr[5] = z13 + z2;  /* phase 6 */
 8002458:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800245a:	f103 0414 	add.w	r4, r3, #20
 800245e:	69f9      	ldr	r1, [r7, #28]
 8002460:	68f8      	ldr	r0, [r7, #12]
 8002462:	f7fd feb5 	bl	80001d0 <__addsf3>
 8002466:	4603      	mov	r3, r0
 8002468:	6023      	str	r3, [r4, #0]
        dataptr[3] = z13 - z2;
 800246a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800246c:	f103 040c 	add.w	r4, r3, #12
 8002470:	69f9      	ldr	r1, [r7, #28]
 8002472:	68f8      	ldr	r0, [r7, #12]
 8002474:	f7fd feaa 	bl	80001cc <__aeabi_fsub>
 8002478:	4603      	mov	r3, r0
 800247a:	6023      	str	r3, [r4, #0]
        dataptr[1] = z11 + z4;
 800247c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800247e:	1d1c      	adds	r4, r3, #4
 8002480:	69b9      	ldr	r1, [r7, #24]
 8002482:	6938      	ldr	r0, [r7, #16]
 8002484:	f7fd fea4 	bl	80001d0 <__addsf3>
 8002488:	4603      	mov	r3, r0
 800248a:	6023      	str	r3, [r4, #0]
        dataptr[7] = z11 - z4;
 800248c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800248e:	f103 041c 	add.w	r4, r3, #28
 8002492:	69b9      	ldr	r1, [r7, #24]
 8002494:	6938      	ldr	r0, [r7, #16]
 8002496:	f7fd fe99 	bl	80001cc <__aeabi_fsub>
 800249a:	4603      	mov	r3, r0
 800249c:	6023      	str	r3, [r4, #0]

        dataptr += 8;     /* advance pointer to next row */
 800249e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80024a0:	3320      	adds	r3, #32
 80024a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for ( ctr = 7; ctr >= 0; ctr-- ) {
 80024a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80024a6:	3b01      	subs	r3, #1
 80024a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80024aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	f6bf aeea 	bge.w	8002286 <tjei_fdct+0x12>
    }

    /* Pass 2: process columns. */

    dataptr = data;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for ( ctr = 8-1; ctr >= 0; ctr-- ) {
 80024b6:	2307      	movs	r3, #7
 80024b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80024ba:	e11a      	b.n	80026f2 <tjei_fdct+0x47e>
 80024bc:	3f3504f3 	.word	0x3f3504f3
 80024c0:	3ec3ef15 	.word	0x3ec3ef15
 80024c4:	3f0a8bd4 	.word	0x3f0a8bd4
 80024c8:	3fa73d75 	.word	0x3fa73d75
        tmp0 = dataptr[8*0] + dataptr[8*7];
 80024cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80024d2:	33e0      	adds	r3, #224	@ 0xe0
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4619      	mov	r1, r3
 80024d8:	4610      	mov	r0, r2
 80024da:	f7fd fe79 	bl	80001d0 <__addsf3>
 80024de:	4603      	mov	r3, r0
 80024e0:	657b      	str	r3, [r7, #84]	@ 0x54
        tmp7 = dataptr[8*0] - dataptr[8*7];
 80024e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80024e8:	33e0      	adds	r3, #224	@ 0xe0
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4619      	mov	r1, r3
 80024ee:	4610      	mov	r0, r2
 80024f0:	f7fd fe6c 	bl	80001cc <__aeabi_fsub>
 80024f4:	4603      	mov	r3, r0
 80024f6:	653b      	str	r3, [r7, #80]	@ 0x50
        tmp1 = dataptr[8*1] + dataptr[8*6];
 80024f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80024fa:	3320      	adds	r3, #32
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002500:	33c0      	adds	r3, #192	@ 0xc0
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4619      	mov	r1, r3
 8002506:	4610      	mov	r0, r2
 8002508:	f7fd fe62 	bl	80001d0 <__addsf3>
 800250c:	4603      	mov	r3, r0
 800250e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        tmp6 = dataptr[8*1] - dataptr[8*6];
 8002510:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002512:	3320      	adds	r3, #32
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002518:	33c0      	adds	r3, #192	@ 0xc0
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4619      	mov	r1, r3
 800251e:	4610      	mov	r0, r2
 8002520:	f7fd fe54 	bl	80001cc <__aeabi_fsub>
 8002524:	4603      	mov	r3, r0
 8002526:	64bb      	str	r3, [r7, #72]	@ 0x48
        tmp2 = dataptr[8*2] + dataptr[8*5];
 8002528:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800252a:	3340      	adds	r3, #64	@ 0x40
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002530:	33a0      	adds	r3, #160	@ 0xa0
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4619      	mov	r1, r3
 8002536:	4610      	mov	r0, r2
 8002538:	f7fd fe4a 	bl	80001d0 <__addsf3>
 800253c:	4603      	mov	r3, r0
 800253e:	647b      	str	r3, [r7, #68]	@ 0x44
        tmp5 = dataptr[8*2] - dataptr[8*5];
 8002540:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002542:	3340      	adds	r3, #64	@ 0x40
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002548:	33a0      	adds	r3, #160	@ 0xa0
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4619      	mov	r1, r3
 800254e:	4610      	mov	r0, r2
 8002550:	f7fd fe3c 	bl	80001cc <__aeabi_fsub>
 8002554:	4603      	mov	r3, r0
 8002556:	643b      	str	r3, [r7, #64]	@ 0x40
        tmp3 = dataptr[8*3] + dataptr[8*4];
 8002558:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800255a:	3360      	adds	r3, #96	@ 0x60
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002560:	3380      	adds	r3, #128	@ 0x80
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4619      	mov	r1, r3
 8002566:	4610      	mov	r0, r2
 8002568:	f7fd fe32 	bl	80001d0 <__addsf3>
 800256c:	4603      	mov	r3, r0
 800256e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        tmp4 = dataptr[8*3] - dataptr[8*4];
 8002570:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002572:	3360      	adds	r3, #96	@ 0x60
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002578:	3380      	adds	r3, #128	@ 0x80
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4619      	mov	r1, r3
 800257e:	4610      	mov	r0, r2
 8002580:	f7fd fe24 	bl	80001cc <__aeabi_fsub>
 8002584:	4603      	mov	r3, r0
 8002586:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Even part */

        tmp10 = tmp0 + tmp3;    /* phase 2 */
 8002588:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800258a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800258c:	f7fd fe20 	bl	80001d0 <__addsf3>
 8002590:	4603      	mov	r3, r0
 8002592:	637b      	str	r3, [r7, #52]	@ 0x34
        tmp13 = tmp0 - tmp3;
 8002594:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002596:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002598:	f7fd fe18 	bl	80001cc <__aeabi_fsub>
 800259c:	4603      	mov	r3, r0
 800259e:	633b      	str	r3, [r7, #48]	@ 0x30
        tmp11 = tmp1 + tmp2;
 80025a0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80025a2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80025a4:	f7fd fe14 	bl	80001d0 <__addsf3>
 80025a8:	4603      	mov	r3, r0
 80025aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        tmp12 = tmp1 - tmp2;
 80025ac:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80025ae:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80025b0:	f7fd fe0c 	bl	80001cc <__aeabi_fsub>
 80025b4:	4603      	mov	r3, r0
 80025b6:	62bb      	str	r3, [r7, #40]	@ 0x28

        dataptr[8*0] = tmp10 + tmp11; /* phase 3 */
 80025b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80025ba:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80025bc:	f7fd fe08 	bl	80001d0 <__addsf3>
 80025c0:	4603      	mov	r3, r0
 80025c2:	461a      	mov	r2, r3
 80025c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025c6:	601a      	str	r2, [r3, #0]
        dataptr[8*4] = tmp10 - tmp11;
 80025c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025ca:	f103 0480 	add.w	r4, r3, #128	@ 0x80
 80025ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80025d0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80025d2:	f7fd fdfb 	bl	80001cc <__aeabi_fsub>
 80025d6:	4603      	mov	r3, r0
 80025d8:	6023      	str	r3, [r4, #0]

        z1 = (tmp12 + tmp13) * ((float) 0.707106781); /* c4 */
 80025da:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80025dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80025de:	f7fd fdf7 	bl	80001d0 <__addsf3>
 80025e2:	4603      	mov	r3, r0
 80025e4:	4947      	ldr	r1, [pc, #284]	@ (8002704 <tjei_fdct+0x490>)
 80025e6:	4618      	mov	r0, r3
 80025e8:	f7fd fefa 	bl	80003e0 <__aeabi_fmul>
 80025ec:	4603      	mov	r3, r0
 80025ee:	627b      	str	r3, [r7, #36]	@ 0x24
        dataptr[8*2] = tmp13 + z1; /* phase 5 */
 80025f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025f2:	f103 0440 	add.w	r4, r3, #64	@ 0x40
 80025f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80025f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80025fa:	f7fd fde9 	bl	80001d0 <__addsf3>
 80025fe:	4603      	mov	r3, r0
 8002600:	6023      	str	r3, [r4, #0]
        dataptr[8*6] = tmp13 - z1;
 8002602:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002604:	f103 04c0 	add.w	r4, r3, #192	@ 0xc0
 8002608:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800260a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800260c:	f7fd fdde 	bl	80001cc <__aeabi_fsub>
 8002610:	4603      	mov	r3, r0
 8002612:	6023      	str	r3, [r4, #0]

        /* Odd part */

        tmp10 = tmp4 + tmp5;    /* phase 2 */
 8002614:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002616:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002618:	f7fd fdda 	bl	80001d0 <__addsf3>
 800261c:	4603      	mov	r3, r0
 800261e:	637b      	str	r3, [r7, #52]	@ 0x34
        tmp11 = tmp5 + tmp6;
 8002620:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002622:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8002624:	f7fd fdd4 	bl	80001d0 <__addsf3>
 8002628:	4603      	mov	r3, r0
 800262a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        tmp12 = tmp6 + tmp7;
 800262c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800262e:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8002630:	f7fd fdce 	bl	80001d0 <__addsf3>
 8002634:	4603      	mov	r3, r0
 8002636:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* The rotator is modified from fig 4-8 to avoid extra negations. */
        z5 = (tmp10 - tmp12) * ((float) 0.382683433); /* c6 */
 8002638:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800263a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800263c:	f7fd fdc6 	bl	80001cc <__aeabi_fsub>
 8002640:	4603      	mov	r3, r0
 8002642:	4931      	ldr	r1, [pc, #196]	@ (8002708 <tjei_fdct+0x494>)
 8002644:	4618      	mov	r0, r3
 8002646:	f7fd fecb 	bl	80003e0 <__aeabi_fmul>
 800264a:	4603      	mov	r3, r0
 800264c:	623b      	str	r3, [r7, #32]
        z2 = ((float) 0.541196100) * tmp10 + z5; /* c2-c6 */
 800264e:	492f      	ldr	r1, [pc, #188]	@ (800270c <tjei_fdct+0x498>)
 8002650:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002652:	f7fd fec5 	bl	80003e0 <__aeabi_fmul>
 8002656:	4603      	mov	r3, r0
 8002658:	4619      	mov	r1, r3
 800265a:	6a38      	ldr	r0, [r7, #32]
 800265c:	f7fd fdb8 	bl	80001d0 <__addsf3>
 8002660:	4603      	mov	r3, r0
 8002662:	61fb      	str	r3, [r7, #28]
        z4 = ((float) 1.306562965) * tmp12 + z5; /* c2+c6 */
 8002664:	492a      	ldr	r1, [pc, #168]	@ (8002710 <tjei_fdct+0x49c>)
 8002666:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002668:	f7fd feba 	bl	80003e0 <__aeabi_fmul>
 800266c:	4603      	mov	r3, r0
 800266e:	4619      	mov	r1, r3
 8002670:	6a38      	ldr	r0, [r7, #32]
 8002672:	f7fd fdad 	bl	80001d0 <__addsf3>
 8002676:	4603      	mov	r3, r0
 8002678:	61bb      	str	r3, [r7, #24]
        z3 = tmp11 * ((float) 0.707106781); /* c4 */
 800267a:	4922      	ldr	r1, [pc, #136]	@ (8002704 <tjei_fdct+0x490>)
 800267c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800267e:	f7fd feaf 	bl	80003e0 <__aeabi_fmul>
 8002682:	4603      	mov	r3, r0
 8002684:	617b      	str	r3, [r7, #20]

        z11 = tmp7 + z3;        /* phase 5 */
 8002686:	6979      	ldr	r1, [r7, #20]
 8002688:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800268a:	f7fd fda1 	bl	80001d0 <__addsf3>
 800268e:	4603      	mov	r3, r0
 8002690:	613b      	str	r3, [r7, #16]
        z13 = tmp7 - z3;
 8002692:	6979      	ldr	r1, [r7, #20]
 8002694:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8002696:	f7fd fd99 	bl	80001cc <__aeabi_fsub>
 800269a:	4603      	mov	r3, r0
 800269c:	60fb      	str	r3, [r7, #12]

        dataptr[8*5] = z13 + z2; /* phase 6 */
 800269e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026a0:	f103 04a0 	add.w	r4, r3, #160	@ 0xa0
 80026a4:	69f9      	ldr	r1, [r7, #28]
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f7fd fd92 	bl	80001d0 <__addsf3>
 80026ac:	4603      	mov	r3, r0
 80026ae:	6023      	str	r3, [r4, #0]
        dataptr[8*3] = z13 - z2;
 80026b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026b2:	f103 0460 	add.w	r4, r3, #96	@ 0x60
 80026b6:	69f9      	ldr	r1, [r7, #28]
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f7fd fd87 	bl	80001cc <__aeabi_fsub>
 80026be:	4603      	mov	r3, r0
 80026c0:	6023      	str	r3, [r4, #0]
        dataptr[8*1] = z11 + z4;
 80026c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026c4:	f103 0420 	add.w	r4, r3, #32
 80026c8:	69b9      	ldr	r1, [r7, #24]
 80026ca:	6938      	ldr	r0, [r7, #16]
 80026cc:	f7fd fd80 	bl	80001d0 <__addsf3>
 80026d0:	4603      	mov	r3, r0
 80026d2:	6023      	str	r3, [r4, #0]
        dataptr[8*7] = z11 - z4;
 80026d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026d6:	f103 04e0 	add.w	r4, r3, #224	@ 0xe0
 80026da:	69b9      	ldr	r1, [r7, #24]
 80026dc:	6938      	ldr	r0, [r7, #16]
 80026de:	f7fd fd75 	bl	80001cc <__aeabi_fsub>
 80026e2:	4603      	mov	r3, r0
 80026e4:	6023      	str	r3, [r4, #0]

        dataptr++;          /* advance pointer to next column */
 80026e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026e8:	3304      	adds	r3, #4
 80026ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for ( ctr = 8-1; ctr >= 0; ctr-- ) {
 80026ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026ee:	3b01      	subs	r3, #1
 80026f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80026f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	f6bf aee9 	bge.w	80024cc <tjei_fdct+0x258>
    }
}
 80026fa:	bf00      	nop
 80026fc:	bf00      	nop
 80026fe:	3764      	adds	r7, #100	@ 0x64
 8002700:	46bd      	mov	sp, r7
 8002702:	bd90      	pop	{r4, r7, pc}
 8002704:	3f3504f3 	.word	0x3f3504f3
 8002708:	3ec3ef15 	.word	0x3ec3ef15
 800270c:	3f0a8bd4 	.word	0x3f0a8bd4
 8002710:	3fa73d75 	.word	0x3fa73d75

08002714 <tjei_encode_and_write_MCU>:
                                      uint8_t* huff_dc_len, uint16_t* huff_dc_code, // Huffman tables
                                      uint8_t* huff_ac_len, uint16_t* huff_ac_code,
                                      int* pred,  // Previous DC coefficient
                                      uint32_t* bitbuffer,  // Bitstack.
                                      uint32_t* location)
{
 8002714:	b590      	push	{r4, r7, lr}
 8002716:	f5ad 7d11 	sub.w	sp, sp, #580	@ 0x244
 800271a:	af02      	add	r7, sp, #8
 800271c:	f507 740e 	add.w	r4, r7, #568	@ 0x238
 8002720:	f5a4 740b 	sub.w	r4, r4, #556	@ 0x22c
 8002724:	6020      	str	r0, [r4, #0]
 8002726:	f507 700e 	add.w	r0, r7, #568	@ 0x238
 800272a:	f5a0 700c 	sub.w	r0, r0, #560	@ 0x230
 800272e:	6001      	str	r1, [r0, #0]
 8002730:	f507 710e 	add.w	r1, r7, #568	@ 0x238
 8002734:	f5a1 710d 	sub.w	r1, r1, #564	@ 0x234
 8002738:	600a      	str	r2, [r1, #0]
 800273a:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 800273e:	f5a2 720e 	sub.w	r2, r2, #568	@ 0x238
 8002742:	6013      	str	r3, [r2, #0]
    int du[64];  // Data unit in zig-zag order

    float dct_mcu[64];
    memcpy(dct_mcu, mcu, 64 * sizeof(float));
 8002744:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002748:	f5a3 730c 	sub.w	r3, r3, #560	@ 0x230
 800274c:	f107 0014 	add.w	r0, r7, #20
 8002750:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002754:	6819      	ldr	r1, [r3, #0]
 8002756:	f006 fc14 	bl	8008f82 <memcpy>

#if TJE_USE_FAST_DCT
    tjei_fdct(dct_mcu);
 800275a:	f107 0314 	add.w	r3, r7, #20
 800275e:	4618      	mov	r0, r3
 8002760:	f7ff fd88 	bl	8002274 <tjei_fdct>
    for ( int i = 0; i < 64; ++i ) {
 8002764:	2300      	movs	r3, #0
 8002766:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 800276a:	e050      	b.n	800280e <tjei_encode_and_write_MCU+0xfa>
        float fval = dct_mcu[i];
 800276c:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002770:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 8002774:	f8d7 2234 	ldr.w	r2, [r7, #564]	@ 0x234
 8002778:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800277c:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
        fval *= qt[i];
 8002780:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 800278a:	f5a2 720d 	sub.w	r2, r2, #564	@ 0x234
 800278e:	6812      	ldr	r2, [r2, #0]
 8002790:	4413      	add	r3, r2
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4619      	mov	r1, r3
 8002796:	f8d7 0218 	ldr.w	r0, [r7, #536]	@ 0x218
 800279a:	f7fd fe21 	bl	80003e0 <__aeabi_fmul>
 800279e:	4603      	mov	r3, r0
 80027a0:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
#if 0
        fval = (fval > 0) ? floorf(fval + 0.5f) : ceilf(fval - 0.5f);
#else
        fval = floorf(fval + 1024 + 0.5f);
 80027a4:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 80027a8:	f8d7 0218 	ldr.w	r0, [r7, #536]	@ 0x218
 80027ac:	f7fd fd10 	bl	80001d0 <__addsf3>
 80027b0:	4603      	mov	r3, r0
 80027b2:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7fd fd0a 	bl	80001d0 <__addsf3>
 80027bc:	4603      	mov	r3, r0
 80027be:	4618      	mov	r0, r3
 80027c0:	f7ff fac0 	bl	8001d44 <floorf_custom>
 80027c4:	f8c7 0218 	str.w	r0, [r7, #536]	@ 0x218
        fval -= 1024;
 80027c8:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 80027cc:	f8d7 0218 	ldr.w	r0, [r7, #536]	@ 0x218
 80027d0:	f7fd fcfc 	bl	80001cc <__aeabi_fsub>
 80027d4:	4603      	mov	r3, r0
 80027d6:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
#endif
        int val = (int)fval;
 80027da:	f8d7 0218 	ldr.w	r0, [r7, #536]	@ 0x218
 80027de:	f7fd ffc5 	bl	800076c <__aeabi_f2iz>
 80027e2:	4603      	mov	r3, r0
 80027e4:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
        du[tjei_zig_zag[i]] = val;
 80027e8:	4ac0      	ldr	r2, [pc, #768]	@ (8002aec <tjei_encode_and_write_MCU+0x3d8>)
 80027ea:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 80027ee:	4413      	add	r3, r2
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	4619      	mov	r1, r3
 80027f4:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80027f8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80027fc:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 8002800:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    for ( int i = 0; i < 64; ++i ) {
 8002804:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 8002808:	3301      	adds	r3, #1
 800280a:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 800280e:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 8002812:	2b3f      	cmp	r3, #63	@ 0x3f
 8002814:	ddaa      	ble.n	800276c <tjei_encode_and_write_MCU+0x58>
#endif

    uint16_t vli[2];

    // Encode DC coefficient.
    int diff = du[0] - *pred;
 8002816:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 800281a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
    *pred = du[0];
 800282c:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002830:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 800283a:	601a      	str	r2, [r3, #0]
    if ( diff != 0 ) {
 800283c:	f8d7 3220 	ldr.w	r3, [r7, #544]	@ 0x220
 8002840:	2b00      	cmp	r3, #0
 8002842:	d043      	beq.n	80028cc <tjei_encode_and_write_MCU+0x1b8>
        tjei_calculate_variable_length_int(diff, vli);
 8002844:	f107 0310 	add.w	r3, r7, #16
 8002848:	4619      	mov	r1, r3
 800284a:	f8d7 0220 	ldr.w	r0, [r7, #544]	@ 0x220
 800284e:	f7ff fc92 	bl	8002176 <tjei_calculate_variable_length_int>
        // Write number of bits with Huffman coding
        tjei_write_bits(state, bitbuffer, location, huff_dc_len[vli[1]], huff_dc_code[vli[1]]);
 8002852:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002856:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 800285a:	885b      	ldrh	r3, [r3, #2]
 800285c:	461a      	mov	r2, r3
 800285e:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002862:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4413      	add	r3, r2
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	4619      	mov	r1, r3
 800286e:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002872:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8002876:	885b      	ldrh	r3, [r3, #2]
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 800287e:	4413      	add	r3, r2
 8002880:	881b      	ldrh	r3, [r3, #0]
 8002882:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 8002886:	f5a2 700b 	sub.w	r0, r2, #556	@ 0x22c
 800288a:	9300      	str	r3, [sp, #0]
 800288c:	460b      	mov	r3, r1
 800288e:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8002892:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 8002896:	6800      	ldr	r0, [r0, #0]
 8002898:	f7ff fca4 	bl	80021e4 <tjei_write_bits>
        // Write the bits.
        tjei_write_bits(state, bitbuffer, location, vli[1], vli[0]);
 800289c:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80028a0:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 80028a4:	885a      	ldrh	r2, [r3, #2]
 80028a6:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80028aa:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 80028ae:	881b      	ldrh	r3, [r3, #0]
 80028b0:	f507 710e 	add.w	r1, r7, #568	@ 0x238
 80028b4:	f5a1 700b 	sub.w	r0, r1, #556	@ 0x22c
 80028b8:	9300      	str	r3, [sp, #0]
 80028ba:	4613      	mov	r3, r2
 80028bc:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 80028c0:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 80028c4:	6800      	ldr	r0, [r0, #0]
 80028c6:	f7ff fc8d 	bl	80021e4 <tjei_write_bits>
 80028ca:	e016      	b.n	80028fa <tjei_encode_and_write_MCU+0x1e6>
    } else {
        tjei_write_bits(state, bitbuffer, location, huff_dc_len[0], huff_dc_code[0]);
 80028cc:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80028d0:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	4619      	mov	r1, r3
 80028da:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 80028de:	881b      	ldrh	r3, [r3, #0]
 80028e0:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 80028e4:	f5a2 700b 	sub.w	r0, r2, #556	@ 0x22c
 80028e8:	9300      	str	r3, [sp, #0]
 80028ea:	460b      	mov	r3, r1
 80028ec:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 80028f0:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 80028f4:	6800      	ldr	r0, [r0, #0]
 80028f6:	f7ff fc75 	bl	80021e4 <tjei_write_bits>
    }

    // ==== Encode AC coefficients ====

    int last_non_zero_i = 0;
 80028fa:	2300      	movs	r3, #0
 80028fc:	f8c7 3230 	str.w	r3, [r7, #560]	@ 0x230
    // Find the last non-zero element.
    for ( int i = 63; i > 0; --i ) {
 8002900:	233f      	movs	r3, #63	@ 0x3f
 8002902:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
 8002906:	e013      	b.n	8002930 <tjei_encode_and_write_MCU+0x21c>
        if (du[i] != 0) {
 8002908:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 800290c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002910:	f8d7 222c 	ldr.w	r2, [r7, #556]	@ 0x22c
 8002914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d004      	beq.n	8002926 <tjei_encode_and_write_MCU+0x212>
            last_non_zero_i = i;
 800291c:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 8002920:	f8c7 3230 	str.w	r3, [r7, #560]	@ 0x230
            break;
 8002924:	e008      	b.n	8002938 <tjei_encode_and_write_MCU+0x224>
    for ( int i = 63; i > 0; --i ) {
 8002926:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 800292a:	3b01      	subs	r3, #1
 800292c:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
 8002930:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 8002934:	2b00      	cmp	r3, #0
 8002936:	dce7      	bgt.n	8002908 <tjei_encode_and_write_MCU+0x1f4>
        }
    }

    for ( int i = 1; i <= last_non_zero_i; ++i ) {
 8002938:	2301      	movs	r3, #1
 800293a:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 800293e:	e0af      	b.n	8002aa0 <tjei_encode_and_write_MCU+0x38c>
        // If zero, increase count. If >=15, encode (FF,00)
        int zero_count = 0;
 8002940:	2300      	movs	r3, #0
 8002942:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
        while ( du[i] == 0 ) {
 8002946:	e027      	b.n	8002998 <tjei_encode_and_write_MCU+0x284>
            ++zero_count;
 8002948:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 800294c:	3301      	adds	r3, #1
 800294e:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
            ++i;
 8002952:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8002956:	3301      	adds	r3, #1
 8002958:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
            if (zero_count == 16) {
 800295c:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 8002960:	2b10      	cmp	r3, #16
 8002962:	d119      	bne.n	8002998 <tjei_encode_and_write_MCU+0x284>
                // encode (ff,00) == 0xf0
                tjei_write_bits(state, bitbuffer, location, huff_ac_len[0xf0], huff_ac_code[0xf0]);
 8002964:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8002968:	33f0      	adds	r3, #240	@ 0xf0
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	4619      	mov	r1, r3
 800296e:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8002972:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8002976:	881b      	ldrh	r3, [r3, #0]
 8002978:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 800297c:	f5a2 700b 	sub.w	r0, r2, #556	@ 0x22c
 8002980:	9300      	str	r3, [sp, #0]
 8002982:	460b      	mov	r3, r1
 8002984:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8002988:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800298c:	6800      	ldr	r0, [r0, #0]
 800298e:	f7ff fc29 	bl	80021e4 <tjei_write_bits>
                zero_count = 0;
 8002992:	2300      	movs	r3, #0
 8002994:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
        while ( du[i] == 0 ) {
 8002998:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 800299c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80029a0:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 80029a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d0cd      	beq.n	8002948 <tjei_encode_and_write_MCU+0x234>
            }
        }
        tjei_calculate_variable_length_int(du[i], vli);
 80029ac:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80029b0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80029b4:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 80029b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029bc:	f107 0210 	add.w	r2, r7, #16
 80029c0:	4611      	mov	r1, r2
 80029c2:	4618      	mov	r0, r3
 80029c4:	f7ff fbd7 	bl	8002176 <tjei_calculate_variable_length_int>

        assert(zero_count < 0x10);
 80029c8:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 80029cc:	2b0f      	cmp	r3, #15
 80029ce:	dd06      	ble.n	80029de <tjei_encode_and_write_MCU+0x2ca>
 80029d0:	4b47      	ldr	r3, [pc, #284]	@ (8002af0 <tjei_encode_and_write_MCU+0x3dc>)
 80029d2:	4a48      	ldr	r2, [pc, #288]	@ (8002af4 <tjei_encode_and_write_MCU+0x3e0>)
 80029d4:	f240 315a 	movw	r1, #858	@ 0x35a
 80029d8:	4847      	ldr	r0, [pc, #284]	@ (8002af8 <tjei_encode_and_write_MCU+0x3e4>)
 80029da:	f006 f8c9 	bl	8008b70 <__assert_func>
        assert(vli[1] <= 10);
 80029de:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80029e2:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 80029e6:	885b      	ldrh	r3, [r3, #2]
 80029e8:	2b0a      	cmp	r3, #10
 80029ea:	d906      	bls.n	80029fa <tjei_encode_and_write_MCU+0x2e6>
 80029ec:	4b43      	ldr	r3, [pc, #268]	@ (8002afc <tjei_encode_and_write_MCU+0x3e8>)
 80029ee:	4a41      	ldr	r2, [pc, #260]	@ (8002af4 <tjei_encode_and_write_MCU+0x3e0>)
 80029f0:	f240 315b 	movw	r1, #859	@ 0x35b
 80029f4:	4840      	ldr	r0, [pc, #256]	@ (8002af8 <tjei_encode_and_write_MCU+0x3e4>)
 80029f6:	f006 f8bb 	bl	8008b70 <__assert_func>

        uint16_t sym1 = (uint16_t)((uint16_t)zero_count << 4) | vli[1];
 80029fa:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	011b      	lsls	r3, r3, #4
 8002a02:	b29a      	uxth	r2, r3
 8002a04:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002a08:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8002a0c:	885b      	ldrh	r3, [r3, #2]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	f8a7 321e 	strh.w	r3, [r7, #542]	@ 0x21e

        assert(huff_ac_len[sym1] != 0);
 8002a14:	f8b7 321e 	ldrh.w	r3, [r7, #542]	@ 0x21e
 8002a18:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 8002a1c:	4413      	add	r3, r2
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d106      	bne.n	8002a32 <tjei_encode_and_write_MCU+0x31e>
 8002a24:	4b36      	ldr	r3, [pc, #216]	@ (8002b00 <tjei_encode_and_write_MCU+0x3ec>)
 8002a26:	4a33      	ldr	r2, [pc, #204]	@ (8002af4 <tjei_encode_and_write_MCU+0x3e0>)
 8002a28:	f240 315f 	movw	r1, #863	@ 0x35f
 8002a2c:	4832      	ldr	r0, [pc, #200]	@ (8002af8 <tjei_encode_and_write_MCU+0x3e4>)
 8002a2e:	f006 f89f 	bl	8008b70 <__assert_func>

        // Write symbol 1  --- (RUNLENGTH, SIZE)
        tjei_write_bits(state, bitbuffer, location, huff_ac_len[sym1], huff_ac_code[sym1]);
 8002a32:	f8b7 321e 	ldrh.w	r3, [r7, #542]	@ 0x21e
 8002a36:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 8002a3a:	4413      	add	r3, r2
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	4619      	mov	r1, r3
 8002a40:	f8b7 321e 	ldrh.w	r3, [r7, #542]	@ 0x21e
 8002a44:	005b      	lsls	r3, r3, #1
 8002a46:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 8002a4a:	4413      	add	r3, r2
 8002a4c:	881b      	ldrh	r3, [r3, #0]
 8002a4e:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 8002a52:	f5a2 700b 	sub.w	r0, r2, #556	@ 0x22c
 8002a56:	9300      	str	r3, [sp, #0]
 8002a58:	460b      	mov	r3, r1
 8002a5a:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8002a5e:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 8002a62:	6800      	ldr	r0, [r0, #0]
 8002a64:	f7ff fbbe 	bl	80021e4 <tjei_write_bits>
        // Write symbol 2  --- (AMPLITUDE)
        tjei_write_bits(state, bitbuffer, location, vli[1], vli[0]);
 8002a68:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002a6c:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8002a70:	885a      	ldrh	r2, [r3, #2]
 8002a72:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002a76:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8002a7a:	881b      	ldrh	r3, [r3, #0]
 8002a7c:	f507 710e 	add.w	r1, r7, #568	@ 0x238
 8002a80:	f5a1 700b 	sub.w	r0, r1, #556	@ 0x22c
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	4613      	mov	r3, r2
 8002a88:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8002a8c:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 8002a90:	6800      	ldr	r0, [r0, #0]
 8002a92:	f7ff fba7 	bl	80021e4 <tjei_write_bits>
    for ( int i = 1; i <= last_non_zero_i; ++i ) {
 8002a96:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 8002aa0:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 8002aa4:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	f77f af49 	ble.w	8002940 <tjei_encode_and_write_MCU+0x22c>
    }

    if (last_non_zero_i != 63) {
 8002aae:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 8002ab2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ab4:	d014      	beq.n	8002ae0 <tjei_encode_and_write_MCU+0x3cc>
        // write EOB HUFF(00,00)
        tjei_write_bits(state, bitbuffer, location, huff_ac_len[0], huff_ac_code[0]);
 8002ab6:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	4619      	mov	r1, r3
 8002abe:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8002ac2:	881b      	ldrh	r3, [r3, #0]
 8002ac4:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 8002ac8:	f5a2 700b 	sub.w	r0, r2, #556	@ 0x22c
 8002acc:	9300      	str	r3, [sp, #0]
 8002ace:	460b      	mov	r3, r1
 8002ad0:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8002ad4:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 8002ad8:	6800      	ldr	r0, [r0, #0]
 8002ada:	f7ff fb83 	bl	80021e4 <tjei_write_bits>
    }
    return;
 8002ade:	bf00      	nop
 8002ae0:	bf00      	nop
}
 8002ae2:	f507 770f 	add.w	r7, r7, #572	@ 0x23c
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd90      	pop	{r4, r7, pc}
 8002aea:	bf00      	nop
 8002aec:	0800a8e8 	.word	0x0800a8e8
 8002af0:	0800a4ec 	.word	0x0800a4ec
 8002af4:	0800a990 	.word	0x0800a990
 8002af8:	0800a4ac 	.word	0x0800a4ac
 8002afc:	0800a500 	.word	0x0800a500
 8002b00:	0800a510 	.word	0x0800a510

08002b04 <tjei_huff_expand>:
};
#endif

// Set up huffman tables in state.
static void tjei_huff_expand(TJEState* state)
{
 8002b04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002b08:	f6ad 4d4c 	subw	sp, sp, #3148	@ 0xc4c
 8002b0c:	af04      	add	r7, sp, #16
 8002b0e:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002b12:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002b16:	6018      	str	r0, [r3, #0]
    assert(state);
 8002b18:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002b1c:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d106      	bne.n	8002b34 <tjei_huff_expand+0x30>
 8002b26:	4b9e      	ldr	r3, [pc, #632]	@ (8002da0 <tjei_huff_expand+0x29c>)
 8002b28:	4a9e      	ldr	r2, [pc, #632]	@ (8002da4 <tjei_huff_expand+0x2a0>)
 8002b2a:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8002b2e:	489e      	ldr	r0, [pc, #632]	@ (8002da8 <tjei_huff_expand+0x2a4>)
 8002b30:	f006 f81e 	bl	8008b70 <__assert_func>

    state->ht_bits[TJEI_LUMA_DC]   = tjei_default_ht_luma_dc_len;
 8002b34:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002b38:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a9b      	ldr	r2, [pc, #620]	@ (8002dac <tjei_huff_expand+0x2a8>)
 8002b40:	f8c3 2c04 	str.w	r2, [r3, #3076]	@ 0xc04
    state->ht_bits[TJEI_LUMA_AC]   = tjei_default_ht_luma_ac_len;
 8002b44:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002b48:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a98      	ldr	r2, [pc, #608]	@ (8002db0 <tjei_huff_expand+0x2ac>)
 8002b50:	f8c3 2c08 	str.w	r2, [r3, #3080]	@ 0xc08
    state->ht_bits[TJEI_CHROMA_DC] = tjei_default_ht_chroma_dc_len;
 8002b54:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002b58:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a95      	ldr	r2, [pc, #596]	@ (8002db4 <tjei_huff_expand+0x2b0>)
 8002b60:	f8c3 2c0c 	str.w	r2, [r3, #3084]	@ 0xc0c
    state->ht_bits[TJEI_CHROMA_AC] = tjei_default_ht_chroma_ac_len;
 8002b64:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002b68:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a92      	ldr	r2, [pc, #584]	@ (8002db8 <tjei_huff_expand+0x2b4>)
 8002b70:	f8c3 2c10 	str.w	r2, [r3, #3088]	@ 0xc10

    state->ht_vals[TJEI_LUMA_DC]   = tjei_default_ht_luma_dc;
 8002b74:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002b78:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a8f      	ldr	r2, [pc, #572]	@ (8002dbc <tjei_huff_expand+0x2b8>)
 8002b80:	f8c3 2c14 	str.w	r2, [r3, #3092]	@ 0xc14
    state->ht_vals[TJEI_LUMA_AC]   = tjei_default_ht_luma_ac;
 8002b84:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002b88:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a8c      	ldr	r2, [pc, #560]	@ (8002dc0 <tjei_huff_expand+0x2bc>)
 8002b90:	f8c3 2c18 	str.w	r2, [r3, #3096]	@ 0xc18
    state->ht_vals[TJEI_CHROMA_DC] = tjei_default_ht_chroma_dc;
 8002b94:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002b98:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a89      	ldr	r2, [pc, #548]	@ (8002dc4 <tjei_huff_expand+0x2c0>)
 8002ba0:	f8c3 2c1c 	str.w	r2, [r3, #3100]	@ 0xc1c
    state->ht_vals[TJEI_CHROMA_AC] = tjei_default_ht_chroma_ac;
 8002ba4:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002ba8:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a86      	ldr	r2, [pc, #536]	@ (8002dc8 <tjei_huff_expand+0x2c4>)
 8002bb0:	f8c3 2c20 	str.w	r2, [r3, #3104]	@ 0xc20

    // How many codes in total for each of LUMA_(DC|AC) and CHROMA_(DC|AC)
    int32_t spec_tables_len[4] = { 0 };
 8002bb4:	f507 6341 	add.w	r3, r7, #3088	@ 0xc10
 8002bb8:	2200      	movs	r2, #0
 8002bba:	601a      	str	r2, [r3, #0]
 8002bbc:	605a      	str	r2, [r3, #4]
 8002bbe:	609a      	str	r2, [r3, #8]
 8002bc0:	60da      	str	r2, [r3, #12]

    for ( int i = 0; i < 4; ++i ) {
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	f8c7 3c34 	str.w	r3, [r7, #3124]	@ 0xc34
 8002bc8:	e032      	b.n	8002c30 <tjei_huff_expand+0x12c>
        for ( int k = 0; k < 16; ++k ) {
 8002bca:	2300      	movs	r3, #0
 8002bcc:	f8c7 3c30 	str.w	r3, [r7, #3120]	@ 0xc30
 8002bd0:	e025      	b.n	8002c1e <tjei_huff_expand+0x11a>
            spec_tables_len[i] += state->ht_bits[i][k];
 8002bd2:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 8002bdc:	443b      	add	r3, r7
 8002bde:	f853 2c28 	ldr.w	r2, [r3, #-40]
 8002be2:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002be6:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002bea:	6819      	ldr	r1, [r3, #0]
 8002bec:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 8002bf0:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	440b      	add	r3, r1
 8002bf8:	6859      	ldr	r1, [r3, #4]
 8002bfa:	f8d7 3c30 	ldr.w	r3, [r7, #3120]	@ 0xc30
 8002bfe:	440b      	add	r3, r1
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	441a      	add	r2, r3
 8002c04:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 8002c0e:	443b      	add	r3, r7
 8002c10:	f843 2c28 	str.w	r2, [r3, #-40]
        for ( int k = 0; k < 16; ++k ) {
 8002c14:	f8d7 3c30 	ldr.w	r3, [r7, #3120]	@ 0xc30
 8002c18:	3301      	adds	r3, #1
 8002c1a:	f8c7 3c30 	str.w	r3, [r7, #3120]	@ 0xc30
 8002c1e:	f8d7 3c30 	ldr.w	r3, [r7, #3120]	@ 0xc30
 8002c22:	2b0f      	cmp	r3, #15
 8002c24:	ddd5      	ble.n	8002bd2 <tjei_huff_expand+0xce>
    for ( int i = 0; i < 4; ++i ) {
 8002c26:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 8002c2a:	3301      	adds	r3, #1
 8002c2c:	f8c7 3c34 	str.w	r3, [r7, #3124]	@ 0xc34
 8002c30:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 8002c34:	2b03      	cmp	r3, #3
 8002c36:	ddc8      	ble.n	8002bca <tjei_huff_expand+0xc6>
    }

    // Fill out the extended tables..
    uint8_t huffsize[4][257];
    uint16_t huffcode[4][256];
    for ( int i = 0; i < 4; ++i ) {
 8002c38:	2300      	movs	r3, #0
 8002c3a:	f8c7 3c2c 	str.w	r3, [r7, #3116]	@ 0xc2c
 8002c3e:	e04a      	b.n	8002cd6 <tjei_huff_expand+0x1d2>
        assert (256 >= spec_tables_len[i]);
 8002c40:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 8002c4a:	443b      	add	r3, r7
 8002c4c:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8002c50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c54:	dd06      	ble.n	8002c64 <tjei_huff_expand+0x160>
 8002c56:	4b5d      	ldr	r3, [pc, #372]	@ (8002dcc <tjei_huff_expand+0x2c8>)
 8002c58:	4a52      	ldr	r2, [pc, #328]	@ (8002da4 <tjei_huff_expand+0x2a0>)
 8002c5a:	f240 3199 	movw	r1, #921	@ 0x399
 8002c5e:	4852      	ldr	r0, [pc, #328]	@ (8002da8 <tjei_huff_expand+0x2a4>)
 8002c60:	f005 ff86 	bl	8008b70 <__assert_func>
        tjei_huff_get_code_lengths(huffsize[i], state->ht_bits[i]);
 8002c64:	f607 010c 	addw	r1, r7, #2060	@ 0x80c
 8002c68:	f8d7 2c2c 	ldr.w	r2, [r7, #3116]	@ 0xc2c
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	021b      	lsls	r3, r3, #8
 8002c70:	4413      	add	r3, r2
 8002c72:	18c8      	adds	r0, r1, r3
 8002c74:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002c78:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8002c82:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	4413      	add	r3, r2
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	f7ff f9bb 	bl	8002008 <tjei_huff_get_code_lengths>
        tjei_huff_get_codes(huffcode[i], huffsize[i], spec_tables_len[i]);
 8002c92:	f107 020c 	add.w	r2, r7, #12
 8002c96:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8002c9a:	025b      	lsls	r3, r3, #9
 8002c9c:	18d0      	adds	r0, r2, r3
 8002c9e:	f607 010c 	addw	r1, r7, #2060	@ 0x80c
 8002ca2:	f8d7 2c2c 	ldr.w	r2, [r7, #3116]	@ 0xc2c
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	021b      	lsls	r3, r3, #8
 8002caa:	4413      	add	r3, r2
 8002cac:	4419      	add	r1, r3
 8002cae:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 8002cb8:	443b      	add	r3, r7
 8002cba:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8002cbe:	17da      	asrs	r2, r3, #31
 8002cc0:	4698      	mov	r8, r3
 8002cc2:	4691      	mov	r9, r2
 8002cc4:	4642      	mov	r2, r8
 8002cc6:	464b      	mov	r3, r9
 8002cc8:	f7ff f9d2 	bl	8002070 <tjei_huff_get_codes>
    for ( int i = 0; i < 4; ++i ) {
 8002ccc:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	f8c7 3c2c 	str.w	r3, [r7, #3116]	@ 0xc2c
 8002cd6:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8002cda:	2b03      	cmp	r3, #3
 8002cdc:	ddb0      	ble.n	8002c40 <tjei_huff_expand+0x13c>
    }
    for ( int i = 0; i < 4; ++i ) {
 8002cde:	2300      	movs	r3, #0
 8002ce0:	f8c7 3c28 	str.w	r3, [r7, #3112]	@ 0xc28
 8002ce4:	e051      	b.n	8002d8a <tjei_huff_expand+0x286>
        int64_t count = spec_tables_len[i];
 8002ce6:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 8002cf0:	443b      	add	r3, r7
 8002cf2:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8002cf6:	17da      	asrs	r2, r3, #31
 8002cf8:	461c      	mov	r4, r3
 8002cfa:	4615      	mov	r5, r2
 8002cfc:	f507 6342 	add.w	r3, r7, #3104	@ 0xc20
 8002d00:	e9c3 4500 	strd	r4, r5, [r3]
        tjei_huff_get_extended(state->ehuffsize[i],
 8002d04:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002d08:	f6a3 4134 	subw	r1, r3, #3124	@ 0xc34
 8002d0c:	f8d7 2c28 	ldr.w	r2, [r7, #3112]	@ 0xc28
 8002d10:	4613      	mov	r3, r2
 8002d12:	021b      	lsls	r3, r3, #8
 8002d14:	4413      	add	r3, r2
 8002d16:	680a      	ldr	r2, [r1, #0]
 8002d18:	18d0      	adds	r0, r2, r3
                               state->ehuffcode[i],
 8002d1a:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002d1e:	f6a3 4234 	subw	r2, r3, #3124	@ 0xc34
 8002d22:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002d26:	3302      	adds	r3, #2
 8002d28:	025b      	lsls	r3, r3, #9
 8002d2a:	6812      	ldr	r2, [r2, #0]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	1d1e      	adds	r6, r3, #4
        tjei_huff_get_extended(state->ehuffsize[i],
 8002d30:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002d34:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002d3e:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	4413      	add	r3, r2
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	603b      	str	r3, [r7, #0]
 8002d4a:	f607 010c 	addw	r1, r7, #2060	@ 0x80c
 8002d4e:	f8d7 2c28 	ldr.w	r2, [r7, #3112]	@ 0xc28
 8002d52:	4613      	mov	r3, r2
 8002d54:	021b      	lsls	r3, r3, #8
 8002d56:	4413      	add	r3, r2
 8002d58:	eb01 0c03 	add.w	ip, r1, r3
 8002d5c:	f107 020c 	add.w	r2, r7, #12
 8002d60:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002d64:	025b      	lsls	r3, r3, #9
 8002d66:	18d1      	adds	r1, r2, r3
 8002d68:	f507 6e42 	add.w	lr, r7, #3104	@ 0xc20
 8002d6c:	e9de 2300 	ldrd	r2, r3, [lr]
 8002d70:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002d74:	9100      	str	r1, [sp, #0]
 8002d76:	4663      	mov	r3, ip
 8002d78:	683a      	ldr	r2, [r7, #0]
 8002d7a:	4631      	mov	r1, r6
 8002d7c:	f7ff f9c8 	bl	8002110 <tjei_huff_get_extended>
    for ( int i = 0; i < 4; ++i ) {
 8002d80:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002d84:	3301      	adds	r3, #1
 8002d86:	f8c7 3c28 	str.w	r3, [r7, #3112]	@ 0xc28
 8002d8a:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002d8e:	2b03      	cmp	r3, #3
 8002d90:	dda9      	ble.n	8002ce6 <tjei_huff_expand+0x1e2>
                               state->ht_vals[i],
                               &huffsize[i][0],
                               &huffcode[i][0], count);
    }
}
 8002d92:	bf00      	nop
 8002d94:	bf00      	nop
 8002d96:	f607 473c 	addw	r7, r7, #3132	@ 0xc3c
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002da0:	0800a528 	.word	0x0800a528
 8002da4:	0800a9ac 	.word	0x0800a9ac
 8002da8:	0800a4ac 	.word	0x0800a4ac
 8002dac:	0800a748 	.word	0x0800a748
 8002db0:	0800a780 	.word	0x0800a780
 8002db4:	0800a764 	.word	0x0800a764
 8002db8:	0800a834 	.word	0x0800a834
 8002dbc:	0800a758 	.word	0x0800a758
 8002dc0:	0800a790 	.word	0x0800a790
 8002dc4:	0800a774 	.word	0x0800a774
 8002dc8:	0800a844 	.word	0x0800a844
 8002dcc:	0800a530 	.word	0x0800a530

08002dd0 <tjei_encode_main>:
static int tjei_encode_main(TJEState* state,
                            const unsigned char* src_data,
                            const int width,
                            const int height,
                            const int src_num_components)
{
 8002dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dd2:	f2ad 5dfc 	subw	sp, sp, #1532	@ 0x5fc
 8002dd6:	af06      	add	r7, sp, #24
 8002dd8:	f507 64bc 	add.w	r4, r7, #1504	@ 0x5e0
 8002ddc:	f2a4 54cc 	subw	r4, r4, #1484	@ 0x5cc
 8002de0:	6020      	str	r0, [r4, #0]
 8002de2:	f507 60bc 	add.w	r0, r7, #1504	@ 0x5e0
 8002de6:	f5a0 60ba 	sub.w	r0, r0, #1488	@ 0x5d0
 8002dea:	6001      	str	r1, [r0, #0]
 8002dec:	f507 61bc 	add.w	r1, r7, #1504	@ 0x5e0
 8002df0:	f2a1 51d4 	subw	r1, r1, #1492	@ 0x5d4
 8002df4:	600a      	str	r2, [r1, #0]
 8002df6:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8002dfa:	f5a2 62bb 	sub.w	r2, r2, #1496	@ 0x5d8
 8002dfe:	6013      	str	r3, [r2, #0]
    if (src_num_components != 3 && src_num_components != 4) {
 8002e00:	f8d7 35f8 	ldr.w	r3, [r7, #1528]	@ 0x5f8
 8002e04:	2b03      	cmp	r3, #3
 8002e06:	d006      	beq.n	8002e16 <tjei_encode_main+0x46>
 8002e08:	f8d7 35f8 	ldr.w	r3, [r7, #1528]	@ 0x5f8
 8002e0c:	2b04      	cmp	r3, #4
 8002e0e:	d002      	beq.n	8002e16 <tjei_encode_main+0x46>
        return 0;
 8002e10:	2300      	movs	r3, #0
 8002e12:	f000 bd61 	b.w	80038d8 <tjei_encode_main+0xb08>
    }

    if (width > 0xffff || height > 0xffff) {
 8002e16:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e1a:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e24:	da07      	bge.n	8002e36 <tjei_encode_main+0x66>
 8002e26:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e2a:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e34:	db02      	blt.n	8002e3c <tjei_encode_main+0x6c>
        return 0;
 8002e36:	2300      	movs	r3, #0
 8002e38:	f000 bd4e 	b.w	80038d8 <tjei_encode_main+0xb08>
        1.0f, 1.387039845f, 1.306562965f, 1.175875602f,
        1.0f, 0.785694958f, 0.541196100f, 0.275899379f
    };

    // build (de)quantization tables
    for(int y=0; y<8; y++) {
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	f8c7 35dc 	str.w	r3, [r7, #1500]	@ 0x5dc
 8002e42:	e09c      	b.n	8002f7e <tjei_encode_main+0x1ae>
        for(int x=0; x<8; x++) {
 8002e44:	2300      	movs	r3, #0
 8002e46:	f8c7 35d8 	str.w	r3, [r7, #1496]	@ 0x5d8
 8002e4a:	e08e      	b.n	8002f6a <tjei_encode_main+0x19a>
            int i = y*8 + x;
 8002e4c:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002e50:	00db      	lsls	r3, r3, #3
 8002e52:	f8d7 25d8 	ldr.w	r2, [r7, #1496]	@ 0x5d8
 8002e56:	4413      	add	r3, r2
 8002e58:	f8c7 359c 	str.w	r3, [r7, #1436]	@ 0x59c
            pqt.luma[y*8+x] = 1.0f / (8 * aan_scales[x] * aan_scales[y] * state->qt_luma[tjei_zig_zag[i]]);
 8002e5c:	4ac5      	ldr	r2, [pc, #788]	@ (8003174 <tjei_encode_main+0x3a4>)
 8002e5e:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002e62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e66:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7fd fab8 	bl	80003e0 <__aeabi_fmul>
 8002e70:	4603      	mov	r3, r0
 8002e72:	4618      	mov	r0, r3
 8002e74:	4abf      	ldr	r2, [pc, #764]	@ (8003174 <tjei_encode_main+0x3a4>)
 8002e76:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002e7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e7e:	4619      	mov	r1, r3
 8002e80:	f7fd faae 	bl	80003e0 <__aeabi_fmul>
 8002e84:	4603      	mov	r3, r0
 8002e86:	461c      	mov	r4, r3
 8002e88:	4abb      	ldr	r2, [pc, #748]	@ (8003178 <tjei_encode_main+0x3a8>)
 8002e8a:	f8d7 359c 	ldr.w	r3, [r7, #1436]	@ 0x59c
 8002e8e:	4413      	add	r3, r2
 8002e90:	781b      	ldrb	r3, [r3, #0]
 8002e92:	461a      	mov	r2, r3
 8002e94:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e98:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4413      	add	r3, r2
 8002ea0:	f893 3c24 	ldrb.w	r3, [r3, #3108]	@ 0xc24
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7fd fa47 	bl	8000338 <__aeabi_i2f>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	4619      	mov	r1, r3
 8002eae:	4620      	mov	r0, r4
 8002eb0:	f7fd fa96 	bl	80003e0 <__aeabi_fmul>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002ebc:	00da      	lsls	r2, r3, #3
 8002ebe:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002ec2:	18d4      	adds	r4, r2, r3
 8002ec4:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002ec8:	f7fd fb3e 	bl	8000548 <__aeabi_fdiv>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	4619      	mov	r1, r3
 8002ed0:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002ed4:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8002ed8:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 8002edc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            pqt.chroma[y*8+x] = 1.0f / (8 * aan_scales[x] * aan_scales[y] * state->qt_chroma[tjei_zig_zag[i]]);
 8002ee0:	4aa4      	ldr	r2, [pc, #656]	@ (8003174 <tjei_encode_main+0x3a4>)
 8002ee2:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002ee6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eea:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f7fd fa76 	bl	80003e0 <__aeabi_fmul>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	4a9e      	ldr	r2, [pc, #632]	@ (8003174 <tjei_encode_main+0x3a4>)
 8002efa:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f02:	4619      	mov	r1, r3
 8002f04:	f7fd fa6c 	bl	80003e0 <__aeabi_fmul>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	461c      	mov	r4, r3
 8002f0c:	4a9a      	ldr	r2, [pc, #616]	@ (8003178 <tjei_encode_main+0x3a8>)
 8002f0e:	f8d7 359c 	ldr.w	r3, [r7, #1436]	@ 0x59c
 8002f12:	4413      	add	r3, r2
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	461a      	mov	r2, r3
 8002f18:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002f1c:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4413      	add	r3, r2
 8002f24:	f893 3c64 	ldrb.w	r3, [r3, #3172]	@ 0xc64
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7fd fa05 	bl	8000338 <__aeabi_i2f>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	4619      	mov	r1, r3
 8002f32:	4620      	mov	r0, r4
 8002f34:	f7fd fa54 	bl	80003e0 <__aeabi_fmul>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002f40:	00da      	lsls	r2, r3, #3
 8002f42:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002f46:	18d4      	adds	r4, r2, r3
 8002f48:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002f4c:	f7fd fafc 	bl	8000548 <__aeabi_fdiv>
 8002f50:	4603      	mov	r3, r0
 8002f52:	461a      	mov	r2, r3
 8002f54:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002f58:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8002f5c:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
        for(int x=0; x<8; x++) {
 8002f60:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002f64:	3301      	adds	r3, #1
 8002f66:	f8c7 35d8 	str.w	r3, [r7, #1496]	@ 0x5d8
 8002f6a:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002f6e:	2b07      	cmp	r3, #7
 8002f70:	f77f af6c 	ble.w	8002e4c <tjei_encode_main+0x7c>
    for(int y=0; y<8; y++) {
 8002f74:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002f78:	3301      	adds	r3, #1
 8002f7a:	f8c7 35dc 	str.w	r3, [r7, #1500]	@ 0x5dc
 8002f7e:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002f82:	2b07      	cmp	r3, #7
 8002f84:	f77f af5e 	ble.w	8002e44 <tjei_encode_main+0x74>
#endif

    { // Write header
        TJEJPEGHeader header;
        // JFIF header.
        header.SOI = tjei_be_word(0xffd8);  // Sequential DCT
 8002f88:	f64f 70d8 	movw	r0, #65496	@ 0xffd8
 8002f8c:	f7fe ff05 	bl	8001d9a <tjei_be_word>
 8002f90:	4603      	mov	r3, r0
 8002f92:	461a      	mov	r2, r3
 8002f94:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002f98:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002f9c:	801a      	strh	r2, [r3, #0]
        header.APP0 = tjei_be_word(0xffe0);
 8002f9e:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8002fa2:	f7fe fefa 	bl	8001d9a <tjei_be_word>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	461a      	mov	r2, r3
 8002faa:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002fae:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002fb2:	805a      	strh	r2, [r3, #2]

        uint16_t jfif_len = sizeof(TJEJPEGHeader) - 4 /*SOI & APP0 markers*/;
 8002fb4:	2310      	movs	r3, #16
 8002fb6:	f8a7 35b2 	strh.w	r3, [r7, #1458]	@ 0x5b2
        header.jfif_len = tjei_be_word(jfif_len);
 8002fba:	f8b7 35b2 	ldrh.w	r3, [r7, #1458]	@ 0x5b2
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f7fe feeb 	bl	8001d9a <tjei_be_word>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002fcc:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002fd0:	809a      	strh	r2, [r3, #4]
        memcpy(header.jfif_id, (void*)tjeik_jfif_id, 5);
 8002fd2:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002fd6:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002fda:	4a68      	ldr	r2, [pc, #416]	@ (800317c <tjei_encode_main+0x3ac>)
 8002fdc:	3306      	adds	r3, #6
 8002fde:	6810      	ldr	r0, [r2, #0]
 8002fe0:	6018      	str	r0, [r3, #0]
 8002fe2:	7912      	ldrb	r2, [r2, #4]
 8002fe4:	711a      	strb	r2, [r3, #4]
        header.version = tjei_be_word(0x0102);
 8002fe6:	f44f 7081 	mov.w	r0, #258	@ 0x102
 8002fea:	f7fe fed6 	bl	8001d9a <tjei_be_word>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002ff6:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002ffa:	f8a3 200b 	strh.w	r2, [r3, #11]
        header.units = 0x01;  // Dots-per-inch
 8002ffe:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003002:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8003006:	2201      	movs	r2, #1
 8003008:	735a      	strb	r2, [r3, #13]
        header.x_density = tjei_be_word(0x0060);  // 96 DPI
 800300a:	2060      	movs	r0, #96	@ 0x60
 800300c:	f7fe fec5 	bl	8001d9a <tjei_be_word>
 8003010:	4603      	mov	r3, r0
 8003012:	461a      	mov	r2, r3
 8003014:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003018:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 800301c:	81da      	strh	r2, [r3, #14]
        header.y_density = tjei_be_word(0x0060);  // 96 DPI
 800301e:	2060      	movs	r0, #96	@ 0x60
 8003020:	f7fe febb 	bl	8001d9a <tjei_be_word>
 8003024:	4603      	mov	r3, r0
 8003026:	461a      	mov	r2, r3
 8003028:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800302c:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8003030:	821a      	strh	r2, [r3, #16]
        header.x_thumb = 0;
 8003032:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003036:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 800303a:	2200      	movs	r2, #0
 800303c:	749a      	strb	r2, [r3, #18]
        header.y_thumb = 0;
 800303e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003042:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8003046:	2200      	movs	r2, #0
 8003048:	74da      	strb	r2, [r3, #19]
        tjei_write(state, &header, sizeof(TJEJPEGHeader), 1);
 800304a:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 800304e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003052:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 8003056:	2301      	movs	r3, #1
 8003058:	2214      	movs	r2, #20
 800305a:	6800      	ldr	r0, [r0, #0]
 800305c:	f7fe feb2 	bl	8001dc4 <tjei_write>
    }
    {  // Write comment
        TJEJPEGComment com;
        uint16_t com_len = 2 + sizeof(tjeik_com_str) - 1;
 8003060:	231e      	movs	r3, #30
 8003062:	f8a7 35b0 	strh.w	r3, [r7, #1456]	@ 0x5b0
        // Comment
        com.com = tjei_be_word(0xfffe);
 8003066:	f64f 70fe 	movw	r0, #65534	@ 0xfffe
 800306a:	f7fe fe96 	bl	8001d9a <tjei_be_word>
 800306e:	4603      	mov	r3, r0
 8003070:	461a      	mov	r2, r3
 8003072:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003076:	f2a3 53c4 	subw	r3, r3, #1476	@ 0x5c4
 800307a:	801a      	strh	r2, [r3, #0]
        com.com_len = tjei_be_word(com_len);
 800307c:	f8b7 35b0 	ldrh.w	r3, [r7, #1456]	@ 0x5b0
 8003080:	4618      	mov	r0, r3
 8003082:	f7fe fe8a 	bl	8001d9a <tjei_be_word>
 8003086:	4603      	mov	r3, r0
 8003088:	461a      	mov	r2, r3
 800308a:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800308e:	f2a3 53c4 	subw	r3, r3, #1476	@ 0x5c4
 8003092:	805a      	strh	r2, [r3, #2]
        memcpy(com.com_str, (void*)tjeik_com_str, sizeof(tjeik_com_str)-1);
 8003094:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003098:	f2a3 53c4 	subw	r3, r3, #1476	@ 0x5c4
 800309c:	4a38      	ldr	r2, [pc, #224]	@ (8003180 <tjei_encode_main+0x3b0>)
 800309e:	1d1c      	adds	r4, r3, #4
 80030a0:	4615      	mov	r5, r2
 80030a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80030a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030a6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80030aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        tjei_write(state, &com, sizeof(TJEJPEGComment), 1);
 80030ae:	f107 011c 	add.w	r1, r7, #28
 80030b2:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80030b6:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 80030ba:	2301      	movs	r3, #1
 80030bc:	2220      	movs	r2, #32
 80030be:	6800      	ldr	r0, [r0, #0]
 80030c0:	f7fe fe80 	bl	8001dc4 <tjei_write>
    }

    // Write quantization tables.
    tjei_write_DQT(state, state->qt_luma, 0x00);
 80030c4:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80030c8:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f603 4124 	addw	r1, r3, #3108	@ 0xc24
 80030d2:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80030d6:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80030da:	2200      	movs	r2, #0
 80030dc:	6818      	ldr	r0, [r3, #0]
 80030de:	f7fe fed9 	bl	8001e94 <tjei_write_DQT>
    tjei_write_DQT(state, state->qt_chroma, 0x01);
 80030e2:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80030e6:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f603 4164 	addw	r1, r3, #3172	@ 0xc64
 80030f0:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80030f4:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80030f8:	2201      	movs	r2, #1
 80030fa:	6818      	ldr	r0, [r3, #0]
 80030fc:	f7fe feca 	bl	8001e94 <tjei_write_DQT>

    {  // Write the frame marker.
        TJEFrameHeader header;
        header.SOF = tjei_be_word(0xffc0);
 8003100:	f64f 70c0 	movw	r0, #65472	@ 0xffc0
 8003104:	f7fe fe49 	bl	8001d9a <tjei_be_word>
 8003108:	4603      	mov	r3, r0
 800310a:	461a      	mov	r2, r3
 800310c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003110:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 8003114:	801a      	strh	r2, [r3, #0]
        header.len = tjei_be_word(8 + 3 * 3);
 8003116:	2011      	movs	r0, #17
 8003118:	f7fe fe3f 	bl	8001d9a <tjei_be_word>
 800311c:	4603      	mov	r3, r0
 800311e:	461a      	mov	r2, r3
 8003120:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003124:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 8003128:	805a      	strh	r2, [r3, #2]
        header.precision = 8;
 800312a:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800312e:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 8003132:	2208      	movs	r2, #8
 8003134:	711a      	strb	r2, [r3, #4]
        assert(width <= 0xffff);
 8003136:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800313a:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003144:	db06      	blt.n	8003154 <tjei_encode_main+0x384>
 8003146:	4b0f      	ldr	r3, [pc, #60]	@ (8003184 <tjei_encode_main+0x3b4>)
 8003148:	4a0f      	ldr	r2, [pc, #60]	@ (8003188 <tjei_encode_main+0x3b8>)
 800314a:	f44f 717d 	mov.w	r1, #1012	@ 0x3f4
 800314e:	480f      	ldr	r0, [pc, #60]	@ (800318c <tjei_encode_main+0x3bc>)
 8003150:	f005 fd0e 	bl	8008b70 <__assert_func>
        assert(height <= 0xffff);
 8003154:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003158:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003162:	db17      	blt.n	8003194 <tjei_encode_main+0x3c4>
 8003164:	4b0a      	ldr	r3, [pc, #40]	@ (8003190 <tjei_encode_main+0x3c0>)
 8003166:	4a08      	ldr	r2, [pc, #32]	@ (8003188 <tjei_encode_main+0x3b8>)
 8003168:	f240 31f5 	movw	r1, #1013	@ 0x3f5
 800316c:	4807      	ldr	r0, [pc, #28]	@ (800318c <tjei_encode_main+0x3bc>)
 800316e:	f005 fcff 	bl	8008b70 <__assert_func>
 8003172:	bf00      	nop
 8003174:	0800a9c0 	.word	0x0800a9c0
 8003178:	0800a8e8 	.word	0x0800a8e8
 800317c:	0800a928 	.word	0x0800a928
 8003180:	0800a930 	.word	0x0800a930
 8003184:	0800a54c 	.word	0x0800a54c
 8003188:	0800a9e0 	.word	0x0800a9e0
 800318c:	0800a4ac 	.word	0x0800a4ac
 8003190:	0800a55c 	.word	0x0800a55c
        header.width = tjei_be_word((uint16_t)width);
 8003194:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003198:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	b29b      	uxth	r3, r3
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7fe fdfa 	bl	8001d9a <tjei_be_word>
 80031a6:	4603      	mov	r3, r0
 80031a8:	461a      	mov	r2, r3
 80031aa:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80031ae:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 80031b2:	f8a3 2007 	strh.w	r2, [r3, #7]
        header.height = tjei_be_word((uint16_t)height);
 80031b6:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80031ba:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7fe fde9 	bl	8001d9a <tjei_be_word>
 80031c8:	4603      	mov	r3, r0
 80031ca:	461a      	mov	r2, r3
 80031cc:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80031d0:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 80031d4:	f8a3 2005 	strh.w	r2, [r3, #5]
        header.num_components = 3;
 80031d8:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80031dc:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 80031e0:	2203      	movs	r2, #3
 80031e2:	725a      	strb	r2, [r3, #9]
        uint8_t tables[3] = {
 80031e4:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80031e8:	f5a3 63b1 	sub.w	r3, r3, #1416	@ 0x588
 80031ec:	4aa9      	ldr	r2, [pc, #676]	@ (8003494 <tjei_encode_main+0x6c4>)
 80031ee:	6812      	ldr	r2, [r2, #0]
 80031f0:	4611      	mov	r1, r2
 80031f2:	8019      	strh	r1, [r3, #0]
 80031f4:	3302      	adds	r3, #2
 80031f6:	0c12      	lsrs	r2, r2, #16
 80031f8:	701a      	strb	r2, [r3, #0]
            0,  // Luma component gets luma table (see tjei_write_DQT call above.)
            1,  // Chroma component gets chroma table
            1,  // Chroma component gets chroma table
        };
        for (int i = 0; i < 3; ++i) {
 80031fa:	2300      	movs	r3, #0
 80031fc:	f8c7 35d4 	str.w	r3, [r7, #1492]	@ 0x5d4
 8003200:	e035      	b.n	800326e <tjei_encode_main+0x49e>
            TJEComponentSpec spec;
            spec.component_id = (uint8_t)(i + 1);  // No particular reason. Just 1, 2, 3.
 8003202:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 8003206:	b2db      	uxtb	r3, r3
 8003208:	3301      	adds	r3, #1
 800320a:	b2da      	uxtb	r2, r3
 800320c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003210:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 8003214:	701a      	strb	r2, [r3, #0]
            spec.sampling_factors = (uint8_t)0x11;
 8003216:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800321a:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 800321e:	2211      	movs	r2, #17
 8003220:	705a      	strb	r2, [r3, #1]
            spec.qt = tables[i];
 8003222:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003226:	f5a3 62b1 	sub.w	r2, r3, #1416	@ 0x588
 800322a:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 800322e:	4413      	add	r3, r2
 8003230:	781a      	ldrb	r2, [r3, #0]
 8003232:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003236:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 800323a:	709a      	strb	r2, [r3, #2]

            header.component_spec[i] = spec;
 800323c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003240:	f2a3 5184 	subw	r1, r3, #1412	@ 0x584
 8003244:	f8d7 25d4 	ldr.w	r2, [r7, #1492]	@ 0x5d4
 8003248:	4613      	mov	r3, r2
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	4413      	add	r3, r2
 800324e:	440b      	add	r3, r1
 8003250:	3308      	adds	r3, #8
 8003252:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8003256:	f2a2 528c 	subw	r2, r2, #1420	@ 0x58c
 800325a:	3302      	adds	r3, #2
 800325c:	8811      	ldrh	r1, [r2, #0]
 800325e:	7892      	ldrb	r2, [r2, #2]
 8003260:	8019      	strh	r1, [r3, #0]
 8003262:	709a      	strb	r2, [r3, #2]
        for (int i = 0; i < 3; ++i) {
 8003264:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 8003268:	3301      	adds	r3, #1
 800326a:	f8c7 35d4 	str.w	r3, [r7, #1492]	@ 0x5d4
 800326e:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 8003272:	2b02      	cmp	r3, #2
 8003274:	ddc5      	ble.n	8003202 <tjei_encode_main+0x432>
        }
        // Write to file.
        tjei_write(state, &header, sizeof(TJEFrameHeader), 1);
 8003276:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 800327a:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800327e:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 8003282:	2301      	movs	r3, #1
 8003284:	2213      	movs	r2, #19
 8003286:	6800      	ldr	r0, [r0, #0]
 8003288:	f7fe fd9c 	bl	8001dc4 <tjei_write>
    }

    tjei_write_DHT(state, state->ht_bits[TJEI_LUMA_DC],   state->ht_vals[TJEI_LUMA_DC], TJEI_DC, 0);
 800328c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003290:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f8d3 1c04 	ldr.w	r1, [r3, #3076]	@ 0xc04
 800329a:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800329e:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	@ 0xc14
 80032a8:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80032ac:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 80032b0:	2300      	movs	r3, #0
 80032b2:	9300      	str	r3, [sp, #0]
 80032b4:	2300      	movs	r3, #0
 80032b6:	6800      	ldr	r0, [r0, #0]
 80032b8:	f7fe fe30 	bl	8001f1c <tjei_write_DHT>
    tjei_write_DHT(state, state->ht_bits[TJEI_LUMA_AC],   state->ht_vals[TJEI_LUMA_AC], TJEI_AC, 0);
 80032bc:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80032c0:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	@ 0xc08
 80032ca:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80032ce:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	@ 0xc18
 80032d8:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80032dc:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 80032e0:	2300      	movs	r3, #0
 80032e2:	9300      	str	r3, [sp, #0]
 80032e4:	2301      	movs	r3, #1
 80032e6:	6800      	ldr	r0, [r0, #0]
 80032e8:	f7fe fe18 	bl	8001f1c <tjei_write_DHT>
    tjei_write_DHT(state, state->ht_bits[TJEI_CHROMA_DC], state->ht_vals[TJEI_CHROMA_DC], TJEI_DC, 1);
 80032ec:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80032f0:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f8d3 1c0c 	ldr.w	r1, [r3, #3084]	@ 0xc0c
 80032fa:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80032fe:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	@ 0xc1c
 8003308:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800330c:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 8003310:	2301      	movs	r3, #1
 8003312:	9300      	str	r3, [sp, #0]
 8003314:	2300      	movs	r3, #0
 8003316:	6800      	ldr	r0, [r0, #0]
 8003318:	f7fe fe00 	bl	8001f1c <tjei_write_DHT>
    tjei_write_DHT(state, state->ht_bits[TJEI_CHROMA_AC], state->ht_vals[TJEI_CHROMA_AC], TJEI_AC, 1);
 800331c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003320:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f8d3 1c10 	ldr.w	r1, [r3, #3088]	@ 0xc10
 800332a:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800332e:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f8d3 2c20 	ldr.w	r2, [r3, #3104]	@ 0xc20
 8003338:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800333c:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 8003340:	2301      	movs	r3, #1
 8003342:	9300      	str	r3, [sp, #0]
 8003344:	2301      	movs	r3, #1
 8003346:	6800      	ldr	r0, [r0, #0]
 8003348:	f7fe fde8 	bl	8001f1c <tjei_write_DHT>

    // Write start of scan
    {
        TJEScanHeader header;
        header.SOS = tjei_be_word(0xffda);
 800334c:	f64f 70da 	movw	r0, #65498	@ 0xffda
 8003350:	f7fe fd23 	bl	8001d9a <tjei_be_word>
 8003354:	4603      	mov	r3, r0
 8003356:	461a      	mov	r2, r3
 8003358:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800335c:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 8003360:	801a      	strh	r2, [r3, #0]
        header.len = tjei_be_word((uint16_t)(6 + (sizeof(TJEFrameComponentSpec) * 3)));
 8003362:	200c      	movs	r0, #12
 8003364:	f7fe fd19 	bl	8001d9a <tjei_be_word>
 8003368:	4603      	mov	r3, r0
 800336a:	461a      	mov	r2, r3
 800336c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003370:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 8003374:	805a      	strh	r2, [r3, #2]
        header.num_components = 3;
 8003376:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800337a:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 800337e:	2203      	movs	r2, #3
 8003380:	711a      	strb	r2, [r3, #4]

        uint8_t tables[3] = {
 8003382:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003386:	f5a3 63b4 	sub.w	r3, r3, #1440	@ 0x5a0
 800338a:	4a43      	ldr	r2, [pc, #268]	@ (8003498 <tjei_encode_main+0x6c8>)
 800338c:	6812      	ldr	r2, [r2, #0]
 800338e:	4611      	mov	r1, r2
 8003390:	8019      	strh	r1, [r3, #0]
 8003392:	3302      	adds	r3, #2
 8003394:	0c12      	lsrs	r2, r2, #16
 8003396:	701a      	strb	r2, [r3, #0]
            0x00,
            0x11,
            0x11,
        };
        for (int i = 0; i < 3; ++i) {
 8003398:	2300      	movs	r3, #0
 800339a:	f8c7 35d0 	str.w	r3, [r7, #1488]	@ 0x5d0
 800339e:	e02a      	b.n	80033f6 <tjei_encode_main+0x626>
            TJEFrameComponentSpec cs;
            // Must be equal to component_id from frame header above.
            cs.component_id = (uint8_t)(i + 1);
 80033a0:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	3301      	adds	r3, #1
 80033a8:	b2da      	uxtb	r2, r3
 80033aa:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80033ae:	f2a3 53a4 	subw	r3, r3, #1444	@ 0x5a4
 80033b2:	701a      	strb	r2, [r3, #0]
            cs.dc_ac = (uint8_t)tables[i];
 80033b4:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80033b8:	f5a3 62b4 	sub.w	r2, r3, #1440	@ 0x5a0
 80033bc:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 80033c0:	4413      	add	r3, r2
 80033c2:	781a      	ldrb	r2, [r3, #0]
 80033c4:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80033c8:	f2a3 53a4 	subw	r3, r3, #1444	@ 0x5a4
 80033cc:	705a      	strb	r2, [r3, #1]

            header.component_spec[i] = cs;
 80033ce:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80033d2:	f2a3 529c 	subw	r2, r3, #1436	@ 0x59c
 80033d6:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	4413      	add	r3, r2
 80033de:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 80033e2:	f2a2 52a4 	subw	r2, r2, #1444	@ 0x5a4
 80033e6:	3305      	adds	r3, #5
 80033e8:	8812      	ldrh	r2, [r2, #0]
 80033ea:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < 3; ++i) {
 80033ec:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 80033f0:	3301      	adds	r3, #1
 80033f2:	f8c7 35d0 	str.w	r3, [r7, #1488]	@ 0x5d0
 80033f6:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	ddd0      	ble.n	80033a0 <tjei_encode_main+0x5d0>
        }
        header.first = 0;
 80033fe:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003402:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 8003406:	2200      	movs	r2, #0
 8003408:	72da      	strb	r2, [r3, #11]
        header.last  = 63;
 800340a:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800340e:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 8003412:	223f      	movs	r2, #63	@ 0x3f
 8003414:	731a      	strb	r2, [r3, #12]
        header.ah_al = 0;
 8003416:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800341a:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 800341e:	2200      	movs	r2, #0
 8003420:	735a      	strb	r2, [r3, #13]
        tjei_write(state, &header, sizeof(TJEScanHeader), 1);
 8003422:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8003426:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800342a:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 800342e:	2301      	movs	r3, #1
 8003430:	220e      	movs	r2, #14
 8003432:	6800      	ldr	r0, [r0, #0]
 8003434:	f7fe fcc6 	bl	8001dc4 <tjei_write>
    float du_y[64];
    float du_b[64];
    float du_r[64];

    // Set diff to 0.
    int pred_y = 0;
 8003438:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800343c:	f5a3 63a9 	sub.w	r3, r3, #1352	@ 0x548
 8003440:	2200      	movs	r2, #0
 8003442:	601a      	str	r2, [r3, #0]
    int pred_b = 0;
 8003444:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003448:	f2a3 534c 	subw	r3, r3, #1356	@ 0x54c
 800344c:	2200      	movs	r2, #0
 800344e:	601a      	str	r2, [r3, #0]
    int pred_r = 0;
 8003450:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003454:	f5a3 63aa 	sub.w	r3, r3, #1360	@ 0x550
 8003458:	2200      	movs	r2, #0
 800345a:	601a      	str	r2, [r3, #0]

    // Bit stack
    uint32_t bitbuffer = 0;
 800345c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003460:	f2a3 5354 	subw	r3, r3, #1364	@ 0x554
 8003464:	2200      	movs	r2, #0
 8003466:	601a      	str	r2, [r3, #0]
    uint32_t location = 0;
 8003468:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800346c:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8003470:	2200      	movs	r2, #0
 8003472:	601a      	str	r2, [r3, #0]


    for ( int y = 0; y < height; y += 8 ) {
 8003474:	2300      	movs	r3, #0
 8003476:	f8c7 35cc 	str.w	r3, [r7, #1484]	@ 0x5cc
 800347a:	e1ba      	b.n	80037f2 <tjei_encode_main+0xa22>
        for ( int x = 0; x < width; x += 8 ) {
 800347c:	2300      	movs	r3, #0
 800347e:	f8c7 35c8 	str.w	r3, [r7, #1480]	@ 0x5c8
 8003482:	e1a7      	b.n	80037d4 <tjei_encode_main+0xa04>
            // Fill MCU from YUV422 data
            for ( int off_y = 0; off_y < 8; ++off_y ) {
 8003484:	2300      	movs	r3, #0
 8003486:	f8c7 35c4 	str.w	r3, [r7, #1476]	@ 0x5c4
 800348a:	e0f6      	b.n	800367a <tjei_encode_main+0x8aa>
                for ( int off_x = 0; off_x < 8; ++off_x ) {
 800348c:	2300      	movs	r3, #0
 800348e:	f8c7 35c0 	str.w	r3, [r7, #1472]	@ 0x5c0
 8003492:	e0e8      	b.n	8003666 <tjei_encode_main+0x896>
 8003494:	0800a570 	.word	0x0800a570
 8003498:	0800a574 	.word	0x0800a574
                    int block_index = (off_y * 8 + off_x);
 800349c:	f8d7 35c4 	ldr.w	r3, [r7, #1476]	@ 0x5c4
 80034a0:	00db      	lsls	r3, r3, #3
 80034a2:	f8d7 25c0 	ldr.w	r2, [r7, #1472]	@ 0x5c0
 80034a6:	4413      	add	r3, r2
 80034a8:	f8c7 35ac 	str.w	r3, [r7, #1452]	@ 0x5ac
                    int col = x + off_x;
 80034ac:	f8d7 25c8 	ldr.w	r2, [r7, #1480]	@ 0x5c8
 80034b0:	f8d7 35c0 	ldr.w	r3, [r7, #1472]	@ 0x5c0
 80034b4:	4413      	add	r3, r2
 80034b6:	f8c7 35bc 	str.w	r3, [r7, #1468]	@ 0x5bc
                    int row = y + off_y;
 80034ba:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	@ 0x5cc
 80034be:	f8d7 35c4 	ldr.w	r3, [r7, #1476]	@ 0x5c4
 80034c2:	4413      	add	r3, r2
 80034c4:	f8c7 35b8 	str.w	r3, [r7, #1464]	@ 0x5b8

                    // Handle boundaries
                    if(row >= height) {
 80034c8:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80034cc:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 80034d0:	f8d7 25b8 	ldr.w	r2, [r7, #1464]	@ 0x5b8
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	429a      	cmp	r2, r3
 80034d8:	db07      	blt.n	80034ea <tjei_encode_main+0x71a>
                        row = height - 1;
 80034da:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80034de:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	3b01      	subs	r3, #1
 80034e6:	f8c7 35b8 	str.w	r3, [r7, #1464]	@ 0x5b8
                    }
                    if(col >= width) {
 80034ea:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80034ee:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 80034f2:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	@ 0x5bc
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	429a      	cmp	r2, r3
 80034fa:	db07      	blt.n	800350c <tjei_encode_main+0x73c>
                        col = width - 1;
 80034fc:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003500:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	3b01      	subs	r3, #1
 8003508:	f8c7 35bc 	str.w	r3, [r7, #1468]	@ 0x5bc
                    }

                    // YUV422 format: [Y0, Cb, Y1, Cr] for every 2 pixels
                    // Each row: width * 2 bytes
                    int yuv_row_offset = row * width * 2;
 800350c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003510:	f2a3 52d4 	subw	r2, r3, #1492	@ 0x5d4
 8003514:	f8d7 35b8 	ldr.w	r3, [r7, #1464]	@ 0x5b8
 8003518:	6812      	ldr	r2, [r2, #0]
 800351a:	fb02 f303 	mul.w	r3, r2, r3
 800351e:	005b      	lsls	r3, r3, #1
 8003520:	f8c7 35a8 	str.w	r3, [r7, #1448]	@ 0x5a8
                    int yuv_col_pair = (col / 2) * 4;  // Each pair takes 4 bytes
 8003524:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	@ 0x5bc
 8003528:	0fda      	lsrs	r2, r3, #31
 800352a:	4413      	add	r3, r2
 800352c:	105b      	asrs	r3, r3, #1
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	f8c7 35a4 	str.w	r3, [r7, #1444]	@ 0x5a4
                    int yuv_index = yuv_row_offset + yuv_col_pair;
 8003534:	f8d7 25a8 	ldr.w	r2, [r7, #1448]	@ 0x5a8
 8003538:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 800353c:	4413      	add	r3, r2
 800353e:	f8c7 35a0 	str.w	r3, [r7, #1440]	@ 0x5a0

                    uint8_t Y, Cb, Cr;
                    
                    if (col % 2 == 0) {
 8003542:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	@ 0x5bc
 8003546:	f003 0301 	and.w	r3, r3, #1
 800354a:	2b00      	cmp	r3, #0
 800354c:	d123      	bne.n	8003596 <tjei_encode_main+0x7c6>
                        // Even column: Y0, Cb, Cr
                        Y  = src_data[yuv_index + 0];
 800354e:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 8003552:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8003556:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 800355a:	6812      	ldr	r2, [r2, #0]
 800355c:	4413      	add	r3, r2
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	f887 35b7 	strb.w	r3, [r7, #1463]	@ 0x5b7
                        Cb = src_data[yuv_index + 1];
 8003564:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 8003568:	3301      	adds	r3, #1
 800356a:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 800356e:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 8003572:	6812      	ldr	r2, [r2, #0]
 8003574:	4413      	add	r3, r2
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	f887 35b6 	strb.w	r3, [r7, #1462]	@ 0x5b6
                        Cr = src_data[yuv_index + 3];
 800357c:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 8003580:	3303      	adds	r3, #3
 8003582:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8003586:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 800358a:	6812      	ldr	r2, [r2, #0]
 800358c:	4413      	add	r3, r2
 800358e:	781b      	ldrb	r3, [r3, #0]
 8003590:	f887 35b5 	strb.w	r3, [r7, #1461]	@ 0x5b5
 8003594:	e023      	b.n	80035de <tjei_encode_main+0x80e>
                    } else {
                        // Odd column: Y1, Cb, Cr (shared chroma)
                        Y  = src_data[yuv_index + 2];
 8003596:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 800359a:	3302      	adds	r3, #2
 800359c:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 80035a0:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 80035a4:	6812      	ldr	r2, [r2, #0]
 80035a6:	4413      	add	r3, r2
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	f887 35b7 	strb.w	r3, [r7, #1463]	@ 0x5b7
                        Cb = src_data[yuv_index + 1];
 80035ae:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 80035b2:	3301      	adds	r3, #1
 80035b4:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 80035b8:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 80035bc:	6812      	ldr	r2, [r2, #0]
 80035be:	4413      	add	r3, r2
 80035c0:	781b      	ldrb	r3, [r3, #0]
 80035c2:	f887 35b6 	strb.w	r3, [r7, #1462]	@ 0x5b6
                        Cr = src_data[yuv_index + 3];
 80035c6:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 80035ca:	3303      	adds	r3, #3
 80035cc:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 80035d0:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 80035d4:	6812      	ldr	r2, [r2, #0]
 80035d6:	4413      	add	r3, r2
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	f887 35b5 	strb.w	r3, [r7, #1461]	@ 0x5b5
                    }

                    // JPEG expects Y in [-128, 127], Cb/Cr in [-128, 127]
                    du_y[block_index] = (float)Y - 128.0f;
 80035de:	f897 35b7 	ldrb.w	r3, [r7, #1463]	@ 0x5b7
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7fc fea4 	bl	8000330 <__aeabi_ui2f>
 80035e8:	4603      	mov	r3, r0
 80035ea:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7fc fdec 	bl	80001cc <__aeabi_fsub>
 80035f4:	4603      	mov	r3, r0
 80035f6:	4619      	mov	r1, r3
 80035f8:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80035fc:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 8003600:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	@ 0x5ac
 8003604:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    du_b[block_index] = (float)Cb - 128.0f;
 8003608:	f897 35b6 	ldrb.w	r3, [r7, #1462]	@ 0x5b6
 800360c:	4618      	mov	r0, r3
 800360e:	f7fc fe8f 	bl	8000330 <__aeabi_ui2f>
 8003612:	4603      	mov	r3, r0
 8003614:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 8003618:	4618      	mov	r0, r3
 800361a:	f7fc fdd7 	bl	80001cc <__aeabi_fsub>
 800361e:	4603      	mov	r3, r0
 8003620:	4619      	mov	r1, r3
 8003622:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003626:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 800362a:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	@ 0x5ac
 800362e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    du_r[block_index] = (float)Cr - 128.0f;
 8003632:	f897 35b5 	ldrb.w	r3, [r7, #1461]	@ 0x5b5
 8003636:	4618      	mov	r0, r3
 8003638:	f7fc fe7a 	bl	8000330 <__aeabi_ui2f>
 800363c:	4603      	mov	r3, r0
 800363e:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 8003642:	4618      	mov	r0, r3
 8003644:	f7fc fdc2 	bl	80001cc <__aeabi_fsub>
 8003648:	4603      	mov	r3, r0
 800364a:	4619      	mov	r1, r3
 800364c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003650:	f2a3 5344 	subw	r3, r3, #1348	@ 0x544
 8003654:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	@ 0x5ac
 8003658:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                for ( int off_x = 0; off_x < 8; ++off_x ) {
 800365c:	f8d7 35c0 	ldr.w	r3, [r7, #1472]	@ 0x5c0
 8003660:	3301      	adds	r3, #1
 8003662:	f8c7 35c0 	str.w	r3, [r7, #1472]	@ 0x5c0
 8003666:	f8d7 35c0 	ldr.w	r3, [r7, #1472]	@ 0x5c0
 800366a:	2b07      	cmp	r3, #7
 800366c:	f77f af16 	ble.w	800349c <tjei_encode_main+0x6cc>
            for ( int off_y = 0; off_y < 8; ++off_y ) {
 8003670:	f8d7 35c4 	ldr.w	r3, [r7, #1476]	@ 0x5c4
 8003674:	3301      	adds	r3, #1
 8003676:	f8c7 35c4 	str.w	r3, [r7, #1476]	@ 0x5c4
 800367a:	f8d7 35c4 	ldr.w	r3, [r7, #1476]	@ 0x5c4
 800367e:	2b07      	cmp	r3, #7
 8003680:	f77f af04 	ble.w	800348c <tjei_encode_main+0x6bc>
#if TJE_USE_FAST_DCT
                                     pqt.luma,
#else
                                     state->qt_luma,
#endif
                                     state->ehuffsize[TJEI_LUMA_DC], state->ehuffcode[TJEI_LUMA_DC],
 8003684:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003688:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	607b      	str	r3, [r7, #4]
 8003690:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003694:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
                                     state->ehuffsize[TJEI_LUMA_AC], state->ehuffcode[TJEI_LUMA_AC],
 800369e:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 80036a2:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 80036a6:	6812      	ldr	r2, [r2, #0]
 80036a8:	f202 1201 	addw	r2, r2, #257	@ 0x101
 80036ac:	f507 61bc 	add.w	r1, r7, #1504	@ 0x5e0
 80036b0:	f2a1 51cc 	subw	r1, r1, #1484	@ 0x5cc
 80036b4:	6809      	ldr	r1, [r1, #0]
 80036b6:	f201 6104 	addw	r1, r1, #1540	@ 0x604
            tjei_encode_and_write_MCU(state, du_y,
 80036ba:	f507 7067 	add.w	r0, r7, #924	@ 0x39c
 80036be:	f500 7680 	add.w	r6, r0, #256	@ 0x100
 80036c2:	f507 7527 	add.w	r5, r7, #668	@ 0x29c
 80036c6:	f507 60bc 	add.w	r0, r7, #1504	@ 0x5e0
 80036ca:	f2a0 50cc 	subw	r0, r0, #1484	@ 0x5cc
 80036ce:	f107 0488 	add.w	r4, r7, #136	@ 0x88
 80036d2:	9405      	str	r4, [sp, #20]
 80036d4:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 80036d8:	9404      	str	r4, [sp, #16]
 80036da:	f107 0498 	add.w	r4, r7, #152	@ 0x98
 80036de:	9403      	str	r4, [sp, #12]
 80036e0:	9102      	str	r1, [sp, #8]
 80036e2:	9201      	str	r2, [sp, #4]
 80036e4:	9300      	str	r3, [sp, #0]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4632      	mov	r2, r6
 80036ea:	4629      	mov	r1, r5
 80036ec:	6800      	ldr	r0, [r0, #0]
 80036ee:	f7ff f811 	bl	8002714 <tjei_encode_and_write_MCU>
#if TJE_USE_FAST_DCT
                                     pqt.chroma,
#else
                                     state->qt_chroma,
#endif
                                     state->ehuffsize[TJEI_CHROMA_DC], state->ehuffcode[TJEI_CHROMA_DC],
 80036f2:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80036f6:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f203 2c02 	addw	ip, r3, #514	@ 0x202
 8003700:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003704:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f603 0304 	addw	r3, r3, #2052	@ 0x804
                                     state->ehuffsize[TJEI_CHROMA_AC], state->ehuffcode[TJEI_CHROMA_AC],
 800370e:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8003712:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 8003716:	6812      	ldr	r2, [r2, #0]
 8003718:	f202 3203 	addw	r2, r2, #771	@ 0x303
 800371c:	f507 61bc 	add.w	r1, r7, #1504	@ 0x5e0
 8003720:	f2a1 51cc 	subw	r1, r1, #1484	@ 0x5cc
 8003724:	6809      	ldr	r1, [r1, #0]
 8003726:	f601 2104 	addw	r1, r1, #2564	@ 0xa04
            tjei_encode_and_write_MCU(state, du_b,
 800372a:	f507 7667 	add.w	r6, r7, #924	@ 0x39c
 800372e:	f507 75ce 	add.w	r5, r7, #412	@ 0x19c
 8003732:	f507 60bc 	add.w	r0, r7, #1504	@ 0x5e0
 8003736:	f2a0 50cc 	subw	r0, r0, #1484	@ 0x5cc
 800373a:	f107 0488 	add.w	r4, r7, #136	@ 0x88
 800373e:	9405      	str	r4, [sp, #20]
 8003740:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 8003744:	9404      	str	r4, [sp, #16]
 8003746:	f107 0494 	add.w	r4, r7, #148	@ 0x94
 800374a:	9403      	str	r4, [sp, #12]
 800374c:	9102      	str	r1, [sp, #8]
 800374e:	9201      	str	r2, [sp, #4]
 8003750:	9300      	str	r3, [sp, #0]
 8003752:	4663      	mov	r3, ip
 8003754:	4632      	mov	r2, r6
 8003756:	4629      	mov	r1, r5
 8003758:	6800      	ldr	r0, [r0, #0]
 800375a:	f7fe ffdb 	bl	8002714 <tjei_encode_and_write_MCU>
#if TJE_USE_FAST_DCT
                                     pqt.chroma,
#else
                                     state->qt_chroma,
#endif
                                     state->ehuffsize[TJEI_CHROMA_DC], state->ehuffcode[TJEI_CHROMA_DC],
 800375e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003762:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f203 2c02 	addw	ip, r3, #514	@ 0x202
 800376c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003770:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f603 0304 	addw	r3, r3, #2052	@ 0x804
                                     state->ehuffsize[TJEI_CHROMA_AC], state->ehuffcode[TJEI_CHROMA_AC],
 800377a:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 800377e:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 8003782:	6812      	ldr	r2, [r2, #0]
 8003784:	f202 3203 	addw	r2, r2, #771	@ 0x303
 8003788:	f507 61bc 	add.w	r1, r7, #1504	@ 0x5e0
 800378c:	f2a1 51cc 	subw	r1, r1, #1484	@ 0x5cc
 8003790:	6809      	ldr	r1, [r1, #0]
 8003792:	f601 2104 	addw	r1, r1, #2564	@ 0xa04
            tjei_encode_and_write_MCU(state, du_r,
 8003796:	f507 7667 	add.w	r6, r7, #924	@ 0x39c
 800379a:	f107 059c 	add.w	r5, r7, #156	@ 0x9c
 800379e:	f507 60bc 	add.w	r0, r7, #1504	@ 0x5e0
 80037a2:	f2a0 50cc 	subw	r0, r0, #1484	@ 0x5cc
 80037a6:	f107 0488 	add.w	r4, r7, #136	@ 0x88
 80037aa:	9405      	str	r4, [sp, #20]
 80037ac:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 80037b0:	9404      	str	r4, [sp, #16]
 80037b2:	f107 0490 	add.w	r4, r7, #144	@ 0x90
 80037b6:	9403      	str	r4, [sp, #12]
 80037b8:	9102      	str	r1, [sp, #8]
 80037ba:	9201      	str	r2, [sp, #4]
 80037bc:	9300      	str	r3, [sp, #0]
 80037be:	4663      	mov	r3, ip
 80037c0:	4632      	mov	r2, r6
 80037c2:	4629      	mov	r1, r5
 80037c4:	6800      	ldr	r0, [r0, #0]
 80037c6:	f7fe ffa5 	bl	8002714 <tjei_encode_and_write_MCU>
        for ( int x = 0; x < width; x += 8 ) {
 80037ca:	f8d7 35c8 	ldr.w	r3, [r7, #1480]	@ 0x5c8
 80037ce:	3308      	adds	r3, #8
 80037d0:	f8c7 35c8 	str.w	r3, [r7, #1480]	@ 0x5c8
 80037d4:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80037d8:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 80037dc:	f8d7 25c8 	ldr.w	r2, [r7, #1480]	@ 0x5c8
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	f6ff ae4e 	blt.w	8003484 <tjei_encode_main+0x6b4>
    for ( int y = 0; y < height; y += 8 ) {
 80037e8:	f8d7 35cc 	ldr.w	r3, [r7, #1484]	@ 0x5cc
 80037ec:	3308      	adds	r3, #8
 80037ee:	f8c7 35cc 	str.w	r3, [r7, #1484]	@ 0x5cc
 80037f2:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80037f6:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 80037fa:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	@ 0x5cc
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	429a      	cmp	r2, r3
 8003802:	f6ff ae3b 	blt.w	800347c <tjei_encode_main+0x6ac>
        }
    }

    // Finish the image.
    { // Flush
        if (location > 0 && location < 8) {
 8003806:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800380a:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d01c      	beq.n	800384e <tjei_encode_main+0xa7e>
 8003814:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003818:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2b07      	cmp	r3, #7
 8003820:	d815      	bhi.n	800384e <tjei_encode_main+0xa7e>
            tjei_write_bits(state, &bitbuffer, &location, (uint16_t)(8 - location), 0);
 8003822:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003826:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	b29b      	uxth	r3, r3
 800382e:	f1c3 0308 	rsb	r3, r3, #8
 8003832:	b29b      	uxth	r3, r3
 8003834:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 8003838:	f107 018c 	add.w	r1, r7, #140	@ 0x8c
 800383c:	f507 60bc 	add.w	r0, r7, #1504	@ 0x5e0
 8003840:	f2a0 50cc 	subw	r0, r0, #1484	@ 0x5cc
 8003844:	2400      	movs	r4, #0
 8003846:	9400      	str	r4, [sp, #0]
 8003848:	6800      	ldr	r0, [r0, #0]
 800384a:	f7fe fccb 	bl	80021e4 <tjei_write_bits>
        }
    }
    uint16_t EOI = tjei_be_word(0xffd9);
 800384e:	f64f 70d9 	movw	r0, #65497	@ 0xffd9
 8003852:	f7fe faa2 	bl	8001d9a <tjei_be_word>
 8003856:	4603      	mov	r3, r0
 8003858:	461a      	mov	r2, r3
 800385a:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800385e:	f2a3 535a 	subw	r3, r3, #1370	@ 0x55a
 8003862:	801a      	strh	r2, [r3, #0]
    tjei_write(state, &EOI, sizeof(uint16_t), 1);
 8003864:	f107 0186 	add.w	r1, r7, #134	@ 0x86
 8003868:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800386c:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 8003870:	2301      	movs	r3, #1
 8003872:	2202      	movs	r2, #2
 8003874:	6800      	ldr	r0, [r0, #0]
 8003876:	f7fe faa5 	bl	8001dc4 <tjei_write>

    if (state->output_buffer_count) {
 800387a:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800387e:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f8d3 3cac 	ldr.w	r3, [r3, #3244]	@ 0xcac
 8003888:	2b00      	cmp	r3, #0
 800388a:	d024      	beq.n	80038d6 <tjei_encode_main+0xb06>
        state->write_context.func(state->write_context.context, state->output_buffer, (int)state->output_buffer_count);
 800388c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003890:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f8d3 3ca8 	ldr.w	r3, [r3, #3240]	@ 0xca8
 800389a:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 800389e:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 80038a2:	6812      	ldr	r2, [r2, #0]
 80038a4:	f8d2 0ca4 	ldr.w	r0, [r2, #3236]	@ 0xca4
 80038a8:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 80038ac:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 80038b0:	6812      	ldr	r2, [r2, #0]
 80038b2:	f502 614b 	add.w	r1, r2, #3248	@ 0xcb0
 80038b6:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 80038ba:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 80038be:	6812      	ldr	r2, [r2, #0]
 80038c0:	f8d2 2cac 	ldr.w	r2, [r2, #3244]	@ 0xcac
 80038c4:	4798      	blx	r3
        state->output_buffer_count = 0;
 80038c6:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80038ca:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f8c3 2cac 	str.w	r2, [r3, #3244]	@ 0xcac
    }

    return 1;
 80038d6:	2301      	movs	r3, #1
}
 80038d8:	4618      	mov	r0, r3
 80038da:	f207 57e4 	addw	r7, r7, #1508	@ 0x5e4
 80038de:	46bd      	mov	sp, r7
 80038e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038e2:	bf00      	nop

080038e4 <tjei_memory_func>:

// Funcin de escritura a memoria para STM32
static void tjei_memory_func(void* context, void* data, int size)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b086      	sub	sp, #24
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	60f8      	str	r0, [r7, #12]
 80038ec:	60b9      	str	r1, [r7, #8]
 80038ee:	607a      	str	r2, [r7, #4]
    TJEMemoryContext* mem_ctx = (TJEMemoryContext*)context;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	617b      	str	r3, [r7, #20]
    
    // Verificar que no excedamos el buffer
    if (mem_ctx->bytes_written + size <= mem_ctx->memory_size) {
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	68da      	ldr	r2, [r3, #12]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	441a      	add	r2, r3
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	429a      	cmp	r2, r3
 8003902:	d812      	bhi.n	800392a <tjei_memory_func+0x46>
        memcpy(mem_ctx->memory_ptr, data, size);
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	68b9      	ldr	r1, [r7, #8]
 800390c:	4618      	mov	r0, r3
 800390e:	f005 fb38 	bl	8008f82 <memcpy>
        mem_ctx->memory_ptr += size;
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	441a      	add	r2, r3
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	601a      	str	r2, [r3, #0]
        mem_ctx->bytes_written += size;
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	68da      	ldr	r2, [r3, #12]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	441a      	add	r2, r3
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	60da      	str	r2, [r3, #12]
    }
}
 800392a:	bf00      	nop
 800392c:	3718      	adds	r7, #24
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
	...

08003934 <tje_encode_to_memory>:
                         const int quality,
                         const int width,
                         const int height,
                         const int num_components,
                         const unsigned char* src_data)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b08e      	sub	sp, #56	@ 0x38
 8003938:	af04      	add	r7, sp, #16
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	607a      	str	r2, [r7, #4]
 8003940:	603b      	str	r3, [r7, #0]
    if (!memory_buffer || !bytes_written) {
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d002      	beq.n	800394e <tje_encode_to_memory+0x1a>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d101      	bne.n	8003952 <tje_encode_to_memory+0x1e>
        return 0;
 800394e:	2300      	movs	r3, #0
 8003950:	e019      	b.n	8003986 <tje_encode_to_memory+0x52>
    }
    
    TJEMemoryContext mem_ctx;
    mem_ctx.memory_ptr = memory_buffer;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	617b      	str	r3, [r7, #20]
    mem_ctx.memory_start = memory_buffer;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	61bb      	str	r3, [r7, #24]
    mem_ctx.memory_size = buffer_size;
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	61fb      	str	r3, [r7, #28]
    mem_ctx.bytes_written = 0;
 800395e:	2300      	movs	r3, #0
 8003960:	623b      	str	r3, [r7, #32]
    
    int result = tje_encode_with_func(tjei_memory_func, &mem_ctx,
 8003962:	f107 0114 	add.w	r1, r7, #20
 8003966:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003968:	9302      	str	r3, [sp, #8]
 800396a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800396c:	9301      	str	r3, [sp, #4]
 800396e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003970:	9300      	str	r3, [sp, #0]
 8003972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003974:	683a      	ldr	r2, [r7, #0]
 8003976:	4806      	ldr	r0, [pc, #24]	@ (8003990 <tje_encode_to_memory+0x5c>)
 8003978:	f000 f80c 	bl	8003994 <tje_encode_with_func>
 800397c:	6278      	str	r0, [r7, #36]	@ 0x24
                                      quality, width, height, num_components, src_data);
    
    *bytes_written = mem_ctx.bytes_written;
 800397e:	6a3a      	ldr	r2, [r7, #32]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	601a      	str	r2, [r3, #0]
    
    return result;
 8003984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003986:	4618      	mov	r0, r3
 8003988:	3728      	adds	r7, #40	@ 0x28
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	080038e5 	.word	0x080038e5

08003994 <tje_encode_with_func>:
                         const int quality,
                         const int width,
                         const int height,
                         const int num_components,
                         const unsigned char* src_data)
{
 8003994:	b590      	push	{r4, r7, lr}
 8003996:	f5ad 5d87 	sub.w	sp, sp, #4320	@ 0x10e0
 800399a:	b081      	sub	sp, #4
 800399c:	af02      	add	r7, sp, #8
 800399e:	f107 04d8 	add.w	r4, r7, #216	@ 0xd8
 80039a2:	f844 0ccc 	str.w	r0, [r4, #-204]
 80039a6:	f107 00d8 	add.w	r0, r7, #216	@ 0xd8
 80039aa:	f840 1cd0 	str.w	r1, [r0, #-208]
 80039ae:	f107 01d8 	add.w	r1, r7, #216	@ 0xd8
 80039b2:	f841 2cd4 	str.w	r2, [r1, #-212]
 80039b6:	f107 02d8 	add.w	r2, r7, #216	@ 0xd8
 80039ba:	f842 3cd8 	str.w	r3, [r2, #-216]
    if (quality < 1 || quality > 3) {
 80039be:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80039c2:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	dd05      	ble.n	80039d6 <tje_encode_with_func+0x42>
 80039ca:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80039ce:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 80039d2:	2b03      	cmp	r3, #3
 80039d4:	dd01      	ble.n	80039da <tje_encode_with_func+0x46>
        tje_log("[ERROR] -- Valid 'quality' values are 1 (lowest), 2, or 3 (highest)\n");
        return 0;
 80039d6:	2300      	movs	r3, #0
 80039d8:	e13d      	b.n	8003c56 <tje_encode_with_func+0x2c2>
    }

    TJEState state = { 0 };
 80039da:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80039de:	3bc0      	subs	r3, #192	@ 0xc0
 80039e0:	f241 02b0 	movw	r2, #4272	@ 0x10b0
 80039e4:	2100      	movs	r1, #0
 80039e6:	4618      	mov	r0, r3
 80039e8:	f005 fa4f 	bl	8008e8a <memset>

    uint8_t qt_factor = 1;
 80039ec:	2301      	movs	r3, #1
 80039ee:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80039f2:	f102 0217 	add.w	r2, r2, #23
 80039f6:	7013      	strb	r3, [r2, #0]
    switch(quality) {
 80039f8:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80039fc:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 8003a00:	2b03      	cmp	r3, #3
 8003a02:	d013      	beq.n	8003a2c <tje_encode_with_func+0x98>
 8003a04:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003a08:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 8003a0c:	2b03      	cmp	r3, #3
 8003a0e:	f300 80d0 	bgt.w	8003bb2 <tje_encode_with_func+0x21e>
 8003a12:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003a16:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d040      	beq.n	8003aa0 <tje_encode_with_func+0x10c>
 8003a1e:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003a22:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d034      	beq.n	8003a94 <tje_encode_with_func+0x100>
 8003a2a:	e0c2      	b.n	8003bb2 <tje_encode_with_func+0x21e>
    case 3:
        for ( int i = 0; i < 64; ++i ) {
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8003a32:	f102 0210 	add.w	r2, r2, #16
 8003a36:	6013      	str	r3, [r2, #0]
 8003a38:	e024      	b.n	8003a84 <tje_encode_with_func+0xf0>
            state.qt_luma[i]   = 1;
 8003a3a:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003a3e:	461a      	mov	r2, r3
 8003a40:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003a44:	f103 0310 	add.w	r3, r3, #16
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	f603 3364 	addw	r3, r3, #2916	@ 0xb64
 8003a50:	2201      	movs	r2, #1
 8003a52:	701a      	strb	r2, [r3, #0]
            state.qt_chroma[i] = 1;
 8003a54:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003a58:	461a      	mov	r2, r3
 8003a5a:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003a5e:	f103 0310 	add.w	r3, r3, #16
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4413      	add	r3, r2
 8003a66:	f603 33a4 	addw	r3, r3, #2980	@ 0xba4
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	701a      	strb	r2, [r3, #0]
        for ( int i = 0; i < 64; ++i ) {
 8003a6e:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003a72:	f103 0310 	add.w	r3, r3, #16
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	3301      	adds	r3, #1
 8003a7a:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8003a7e:	f102 0210 	add.w	r2, r2, #16
 8003a82:	6013      	str	r3, [r2, #0]
 8003a84:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003a88:	f103 0310 	add.w	r3, r3, #16
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003a90:	ddd3      	ble.n	8003a3a <tje_encode_with_func+0xa6>
        }
        break;
 8003a92:	e095      	b.n	8003bc0 <tje_encode_with_func+0x22c>
    case 2:
        qt_factor = 10;
 8003a94:	230a      	movs	r3, #10
 8003a96:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8003a9a:	f102 0217 	add.w	r2, r2, #23
 8003a9e:	7013      	strb	r3, [r2, #0]
        // don't break. fall through.
    case 1:
        for ( int i = 0; i < 64; ++i ) {
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8003aa6:	f102 020c 	add.w	r2, r2, #12
 8003aaa:	6013      	str	r3, [r2, #0]
 8003aac:	e078      	b.n	8003ba0 <tje_encode_with_func+0x20c>
            state.qt_luma[i]   = tjei_default_qt_luma_from_spec[i] / qt_factor;
 8003aae:	4a6d      	ldr	r2, [pc, #436]	@ (8003c64 <tje_encode_with_func+0x2d0>)
 8003ab0:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003ab4:	f103 030c 	add.w	r3, r3, #12
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4413      	add	r3, r2
 8003abc:	781a      	ldrb	r2, [r3, #0]
 8003abe:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003ac2:	f103 0317 	add.w	r3, r3, #23
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003acc:	b2da      	uxtb	r2, r3
 8003ace:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003ad2:	4619      	mov	r1, r3
 8003ad4:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003ad8:	f103 030c 	add.w	r3, r3, #12
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	440b      	add	r3, r1
 8003ae0:	f603 3364 	addw	r3, r3, #2916	@ 0xb64
 8003ae4:	701a      	strb	r2, [r3, #0]
            if (state.qt_luma[i] == 0) {
 8003ae6:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003aea:	461a      	mov	r2, r3
 8003aec:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003af0:	f103 030c 	add.w	r3, r3, #12
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4413      	add	r3, r2
 8003af8:	f603 3364 	addw	r3, r3, #2916	@ 0xb64
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d10c      	bne.n	8003b1c <tje_encode_with_func+0x188>
                state.qt_luma[i] = 1;
 8003b02:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003b06:	461a      	mov	r2, r3
 8003b08:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003b0c:	f103 030c 	add.w	r3, r3, #12
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4413      	add	r3, r2
 8003b14:	f603 3364 	addw	r3, r3, #2916	@ 0xb64
 8003b18:	2201      	movs	r2, #1
 8003b1a:	701a      	strb	r2, [r3, #0]
            }
            state.qt_chroma[i] = tjei_default_qt_chroma_from_paper[i] / qt_factor;
 8003b1c:	4a52      	ldr	r2, [pc, #328]	@ (8003c68 <tje_encode_with_func+0x2d4>)
 8003b1e:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003b22:	f103 030c 	add.w	r3, r3, #12
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4413      	add	r3, r2
 8003b2a:	781a      	ldrb	r2, [r3, #0]
 8003b2c:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003b30:	f103 0317 	add.w	r3, r3, #23
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b3a:	b2da      	uxtb	r2, r3
 8003b3c:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003b40:	4619      	mov	r1, r3
 8003b42:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003b46:	f103 030c 	add.w	r3, r3, #12
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	440b      	add	r3, r1
 8003b4e:	f603 33a4 	addw	r3, r3, #2980	@ 0xba4
 8003b52:	701a      	strb	r2, [r3, #0]
            if (state.qt_chroma[i] == 0) {
 8003b54:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003b58:	461a      	mov	r2, r3
 8003b5a:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003b5e:	f103 030c 	add.w	r3, r3, #12
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4413      	add	r3, r2
 8003b66:	f603 33a4 	addw	r3, r3, #2980	@ 0xba4
 8003b6a:	781b      	ldrb	r3, [r3, #0]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d10c      	bne.n	8003b8a <tje_encode_with_func+0x1f6>
                state.qt_chroma[i] = 1;
 8003b70:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003b74:	461a      	mov	r2, r3
 8003b76:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003b7a:	f103 030c 	add.w	r3, r3, #12
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4413      	add	r3, r2
 8003b82:	f603 33a4 	addw	r3, r3, #2980	@ 0xba4
 8003b86:	2201      	movs	r2, #1
 8003b88:	701a      	strb	r2, [r3, #0]
        for ( int i = 0; i < 64; ++i ) {
 8003b8a:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003b8e:	f103 030c 	add.w	r3, r3, #12
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	3301      	adds	r3, #1
 8003b96:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8003b9a:	f102 020c 	add.w	r2, r2, #12
 8003b9e:	6013      	str	r3, [r2, #0]
 8003ba0:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003ba4:	f103 030c 	add.w	r3, r3, #12
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	2b3f      	cmp	r3, #63	@ 0x3f
 8003bac:	f77f af7f 	ble.w	8003aae <tje_encode_with_func+0x11a>
            }
        }
        break;
 8003bb0:	e006      	b.n	8003bc0 <tje_encode_with_func+0x22c>
    default:
        assert(!"invalid code path");
 8003bb2:	4b2e      	ldr	r3, [pc, #184]	@ (8003c6c <tje_encode_with_func+0x2d8>)
 8003bb4:	4a2e      	ldr	r2, [pc, #184]	@ (8003c70 <tje_encode_with_func+0x2dc>)
 8003bb6:	f240 41e9 	movw	r1, #1257	@ 0x4e9
 8003bba:	482e      	ldr	r0, [pc, #184]	@ (8003c74 <tje_encode_with_func+0x2e0>)
 8003bbc:	f004 ffd8 	bl	8008b70 <__assert_func>
        break;
    }

    TJEWriteContext wc = { 0 };
 8003bc0:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003bc4:	3bc8      	subs	r3, #200	@ 0xc8
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	601a      	str	r2, [r3, #0]
 8003bca:	605a      	str	r2, [r3, #4]

    wc.context = context;
 8003bcc:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003bd6:	f853 3cd0 	ldr.w	r3, [r3, #-208]
 8003bda:	f842 3cc8 	str.w	r3, [r2, #-200]
    wc.func = func;
 8003bde:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003be2:	461a      	mov	r2, r3
 8003be4:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003be8:	f853 3ccc 	ldr.w	r3, [r3, #-204]
 8003bec:	f842 3cc4 	str.w	r3, [r2, #-196]

    state.write_context = wc;
 8003bf0:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003bf4:	f107 02d8 	add.w	r2, r7, #216	@ 0xd8
 8003bf8:	f603 33e4 	addw	r3, r3, #3044	@ 0xbe4
 8003bfc:	3ac8      	subs	r2, #200	@ 0xc8
 8003bfe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003c02:	e883 0003 	stmia.w	r3, {r0, r1}


    tjei_huff_expand(&state);
 8003c06:	f107 0318 	add.w	r3, r7, #24
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f7fe ff7a 	bl	8002b04 <tjei_huff_expand>

    int result = tjei_encode_main(&state, src_data, width, height, num_components);
 8003c10:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003c14:	461a      	mov	r2, r3
 8003c16:	f107 0018 	add.w	r0, r7, #24
 8003c1a:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8003c1e:	f103 030c 	add.w	r3, r3, #12
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	9300      	str	r3, [sp, #0]
 8003c26:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8003c2a:	f103 0308 	add.w	r3, r3, #8
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f852 2cd8 	ldr.w	r2, [r2, #-216]
 8003c34:	f507 5187 	add.w	r1, r7, #4320	@ 0x10e0
 8003c38:	f101 0110 	add.w	r1, r1, #16
 8003c3c:	6809      	ldr	r1, [r1, #0]
 8003c3e:	f7ff f8c7 	bl	8002dd0 <tjei_encode_main>
 8003c42:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003c46:	f103 0308 	add.w	r3, r3, #8
 8003c4a:	6018      	str	r0, [r3, #0]

    return result;
 8003c4c:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003c50:	f103 0308 	add.w	r3, r3, #8
 8003c54:	681b      	ldr	r3, [r3, #0]
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	f507 5786 	add.w	r7, r7, #4288	@ 0x10c0
 8003c5c:	371c      	adds	r7, #28
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd90      	pop	{r4, r7, pc}
 8003c62:	bf00      	nop
 8003c64:	0800a6c8 	.word	0x0800a6c8
 8003c68:	0800a708 	.word	0x0800a708
 8003c6c:	0800a578 	.word	0x0800a578
 8003c70:	0800a9f4 	.word	0x0800a9f4
 8003c74:	0800a4ac 	.word	0x0800a4ac

08003c78 <DCMICapture>:
	HAL_TIM_PWM_Stop(&htim11, TIM_CHANNEL_1);		// Stops EXT_CLK for sensor
	frame_done = 1;   								// signal to main loop
}

HAL_StatusTypeDef DCMICapture(uint8_t camera_number, uint8_t buffer_number, uint8_t *opcode)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	4603      	mov	r3, r0
 8003c80:	603a      	str	r2, [r7, #0]
 8003c82:	71fb      	strb	r3, [r7, #7]
 8003c84:	460b      	mov	r3, r1
 8003c86:	71bb      	strb	r3, [r7, #6]
	frame_done = 0;
 8003c88:	4b38      	ldr	r3, [pc, #224]	@ (8003d6c <DCMICapture+0xf4>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	701a      	strb	r2, [r3, #0]

	p = raw_buffers[buffer_number];
 8003c8e:	79bb      	ldrb	r3, [r7, #6]
 8003c90:	4a37      	ldr	r2, [pc, #220]	@ (8003d70 <DCMICapture+0xf8>)
 8003c92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c96:	4a37      	ldr	r2, [pc, #220]	@ (8003d74 <DCMICapture+0xfc>)
 8003c98:	6013      	str	r3, [r2, #0]

	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);		// Starts EXT_CLK for sensor
 8003c9a:	2100      	movs	r1, #0
 8003c9c:	4836      	ldr	r0, [pc, #216]	@ (8003d78 <DCMICapture+0x100>)
 8003c9e:	f004 f8cf 	bl	8007e40 <HAL_TIM_PWM_Start>

	// Flush previous flags
	__HAL_DCMI_DISABLE_IT(&hdcmi, DCMI_IT_FRAME);
 8003ca2:	4b36      	ldr	r3, [pc, #216]	@ (8003d7c <DCMICapture+0x104>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68da      	ldr	r2, [r3, #12]
 8003ca8:	4b34      	ldr	r3, [pc, #208]	@ (8003d7c <DCMICapture+0x104>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f022 0201 	bic.w	r2, r2, #1
 8003cb0:	60da      	str	r2, [r3, #12]
	__HAL_DCMI_CLEAR_FLAG(&hdcmi, DCMI_FLAG_FRAMERI);
 8003cb2:	4b32      	ldr	r3, [pc, #200]	@ (8003d7c <DCMICapture+0x104>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	615a      	str	r2, [r3, #20]

	// Enable frame interrupt
	__HAL_DCMI_ENABLE_IT(&hdcmi, DCMI_IT_FRAME);
 8003cba:	4b30      	ldr	r3, [pc, #192]	@ (8003d7c <DCMICapture+0x104>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	68da      	ldr	r2, [r3, #12]
 8003cc0:	4b2e      	ldr	r3, [pc, #184]	@ (8003d7c <DCMICapture+0x104>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f042 0201 	orr.w	r2, r2, #1
 8003cc8:	60da      	str	r2, [r3, #12]

	// Start DMA transfer in CONTINUOUS mode
	// DMA copies from DCMI_DR -> frame buffer
	if (HAL_DCMI_Start_DMA(&hdcmi,
						   DCMI_MODE_SNAPSHOT,					// We don't want video, just photo
						   (uint32_t)&(p->data),				// address of destination
 8003cca:	4b2a      	ldr	r3, [pc, #168]	@ (8003d74 <DCMICapture+0xfc>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	330c      	adds	r3, #12
	if (HAL_DCMI_Start_DMA(&hdcmi,
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	f44f 3316 	mov.w	r3, #153600	@ 0x25800
 8003cd6:	2102      	movs	r1, #2
 8003cd8:	4828      	ldr	r0, [pc, #160]	@ (8003d7c <DCMICapture+0x104>)
 8003cda:	f000 ff23 	bl	8004b24 <HAL_DCMI_Start_DMA>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d004      	beq.n	8003cee <DCMICapture+0x76>
						   (H * L) / 2) != HAL_OK) 				// Transfers two pixels at a time (transfer total: 32b)
	{
		tx_buffer[0] = DCMI_CAPTURE_ERR;						// Execution failed due to DCMI capture problem
 8003ce4:	4b26      	ldr	r3, [pc, #152]	@ (8003d80 <DCMICapture+0x108>)
 8003ce6:	2250      	movs	r2, #80	@ 0x50
 8003ce8:	701a      	strb	r2, [r3, #0]
		return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e039      	b.n	8003d62 <DCMICapture+0xea>
	}


	while(!frame_done) {
 8003cee:	bf00      	nop
 8003cf0:	4b1e      	ldr	r3, [pc, #120]	@ (8003d6c <DCMICapture+0xf4>)
 8003cf2:	781b      	ldrb	r3, [r3, #0]
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d0fa      	beq.n	8003cf0 <DCMICapture+0x78>
		// wait for capture to end - TODO: Timeout?
	}

	// saves metadata after saving photo
	p->designator = photos_taken;
 8003cfa:	4b1e      	ldr	r3, [pc, #120]	@ (8003d74 <DCMICapture+0xfc>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a21      	ldr	r2, [pc, #132]	@ (8003d84 <DCMICapture+0x10c>)
 8003d00:	8812      	ldrh	r2, [r2, #0]
 8003d02:	b292      	uxth	r2, r2
 8003d04:	801a      	strh	r2, [r3, #0]
	photos_taken++;						// increments the counter by one. TODO - Save this change in FRAM pending (Implement function!)
 8003d06:	4b1f      	ldr	r3, [pc, #124]	@ (8003d84 <DCMICapture+0x10c>)
 8003d08:	881b      	ldrh	r3, [r3, #0]
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	b29a      	uxth	r2, r3
 8003d10:	4b1c      	ldr	r3, [pc, #112]	@ (8003d84 <DCMICapture+0x10c>)
 8003d12:	801a      	strh	r2, [r3, #0]

	uint16_t opcode0 = (opcode[1] << 8) | opcode[0];
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	3301      	adds	r3, #1
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	b21b      	sxth	r3, r3
 8003d1c:	021b      	lsls	r3, r3, #8
 8003d1e:	b21a      	sxth	r2, r3
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	b21b      	sxth	r3, r3
 8003d26:	4313      	orrs	r3, r2
 8003d28:	b21b      	sxth	r3, r3
 8003d2a:	81fb      	strh	r3, [r7, #14]
	uint16_t opcode1 = (opcode[3] << 8) | opcode[2];
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	3303      	adds	r3, #3
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	b21b      	sxth	r3, r3
 8003d34:	021b      	lsls	r3, r3, #8
 8003d36:	b21a      	sxth	r2, r3
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	3302      	adds	r3, #2
 8003d3c:	781b      	ldrb	r3, [r3, #0]
 8003d3e:	b21b      	sxth	r3, r3
 8003d40:	4313      	orrs	r3, r2
 8003d42:	b21b      	sxth	r3, r3
 8003d44:	81bb      	strh	r3, [r7, #12]
	p->timestamp = timestamp;
 8003d46:	4b0b      	ldr	r3, [pc, #44]	@ (8003d74 <DCMICapture+0xfc>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a0f      	ldr	r2, [pc, #60]	@ (8003d88 <DCMICapture+0x110>)
 8003d4c:	6812      	ldr	r2, [r2, #0]
 8003d4e:	609a      	str	r2, [r3, #8]
	p->opcode[0] = opcode0;	// LSB
 8003d50:	4b08      	ldr	r3, [pc, #32]	@ (8003d74 <DCMICapture+0xfc>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	89fa      	ldrh	r2, [r7, #14]
 8003d56:	805a      	strh	r2, [r3, #2]
	p->opcode[1] = opcode1;	// MSB
 8003d58:	4b06      	ldr	r3, [pc, #24]	@ (8003d74 <DCMICapture+0xfc>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	89ba      	ldrh	r2, [r7, #12]
 8003d5e:	809a      	strh	r2, [r3, #4]

	return HAL_OK;
 8003d60:	2300      	movs	r3, #0
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3710      	adds	r7, #16
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	20000410 	.word	0x20000410
 8003d70:	20000254 	.word	0x20000254
 8003d74:	20000408 	.word	0x20000408
 8003d78:	20000470 	.word	0x20000470
 8003d7c:	20000084 	.word	0x20000084
 8003d80:	200001b8 	.word	0x200001b8
 8003d84:	20000400 	.word	0x20000400
 8003d88:	20000238 	.word	0x20000238

08003d8c <ComputeBlackPercentage>:

void ComputeBlackPercentage(float *result, uint8_t buffer)
{
 8003d8c:	b590      	push	{r4, r7, lr}
 8003d8e:	b087      	sub	sp, #28
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	460b      	mov	r3, r1
 8003d96:	70fb      	strb	r3, [r7, #3]
    uint32_t total_pixels = (uint32_t)(L * H);
 8003d98:	f44f 2396 	mov.w	r3, #307200	@ 0x4b000
 8003d9c:	60fb      	str	r3, [r7, #12]
    uint32_t black_pixels = 0;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	617b      	str	r3, [r7, #20]

    // Pointer to image in external SRAM
    p = raw_buffers[buffer];
 8003da2:	78fb      	ldrb	r3, [r7, #3]
 8003da4:	4a1e      	ldr	r2, [pc, #120]	@ (8003e20 <ComputeBlackPercentage+0x94>)
 8003da6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003daa:	4a1e      	ldr	r2, [pc, #120]	@ (8003e24 <ComputeBlackPercentage+0x98>)
 8003dac:	6013      	str	r3, [r2, #0]

    // In YCbCr 4:2:2, 4 bytes = 2 pixels:  Y0 Cb  Y1 Cr
    // So for each pixel:
    //   Y = (p & 0xFF00) >> 8	- TODO: check that Y is MSB and format of camera output

    for (uint32_t i = 0; i < total_pixels; i++) {			// increments by 2 because each pixel is saved in 2B memory addresses
 8003dae:	2300      	movs	r3, #0
 8003db0:	613b      	str	r3, [r7, #16]
 8003db2:	e01d      	b.n	8003df0 <ComputeBlackPercentage+0x64>
        uint16_t y = (p->data[i] & 0xFF00) >> 8;		    // address mask (MSB)
 8003db4:	4b1b      	ldr	r3, [pc, #108]	@ (8003e24 <ComputeBlackPercentage+0x98>)
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	3304      	adds	r3, #4
 8003dbc:	005b      	lsls	r3, r3, #1
 8003dbe:	4413      	add	r3, r2
 8003dc0:	889b      	ldrh	r3, [r3, #4]
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	121b      	asrs	r3, r3, #8
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	817b      	strh	r3, [r7, #10]

        if (y < DEFAULT_BLACK_THRESHOLD) black_pixels++;
 8003dcc:	897b      	ldrh	r3, [r7, #10]
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7fc fab2 	bl	8000338 <__aeabi_i2f>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	4914      	ldr	r1, [pc, #80]	@ (8003e28 <ComputeBlackPercentage+0x9c>)
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f7fc fc9f 	bl	800071c <__aeabi_fcmplt>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d002      	beq.n	8003dea <ComputeBlackPercentage+0x5e>
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	3301      	adds	r3, #1
 8003de8:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < total_pixels; i++) {			// increments by 2 because each pixel is saved in 2B memory addresses
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	3301      	adds	r3, #1
 8003dee:	613b      	str	r3, [r7, #16]
 8003df0:	693a      	ldr	r2, [r7, #16]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d3dd      	bcc.n	8003db4 <ComputeBlackPercentage+0x28>
        // TODO - could improve speed if break after it already reaches max allowed black pixels

    }

    *result = (float)black_pixels / (float)total_pixels;
 8003df8:	6978      	ldr	r0, [r7, #20]
 8003dfa:	f7fc fa99 	bl	8000330 <__aeabi_ui2f>
 8003dfe:	4604      	mov	r4, r0
 8003e00:	68f8      	ldr	r0, [r7, #12]
 8003e02:	f7fc fa95 	bl	8000330 <__aeabi_ui2f>
 8003e06:	4603      	mov	r3, r0
 8003e08:	4619      	mov	r1, r3
 8003e0a:	4620      	mov	r0, r4
 8003e0c:	f7fc fb9c 	bl	8000548 <__aeabi_fdiv>
 8003e10:	4603      	mov	r3, r0
 8003e12:	461a      	mov	r2, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	601a      	str	r2, [r3, #0]
}
 8003e18:	bf00      	nop
 8003e1a:	371c      	adds	r7, #28
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd90      	pop	{r4, r7, pc}
 8003e20:	20000254 	.word	0x20000254
 8003e24:	20000408 	.word	0x20000408
 8003e28:	3e4ccccd 	.word	0x3e4ccccd

08003e2c <CompressToJPEG>:

HAL_StatusTypeDef CompressToJPEG(uint8_t buffer_number, uint8_t quality, uint32_t *compressed_size, uint8_t *opcode)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b08c      	sub	sp, #48	@ 0x30
 8003e30:	af04      	add	r7, sp, #16
 8003e32:	60ba      	str	r2, [r7, #8]
 8003e34:	607b      	str	r3, [r7, #4]
 8003e36:	4603      	mov	r3, r0
 8003e38:	73fb      	strb	r3, [r7, #15]
 8003e3a:	460b      	mov	r3, r1
 8003e3c:	73bb      	strb	r3, [r7, #14]
	// Validate input parameters
	if (buffer_number >= NUM_BUFFERS || quality < 1 || quality > 3) {
 8003e3e:	7bfb      	ldrb	r3, [r7, #15]
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d805      	bhi.n	8003e50 <CompressToJPEG+0x24>
 8003e44:	7bbb      	ldrb	r3, [r7, #14]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d002      	beq.n	8003e50 <CompressToJPEG+0x24>
 8003e4a:	7bbb      	ldrb	r3, [r7, #14]
 8003e4c:	2b03      	cmp	r3, #3
 8003e4e:	d901      	bls.n	8003e54 <CompressToJPEG+0x28>
		return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e083      	b.n	8003f5c <CompressToJPEG+0x130>
	}

	// Pointer to raw image in external SRAM (YCbCr 4:2:2 format)
	p = raw_buffers[buffer_number];
 8003e54:	7bfb      	ldrb	r3, [r7, #15]
 8003e56:	4a43      	ldr	r2, [pc, #268]	@ (8003f64 <CompressToJPEG+0x138>)
 8003e58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e5c:	4a42      	ldr	r2, [pc, #264]	@ (8003f68 <CompressToJPEG+0x13c>)
 8003e5e:	6013      	str	r3, [r2, #0]

	// Calculate available buffer size for compression
	// (Total SRAM from compressed photos - space already used)
	uint32_t available_buffer_size = 2 * (END_OF_MEMORY - (uint32_t)&current_compressed_address); 	// this is in bytes
 8003e60:	4a42      	ldr	r2, [pc, #264]	@ (8003f6c <CompressToJPEG+0x140>)
 8003e62:	4b43      	ldr	r3, [pc, #268]	@ (8003f70 <CompressToJPEG+0x144>)
 8003e64:	1a9b      	subs	r3, r3, r2
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	61fb      	str	r3, [r7, #28]

	// TODO - If available_buffer_size is less than compressed size, we need to handle this. We need to return to start of space (FIFO)

	// Call JPEG encoder
	// Note: raw_data is in YCbCr 4:2:2 format, which tje_encode_to_memory expects
	int result = tje_encode_to_memory(
 8003e6a:	4b40      	ldr	r3, [pc, #256]	@ (8003f6c <CompressToJPEG+0x140>)
 8003e6c:	6818      	ldr	r0, [r3, #0]
 8003e6e:	7bba      	ldrb	r2, [r7, #14]
		compressed_size,
		quality,
		H,  // width = 640
		L,  // height = 480
		3,  // num_components = 3 for YCbCr
		(const unsigned char *)(p->data)			// TODO: Check this casting
 8003e70:	4b3d      	ldr	r3, [pc, #244]	@ (8003f68 <CompressToJPEG+0x13c>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	330c      	adds	r3, #12
	int result = tje_encode_to_memory(
 8003e76:	9303      	str	r3, [sp, #12]
 8003e78:	2303      	movs	r3, #3
 8003e7a:	9302      	str	r3, [sp, #8]
 8003e7c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8003e80:	9301      	str	r3, [sp, #4]
 8003e82:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8003e86:	9300      	str	r3, [sp, #0]
 8003e88:	4613      	mov	r3, r2
 8003e8a:	68ba      	ldr	r2, [r7, #8]
 8003e8c:	69f9      	ldr	r1, [r7, #28]
 8003e8e:	f7ff fd51 	bl	8003934 <tje_encode_to_memory>
 8003e92:	61b8      	str	r0, [r7, #24]
	);

	if (result == 0) {
 8003e94:	69bb      	ldr	r3, [r7, #24]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d104      	bne.n	8003ea4 <CompressToJPEG+0x78>
		// Compression failed
		*compressed_size = 0;
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	601a      	str	r2, [r3, #0]
		return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e05b      	b.n	8003f5c <CompressToJPEG+0x130>
	}

	uint16_t opcode0 = (opcode[1] << 8) | opcode[0];
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	781b      	ldrb	r3, [r3, #0]
 8003eaa:	b21b      	sxth	r3, r3
 8003eac:	021b      	lsls	r3, r3, #8
 8003eae:	b21a      	sxth	r2, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	b21b      	sxth	r3, r3
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	b21b      	sxth	r3, r3
 8003eba:	82fb      	strh	r3, [r7, #22]
	uint16_t opcode1 = (opcode[3] << 8) | opcode[2];
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	3303      	adds	r3, #3
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	b21b      	sxth	r3, r3
 8003ec4:	021b      	lsls	r3, r3, #8
 8003ec6:	b21a      	sxth	r2, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	3302      	adds	r3, #2
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	b21b      	sxth	r3, r3
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	b21b      	sxth	r3, r3
 8003ed4:	82bb      	strh	r3, [r7, #20]

	// saves metadata before saving raw image
	compressed_metadata[current_compressed_index]->index     = current_compressed_index;
 8003ed6:	4b27      	ldr	r3, [pc, #156]	@ (8003f74 <CompressToJPEG+0x148>)
 8003ed8:	781b      	ldrb	r3, [r3, #0]
 8003eda:	461a      	mov	r2, r3
 8003edc:	4b26      	ldr	r3, [pc, #152]	@ (8003f78 <CompressToJPEG+0x14c>)
 8003ede:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ee2:	4a24      	ldr	r2, [pc, #144]	@ (8003f74 <CompressToJPEG+0x148>)
 8003ee4:	7812      	ldrb	r2, [r2, #0]
 8003ee6:	701a      	strb	r2, [r3, #0]
	compressed_metadata[current_compressed_index]->address   = current_compressed_address;
 8003ee8:	4b22      	ldr	r3, [pc, #136]	@ (8003f74 <CompressToJPEG+0x148>)
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	461a      	mov	r2, r3
 8003eee:	4b22      	ldr	r3, [pc, #136]	@ (8003f78 <CompressToJPEG+0x14c>)
 8003ef0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ef4:	4a1d      	ldr	r2, [pc, #116]	@ (8003f6c <CompressToJPEG+0x140>)
 8003ef6:	6812      	ldr	r2, [r2, #0]
 8003ef8:	605a      	str	r2, [r3, #4]
	compressed_metadata[current_compressed_index]->size      = *compressed_size;
 8003efa:	4b1e      	ldr	r3, [pc, #120]	@ (8003f74 <CompressToJPEG+0x148>)
 8003efc:	781b      	ldrb	r3, [r3, #0]
 8003efe:	461a      	mov	r2, r3
 8003f00:	4b1d      	ldr	r3, [pc, #116]	@ (8003f78 <CompressToJPEG+0x14c>)
 8003f02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f06:	68ba      	ldr	r2, [r7, #8]
 8003f08:	6812      	ldr	r2, [r2, #0]
 8003f0a:	609a      	str	r2, [r3, #8]
	compressed_metadata[current_compressed_index]->timestamp = timestamp;
 8003f0c:	4b19      	ldr	r3, [pc, #100]	@ (8003f74 <CompressToJPEG+0x148>)
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	461a      	mov	r2, r3
 8003f12:	4b19      	ldr	r3, [pc, #100]	@ (8003f78 <CompressToJPEG+0x14c>)
 8003f14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f18:	4a18      	ldr	r2, [pc, #96]	@ (8003f7c <CompressToJPEG+0x150>)
 8003f1a:	6812      	ldr	r2, [r2, #0]
 8003f1c:	60da      	str	r2, [r3, #12]
	compressed_metadata[current_compressed_index]->opcode[0] = opcode0;	// LSB
 8003f1e:	4b15      	ldr	r3, [pc, #84]	@ (8003f74 <CompressToJPEG+0x148>)
 8003f20:	781b      	ldrb	r3, [r3, #0]
 8003f22:	461a      	mov	r2, r3
 8003f24:	4b14      	ldr	r3, [pc, #80]	@ (8003f78 <CompressToJPEG+0x14c>)
 8003f26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f2a:	8afa      	ldrh	r2, [r7, #22]
 8003f2c:	821a      	strh	r2, [r3, #16]
	compressed_metadata[current_compressed_index]->opcode[1] = opcode1;	// MSB
 8003f2e:	4b11      	ldr	r3, [pc, #68]	@ (8003f74 <CompressToJPEG+0x148>)
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	461a      	mov	r2, r3
 8003f34:	4b10      	ldr	r3, [pc, #64]	@ (8003f78 <CompressToJPEG+0x14c>)
 8003f36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f3a:	8aba      	ldrh	r2, [r7, #20]
 8003f3c:	825a      	strh	r2, [r3, #18]

	// Update compressed photo buffer address for next compression
	current_compressed_address += *compressed_size; 		// Saves compressed photo in current write address
 8003f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8003f6c <CompressToJPEG+0x140>)
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	005b      	lsls	r3, r3, #1
 8003f48:	4413      	add	r3, r2
 8003f4a:	4a08      	ldr	r2, [pc, #32]	@ (8003f6c <CompressToJPEG+0x140>)
 8003f4c:	6013      	str	r3, [r2, #0]
	current_compressed_index += 1;							// increments the memory pointer by one
 8003f4e:	4b09      	ldr	r3, [pc, #36]	@ (8003f74 <CompressToJPEG+0x148>)
 8003f50:	781b      	ldrb	r3, [r3, #0]
 8003f52:	3301      	adds	r3, #1
 8003f54:	b2da      	uxtb	r2, r3
 8003f56:	4b07      	ldr	r3, [pc, #28]	@ (8003f74 <CompressToJPEG+0x148>)
 8003f58:	701a      	strb	r2, [r3, #0]

	return HAL_OK;
 8003f5a:	2300      	movs	r3, #0
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3720      	adds	r7, #32
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}
 8003f64:	20000254 	.word	0x20000254
 8003f68:	20000408 	.word	0x20000408
 8003f6c:	200003f4 	.word	0x200003f4
 8003f70:	da2e27da 	.word	0xda2e27da
 8003f74:	200003f8 	.word	0x200003f8
 8003f78:	20000260 	.word	0x20000260
 8003f7c:	20000238 	.word	0x20000238

08003f80 <init_camera_buffers>:

void init_camera_buffers(void)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
	// Raw photo buffers
    raw_buffer_1 = (raw_photo_t*)(RAW_PHOTO_BASE_ADDRESS);
 8003f86:	4b25      	ldr	r3, [pc, #148]	@ (800401c <init_camera_buffers+0x9c>)
 8003f88:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8003f8c:	601a      	str	r2, [r3, #0]
    raw_buffer_2 = (raw_photo_t*)(RAW_PHOTO_BASE_ADDRESS + RAW_PHOTO_SIZE);
 8003f8e:	4b24      	ldr	r3, [pc, #144]	@ (8004020 <init_camera_buffers+0xa0>)
 8003f90:	4a24      	ldr	r2, [pc, #144]	@ (8004024 <init_camera_buffers+0xa4>)
 8003f92:	601a      	str	r2, [r3, #0]
    raw_buffer_3 = (raw_photo_t*)(RAW_PHOTO_BASE_ADDRESS + 2*RAW_PHOTO_SIZE);
 8003f94:	4b24      	ldr	r3, [pc, #144]	@ (8004028 <init_camera_buffers+0xa8>)
 8003f96:	4a25      	ldr	r2, [pc, #148]	@ (800402c <init_camera_buffers+0xac>)
 8003f98:	601a      	str	r2, [r3, #0]

    raw_buffers[0] = raw_buffer_1;
 8003f9a:	4b20      	ldr	r3, [pc, #128]	@ (800401c <init_camera_buffers+0x9c>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a24      	ldr	r2, [pc, #144]	@ (8004030 <init_camera_buffers+0xb0>)
 8003fa0:	6013      	str	r3, [r2, #0]
    raw_buffers[1] = raw_buffer_2;
 8003fa2:	4b1f      	ldr	r3, [pc, #124]	@ (8004020 <init_camera_buffers+0xa0>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a22      	ldr	r2, [pc, #136]	@ (8004030 <init_camera_buffers+0xb0>)
 8003fa8:	6053      	str	r3, [r2, #4]
    raw_buffers[2] = raw_buffer_3;
 8003faa:	4b1f      	ldr	r3, [pc, #124]	@ (8004028 <init_camera_buffers+0xa8>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a20      	ldr	r2, [pc, #128]	@ (8004030 <init_camera_buffers+0xb0>)
 8003fb0:	6093      	str	r3, [r2, #8]

    // compressed metadata buffer - SRAM
    for (int i = 0; i < MAX_COMPRESSED_PICS; i++) {
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	607b      	str	r3, [r7, #4]
 8003fb6:	e00f      	b.n	8003fd8 <init_camera_buffers+0x58>
		compressed_metadata[i] = (compressed_metadata_t*)(COMPRESSED_METADATA_BASE_ADDR + i * sizeof(compressed_metadata_t));
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	4613      	mov	r3, r2
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	4413      	add	r3, r2
 8003fc0:	009b      	lsls	r3, r3, #2
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	4b1b      	ldr	r3, [pc, #108]	@ (8004034 <init_camera_buffers+0xb4>)
 8003fc6:	4413      	add	r3, r2
 8003fc8:	4619      	mov	r1, r3
 8003fca:	4a1b      	ldr	r2, [pc, #108]	@ (8004038 <init_camera_buffers+0xb8>)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < MAX_COMPRESSED_PICS; i++) {
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	607b      	str	r3, [r7, #4]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2b63      	cmp	r3, #99	@ 0x63
 8003fdc:	d9ec      	bls.n	8003fb8 <init_camera_buffers+0x38>
	}

    compressed_photo_space = (uint16_t*)( COMPRESSED_METADATA_BASE_ADDR + MAX_COMPRESSED_PICS * sizeof(compressed_metadata_t) );
 8003fde:	4b17      	ldr	r3, [pc, #92]	@ (800403c <init_camera_buffers+0xbc>)
 8003fe0:	4a17      	ldr	r2, [pc, #92]	@ (8004040 <init_camera_buffers+0xc0>)
 8003fe2:	601a      	str	r2, [r3, #0]
    current_compressed_address = &compressed_photo_space[0];
 8003fe4:	4b15      	ldr	r3, [pc, #84]	@ (800403c <init_camera_buffers+0xbc>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a16      	ldr	r2, [pc, #88]	@ (8004044 <init_camera_buffers+0xc4>)
 8003fea:	6013      	str	r3, [r2, #0]
    current_compressed_index = 0;
 8003fec:	4b16      	ldr	r3, [pc, #88]	@ (8004048 <init_camera_buffers+0xc8>)
 8003fee:	2200      	movs	r2, #0
 8003ff0:	701a      	strb	r2, [r3, #0]

    // TX buffer for Payload response to LS-02
    for(size_t i = 0; i < DATA_FRAME_SIZE; i++)		// tx_buffer init
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	603b      	str	r3, [r7, #0]
 8003ff6:	e007      	b.n	8004008 <init_camera_buffers+0x88>
    	tx_buffer[i] = 0;
 8003ff8:	4a14      	ldr	r2, [pc, #80]	@ (800404c <init_camera_buffers+0xcc>)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	4413      	add	r3, r2
 8003ffe:	2200      	movs	r2, #0
 8004000:	701a      	strb	r2, [r3, #0]
    for(size_t i = 0; i < DATA_FRAME_SIZE; i++)		// tx_buffer init
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	3301      	adds	r3, #1
 8004006:	603b      	str	r3, [r7, #0]
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	2b76      	cmp	r3, #118	@ 0x76
 800400c:	d9f4      	bls.n	8003ff8 <init_camera_buffers+0x78>

    // TODO - See if FRAM needs to be initialized or just treated as an SPI interface

}
 800400e:	bf00      	nop
 8004010:	bf00      	nop
 8004012:	370c      	adds	r7, #12
 8004014:	46bd      	mov	sp, r7
 8004016:	bc80      	pop	{r7}
 8004018:	4770      	bx	lr
 800401a:	bf00      	nop
 800401c:	20000248 	.word	0x20000248
 8004020:	2000024c 	.word	0x2000024c
 8004024:	6009600a 	.word	0x6009600a
 8004028:	20000250 	.word	0x20000250
 800402c:	6012c00a 	.word	0x6012c00a
 8004030:	20000254 	.word	0x20000254
 8004034:	601c200a 	.word	0x601c200a
 8004038:	20000260 	.word	0x20000260
 800403c:	200003f0 	.word	0x200003f0
 8004040:	601c27da 	.word	0x601c27da
 8004044:	200003f4 	.word	0x200003f4
 8004048:	200003f8 	.word	0x200003f8
 800404c:	200001b8 	.word	0x200001b8

08004050 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8004054:	4b13      	ldr	r3, [pc, #76]	@ (80040a4 <MX_SPI2_Init+0x54>)
 8004056:	4a14      	ldr	r2, [pc, #80]	@ (80040a8 <MX_SPI2_Init+0x58>)
 8004058:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800405a:	4b12      	ldr	r3, [pc, #72]	@ (80040a4 <MX_SPI2_Init+0x54>)
 800405c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004060:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004062:	4b10      	ldr	r3, [pc, #64]	@ (80040a4 <MX_SPI2_Init+0x54>)
 8004064:	2200      	movs	r2, #0
 8004066:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004068:	4b0e      	ldr	r3, [pc, #56]	@ (80040a4 <MX_SPI2_Init+0x54>)
 800406a:	2200      	movs	r2, #0
 800406c:	60da      	str	r2, [r3, #12]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800406e:	4b0d      	ldr	r3, [pc, #52]	@ (80040a4 <MX_SPI2_Init+0x54>)
 8004070:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004074:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8004076:	4b0b      	ldr	r3, [pc, #44]	@ (80040a4 <MX_SPI2_Init+0x54>)
 8004078:	2208      	movs	r2, #8
 800407a:	61da      	str	r2, [r3, #28]
  hspi2.Init.TIMode = SPI_TIMODE_ENABLE;
 800407c:	4b09      	ldr	r3, [pc, #36]	@ (80040a4 <MX_SPI2_Init+0x54>)
 800407e:	2210      	movs	r2, #16
 8004080:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004082:	4b08      	ldr	r3, [pc, #32]	@ (80040a4 <MX_SPI2_Init+0x54>)
 8004084:	2200      	movs	r2, #0
 8004086:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8004088:	4b06      	ldr	r3, [pc, #24]	@ (80040a4 <MX_SPI2_Init+0x54>)
 800408a:	220a      	movs	r2, #10
 800408c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800408e:	4805      	ldr	r0, [pc, #20]	@ (80040a4 <MX_SPI2_Init+0x54>)
 8004090:	f003 f864 	bl	800715c <HAL_SPI_Init>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <MX_SPI2_Init+0x4e>
  {
    Error_Handler();
 800409a:	f7fd fe4d 	bl	8001d38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800409e:	bf00      	nop
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	20000414 	.word	0x20000414
 80040a8:	40003800 	.word	0x40003800

080040ac <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b08a      	sub	sp, #40	@ 0x28
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040b4:	f107 0314 	add.w	r3, r7, #20
 80040b8:	2200      	movs	r2, #0
 80040ba:	601a      	str	r2, [r3, #0]
 80040bc:	605a      	str	r2, [r3, #4]
 80040be:	609a      	str	r2, [r3, #8]
 80040c0:	60da      	str	r2, [r3, #12]
 80040c2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a19      	ldr	r2, [pc, #100]	@ (8004130 <HAL_SPI_MspInit+0x84>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d12c      	bne.n	8004128 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80040ce:	2300      	movs	r3, #0
 80040d0:	613b      	str	r3, [r7, #16]
 80040d2:	4b18      	ldr	r3, [pc, #96]	@ (8004134 <HAL_SPI_MspInit+0x88>)
 80040d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d6:	4a17      	ldr	r2, [pc, #92]	@ (8004134 <HAL_SPI_MspInit+0x88>)
 80040d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80040dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80040de:	4b15      	ldr	r3, [pc, #84]	@ (8004134 <HAL_SPI_MspInit+0x88>)
 80040e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040e6:	613b      	str	r3, [r7, #16]
 80040e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040ea:	2300      	movs	r3, #0
 80040ec:	60fb      	str	r3, [r7, #12]
 80040ee:	4b11      	ldr	r3, [pc, #68]	@ (8004134 <HAL_SPI_MspInit+0x88>)
 80040f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f2:	4a10      	ldr	r2, [pc, #64]	@ (8004134 <HAL_SPI_MspInit+0x88>)
 80040f4:	f043 0302 	orr.w	r3, r3, #2
 80040f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80040fa:	4b0e      	ldr	r3, [pc, #56]	@ (8004134 <HAL_SPI_MspInit+0x88>)
 80040fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040fe:	f003 0302 	and.w	r3, r3, #2
 8004102:	60fb      	str	r3, [r7, #12]
 8004104:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = CS_N_Pin|SCK_Pin|MISO_Pin|MOSI_Pin;
 8004106:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800410a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800410c:	2302      	movs	r3, #2
 800410e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004110:	2300      	movs	r3, #0
 8004112:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004114:	2303      	movs	r3, #3
 8004116:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004118:	2305      	movs	r3, #5
 800411a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800411c:	f107 0314 	add.w	r3, r7, #20
 8004120:	4619      	mov	r1, r3
 8004122:	4805      	ldr	r0, [pc, #20]	@ (8004138 <HAL_SPI_MspInit+0x8c>)
 8004124:	f002 f886 	bl	8006234 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8004128:	bf00      	nop
 800412a:	3728      	adds	r7, #40	@ 0x28
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	40003800 	.word	0x40003800
 8004134:	40023800 	.word	0x40023800
 8004138:	40020400 	.word	0x40020400

0800413c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800413c:	b480      	push	{r7}
 800413e:	b083      	sub	sp, #12
 8004140:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004142:	2300      	movs	r3, #0
 8004144:	607b      	str	r3, [r7, #4]
 8004146:	4b0f      	ldr	r3, [pc, #60]	@ (8004184 <HAL_MspInit+0x48>)
 8004148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800414a:	4a0e      	ldr	r2, [pc, #56]	@ (8004184 <HAL_MspInit+0x48>)
 800414c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004150:	6453      	str	r3, [r2, #68]	@ 0x44
 8004152:	4b0c      	ldr	r3, [pc, #48]	@ (8004184 <HAL_MspInit+0x48>)
 8004154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004156:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800415a:	607b      	str	r3, [r7, #4]
 800415c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800415e:	2300      	movs	r3, #0
 8004160:	603b      	str	r3, [r7, #0]
 8004162:	4b08      	ldr	r3, [pc, #32]	@ (8004184 <HAL_MspInit+0x48>)
 8004164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004166:	4a07      	ldr	r2, [pc, #28]	@ (8004184 <HAL_MspInit+0x48>)
 8004168:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800416c:	6413      	str	r3, [r2, #64]	@ 0x40
 800416e:	4b05      	ldr	r3, [pc, #20]	@ (8004184 <HAL_MspInit+0x48>)
 8004170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004172:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004176:	603b      	str	r3, [r7, #0]
 8004178:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800417a:	bf00      	nop
 800417c:	370c      	adds	r7, #12
 800417e:	46bd      	mov	sp, r7
 8004180:	bc80      	pop	{r7}
 8004182:	4770      	bx	lr
 8004184:	40023800 	.word	0x40023800

08004188 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004188:	b480      	push	{r7}
 800418a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800418c:	bf00      	nop
 800418e:	e7fd      	b.n	800418c <NMI_Handler+0x4>

08004190 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004190:	b480      	push	{r7}
 8004192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004194:	bf00      	nop
 8004196:	e7fd      	b.n	8004194 <HardFault_Handler+0x4>

08004198 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004198:	b480      	push	{r7}
 800419a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800419c:	bf00      	nop
 800419e:	e7fd      	b.n	800419c <MemManage_Handler+0x4>

080041a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80041a0:	b480      	push	{r7}
 80041a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80041a4:	bf00      	nop
 80041a6:	e7fd      	b.n	80041a4 <BusFault_Handler+0x4>

080041a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80041a8:	b480      	push	{r7}
 80041aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80041ac:	bf00      	nop
 80041ae:	e7fd      	b.n	80041ac <UsageFault_Handler+0x4>

080041b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80041b0:	b480      	push	{r7}
 80041b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80041b4:	bf00      	nop
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bc80      	pop	{r7}
 80041ba:	4770      	bx	lr

080041bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80041bc:	b480      	push	{r7}
 80041be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80041c0:	bf00      	nop
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bc80      	pop	{r7}
 80041c6:	4770      	bx	lr

080041c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80041c8:	b480      	push	{r7}
 80041ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80041cc:	bf00      	nop
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bc80      	pop	{r7}
 80041d2:	4770      	bx	lr

080041d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80041d8:	f000 fb3e 	bl	8004858 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80041dc:	bf00      	nop
 80041de:	bd80      	pop	{r7, pc}

080041e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80041e0:	b480      	push	{r7}
 80041e2:	af00      	add	r7, sp, #0
  return 1;
 80041e4:	2301      	movs	r3, #1
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bc80      	pop	{r7}
 80041ec:	4770      	bx	lr

080041ee <_kill>:

int _kill(int pid, int sig)
{
 80041ee:	b580      	push	{r7, lr}
 80041f0:	b082      	sub	sp, #8
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	6078      	str	r0, [r7, #4]
 80041f6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80041f8:	f004 fe96 	bl	8008f28 <__errno>
 80041fc:	4603      	mov	r3, r0
 80041fe:	2216      	movs	r2, #22
 8004200:	601a      	str	r2, [r3, #0]
  return -1;
 8004202:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004206:	4618      	mov	r0, r3
 8004208:	3708      	adds	r7, #8
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}

0800420e <_exit>:

void _exit (int status)
{
 800420e:	b580      	push	{r7, lr}
 8004210:	b082      	sub	sp, #8
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004216:	f04f 31ff 	mov.w	r1, #4294967295
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f7ff ffe7 	bl	80041ee <_kill>
  while (1) {}    /* Make sure we hang here */
 8004220:	bf00      	nop
 8004222:	e7fd      	b.n	8004220 <_exit+0x12>

08004224 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b086      	sub	sp, #24
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004230:	2300      	movs	r3, #0
 8004232:	617b      	str	r3, [r7, #20]
 8004234:	e00a      	b.n	800424c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004236:	f3af 8000 	nop.w
 800423a:	4601      	mov	r1, r0
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	1c5a      	adds	r2, r3, #1
 8004240:	60ba      	str	r2, [r7, #8]
 8004242:	b2ca      	uxtb	r2, r1
 8004244:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	3301      	adds	r3, #1
 800424a:	617b      	str	r3, [r7, #20]
 800424c:	697a      	ldr	r2, [r7, #20]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	429a      	cmp	r2, r3
 8004252:	dbf0      	blt.n	8004236 <_read+0x12>
  }

  return len;
 8004254:	687b      	ldr	r3, [r7, #4]
}
 8004256:	4618      	mov	r0, r3
 8004258:	3718      	adds	r7, #24
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}

0800425e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800425e:	b580      	push	{r7, lr}
 8004260:	b086      	sub	sp, #24
 8004262:	af00      	add	r7, sp, #0
 8004264:	60f8      	str	r0, [r7, #12]
 8004266:	60b9      	str	r1, [r7, #8]
 8004268:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800426a:	2300      	movs	r3, #0
 800426c:	617b      	str	r3, [r7, #20]
 800426e:	e009      	b.n	8004284 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	1c5a      	adds	r2, r3, #1
 8004274:	60ba      	str	r2, [r7, #8]
 8004276:	781b      	ldrb	r3, [r3, #0]
 8004278:	4618      	mov	r0, r3
 800427a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	3301      	adds	r3, #1
 8004282:	617b      	str	r3, [r7, #20]
 8004284:	697a      	ldr	r2, [r7, #20]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	429a      	cmp	r2, r3
 800428a:	dbf1      	blt.n	8004270 <_write+0x12>
  }
  return len;
 800428c:	687b      	ldr	r3, [r7, #4]
}
 800428e:	4618      	mov	r0, r3
 8004290:	3718      	adds	r7, #24
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}

08004296 <_close>:

int _close(int file)
{
 8004296:	b480      	push	{r7}
 8004298:	b083      	sub	sp, #12
 800429a:	af00      	add	r7, sp, #0
 800429c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800429e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	370c      	adds	r7, #12
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bc80      	pop	{r7}
 80042aa:	4770      	bx	lr

080042ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80042bc:	605a      	str	r2, [r3, #4]
  return 0;
 80042be:	2300      	movs	r3, #0
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bc80      	pop	{r7}
 80042c8:	4770      	bx	lr

080042ca <_isatty>:

int _isatty(int file)
{
 80042ca:	b480      	push	{r7}
 80042cc:	b083      	sub	sp, #12
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80042d2:	2301      	movs	r3, #1
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	370c      	adds	r7, #12
 80042d8:	46bd      	mov	sp, r7
 80042da:	bc80      	pop	{r7}
 80042dc:	4770      	bx	lr

080042de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80042de:	b480      	push	{r7}
 80042e0:	b085      	sub	sp, #20
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	60f8      	str	r0, [r7, #12]
 80042e6:	60b9      	str	r1, [r7, #8]
 80042e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3714      	adds	r7, #20
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bc80      	pop	{r7}
 80042f4:	4770      	bx	lr
	...

080042f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004300:	4a14      	ldr	r2, [pc, #80]	@ (8004354 <_sbrk+0x5c>)
 8004302:	4b15      	ldr	r3, [pc, #84]	@ (8004358 <_sbrk+0x60>)
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800430c:	4b13      	ldr	r3, [pc, #76]	@ (800435c <_sbrk+0x64>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d102      	bne.n	800431a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004314:	4b11      	ldr	r3, [pc, #68]	@ (800435c <_sbrk+0x64>)
 8004316:	4a12      	ldr	r2, [pc, #72]	@ (8004360 <_sbrk+0x68>)
 8004318:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800431a:	4b10      	ldr	r3, [pc, #64]	@ (800435c <_sbrk+0x64>)
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4413      	add	r3, r2
 8004322:	693a      	ldr	r2, [r7, #16]
 8004324:	429a      	cmp	r2, r3
 8004326:	d207      	bcs.n	8004338 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004328:	f004 fdfe 	bl	8008f28 <__errno>
 800432c:	4603      	mov	r3, r0
 800432e:	220c      	movs	r2, #12
 8004330:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004332:	f04f 33ff 	mov.w	r3, #4294967295
 8004336:	e009      	b.n	800434c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004338:	4b08      	ldr	r3, [pc, #32]	@ (800435c <_sbrk+0x64>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800433e:	4b07      	ldr	r3, [pc, #28]	@ (800435c <_sbrk+0x64>)
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4413      	add	r3, r2
 8004346:	4a05      	ldr	r2, [pc, #20]	@ (800435c <_sbrk+0x64>)
 8004348:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800434a:	68fb      	ldr	r3, [r7, #12]
}
 800434c:	4618      	mov	r0, r3
 800434e:	3718      	adds	r7, #24
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}
 8004354:	20020000 	.word	0x20020000
 8004358:	00000400 	.word	0x00000400
 800435c:	2000046c 	.word	0x2000046c
 8004360:	200006e0 	.word	0x200006e0

08004364 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004364:	b480      	push	{r7}
 8004366:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004368:	bf00      	nop
 800436a:	46bd      	mov	sp, r7
 800436c:	bc80      	pop	{r7}
 800436e:	4770      	bx	lr

08004370 <MX_TIM11_Init>:

TIM_HandleTypeDef htim11;

/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b088      	sub	sp, #32
 8004374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8004376:	1d3b      	adds	r3, r7, #4
 8004378:	2200      	movs	r2, #0
 800437a:	601a      	str	r2, [r3, #0]
 800437c:	605a      	str	r2, [r3, #4]
 800437e:	609a      	str	r2, [r3, #8]
 8004380:	60da      	str	r2, [r3, #12]
 8004382:	611a      	str	r2, [r3, #16]
 8004384:	615a      	str	r2, [r3, #20]
 8004386:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8004388:	4b1d      	ldr	r3, [pc, #116]	@ (8004400 <MX_TIM11_Init+0x90>)
 800438a:	4a1e      	ldr	r2, [pc, #120]	@ (8004404 <MX_TIM11_Init+0x94>)
 800438c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 2;
 800438e:	4b1c      	ldr	r3, [pc, #112]	@ (8004400 <MX_TIM11_Init+0x90>)
 8004390:	2202      	movs	r2, #2
 8004392:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004394:	4b1a      	ldr	r3, [pc, #104]	@ (8004400 <MX_TIM11_Init+0x90>)
 8004396:	2200      	movs	r2, #0
 8004398:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1;
 800439a:	4b19      	ldr	r3, [pc, #100]	@ (8004400 <MX_TIM11_Init+0x90>)
 800439c:	2201      	movs	r2, #1
 800439e:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80043a0:	4b17      	ldr	r3, [pc, #92]	@ (8004400 <MX_TIM11_Init+0x90>)
 80043a2:	2200      	movs	r2, #0
 80043a4:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043a6:	4b16      	ldr	r3, [pc, #88]	@ (8004400 <MX_TIM11_Init+0x90>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80043ac:	4814      	ldr	r0, [pc, #80]	@ (8004400 <MX_TIM11_Init+0x90>)
 80043ae:	f003 fca0 	bl	8007cf2 <HAL_TIM_Base_Init>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d001      	beq.n	80043bc <MX_TIM11_Init+0x4c>
  {
    Error_Handler();
 80043b8:	f7fd fcbe 	bl	8001d38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80043bc:	4810      	ldr	r0, [pc, #64]	@ (8004400 <MX_TIM11_Init+0x90>)
 80043be:	f003 fce7 	bl	8007d90 <HAL_TIM_PWM_Init>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d001      	beq.n	80043cc <MX_TIM11_Init+0x5c>
  {
    Error_Handler();
 80043c8:	f7fd fcb6 	bl	8001d38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80043cc:	2360      	movs	r3, #96	@ 0x60
 80043ce:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80043d0:	2300      	movs	r3, #0
 80043d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80043d4:	2300      	movs	r3, #0
 80043d6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80043d8:	2300      	movs	r3, #0
 80043da:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80043dc:	1d3b      	adds	r3, r7, #4
 80043de:	2200      	movs	r2, #0
 80043e0:	4619      	mov	r1, r3
 80043e2:	4807      	ldr	r0, [pc, #28]	@ (8004400 <MX_TIM11_Init+0x90>)
 80043e4:	f003 fdf4 	bl	8007fd0 <HAL_TIM_PWM_ConfigChannel>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <MX_TIM11_Init+0x82>
  {
    Error_Handler();
 80043ee:	f7fd fca3 	bl	8001d38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 80043f2:	4803      	ldr	r0, [pc, #12]	@ (8004400 <MX_TIM11_Init+0x90>)
 80043f4:	f000 f828 	bl	8004448 <HAL_TIM_MspPostInit>

}
 80043f8:	bf00      	nop
 80043fa:	3720      	adds	r7, #32
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	20000470 	.word	0x20000470
 8004404:	40014800 	.word	0x40014800

08004408 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004408:	b480      	push	{r7}
 800440a:	b085      	sub	sp, #20
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a0a      	ldr	r2, [pc, #40]	@ (8004440 <HAL_TIM_Base_MspInit+0x38>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d10d      	bne.n	8004436 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 800441a:	2300      	movs	r3, #0
 800441c:	60fb      	str	r3, [r7, #12]
 800441e:	4b09      	ldr	r3, [pc, #36]	@ (8004444 <HAL_TIM_Base_MspInit+0x3c>)
 8004420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004422:	4a08      	ldr	r2, [pc, #32]	@ (8004444 <HAL_TIM_Base_MspInit+0x3c>)
 8004424:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004428:	6453      	str	r3, [r2, #68]	@ 0x44
 800442a:	4b06      	ldr	r3, [pc, #24]	@ (8004444 <HAL_TIM_Base_MspInit+0x3c>)
 800442c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800442e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004432:	60fb      	str	r3, [r7, #12]
 8004434:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8004436:	bf00      	nop
 8004438:	3714      	adds	r7, #20
 800443a:	46bd      	mov	sp, r7
 800443c:	bc80      	pop	{r7}
 800443e:	4770      	bx	lr
 8004440:	40014800 	.word	0x40014800
 8004444:	40023800 	.word	0x40023800

08004448 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b088      	sub	sp, #32
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004450:	f107 030c 	add.w	r3, r7, #12
 8004454:	2200      	movs	r2, #0
 8004456:	601a      	str	r2, [r3, #0]
 8004458:	605a      	str	r2, [r3, #4]
 800445a:	609a      	str	r2, [r3, #8]
 800445c:	60da      	str	r2, [r3, #12]
 800445e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM11)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a12      	ldr	r2, [pc, #72]	@ (80044b0 <HAL_TIM_MspPostInit+0x68>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d11d      	bne.n	80044a6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM11_MspPostInit 0 */

  /* USER CODE END TIM11_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800446a:	2300      	movs	r3, #0
 800446c:	60bb      	str	r3, [r7, #8]
 800446e:	4b11      	ldr	r3, [pc, #68]	@ (80044b4 <HAL_TIM_MspPostInit+0x6c>)
 8004470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004472:	4a10      	ldr	r2, [pc, #64]	@ (80044b4 <HAL_TIM_MspPostInit+0x6c>)
 8004474:	f043 0320 	orr.w	r3, r3, #32
 8004478:	6313      	str	r3, [r2, #48]	@ 0x30
 800447a:	4b0e      	ldr	r3, [pc, #56]	@ (80044b4 <HAL_TIM_MspPostInit+0x6c>)
 800447c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800447e:	f003 0320 	and.w	r3, r3, #32
 8004482:	60bb      	str	r3, [r7, #8]
 8004484:	68bb      	ldr	r3, [r7, #8]
    /**TIM11 GPIO Configuration
    PF7     ------> TIM11_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004486:	2380      	movs	r3, #128	@ 0x80
 8004488:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800448a:	2302      	movs	r3, #2
 800448c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800448e:	2300      	movs	r3, #0
 8004490:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004492:	2300      	movs	r3, #0
 8004494:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8004496:	2303      	movs	r3, #3
 8004498:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800449a:	f107 030c 	add.w	r3, r7, #12
 800449e:	4619      	mov	r1, r3
 80044a0:	4805      	ldr	r0, [pc, #20]	@ (80044b8 <HAL_TIM_MspPostInit+0x70>)
 80044a2:	f001 fec7 	bl	8006234 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 80044a6:	bf00      	nop
 80044a8:	3720      	adds	r7, #32
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	40014800 	.word	0x40014800
 80044b4:	40023800 	.word	0x40023800
 80044b8:	40021400 	.word	0x40021400

080044bc <MX_UART4_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart1;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80044c0:	4b11      	ldr	r3, [pc, #68]	@ (8004508 <MX_UART4_Init+0x4c>)
 80044c2:	4a12      	ldr	r2, [pc, #72]	@ (800450c <MX_UART4_Init+0x50>)
 80044c4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80044c6:	4b10      	ldr	r3, [pc, #64]	@ (8004508 <MX_UART4_Init+0x4c>)
 80044c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80044cc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80044ce:	4b0e      	ldr	r3, [pc, #56]	@ (8004508 <MX_UART4_Init+0x4c>)
 80044d0:	2200      	movs	r2, #0
 80044d2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80044d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004508 <MX_UART4_Init+0x4c>)
 80044d6:	2200      	movs	r2, #0
 80044d8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80044da:	4b0b      	ldr	r3, [pc, #44]	@ (8004508 <MX_UART4_Init+0x4c>)
 80044dc:	2200      	movs	r2, #0
 80044de:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80044e0:	4b09      	ldr	r3, [pc, #36]	@ (8004508 <MX_UART4_Init+0x4c>)
 80044e2:	220c      	movs	r2, #12
 80044e4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80044e6:	4b08      	ldr	r3, [pc, #32]	@ (8004508 <MX_UART4_Init+0x4c>)
 80044e8:	2200      	movs	r2, #0
 80044ea:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80044ec:	4b06      	ldr	r3, [pc, #24]	@ (8004508 <MX_UART4_Init+0x4c>)
 80044ee:	2200      	movs	r2, #0
 80044f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80044f2:	4805      	ldr	r0, [pc, #20]	@ (8004508 <MX_UART4_Init+0x4c>)
 80044f4:	f004 f8a8 	bl	8008648 <HAL_UART_Init>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d001      	beq.n	8004502 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80044fe:	f7fd fc1b 	bl	8001d38 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8004502:	bf00      	nop
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	200004b8 	.word	0x200004b8
 800450c:	40004c00 	.word	0x40004c00

08004510 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8004514:	4b11      	ldr	r3, [pc, #68]	@ (800455c <MX_UART5_Init+0x4c>)
 8004516:	4a12      	ldr	r2, [pc, #72]	@ (8004560 <MX_UART5_Init+0x50>)
 8004518:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800451a:	4b10      	ldr	r3, [pc, #64]	@ (800455c <MX_UART5_Init+0x4c>)
 800451c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004520:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8004522:	4b0e      	ldr	r3, [pc, #56]	@ (800455c <MX_UART5_Init+0x4c>)
 8004524:	2200      	movs	r2, #0
 8004526:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8004528:	4b0c      	ldr	r3, [pc, #48]	@ (800455c <MX_UART5_Init+0x4c>)
 800452a:	2200      	movs	r2, #0
 800452c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800452e:	4b0b      	ldr	r3, [pc, #44]	@ (800455c <MX_UART5_Init+0x4c>)
 8004530:	2200      	movs	r2, #0
 8004532:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8004534:	4b09      	ldr	r3, [pc, #36]	@ (800455c <MX_UART5_Init+0x4c>)
 8004536:	220c      	movs	r2, #12
 8004538:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800453a:	4b08      	ldr	r3, [pc, #32]	@ (800455c <MX_UART5_Init+0x4c>)
 800453c:	2200      	movs	r2, #0
 800453e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8004540:	4b06      	ldr	r3, [pc, #24]	@ (800455c <MX_UART5_Init+0x4c>)
 8004542:	2200      	movs	r2, #0
 8004544:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8004546:	4805      	ldr	r0, [pc, #20]	@ (800455c <MX_UART5_Init+0x4c>)
 8004548:	f004 f87e 	bl	8008648 <HAL_UART_Init>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d001      	beq.n	8004556 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8004552:	f7fd fbf1 	bl	8001d38 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8004556:	bf00      	nop
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	20000500 	.word	0x20000500
 8004560:	40005000 	.word	0x40005000

08004564 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004568:	4b11      	ldr	r3, [pc, #68]	@ (80045b0 <MX_USART1_UART_Init+0x4c>)
 800456a:	4a12      	ldr	r2, [pc, #72]	@ (80045b4 <MX_USART1_UART_Init+0x50>)
 800456c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800456e:	4b10      	ldr	r3, [pc, #64]	@ (80045b0 <MX_USART1_UART_Init+0x4c>)
 8004570:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004574:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004576:	4b0e      	ldr	r3, [pc, #56]	@ (80045b0 <MX_USART1_UART_Init+0x4c>)
 8004578:	2200      	movs	r2, #0
 800457a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800457c:	4b0c      	ldr	r3, [pc, #48]	@ (80045b0 <MX_USART1_UART_Init+0x4c>)
 800457e:	2200      	movs	r2, #0
 8004580:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004582:	4b0b      	ldr	r3, [pc, #44]	@ (80045b0 <MX_USART1_UART_Init+0x4c>)
 8004584:	2200      	movs	r2, #0
 8004586:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004588:	4b09      	ldr	r3, [pc, #36]	@ (80045b0 <MX_USART1_UART_Init+0x4c>)
 800458a:	220c      	movs	r2, #12
 800458c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800458e:	4b08      	ldr	r3, [pc, #32]	@ (80045b0 <MX_USART1_UART_Init+0x4c>)
 8004590:	2200      	movs	r2, #0
 8004592:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004594:	4b06      	ldr	r3, [pc, #24]	@ (80045b0 <MX_USART1_UART_Init+0x4c>)
 8004596:	2200      	movs	r2, #0
 8004598:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800459a:	4805      	ldr	r0, [pc, #20]	@ (80045b0 <MX_USART1_UART_Init+0x4c>)
 800459c:	f004 f854 	bl	8008648 <HAL_UART_Init>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d001      	beq.n	80045aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80045a6:	f7fd fbc7 	bl	8001d38 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80045aa:	bf00      	nop
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	20000548 	.word	0x20000548
 80045b4:	40011000 	.word	0x40011000

080045b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b08e      	sub	sp, #56	@ 0x38
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80045c4:	2200      	movs	r2, #0
 80045c6:	601a      	str	r2, [r3, #0]
 80045c8:	605a      	str	r2, [r3, #4]
 80045ca:	609a      	str	r2, [r3, #8]
 80045cc:	60da      	str	r2, [r3, #12]
 80045ce:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a5b      	ldr	r2, [pc, #364]	@ (8004744 <HAL_UART_MspInit+0x18c>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d12c      	bne.n	8004634 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80045da:	2300      	movs	r3, #0
 80045dc:	623b      	str	r3, [r7, #32]
 80045de:	4b5a      	ldr	r3, [pc, #360]	@ (8004748 <HAL_UART_MspInit+0x190>)
 80045e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e2:	4a59      	ldr	r2, [pc, #356]	@ (8004748 <HAL_UART_MspInit+0x190>)
 80045e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80045e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80045ea:	4b57      	ldr	r3, [pc, #348]	@ (8004748 <HAL_UART_MspInit+0x190>)
 80045ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045f2:	623b      	str	r3, [r7, #32]
 80045f4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045f6:	2300      	movs	r3, #0
 80045f8:	61fb      	str	r3, [r7, #28]
 80045fa:	4b53      	ldr	r3, [pc, #332]	@ (8004748 <HAL_UART_MspInit+0x190>)
 80045fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045fe:	4a52      	ldr	r2, [pc, #328]	@ (8004748 <HAL_UART_MspInit+0x190>)
 8004600:	f043 0301 	orr.w	r3, r3, #1
 8004604:	6313      	str	r3, [r2, #48]	@ 0x30
 8004606:	4b50      	ldr	r3, [pc, #320]	@ (8004748 <HAL_UART_MspInit+0x190>)
 8004608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	61fb      	str	r3, [r7, #28]
 8004610:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = DEB_UART_TX_Pin|DEB_UART_RX_Pin;
 8004612:	2303      	movs	r3, #3
 8004614:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004616:	2302      	movs	r3, #2
 8004618:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800461a:	2301      	movs	r3, #1
 800461c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800461e:	2303      	movs	r3, #3
 8004620:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004622:	2308      	movs	r3, #8
 8004624:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004626:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800462a:	4619      	mov	r1, r3
 800462c:	4847      	ldr	r0, [pc, #284]	@ (800474c <HAL_UART_MspInit+0x194>)
 800462e:	f001 fe01 	bl	8006234 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004632:	e082      	b.n	800473a <HAL_UART_MspInit+0x182>
  else if(uartHandle->Instance==UART5)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a45      	ldr	r2, [pc, #276]	@ (8004750 <HAL_UART_MspInit+0x198>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d14b      	bne.n	80046d6 <HAL_UART_MspInit+0x11e>
    __HAL_RCC_UART5_CLK_ENABLE();
 800463e:	2300      	movs	r3, #0
 8004640:	61bb      	str	r3, [r7, #24]
 8004642:	4b41      	ldr	r3, [pc, #260]	@ (8004748 <HAL_UART_MspInit+0x190>)
 8004644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004646:	4a40      	ldr	r2, [pc, #256]	@ (8004748 <HAL_UART_MspInit+0x190>)
 8004648:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800464c:	6413      	str	r3, [r2, #64]	@ 0x40
 800464e:	4b3e      	ldr	r3, [pc, #248]	@ (8004748 <HAL_UART_MspInit+0x190>)
 8004650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004652:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004656:	61bb      	str	r3, [r7, #24]
 8004658:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800465a:	2300      	movs	r3, #0
 800465c:	617b      	str	r3, [r7, #20]
 800465e:	4b3a      	ldr	r3, [pc, #232]	@ (8004748 <HAL_UART_MspInit+0x190>)
 8004660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004662:	4a39      	ldr	r2, [pc, #228]	@ (8004748 <HAL_UART_MspInit+0x190>)
 8004664:	f043 0304 	orr.w	r3, r3, #4
 8004668:	6313      	str	r3, [r2, #48]	@ 0x30
 800466a:	4b37      	ldr	r3, [pc, #220]	@ (8004748 <HAL_UART_MspInit+0x190>)
 800466c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800466e:	f003 0304 	and.w	r3, r3, #4
 8004672:	617b      	str	r3, [r7, #20]
 8004674:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004676:	2300      	movs	r3, #0
 8004678:	613b      	str	r3, [r7, #16]
 800467a:	4b33      	ldr	r3, [pc, #204]	@ (8004748 <HAL_UART_MspInit+0x190>)
 800467c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800467e:	4a32      	ldr	r2, [pc, #200]	@ (8004748 <HAL_UART_MspInit+0x190>)
 8004680:	f043 0308 	orr.w	r3, r3, #8
 8004684:	6313      	str	r3, [r2, #48]	@ 0x30
 8004686:	4b30      	ldr	r3, [pc, #192]	@ (8004748 <HAL_UART_MspInit+0x190>)
 8004688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800468a:	f003 0308 	and.w	r3, r3, #8
 800468e:	613b      	str	r3, [r7, #16]
 8004690:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = UART_TX_Pin;
 8004692:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004696:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004698:	2302      	movs	r3, #2
 800469a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800469c:	2301      	movs	r3, #1
 800469e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046a0:	2303      	movs	r3, #3
 80046a2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80046a4:	2308      	movs	r3, #8
 80046a6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(UART_TX_GPIO_Port, &GPIO_InitStruct);
 80046a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046ac:	4619      	mov	r1, r3
 80046ae:	4829      	ldr	r0, [pc, #164]	@ (8004754 <HAL_UART_MspInit+0x19c>)
 80046b0:	f001 fdc0 	bl	8006234 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART_RX_Pin;
 80046b4:	2304      	movs	r3, #4
 80046b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046b8:	2302      	movs	r3, #2
 80046ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80046bc:	2301      	movs	r3, #1
 80046be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046c0:	2303      	movs	r3, #3
 80046c2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80046c4:	2308      	movs	r3, #8
 80046c6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(UART_RX_GPIO_Port, &GPIO_InitStruct);
 80046c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046cc:	4619      	mov	r1, r3
 80046ce:	4822      	ldr	r0, [pc, #136]	@ (8004758 <HAL_UART_MspInit+0x1a0>)
 80046d0:	f001 fdb0 	bl	8006234 <HAL_GPIO_Init>
}
 80046d4:	e031      	b.n	800473a <HAL_UART_MspInit+0x182>
  else if(uartHandle->Instance==USART1)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a20      	ldr	r2, [pc, #128]	@ (800475c <HAL_UART_MspInit+0x1a4>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d12c      	bne.n	800473a <HAL_UART_MspInit+0x182>
    __HAL_RCC_USART1_CLK_ENABLE();
 80046e0:	2300      	movs	r3, #0
 80046e2:	60fb      	str	r3, [r7, #12]
 80046e4:	4b18      	ldr	r3, [pc, #96]	@ (8004748 <HAL_UART_MspInit+0x190>)
 80046e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046e8:	4a17      	ldr	r2, [pc, #92]	@ (8004748 <HAL_UART_MspInit+0x190>)
 80046ea:	f043 0310 	orr.w	r3, r3, #16
 80046ee:	6453      	str	r3, [r2, #68]	@ 0x44
 80046f0:	4b15      	ldr	r3, [pc, #84]	@ (8004748 <HAL_UART_MspInit+0x190>)
 80046f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f4:	f003 0310 	and.w	r3, r3, #16
 80046f8:	60fb      	str	r3, [r7, #12]
 80046fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046fc:	2300      	movs	r3, #0
 80046fe:	60bb      	str	r3, [r7, #8]
 8004700:	4b11      	ldr	r3, [pc, #68]	@ (8004748 <HAL_UART_MspInit+0x190>)
 8004702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004704:	4a10      	ldr	r2, [pc, #64]	@ (8004748 <HAL_UART_MspInit+0x190>)
 8004706:	f043 0301 	orr.w	r3, r3, #1
 800470a:	6313      	str	r3, [r2, #48]	@ 0x30
 800470c:	4b0e      	ldr	r3, [pc, #56]	@ (8004748 <HAL_UART_MspInit+0x190>)
 800470e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004710:	f003 0301 	and.w	r3, r3, #1
 8004714:	60bb      	str	r3, [r7, #8]
 8004716:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = UART1_TX_Pin|UART1_RX_Pin;
 8004718:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800471c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800471e:	2302      	movs	r3, #2
 8004720:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004722:	2300      	movs	r3, #0
 8004724:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004726:	2303      	movs	r3, #3
 8004728:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800472a:	2307      	movs	r3, #7
 800472c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800472e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004732:	4619      	mov	r1, r3
 8004734:	4805      	ldr	r0, [pc, #20]	@ (800474c <HAL_UART_MspInit+0x194>)
 8004736:	f001 fd7d 	bl	8006234 <HAL_GPIO_Init>
}
 800473a:	bf00      	nop
 800473c:	3738      	adds	r7, #56	@ 0x38
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	40004c00 	.word	0x40004c00
 8004748:	40023800 	.word	0x40023800
 800474c:	40020000 	.word	0x40020000
 8004750:	40005000 	.word	0x40005000
 8004754:	40020800 	.word	0x40020800
 8004758:	40020c00 	.word	0x40020c00
 800475c:	40011000 	.word	0x40011000

08004760 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004760:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004798 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8004764:	f7ff fdfe 	bl	8004364 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004768:	480c      	ldr	r0, [pc, #48]	@ (800479c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800476a:	490d      	ldr	r1, [pc, #52]	@ (80047a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800476c:	4a0d      	ldr	r2, [pc, #52]	@ (80047a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800476e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004770:	e002      	b.n	8004778 <LoopCopyDataInit>

08004772 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004772:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004774:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004776:	3304      	adds	r3, #4

08004778 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004778:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800477a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800477c:	d3f9      	bcc.n	8004772 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800477e:	4a0a      	ldr	r2, [pc, #40]	@ (80047a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004780:	4c0a      	ldr	r4, [pc, #40]	@ (80047ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8004782:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004784:	e001      	b.n	800478a <LoopFillZerobss>

08004786 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004786:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004788:	3204      	adds	r2, #4

0800478a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800478a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800478c:	d3fb      	bcc.n	8004786 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800478e:	f004 fbd1 	bl	8008f34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004792:	f7fd f9e7 	bl	8001b64 <main>
  bx  lr    
 8004796:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004798:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800479c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80047a0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80047a4:	0800aaa4 	.word	0x0800aaa4
  ldr r2, =_sbss
 80047a8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80047ac:	200006e0 	.word	0x200006e0

080047b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80047b0:	e7fe      	b.n	80047b0 <ADC_IRQHandler>
	...

080047b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80047b8:	4b0e      	ldr	r3, [pc, #56]	@ (80047f4 <HAL_Init+0x40>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a0d      	ldr	r2, [pc, #52]	@ (80047f4 <HAL_Init+0x40>)
 80047be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80047c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80047c4:	4b0b      	ldr	r3, [pc, #44]	@ (80047f4 <HAL_Init+0x40>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a0a      	ldr	r2, [pc, #40]	@ (80047f4 <HAL_Init+0x40>)
 80047ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80047ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80047d0:	4b08      	ldr	r3, [pc, #32]	@ (80047f4 <HAL_Init+0x40>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a07      	ldr	r2, [pc, #28]	@ (80047f4 <HAL_Init+0x40>)
 80047d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80047dc:	2003      	movs	r0, #3
 80047de:	f000 f907 	bl	80049f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80047e2:	200f      	movs	r0, #15
 80047e4:	f000 f808 	bl	80047f8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80047e8:	f7ff fca8 	bl	800413c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80047ec:	2300      	movs	r3, #0
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	40023c00 	.word	0x40023c00

080047f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b082      	sub	sp, #8
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004800:	4b12      	ldr	r3, [pc, #72]	@ (800484c <HAL_InitTick+0x54>)
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	4b12      	ldr	r3, [pc, #72]	@ (8004850 <HAL_InitTick+0x58>)
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	4619      	mov	r1, r3
 800480a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800480e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004812:	fbb2 f3f3 	udiv	r3, r2, r3
 8004816:	4618      	mov	r0, r3
 8004818:	f000 f911 	bl	8004a3e <HAL_SYSTICK_Config>
 800481c:	4603      	mov	r3, r0
 800481e:	2b00      	cmp	r3, #0
 8004820:	d001      	beq.n	8004826 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e00e      	b.n	8004844 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2b0f      	cmp	r3, #15
 800482a:	d80a      	bhi.n	8004842 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800482c:	2200      	movs	r2, #0
 800482e:	6879      	ldr	r1, [r7, #4]
 8004830:	f04f 30ff 	mov.w	r0, #4294967295
 8004834:	f000 f8e7 	bl	8004a06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004838:	4a06      	ldr	r2, [pc, #24]	@ (8004854 <HAL_InitTick+0x5c>)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800483e:	2300      	movs	r3, #0
 8004840:	e000      	b.n	8004844 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
}
 8004844:	4618      	mov	r0, r3
 8004846:	3708      	adds	r7, #8
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	20000000 	.word	0x20000000
 8004850:	20000008 	.word	0x20000008
 8004854:	20000004 	.word	0x20000004

08004858 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004858:	b480      	push	{r7}
 800485a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800485c:	4b05      	ldr	r3, [pc, #20]	@ (8004874 <HAL_IncTick+0x1c>)
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	461a      	mov	r2, r3
 8004862:	4b05      	ldr	r3, [pc, #20]	@ (8004878 <HAL_IncTick+0x20>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4413      	add	r3, r2
 8004868:	4a03      	ldr	r2, [pc, #12]	@ (8004878 <HAL_IncTick+0x20>)
 800486a:	6013      	str	r3, [r2, #0]
}
 800486c:	bf00      	nop
 800486e:	46bd      	mov	sp, r7
 8004870:	bc80      	pop	{r7}
 8004872:	4770      	bx	lr
 8004874:	20000008 	.word	0x20000008
 8004878:	20000590 	.word	0x20000590

0800487c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800487c:	b480      	push	{r7}
 800487e:	af00      	add	r7, sp, #0
  return uwTick;
 8004880:	4b02      	ldr	r3, [pc, #8]	@ (800488c <HAL_GetTick+0x10>)
 8004882:	681b      	ldr	r3, [r3, #0]
}
 8004884:	4618      	mov	r0, r3
 8004886:	46bd      	mov	sp, r7
 8004888:	bc80      	pop	{r7}
 800488a:	4770      	bx	lr
 800488c:	20000590 	.word	0x20000590

08004890 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004890:	b480      	push	{r7}
 8004892:	b085      	sub	sp, #20
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f003 0307 	and.w	r3, r3, #7
 800489e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048a0:	4b0c      	ldr	r3, [pc, #48]	@ (80048d4 <__NVIC_SetPriorityGrouping+0x44>)
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048a6:	68ba      	ldr	r2, [r7, #8]
 80048a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80048ac:	4013      	ands	r3, r2
 80048ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80048bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048c2:	4a04      	ldr	r2, [pc, #16]	@ (80048d4 <__NVIC_SetPriorityGrouping+0x44>)
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	60d3      	str	r3, [r2, #12]
}
 80048c8:	bf00      	nop
 80048ca:	3714      	adds	r7, #20
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bc80      	pop	{r7}
 80048d0:	4770      	bx	lr
 80048d2:	bf00      	nop
 80048d4:	e000ed00 	.word	0xe000ed00

080048d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048d8:	b480      	push	{r7}
 80048da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048dc:	4b04      	ldr	r3, [pc, #16]	@ (80048f0 <__NVIC_GetPriorityGrouping+0x18>)
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	0a1b      	lsrs	r3, r3, #8
 80048e2:	f003 0307 	and.w	r3, r3, #7
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bc80      	pop	{r7}
 80048ec:	4770      	bx	lr
 80048ee:	bf00      	nop
 80048f0:	e000ed00 	.word	0xe000ed00

080048f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	4603      	mov	r3, r0
 80048fc:	6039      	str	r1, [r7, #0]
 80048fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004904:	2b00      	cmp	r3, #0
 8004906:	db0a      	blt.n	800491e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	b2da      	uxtb	r2, r3
 800490c:	490c      	ldr	r1, [pc, #48]	@ (8004940 <__NVIC_SetPriority+0x4c>)
 800490e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004912:	0112      	lsls	r2, r2, #4
 8004914:	b2d2      	uxtb	r2, r2
 8004916:	440b      	add	r3, r1
 8004918:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800491c:	e00a      	b.n	8004934 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	b2da      	uxtb	r2, r3
 8004922:	4908      	ldr	r1, [pc, #32]	@ (8004944 <__NVIC_SetPriority+0x50>)
 8004924:	79fb      	ldrb	r3, [r7, #7]
 8004926:	f003 030f 	and.w	r3, r3, #15
 800492a:	3b04      	subs	r3, #4
 800492c:	0112      	lsls	r2, r2, #4
 800492e:	b2d2      	uxtb	r2, r2
 8004930:	440b      	add	r3, r1
 8004932:	761a      	strb	r2, [r3, #24]
}
 8004934:	bf00      	nop
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	bc80      	pop	{r7}
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	e000e100 	.word	0xe000e100
 8004944:	e000ed00 	.word	0xe000ed00

08004948 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004948:	b480      	push	{r7}
 800494a:	b089      	sub	sp, #36	@ 0x24
 800494c:	af00      	add	r7, sp, #0
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f003 0307 	and.w	r3, r3, #7
 800495a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	f1c3 0307 	rsb	r3, r3, #7
 8004962:	2b04      	cmp	r3, #4
 8004964:	bf28      	it	cs
 8004966:	2304      	movcs	r3, #4
 8004968:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	3304      	adds	r3, #4
 800496e:	2b06      	cmp	r3, #6
 8004970:	d902      	bls.n	8004978 <NVIC_EncodePriority+0x30>
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	3b03      	subs	r3, #3
 8004976:	e000      	b.n	800497a <NVIC_EncodePriority+0x32>
 8004978:	2300      	movs	r3, #0
 800497a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800497c:	f04f 32ff 	mov.w	r2, #4294967295
 8004980:	69bb      	ldr	r3, [r7, #24]
 8004982:	fa02 f303 	lsl.w	r3, r2, r3
 8004986:	43da      	mvns	r2, r3
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	401a      	ands	r2, r3
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004990:	f04f 31ff 	mov.w	r1, #4294967295
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	fa01 f303 	lsl.w	r3, r1, r3
 800499a:	43d9      	mvns	r1, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049a0:	4313      	orrs	r3, r2
         );
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3724      	adds	r7, #36	@ 0x24
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bc80      	pop	{r7}
 80049aa:	4770      	bx	lr

080049ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b082      	sub	sp, #8
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	3b01      	subs	r3, #1
 80049b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80049bc:	d301      	bcc.n	80049c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80049be:	2301      	movs	r3, #1
 80049c0:	e00f      	b.n	80049e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80049c2:	4a0a      	ldr	r2, [pc, #40]	@ (80049ec <SysTick_Config+0x40>)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	3b01      	subs	r3, #1
 80049c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80049ca:	210f      	movs	r1, #15
 80049cc:	f04f 30ff 	mov.w	r0, #4294967295
 80049d0:	f7ff ff90 	bl	80048f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80049d4:	4b05      	ldr	r3, [pc, #20]	@ (80049ec <SysTick_Config+0x40>)
 80049d6:	2200      	movs	r2, #0
 80049d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80049da:	4b04      	ldr	r3, [pc, #16]	@ (80049ec <SysTick_Config+0x40>)
 80049dc:	2207      	movs	r2, #7
 80049de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3708      	adds	r7, #8
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
 80049ea:	bf00      	nop
 80049ec:	e000e010 	.word	0xe000e010

080049f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	f7ff ff49 	bl	8004890 <__NVIC_SetPriorityGrouping>
}
 80049fe:	bf00      	nop
 8004a00:	3708      	adds	r7, #8
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}

08004a06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a06:	b580      	push	{r7, lr}
 8004a08:	b086      	sub	sp, #24
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	60b9      	str	r1, [r7, #8]
 8004a10:	607a      	str	r2, [r7, #4]
 8004a12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004a14:	2300      	movs	r3, #0
 8004a16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004a18:	f7ff ff5e 	bl	80048d8 <__NVIC_GetPriorityGrouping>
 8004a1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	68b9      	ldr	r1, [r7, #8]
 8004a22:	6978      	ldr	r0, [r7, #20]
 8004a24:	f7ff ff90 	bl	8004948 <NVIC_EncodePriority>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a2e:	4611      	mov	r1, r2
 8004a30:	4618      	mov	r0, r3
 8004a32:	f7ff ff5f 	bl	80048f4 <__NVIC_SetPriority>
}
 8004a36:	bf00      	nop
 8004a38:	3718      	adds	r7, #24
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}

08004a3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a3e:	b580      	push	{r7, lr}
 8004a40:	b082      	sub	sp, #8
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f7ff ffb0 	bl	80049ac <SysTick_Config>
 8004a4c:	4603      	mov	r3, r0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3708      	adds	r7, #8
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}

08004a56 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8004a56:	b580      	push	{r7, lr}
 8004a58:	b082      	sub	sp, #8
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d101      	bne.n	8004a68 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	e058      	b.n	8004b1a <HAL_DCMI_Init+0xc4>
  assert_param(IS_DCMI_SYNCHRO(hdcmi->Init.SynchroMode));
  assert_param(IS_DCMI_CAPTURE_RATE(hdcmi->Init.CaptureRate));
  assert_param(IS_DCMI_EXTENDED_DATA(hdcmi->Init.ExtendedDataMode));
  assert_param(IS_DCMI_MODE_JPEG(hdcmi->Init.JPEGMode));

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d102      	bne.n	8004a7a <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f7fc fc01 	bl	800127c <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2202      	movs	r2, #2
 8004a7e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	6812      	ldr	r2, [r2, #0]
 8004a8c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004a90:	f023 0308 	bic.w	r3, r3, #8
 8004a94:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	6819      	ldr	r1, [r3, #0]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	685a      	ldr	r2, [r3, #4]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	695b      	ldr	r3, [r3, #20]
 8004aa4:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8004aaa:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	691b      	ldr	r3, [r3, #16]
 8004ab0:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8004ab6:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	699b      	ldr	r3, [r3, #24]
 8004abc:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8004ac2:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	430a      	orrs	r2, r1
 8004aca:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	2b10      	cmp	r3, #16
 8004ad2:	d112      	bne.n	8004afa <HAL_DCMI_Init+0xa4>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	7f1b      	ldrb	r3, [r3, #28]
 8004ad8:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	7f5b      	ldrb	r3, [r3, #29]
 8004ade:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8004ae0:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	7f9b      	ldrb	r3, [r3, #30]
 8004ae6:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8004ae8:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	7fdb      	ldrb	r3, [r3, #31]
 8004af0:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8004af6:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8004af8:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68da      	ldr	r2, [r3, #12]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f042 021e 	orr.w	r2, r2, #30
 8004b08:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2201      	movs	r2, #1
 8004b14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3708      	adds	r7, #8
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
	...

08004b24 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef *hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b088      	sub	sp, #32
 8004b28:	af02      	add	r7, sp, #8
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
 8004b30:	603b      	str	r3, [r7, #0]
  uint32_t tmp_length = Length;
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	617b      	str	r3, [r7, #20]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d101      	bne.n	8004b44 <HAL_DCMI_Start_DMA+0x20>
 8004b40:	2302      	movs	r3, #2
 8004b42:	e0ab      	b.n	8004c9c <HAL_DCMI_Start_DMA+0x178>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b62:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f022 0202 	bic.w	r2, r2, #2
 8004b72:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |= (uint32_t)(DCMI_Mode);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	6819      	ldr	r1, [r3, #0]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	68ba      	ldr	r2, [r7, #8]
 8004b80:	430a      	orrs	r2, r1
 8004b82:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b88:	4a46      	ldr	r2, [pc, #280]	@ (8004ca4 <HAL_DCMI_Start_DMA+0x180>)
 8004b8a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b90:	4a45      	ldr	r2, [pc, #276]	@ (8004ca8 <HAL_DCMI_Start_DMA+0x184>)
 8004b92:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b98:	2200      	movs	r2, #0
 8004b9a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset transfer counters value */
  hdcmi->XferCount = 0;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi->XferTransferNumber = 0;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	631a      	str	r2, [r3, #48]	@ 0x30
  hdcmi->XferSize = 0;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2200      	movs	r2, #0
 8004bac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi->pBuffPtr = 0;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	635a      	str	r2, [r3, #52]	@ 0x34

  if (tmp_length <= 0xFFFFU)
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bba:	d219      	bcs.n	8004bf0 <HAL_DCMI_Start_DMA+0xcc>
  {
    /* Enable the DMA Stream */
    if (HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, tmp_length) != HAL_OK)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	3328      	adds	r3, #40	@ 0x28
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	f000 f927 	bl	8004e1e <HAL_DMA_Start_IT>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d055      	beq.n	8004c82 <HAL_DCMI_Start_DMA+0x15e>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2240      	movs	r2, #64	@ 0x40
 8004bda:	63da      	str	r2, [r3, #60]	@ 0x3c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      /* Return function status */
      return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e055      	b.n	8004c9c <HAL_DCMI_Start_DMA+0x178>
    }
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf4:	4a2b      	ldr	r2, [pc, #172]	@ (8004ca4 <HAL_DCMI_Start_DMA+0x180>)
 8004bf6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	629a      	str	r2, [r3, #40]	@ 0x28
    hdcmi->XferSize = tmp_length;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	697a      	ldr	r2, [r7, #20]
 8004c02:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdcmi->pBuffPtr = pData;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Get the number of buffer */
    while (hdcmi->XferSize > 0xFFFFU)
 8004c0a:	e009      	b.n	8004c20 <HAL_DCMI_Start_DMA+0xfc>
    {
      hdcmi->XferSize = (hdcmi->XferSize / 2U);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c10:	085a      	lsrs	r2, r3, #1
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	62da      	str	r2, [r3, #44]	@ 0x2c
      hdcmi->XferCount = hdcmi->XferCount * 2U;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c1a:	005a      	lsls	r2, r3, #1
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	629a      	str	r2, [r3, #40]	@ 0x28
    while (hdcmi->XferSize > 0xFFFFU)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c28:	d2f0      	bcs.n	8004c0c <HAL_DCMI_Start_DMA+0xe8>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c2e:	1e9a      	subs	r2, r3, #2
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	629a      	str	r2, [r3, #40]	@ 0x28
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U * hdcmi->XferSize));
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	4413      	add	r3, r2
 8004c46:	613b      	str	r3, [r7, #16]

    /* Start DMA multi buffer transfer */
    if (HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize) != HAL_OK)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	3328      	adds	r3, #40	@ 0x28
 8004c52:	4619      	mov	r1, r3
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c58:	9300      	str	r3, [sp, #0]
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	f000 f963 	bl	8004f28 <HAL_DMAEx_MultiBufferStart_IT>
 8004c62:	4603      	mov	r3, r0
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d00c      	beq.n	8004c82 <HAL_DCMI_Start_DMA+0x15e>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2240      	movs	r2, #64	@ 0x40
 8004c6c:	63da      	str	r2, [r3, #60]	@ 0x3c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2201      	movs	r2, #1
 8004c72:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      /* Return function status */
      return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e00c      	b.n	8004c9c <HAL_DCMI_Start_DMA+0x178>
    }
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f042 0201 	orr.w	r2, r2, #1
 8004c90:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  /* Return function status */
  return HAL_OK;
 8004c9a:	2300      	movs	r3, #0
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3718      	adds	r7, #24
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	08004cbf 	.word	0x08004cbf
 8004ca8:	08004de5 	.word	0x08004de5

08004cac <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bc80      	pop	{r7}
 8004cbc:	4770      	bx	lr

08004cbe <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004cbe:	b580      	push	{r7, lr}
 8004cc0:	b084      	sub	sp, #16
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	6078      	str	r0, [r7, #4]
  uint32_t tmp ;

  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cca:	60fb      	str	r3, [r7, #12]

  if (hdcmi->XferCount != 0U)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d043      	beq.n	8004d5c <DCMI_DMAXferCplt+0x9e>
  {
    /* Update memory 0 address location */
    tmp = ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR) & DMA_SxCR_CT);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ce0:	60bb      	str	r3, [r7, #8]
    if (((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce6:	f003 0301 	and.w	r3, r3, #1
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d118      	bne.n	8004d20 <DCMI_DMAXferCplt+0x62>
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d015      	beq.n	8004d20 <DCMI_DMAXferCplt+0x62>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY0);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d06:	00da      	lsls	r2, r3, #3
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	4413      	add	r3, r2
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	4619      	mov	r1, r3
 8004d10:	f001 fa52 	bl	80061b8 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d18:	1e5a      	subs	r2, r3, #1
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	629a      	str	r2, [r3, #40]	@ 0x28
 8004d1e:	e044      	b.n	8004daa <DCMI_DMAXferCplt+0xec>
    }
    /* Update memory 1 address location */
    else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d13c      	bne.n	8004daa <DCMI_DMAXferCplt+0xec>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	691b      	ldr	r3, [r3, #16]
 8004d38:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY1);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d42:	00da      	lsls	r2, r3, #3
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	4413      	add	r3, r2
 8004d48:	2201      	movs	r2, #1
 8004d4a:	4619      	mov	r1, r3
 8004d4c:	f001 fa34 	bl	80061b8 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d54:	1e5a      	subs	r2, r3, #1
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	629a      	str	r2, [r3, #40]	@ 0x28
 8004d5a:	e026      	b.n	8004daa <DCMI_DMAXferCplt+0xec>
    {
      /* Nothing to do */
    }
  }
  /* Update memory 0 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) != 0U)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d006      	beq.n	8004d7a <DCMI_DMAXferCplt+0xbc>
  {
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR = hdcmi->pBuffPtr;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	68fa      	ldr	r2, [r7, #12]
 8004d74:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004d76:	60da      	str	r2, [r3, #12]
 8004d78:	e017      	b.n	8004daa <DCMI_DMAXferCplt+0xec>
  }
  /* Update memory 1 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d10f      	bne.n	8004daa <DCMI_DMAXferCplt+0xec>
  {
    tmp = hdcmi->pBuffPtr;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d8e:	60bb      	str	r3, [r7, #8]
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR = (tmp + (4U * hdcmi->XferSize));
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d94:	0099      	lsls	r1, r3, #2
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	68ba      	ldr	r2, [r7, #8]
 8004d9e:	440a      	add	r2, r1
 8004da0:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	629a      	str	r2, [r3, #40]	@ 0x28
  {
    /* Nothing to do */
  }

  /* Check if the frame is transferred */
  if (hdcmi->XferCount == hdcmi->XferTransferNumber)
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d112      	bne.n	8004ddc <DCMI_DMAXferCplt+0x11e>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	68da      	ldr	r2, [r3, #12]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f042 0201 	orr.w	r2, r2, #1
 8004dc4:	60da      	str	r2, [r3, #12]

    /* When snapshot mode, set dcmi state to ready */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 0302 	and.w	r3, r3, #2
 8004dd0:	2b02      	cmp	r3, #2
 8004dd2:	d103      	bne.n	8004ddc <DCMI_DMAXferCplt+0x11e>
    {
      hdcmi->State = HAL_DCMI_STATE_READY;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }
}
 8004ddc:	bf00      	nop
 8004dde:	3710      	adds	r7, #16
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}

08004de4 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b084      	sub	sp, #16
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df0:	60fb      	str	r3, [r7, #12]

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d009      	beq.n	8004e10 <DCMI_DMAError+0x2c>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e08:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 8004e10:	68f8      	ldr	r0, [r7, #12]
 8004e12:	f7ff ff4b 	bl	8004cac <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */

}
 8004e16:	bf00      	nop
 8004e18:	3710      	adds	r7, #16
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}

08004e1e <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	b086      	sub	sp, #24
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	60f8      	str	r0, [r7, #12]
 8004e26:	60b9      	str	r1, [r7, #8]
 8004e28:	607a      	str	r2, [r7, #4]
 8004e2a:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e34:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d101      	bne.n	8004e44 <HAL_DMA_Start_IT+0x26>
 8004e40:	2302      	movs	r3, #2
 8004e42:	e040      	b.n	8004ec6 <HAL_DMA_Start_IT+0xa8>
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d12f      	bne.n	8004eb8 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2202      	movs	r2, #2
 8004e5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2200      	movs	r2, #0
 8004e64:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	68b9      	ldr	r1, [r7, #8]
 8004e6c:	68f8      	ldr	r0, [r7, #12]
 8004e6e:	f000 f82e 	bl	8004ece <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e76:	223f      	movs	r2, #63	@ 0x3f
 8004e78:	409a      	lsls	r2, r3
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f042 0216 	orr.w	r2, r2, #22
 8004e8c:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d007      	beq.n	8004ea6 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f042 0208 	orr.w	r2, r2, #8
 8004ea4:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f042 0201 	orr.w	r2, r2, #1
 8004eb4:	601a      	str	r2, [r3, #0]
 8004eb6:	e005      	b.n	8004ec4 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004ec0:	2302      	movs	r3, #2
 8004ec2:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004ec4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3718      	adds	r7, #24
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}

08004ece <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ece:	b480      	push	{r7}
 8004ed0:	b085      	sub	sp, #20
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	60f8      	str	r0, [r7, #12]
 8004ed6:	60b9      	str	r1, [r7, #8]
 8004ed8:	607a      	str	r2, [r7, #4]
 8004eda:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004eea:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	683a      	ldr	r2, [r7, #0]
 8004ef2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	2b40      	cmp	r3, #64	@ 0x40
 8004efa:	d108      	bne.n	8004f0e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	687a      	ldr	r2, [r7, #4]
 8004f02:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68ba      	ldr	r2, [r7, #8]
 8004f0a:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004f0c:	e007      	b.n	8004f1e <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68ba      	ldr	r2, [r7, #8]
 8004f14:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	60da      	str	r2, [r3, #12]
}
 8004f1e:	bf00      	nop
 8004f20:	3714      	adds	r7, #20
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bc80      	pop	{r7}
 8004f26:	4770      	bx	lr

08004f28 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b086      	sub	sp, #24
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	60f8      	str	r0, [r7, #12]
 8004f30:	60b9      	str	r1, [r7, #8]
 8004f32:	607a      	str	r2, [r7, #4]
 8004f34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f36:	2300      	movs	r3, #0
 8004f38:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	2b80      	cmp	r3, #128	@ 0x80
 8004f40:	d106      	bne.n	8004f50 <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f48:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	f001 b911 	b.w	8006172 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d007      	beq.n	8004f68 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d003      	beq.n	8004f68 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d105      	bne.n	8004f74 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2240      	movs	r2, #64	@ 0x40
 8004f6c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	f001 b8ff 	b.w	8006172 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004f7a:	2b01      	cmp	r3, #1
 8004f7c:	d102      	bne.n	8004f84 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 8004f7e:	2302      	movs	r3, #2
 8004f80:	f001 b8f7 	b.w	8006172 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004f92:	b2db      	uxtb	r3, r3
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	f041 80e5 	bne.w	8006164 <HAL_DMAEx_MultiBufferStart_IT+0x123c>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2202      	movs	r2, #2
 8004f9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004fb6:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	683a      	ldr	r2, [r7, #0]
 8004fbe:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 8004fc0:	6a3b      	ldr	r3, [r7, #32]
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	68b9      	ldr	r1, [r7, #8]
 8004fc6:	68f8      	ldr	r0, [r7, #12]
 8004fc8:	f001 f90f 	bl	80061ea <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	461a      	mov	r2, r3
 8004fd2:	4b8d      	ldr	r3, [pc, #564]	@ (8005208 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d960      	bls.n	800509a <HAL_DMAEx_MultiBufferStart_IT+0x172>
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a8b      	ldr	r2, [pc, #556]	@ (800520c <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d057      	beq.n	8005092 <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a8a      	ldr	r2, [pc, #552]	@ (8005210 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d050      	beq.n	800508e <HAL_DMAEx_MultiBufferStart_IT+0x166>
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a88      	ldr	r2, [pc, #544]	@ (8005214 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d049      	beq.n	800508a <HAL_DMAEx_MultiBufferStart_IT+0x162>
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a87      	ldr	r2, [pc, #540]	@ (8005218 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d042      	beq.n	8005086 <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a85      	ldr	r2, [pc, #532]	@ (800521c <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d03a      	beq.n	8005080 <HAL_DMAEx_MultiBufferStart_IT+0x158>
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a84      	ldr	r2, [pc, #528]	@ (8005220 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d032      	beq.n	800507a <HAL_DMAEx_MultiBufferStart_IT+0x152>
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a82      	ldr	r2, [pc, #520]	@ (8005224 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d02a      	beq.n	8005074 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a81      	ldr	r2, [pc, #516]	@ (8005228 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d022      	beq.n	800506e <HAL_DMAEx_MultiBufferStart_IT+0x146>
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a7f      	ldr	r2, [pc, #508]	@ (800522c <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d01a      	beq.n	8005068 <HAL_DMAEx_MultiBufferStart_IT+0x140>
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a7e      	ldr	r2, [pc, #504]	@ (8005230 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d012      	beq.n	8005062 <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a7c      	ldr	r2, [pc, #496]	@ (8005234 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d00a      	beq.n	800505c <HAL_DMAEx_MultiBufferStart_IT+0x134>
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a7b      	ldr	r2, [pc, #492]	@ (8005238 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d102      	bne.n	8005056 <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 8005050:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005054:	e01e      	b.n	8005094 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8005056:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800505a:	e01b      	b.n	8005094 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800505c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005060:	e018      	b.n	8005094 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8005062:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005066:	e015      	b.n	8005094 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8005068:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800506c:	e012      	b.n	8005094 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800506e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005072:	e00f      	b.n	8005094 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8005074:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005078:	e00c      	b.n	8005094 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800507a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800507e:	e009      	b.n	8005094 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8005080:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005084:	e006      	b.n	8005094 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8005086:	2320      	movs	r3, #32
 8005088:	e004      	b.n	8005094 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800508a:	2320      	movs	r3, #32
 800508c:	e002      	b.n	8005094 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800508e:	2320      	movs	r3, #32
 8005090:	e000      	b.n	8005094 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8005092:	2320      	movs	r3, #32
 8005094:	4a69      	ldr	r2, [pc, #420]	@ (800523c <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8005096:	60d3      	str	r3, [r2, #12]
 8005098:	e14f      	b.n	800533a <HAL_DMAEx_MultiBufferStart_IT+0x412>
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	461a      	mov	r2, r3
 80050a0:	4b67      	ldr	r3, [pc, #412]	@ (8005240 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 80050a2:	429a      	cmp	r2, r3
 80050a4:	d960      	bls.n	8005168 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a58      	ldr	r2, [pc, #352]	@ (800520c <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d057      	beq.n	8005160 <HAL_DMAEx_MultiBufferStart_IT+0x238>
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a56      	ldr	r2, [pc, #344]	@ (8005210 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d050      	beq.n	800515c <HAL_DMAEx_MultiBufferStart_IT+0x234>
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a55      	ldr	r2, [pc, #340]	@ (8005214 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d049      	beq.n	8005158 <HAL_DMAEx_MultiBufferStart_IT+0x230>
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a53      	ldr	r2, [pc, #332]	@ (8005218 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d042      	beq.n	8005154 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a52      	ldr	r2, [pc, #328]	@ (800521c <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d03a      	beq.n	800514e <HAL_DMAEx_MultiBufferStart_IT+0x226>
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a50      	ldr	r2, [pc, #320]	@ (8005220 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d032      	beq.n	8005148 <HAL_DMAEx_MultiBufferStart_IT+0x220>
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a4f      	ldr	r2, [pc, #316]	@ (8005224 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d02a      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a4d      	ldr	r2, [pc, #308]	@ (8005228 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d022      	beq.n	800513c <HAL_DMAEx_MultiBufferStart_IT+0x214>
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a4c      	ldr	r2, [pc, #304]	@ (800522c <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d01a      	beq.n	8005136 <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a4a      	ldr	r2, [pc, #296]	@ (8005230 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d012      	beq.n	8005130 <HAL_DMAEx_MultiBufferStart_IT+0x208>
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a49      	ldr	r2, [pc, #292]	@ (8005234 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d00a      	beq.n	800512a <HAL_DMAEx_MultiBufferStart_IT+0x202>
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a47      	ldr	r2, [pc, #284]	@ (8005238 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d102      	bne.n	8005124 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 800511e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005122:	e01e      	b.n	8005162 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8005124:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005128:	e01b      	b.n	8005162 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800512a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800512e:	e018      	b.n	8005162 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8005130:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005134:	e015      	b.n	8005162 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8005136:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800513a:	e012      	b.n	8005162 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800513c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005140:	e00f      	b.n	8005162 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8005142:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005146:	e00c      	b.n	8005162 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8005148:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800514c:	e009      	b.n	8005162 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800514e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005152:	e006      	b.n	8005162 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8005154:	2320      	movs	r3, #32
 8005156:	e004      	b.n	8005162 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8005158:	2320      	movs	r3, #32
 800515a:	e002      	b.n	8005162 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800515c:	2320      	movs	r3, #32
 800515e:	e000      	b.n	8005162 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8005160:	2320      	movs	r3, #32
 8005162:	4a36      	ldr	r2, [pc, #216]	@ (800523c <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8005164:	6093      	str	r3, [r2, #8]
 8005166:	e0e8      	b.n	800533a <HAL_DMAEx_MultiBufferStart_IT+0x412>
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	461a      	mov	r2, r3
 800516e:	4b35      	ldr	r3, [pc, #212]	@ (8005244 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8005170:	429a      	cmp	r2, r3
 8005172:	f240 8082 	bls.w	800527a <HAL_DMAEx_MultiBufferStart_IT+0x352>
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a24      	ldr	r2, [pc, #144]	@ (800520c <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d078      	beq.n	8005272 <HAL_DMAEx_MultiBufferStart_IT+0x34a>
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a22      	ldr	r2, [pc, #136]	@ (8005210 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d071      	beq.n	800526e <HAL_DMAEx_MultiBufferStart_IT+0x346>
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a21      	ldr	r2, [pc, #132]	@ (8005214 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d06a      	beq.n	800526a <HAL_DMAEx_MultiBufferStart_IT+0x342>
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a1f      	ldr	r2, [pc, #124]	@ (8005218 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d063      	beq.n	8005266 <HAL_DMAEx_MultiBufferStart_IT+0x33e>
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a1e      	ldr	r2, [pc, #120]	@ (800521c <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d05b      	beq.n	8005260 <HAL_DMAEx_MultiBufferStart_IT+0x338>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a1c      	ldr	r2, [pc, #112]	@ (8005220 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d053      	beq.n	800525a <HAL_DMAEx_MultiBufferStart_IT+0x332>
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a1b      	ldr	r2, [pc, #108]	@ (8005224 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d04b      	beq.n	8005254 <HAL_DMAEx_MultiBufferStart_IT+0x32c>
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a19      	ldr	r2, [pc, #100]	@ (8005228 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d043      	beq.n	800524e <HAL_DMAEx_MultiBufferStart_IT+0x326>
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a18      	ldr	r2, [pc, #96]	@ (800522c <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d03b      	beq.n	8005248 <HAL_DMAEx_MultiBufferStart_IT+0x320>
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a16      	ldr	r2, [pc, #88]	@ (8005230 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d012      	beq.n	8005200 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a15      	ldr	r2, [pc, #84]	@ (8005234 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d00a      	beq.n	80051fa <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a13      	ldr	r2, [pc, #76]	@ (8005238 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d102      	bne.n	80051f4 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 80051ee:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80051f2:	e03f      	b.n	8005274 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80051f4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80051f8:	e03c      	b.n	8005274 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80051fa:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80051fe:	e039      	b.n	8005274 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8005200:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005204:	e036      	b.n	8005274 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8005206:	bf00      	nop
 8005208:	40026458 	.word	0x40026458
 800520c:	40026010 	.word	0x40026010
 8005210:	40026410 	.word	0x40026410
 8005214:	40026070 	.word	0x40026070
 8005218:	40026470 	.word	0x40026470
 800521c:	40026028 	.word	0x40026028
 8005220:	40026428 	.word	0x40026428
 8005224:	40026088 	.word	0x40026088
 8005228:	40026488 	.word	0x40026488
 800522c:	40026040 	.word	0x40026040
 8005230:	40026440 	.word	0x40026440
 8005234:	400260a0 	.word	0x400260a0
 8005238:	400264a0 	.word	0x400264a0
 800523c:	40026400 	.word	0x40026400
 8005240:	400260b8 	.word	0x400260b8
 8005244:	40026058 	.word	0x40026058
 8005248:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800524c:	e012      	b.n	8005274 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800524e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005252:	e00f      	b.n	8005274 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8005254:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005258:	e00c      	b.n	8005274 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800525a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800525e:	e009      	b.n	8005274 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8005260:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005264:	e006      	b.n	8005274 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8005266:	2320      	movs	r3, #32
 8005268:	e004      	b.n	8005274 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800526a:	2320      	movs	r3, #32
 800526c:	e002      	b.n	8005274 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800526e:	2320      	movs	r3, #32
 8005270:	e000      	b.n	8005274 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8005272:	2320      	movs	r3, #32
 8005274:	4a8c      	ldr	r2, [pc, #560]	@ (80054a8 <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 8005276:	60d3      	str	r3, [r2, #12]
 8005278:	e05f      	b.n	800533a <HAL_DMAEx_MultiBufferStart_IT+0x412>
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a8b      	ldr	r2, [pc, #556]	@ (80054ac <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d057      	beq.n	8005334 <HAL_DMAEx_MultiBufferStart_IT+0x40c>
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a89      	ldr	r2, [pc, #548]	@ (80054b0 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d050      	beq.n	8005330 <HAL_DMAEx_MultiBufferStart_IT+0x408>
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a88      	ldr	r2, [pc, #544]	@ (80054b4 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d049      	beq.n	800532c <HAL_DMAEx_MultiBufferStart_IT+0x404>
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a86      	ldr	r2, [pc, #536]	@ (80054b8 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d042      	beq.n	8005328 <HAL_DMAEx_MultiBufferStart_IT+0x400>
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a85      	ldr	r2, [pc, #532]	@ (80054bc <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d03a      	beq.n	8005322 <HAL_DMAEx_MultiBufferStart_IT+0x3fa>
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a83      	ldr	r2, [pc, #524]	@ (80054c0 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d032      	beq.n	800531c <HAL_DMAEx_MultiBufferStart_IT+0x3f4>
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a82      	ldr	r2, [pc, #520]	@ (80054c4 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d02a      	beq.n	8005316 <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a80      	ldr	r2, [pc, #512]	@ (80054c8 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d022      	beq.n	8005310 <HAL_DMAEx_MultiBufferStart_IT+0x3e8>
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a7f      	ldr	r2, [pc, #508]	@ (80054cc <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d01a      	beq.n	800530a <HAL_DMAEx_MultiBufferStart_IT+0x3e2>
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a7d      	ldr	r2, [pc, #500]	@ (80054d0 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d012      	beq.n	8005304 <HAL_DMAEx_MultiBufferStart_IT+0x3dc>
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a7c      	ldr	r2, [pc, #496]	@ (80054d4 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d00a      	beq.n	80052fe <HAL_DMAEx_MultiBufferStart_IT+0x3d6>
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a7a      	ldr	r2, [pc, #488]	@ (80054d8 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d102      	bne.n	80052f8 <HAL_DMAEx_MultiBufferStart_IT+0x3d0>
 80052f2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80052f6:	e01e      	b.n	8005336 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80052f8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80052fc:	e01b      	b.n	8005336 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80052fe:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005302:	e018      	b.n	8005336 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005304:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005308:	e015      	b.n	8005336 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800530a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800530e:	e012      	b.n	8005336 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005310:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005314:	e00f      	b.n	8005336 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005316:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800531a:	e00c      	b.n	8005336 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800531c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005320:	e009      	b.n	8005336 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005322:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005326:	e006      	b.n	8005336 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005328:	2320      	movs	r3, #32
 800532a:	e004      	b.n	8005336 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800532c:	2320      	movs	r3, #32
 800532e:	e002      	b.n	8005336 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005330:	2320      	movs	r3, #32
 8005332:	e000      	b.n	8005336 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005334:	2320      	movs	r3, #32
 8005336:	4a5c      	ldr	r2, [pc, #368]	@ (80054a8 <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 8005338:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	461a      	mov	r2, r3
 8005340:	4b66      	ldr	r3, [pc, #408]	@ (80054dc <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8005342:	429a      	cmp	r2, r3
 8005344:	d960      	bls.n	8005408 <HAL_DMAEx_MultiBufferStart_IT+0x4e0>
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a58      	ldr	r2, [pc, #352]	@ (80054ac <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d057      	beq.n	8005400 <HAL_DMAEx_MultiBufferStart_IT+0x4d8>
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a56      	ldr	r2, [pc, #344]	@ (80054b0 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d050      	beq.n	80053fc <HAL_DMAEx_MultiBufferStart_IT+0x4d4>
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a55      	ldr	r2, [pc, #340]	@ (80054b4 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d049      	beq.n	80053f8 <HAL_DMAEx_MultiBufferStart_IT+0x4d0>
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a53      	ldr	r2, [pc, #332]	@ (80054b8 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d042      	beq.n	80053f4 <HAL_DMAEx_MultiBufferStart_IT+0x4cc>
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a52      	ldr	r2, [pc, #328]	@ (80054bc <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d03a      	beq.n	80053ee <HAL_DMAEx_MultiBufferStart_IT+0x4c6>
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a50      	ldr	r2, [pc, #320]	@ (80054c0 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d032      	beq.n	80053e8 <HAL_DMAEx_MultiBufferStart_IT+0x4c0>
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a4f      	ldr	r2, [pc, #316]	@ (80054c4 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d02a      	beq.n	80053e2 <HAL_DMAEx_MultiBufferStart_IT+0x4ba>
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a4d      	ldr	r2, [pc, #308]	@ (80054c8 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d022      	beq.n	80053dc <HAL_DMAEx_MultiBufferStart_IT+0x4b4>
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a4c      	ldr	r2, [pc, #304]	@ (80054cc <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d01a      	beq.n	80053d6 <HAL_DMAEx_MultiBufferStart_IT+0x4ae>
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a4a      	ldr	r2, [pc, #296]	@ (80054d0 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d012      	beq.n	80053d0 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a49      	ldr	r2, [pc, #292]	@ (80054d4 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d00a      	beq.n	80053ca <HAL_DMAEx_MultiBufferStart_IT+0x4a2>
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a47      	ldr	r2, [pc, #284]	@ (80054d8 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d102      	bne.n	80053c4 <HAL_DMAEx_MultiBufferStart_IT+0x49c>
 80053be:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80053c2:	e01e      	b.n	8005402 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80053c4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80053c8:	e01b      	b.n	8005402 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80053ca:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80053ce:	e018      	b.n	8005402 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80053d0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80053d4:	e015      	b.n	8005402 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80053d6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80053da:	e012      	b.n	8005402 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80053dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80053e0:	e00f      	b.n	8005402 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80053e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80053e6:	e00c      	b.n	8005402 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80053e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80053ec:	e009      	b.n	8005402 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80053ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80053f2:	e006      	b.n	8005402 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80053f4:	2310      	movs	r3, #16
 80053f6:	e004      	b.n	8005402 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80053f8:	2310      	movs	r3, #16
 80053fa:	e002      	b.n	8005402 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80053fc:	2310      	movs	r3, #16
 80053fe:	e000      	b.n	8005402 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8005400:	2310      	movs	r3, #16
 8005402:	4a37      	ldr	r2, [pc, #220]	@ (80054e0 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8005404:	60d3      	str	r3, [r2, #12]
 8005406:	e14f      	b.n	80056a8 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	461a      	mov	r2, r3
 800540e:	4b35      	ldr	r3, [pc, #212]	@ (80054e4 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8005410:	429a      	cmp	r2, r3
 8005412:	f240 8082 	bls.w	800551a <HAL_DMAEx_MultiBufferStart_IT+0x5f2>
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a24      	ldr	r2, [pc, #144]	@ (80054ac <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d078      	beq.n	8005512 <HAL_DMAEx_MultiBufferStart_IT+0x5ea>
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a22      	ldr	r2, [pc, #136]	@ (80054b0 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d071      	beq.n	800550e <HAL_DMAEx_MultiBufferStart_IT+0x5e6>
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a21      	ldr	r2, [pc, #132]	@ (80054b4 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d06a      	beq.n	800550a <HAL_DMAEx_MultiBufferStart_IT+0x5e2>
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a1f      	ldr	r2, [pc, #124]	@ (80054b8 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d063      	beq.n	8005506 <HAL_DMAEx_MultiBufferStart_IT+0x5de>
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a1e      	ldr	r2, [pc, #120]	@ (80054bc <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d05b      	beq.n	8005500 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a1c      	ldr	r2, [pc, #112]	@ (80054c0 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d053      	beq.n	80054fa <HAL_DMAEx_MultiBufferStart_IT+0x5d2>
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a1b      	ldr	r2, [pc, #108]	@ (80054c4 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d04b      	beq.n	80054f4 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a19      	ldr	r2, [pc, #100]	@ (80054c8 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d043      	beq.n	80054ee <HAL_DMAEx_MultiBufferStart_IT+0x5c6>
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a18      	ldr	r2, [pc, #96]	@ (80054cc <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d03b      	beq.n	80054e8 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a16      	ldr	r2, [pc, #88]	@ (80054d0 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d012      	beq.n	80054a0 <HAL_DMAEx_MultiBufferStart_IT+0x578>
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a15      	ldr	r2, [pc, #84]	@ (80054d4 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d00a      	beq.n	800549a <HAL_DMAEx_MultiBufferStart_IT+0x572>
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a13      	ldr	r2, [pc, #76]	@ (80054d8 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d102      	bne.n	8005494 <HAL_DMAEx_MultiBufferStart_IT+0x56c>
 800548e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005492:	e03f      	b.n	8005514 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8005494:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8005498:	e03c      	b.n	8005514 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800549a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800549e:	e039      	b.n	8005514 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80054a0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80054a4:	e036      	b.n	8005514 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80054a6:	bf00      	nop
 80054a8:	40026000 	.word	0x40026000
 80054ac:	40026010 	.word	0x40026010
 80054b0:	40026410 	.word	0x40026410
 80054b4:	40026070 	.word	0x40026070
 80054b8:	40026470 	.word	0x40026470
 80054bc:	40026028 	.word	0x40026028
 80054c0:	40026428 	.word	0x40026428
 80054c4:	40026088 	.word	0x40026088
 80054c8:	40026488 	.word	0x40026488
 80054cc:	40026040 	.word	0x40026040
 80054d0:	40026440 	.word	0x40026440
 80054d4:	400260a0 	.word	0x400260a0
 80054d8:	400264a0 	.word	0x400264a0
 80054dc:	40026458 	.word	0x40026458
 80054e0:	40026400 	.word	0x40026400
 80054e4:	400260b8 	.word	0x400260b8
 80054e8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80054ec:	e012      	b.n	8005514 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80054ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80054f2:	e00f      	b.n	8005514 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80054f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80054f8:	e00c      	b.n	8005514 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80054fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80054fe:	e009      	b.n	8005514 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8005500:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005504:	e006      	b.n	8005514 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8005506:	2310      	movs	r3, #16
 8005508:	e004      	b.n	8005514 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800550a:	2310      	movs	r3, #16
 800550c:	e002      	b.n	8005514 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800550e:	2310      	movs	r3, #16
 8005510:	e000      	b.n	8005514 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8005512:	2310      	movs	r3, #16
 8005514:	4a8c      	ldr	r2, [pc, #560]	@ (8005748 <HAL_DMAEx_MultiBufferStart_IT+0x820>)
 8005516:	6093      	str	r3, [r2, #8]
 8005518:	e0c6      	b.n	80056a8 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	461a      	mov	r2, r3
 8005520:	4b8a      	ldr	r3, [pc, #552]	@ (800574c <HAL_DMAEx_MultiBufferStart_IT+0x824>)
 8005522:	429a      	cmp	r2, r3
 8005524:	d960      	bls.n	80055e8 <HAL_DMAEx_MultiBufferStart_IT+0x6c0>
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a89      	ldr	r2, [pc, #548]	@ (8005750 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d057      	beq.n	80055e0 <HAL_DMAEx_MultiBufferStart_IT+0x6b8>
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a87      	ldr	r2, [pc, #540]	@ (8005754 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d050      	beq.n	80055dc <HAL_DMAEx_MultiBufferStart_IT+0x6b4>
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a86      	ldr	r2, [pc, #536]	@ (8005758 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d049      	beq.n	80055d8 <HAL_DMAEx_MultiBufferStart_IT+0x6b0>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a84      	ldr	r2, [pc, #528]	@ (800575c <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d042      	beq.n	80055d4 <HAL_DMAEx_MultiBufferStart_IT+0x6ac>
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a83      	ldr	r2, [pc, #524]	@ (8005760 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d03a      	beq.n	80055ce <HAL_DMAEx_MultiBufferStart_IT+0x6a6>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a81      	ldr	r2, [pc, #516]	@ (8005764 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d032      	beq.n	80055c8 <HAL_DMAEx_MultiBufferStart_IT+0x6a0>
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a80      	ldr	r2, [pc, #512]	@ (8005768 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d02a      	beq.n	80055c2 <HAL_DMAEx_MultiBufferStart_IT+0x69a>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a7e      	ldr	r2, [pc, #504]	@ (800576c <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d022      	beq.n	80055bc <HAL_DMAEx_MultiBufferStart_IT+0x694>
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a7d      	ldr	r2, [pc, #500]	@ (8005770 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d01a      	beq.n	80055b6 <HAL_DMAEx_MultiBufferStart_IT+0x68e>
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a7b      	ldr	r2, [pc, #492]	@ (8005774 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d012      	beq.n	80055b0 <HAL_DMAEx_MultiBufferStart_IT+0x688>
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a7a      	ldr	r2, [pc, #488]	@ (8005778 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d00a      	beq.n	80055aa <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a78      	ldr	r2, [pc, #480]	@ (800577c <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d102      	bne.n	80055a4 <HAL_DMAEx_MultiBufferStart_IT+0x67c>
 800559e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80055a2:	e01e      	b.n	80055e2 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80055a4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80055a8:	e01b      	b.n	80055e2 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80055aa:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80055ae:	e018      	b.n	80055e2 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80055b0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80055b4:	e015      	b.n	80055e2 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80055b6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80055ba:	e012      	b.n	80055e2 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80055bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80055c0:	e00f      	b.n	80055e2 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80055c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80055c6:	e00c      	b.n	80055e2 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80055c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80055cc:	e009      	b.n	80055e2 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80055ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80055d2:	e006      	b.n	80055e2 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80055d4:	2310      	movs	r3, #16
 80055d6:	e004      	b.n	80055e2 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80055d8:	2310      	movs	r3, #16
 80055da:	e002      	b.n	80055e2 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80055dc:	2310      	movs	r3, #16
 80055de:	e000      	b.n	80055e2 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80055e0:	2310      	movs	r3, #16
 80055e2:	4a67      	ldr	r2, [pc, #412]	@ (8005780 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 80055e4:	60d3      	str	r3, [r2, #12]
 80055e6:	e05f      	b.n	80056a8 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a58      	ldr	r2, [pc, #352]	@ (8005750 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d057      	beq.n	80056a2 <HAL_DMAEx_MultiBufferStart_IT+0x77a>
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a57      	ldr	r2, [pc, #348]	@ (8005754 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d050      	beq.n	800569e <HAL_DMAEx_MultiBufferStart_IT+0x776>
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a55      	ldr	r2, [pc, #340]	@ (8005758 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d049      	beq.n	800569a <HAL_DMAEx_MultiBufferStart_IT+0x772>
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a54      	ldr	r2, [pc, #336]	@ (800575c <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d042      	beq.n	8005696 <HAL_DMAEx_MultiBufferStart_IT+0x76e>
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a52      	ldr	r2, [pc, #328]	@ (8005760 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d03a      	beq.n	8005690 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a51      	ldr	r2, [pc, #324]	@ (8005764 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d032      	beq.n	800568a <HAL_DMAEx_MultiBufferStart_IT+0x762>
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a4f      	ldr	r2, [pc, #316]	@ (8005768 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d02a      	beq.n	8005684 <HAL_DMAEx_MultiBufferStart_IT+0x75c>
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a4e      	ldr	r2, [pc, #312]	@ (800576c <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d022      	beq.n	800567e <HAL_DMAEx_MultiBufferStart_IT+0x756>
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a4c      	ldr	r2, [pc, #304]	@ (8005770 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d01a      	beq.n	8005678 <HAL_DMAEx_MultiBufferStart_IT+0x750>
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a4b      	ldr	r2, [pc, #300]	@ (8005774 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d012      	beq.n	8005672 <HAL_DMAEx_MultiBufferStart_IT+0x74a>
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a49      	ldr	r2, [pc, #292]	@ (8005778 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d00a      	beq.n	800566c <HAL_DMAEx_MultiBufferStart_IT+0x744>
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a48      	ldr	r2, [pc, #288]	@ (800577c <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d102      	bne.n	8005666 <HAL_DMAEx_MultiBufferStart_IT+0x73e>
 8005660:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005664:	e01e      	b.n	80056a4 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8005666:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800566a:	e01b      	b.n	80056a4 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800566c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005670:	e018      	b.n	80056a4 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8005672:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005676:	e015      	b.n	80056a4 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8005678:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800567c:	e012      	b.n	80056a4 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800567e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005682:	e00f      	b.n	80056a4 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8005684:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005688:	e00c      	b.n	80056a4 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800568a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800568e:	e009      	b.n	80056a4 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8005690:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005694:	e006      	b.n	80056a4 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8005696:	2310      	movs	r3, #16
 8005698:	e004      	b.n	80056a4 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800569a:	2310      	movs	r3, #16
 800569c:	e002      	b.n	80056a4 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800569e:	2310      	movs	r3, #16
 80056a0:	e000      	b.n	80056a4 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80056a2:	2310      	movs	r3, #16
 80056a4:	4a36      	ldr	r2, [pc, #216]	@ (8005780 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 80056a6:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	461a      	mov	r2, r3
 80056ae:	4b35      	ldr	r3, [pc, #212]	@ (8005784 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 80056b0:	429a      	cmp	r2, r3
 80056b2:	f240 8082 	bls.w	80057ba <HAL_DMAEx_MultiBufferStart_IT+0x892>
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a25      	ldr	r2, [pc, #148]	@ (8005750 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d078      	beq.n	80057b2 <HAL_DMAEx_MultiBufferStart_IT+0x88a>
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a23      	ldr	r2, [pc, #140]	@ (8005754 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d071      	beq.n	80057ae <HAL_DMAEx_MultiBufferStart_IT+0x886>
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a22      	ldr	r2, [pc, #136]	@ (8005758 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d06a      	beq.n	80057aa <HAL_DMAEx_MultiBufferStart_IT+0x882>
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a20      	ldr	r2, [pc, #128]	@ (800575c <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d063      	beq.n	80057a6 <HAL_DMAEx_MultiBufferStart_IT+0x87e>
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a1f      	ldr	r2, [pc, #124]	@ (8005760 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d05b      	beq.n	80057a0 <HAL_DMAEx_MultiBufferStart_IT+0x878>
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a1d      	ldr	r2, [pc, #116]	@ (8005764 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d053      	beq.n	800579a <HAL_DMAEx_MultiBufferStart_IT+0x872>
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a1c      	ldr	r2, [pc, #112]	@ (8005768 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d04b      	beq.n	8005794 <HAL_DMAEx_MultiBufferStart_IT+0x86c>
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a1a      	ldr	r2, [pc, #104]	@ (800576c <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d043      	beq.n	800578e <HAL_DMAEx_MultiBufferStart_IT+0x866>
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a19      	ldr	r2, [pc, #100]	@ (8005770 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d03b      	beq.n	8005788 <HAL_DMAEx_MultiBufferStart_IT+0x860>
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a17      	ldr	r2, [pc, #92]	@ (8005774 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d012      	beq.n	8005740 <HAL_DMAEx_MultiBufferStart_IT+0x818>
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a16      	ldr	r2, [pc, #88]	@ (8005778 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d00a      	beq.n	800573a <HAL_DMAEx_MultiBufferStart_IT+0x812>
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a14      	ldr	r2, [pc, #80]	@ (800577c <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d102      	bne.n	8005734 <HAL_DMAEx_MultiBufferStart_IT+0x80c>
 800572e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005732:	e03f      	b.n	80057b4 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8005734:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005738:	e03c      	b.n	80057b4 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800573a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800573e:	e039      	b.n	80057b4 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8005740:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005744:	e036      	b.n	80057b4 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8005746:	bf00      	nop
 8005748:	40026400 	.word	0x40026400
 800574c:	40026058 	.word	0x40026058
 8005750:	40026010 	.word	0x40026010
 8005754:	40026410 	.word	0x40026410
 8005758:	40026070 	.word	0x40026070
 800575c:	40026470 	.word	0x40026470
 8005760:	40026028 	.word	0x40026028
 8005764:	40026428 	.word	0x40026428
 8005768:	40026088 	.word	0x40026088
 800576c:	40026488 	.word	0x40026488
 8005770:	40026040 	.word	0x40026040
 8005774:	40026440 	.word	0x40026440
 8005778:	400260a0 	.word	0x400260a0
 800577c:	400264a0 	.word	0x400264a0
 8005780:	40026000 	.word	0x40026000
 8005784:	40026458 	.word	0x40026458
 8005788:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800578c:	e012      	b.n	80057b4 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800578e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005792:	e00f      	b.n	80057b4 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8005794:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005798:	e00c      	b.n	80057b4 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800579a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800579e:	e009      	b.n	80057b4 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80057a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80057a4:	e006      	b.n	80057b4 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80057a6:	2308      	movs	r3, #8
 80057a8:	e004      	b.n	80057b4 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80057aa:	2308      	movs	r3, #8
 80057ac:	e002      	b.n	80057b4 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80057ae:	2308      	movs	r3, #8
 80057b0:	e000      	b.n	80057b4 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80057b2:	2308      	movs	r3, #8
 80057b4:	4a8c      	ldr	r2, [pc, #560]	@ (80059e8 <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 80057b6:	60d3      	str	r3, [r2, #12]
 80057b8:	e14e      	b.n	8005a58 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	461a      	mov	r2, r3
 80057c0:	4b8a      	ldr	r3, [pc, #552]	@ (80059ec <HAL_DMAEx_MultiBufferStart_IT+0xac4>)
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d960      	bls.n	8005888 <HAL_DMAEx_MultiBufferStart_IT+0x960>
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a89      	ldr	r2, [pc, #548]	@ (80059f0 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d057      	beq.n	8005880 <HAL_DMAEx_MultiBufferStart_IT+0x958>
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a87      	ldr	r2, [pc, #540]	@ (80059f4 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d050      	beq.n	800587c <HAL_DMAEx_MultiBufferStart_IT+0x954>
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a86      	ldr	r2, [pc, #536]	@ (80059f8 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d049      	beq.n	8005878 <HAL_DMAEx_MultiBufferStart_IT+0x950>
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a84      	ldr	r2, [pc, #528]	@ (80059fc <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d042      	beq.n	8005874 <HAL_DMAEx_MultiBufferStart_IT+0x94c>
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a83      	ldr	r2, [pc, #524]	@ (8005a00 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d03a      	beq.n	800586e <HAL_DMAEx_MultiBufferStart_IT+0x946>
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a81      	ldr	r2, [pc, #516]	@ (8005a04 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d032      	beq.n	8005868 <HAL_DMAEx_MultiBufferStart_IT+0x940>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a80      	ldr	r2, [pc, #512]	@ (8005a08 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d02a      	beq.n	8005862 <HAL_DMAEx_MultiBufferStart_IT+0x93a>
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a7e      	ldr	r2, [pc, #504]	@ (8005a0c <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d022      	beq.n	800585c <HAL_DMAEx_MultiBufferStart_IT+0x934>
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a7d      	ldr	r2, [pc, #500]	@ (8005a10 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d01a      	beq.n	8005856 <HAL_DMAEx_MultiBufferStart_IT+0x92e>
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a7b      	ldr	r2, [pc, #492]	@ (8005a14 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d012      	beq.n	8005850 <HAL_DMAEx_MultiBufferStart_IT+0x928>
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a7a      	ldr	r2, [pc, #488]	@ (8005a18 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d00a      	beq.n	800584a <HAL_DMAEx_MultiBufferStart_IT+0x922>
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a78      	ldr	r2, [pc, #480]	@ (8005a1c <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d102      	bne.n	8005844 <HAL_DMAEx_MultiBufferStart_IT+0x91c>
 800583e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005842:	e01e      	b.n	8005882 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8005844:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005848:	e01b      	b.n	8005882 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 800584a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800584e:	e018      	b.n	8005882 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8005850:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005854:	e015      	b.n	8005882 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8005856:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800585a:	e012      	b.n	8005882 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 800585c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005860:	e00f      	b.n	8005882 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8005862:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005866:	e00c      	b.n	8005882 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8005868:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800586c:	e009      	b.n	8005882 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 800586e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005872:	e006      	b.n	8005882 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8005874:	2308      	movs	r3, #8
 8005876:	e004      	b.n	8005882 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8005878:	2308      	movs	r3, #8
 800587a:	e002      	b.n	8005882 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 800587c:	2308      	movs	r3, #8
 800587e:	e000      	b.n	8005882 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8005880:	2308      	movs	r3, #8
 8005882:	4a59      	ldr	r2, [pc, #356]	@ (80059e8 <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 8005884:	6093      	str	r3, [r2, #8]
 8005886:	e0e7      	b.n	8005a58 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	461a      	mov	r2, r3
 800588e:	4b64      	ldr	r3, [pc, #400]	@ (8005a20 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8005890:	429a      	cmp	r2, r3
 8005892:	d960      	bls.n	8005956 <HAL_DMAEx_MultiBufferStart_IT+0xa2e>
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a55      	ldr	r2, [pc, #340]	@ (80059f0 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d057      	beq.n	800594e <HAL_DMAEx_MultiBufferStart_IT+0xa26>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a54      	ldr	r2, [pc, #336]	@ (80059f4 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d050      	beq.n	800594a <HAL_DMAEx_MultiBufferStart_IT+0xa22>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a52      	ldr	r2, [pc, #328]	@ (80059f8 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d049      	beq.n	8005946 <HAL_DMAEx_MultiBufferStart_IT+0xa1e>
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a51      	ldr	r2, [pc, #324]	@ (80059fc <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d042      	beq.n	8005942 <HAL_DMAEx_MultiBufferStart_IT+0xa1a>
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a4f      	ldr	r2, [pc, #316]	@ (8005a00 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d03a      	beq.n	800593c <HAL_DMAEx_MultiBufferStart_IT+0xa14>
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a4e      	ldr	r2, [pc, #312]	@ (8005a04 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d032      	beq.n	8005936 <HAL_DMAEx_MultiBufferStart_IT+0xa0e>
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a4c      	ldr	r2, [pc, #304]	@ (8005a08 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d02a      	beq.n	8005930 <HAL_DMAEx_MultiBufferStart_IT+0xa08>
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a4b      	ldr	r2, [pc, #300]	@ (8005a0c <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d022      	beq.n	800592a <HAL_DMAEx_MultiBufferStart_IT+0xa02>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a49      	ldr	r2, [pc, #292]	@ (8005a10 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d01a      	beq.n	8005924 <HAL_DMAEx_MultiBufferStart_IT+0x9fc>
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a48      	ldr	r2, [pc, #288]	@ (8005a14 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d012      	beq.n	800591e <HAL_DMAEx_MultiBufferStart_IT+0x9f6>
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a46      	ldr	r2, [pc, #280]	@ (8005a18 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d00a      	beq.n	8005918 <HAL_DMAEx_MultiBufferStart_IT+0x9f0>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a45      	ldr	r2, [pc, #276]	@ (8005a1c <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d102      	bne.n	8005912 <HAL_DMAEx_MultiBufferStart_IT+0x9ea>
 800590c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005910:	e01e      	b.n	8005950 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005912:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005916:	e01b      	b.n	8005950 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005918:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800591c:	e018      	b.n	8005950 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 800591e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005922:	e015      	b.n	8005950 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005924:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005928:	e012      	b.n	8005950 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 800592a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800592e:	e00f      	b.n	8005950 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005930:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005934:	e00c      	b.n	8005950 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005936:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800593a:	e009      	b.n	8005950 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 800593c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005940:	e006      	b.n	8005950 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005942:	2308      	movs	r3, #8
 8005944:	e004      	b.n	8005950 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005946:	2308      	movs	r3, #8
 8005948:	e002      	b.n	8005950 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 800594a:	2308      	movs	r3, #8
 800594c:	e000      	b.n	8005950 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 800594e:	2308      	movs	r3, #8
 8005950:	4a34      	ldr	r2, [pc, #208]	@ (8005a24 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8005952:	60d3      	str	r3, [r2, #12]
 8005954:	e080      	b.n	8005a58 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a25      	ldr	r2, [pc, #148]	@ (80059f0 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d078      	beq.n	8005a52 <HAL_DMAEx_MultiBufferStart_IT+0xb2a>
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a23      	ldr	r2, [pc, #140]	@ (80059f4 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d071      	beq.n	8005a4e <HAL_DMAEx_MultiBufferStart_IT+0xb26>
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a22      	ldr	r2, [pc, #136]	@ (80059f8 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d06a      	beq.n	8005a4a <HAL_DMAEx_MultiBufferStart_IT+0xb22>
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a20      	ldr	r2, [pc, #128]	@ (80059fc <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d063      	beq.n	8005a46 <HAL_DMAEx_MultiBufferStart_IT+0xb1e>
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a1f      	ldr	r2, [pc, #124]	@ (8005a00 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d05b      	beq.n	8005a40 <HAL_DMAEx_MultiBufferStart_IT+0xb18>
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a1d      	ldr	r2, [pc, #116]	@ (8005a04 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d053      	beq.n	8005a3a <HAL_DMAEx_MultiBufferStart_IT+0xb12>
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a1c      	ldr	r2, [pc, #112]	@ (8005a08 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d04b      	beq.n	8005a34 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a1a      	ldr	r2, [pc, #104]	@ (8005a0c <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d043      	beq.n	8005a2e <HAL_DMAEx_MultiBufferStart_IT+0xb06>
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a19      	ldr	r2, [pc, #100]	@ (8005a10 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d03b      	beq.n	8005a28 <HAL_DMAEx_MultiBufferStart_IT+0xb00>
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a17      	ldr	r2, [pc, #92]	@ (8005a14 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d012      	beq.n	80059e0 <HAL_DMAEx_MultiBufferStart_IT+0xab8>
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a16      	ldr	r2, [pc, #88]	@ (8005a18 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d00a      	beq.n	80059da <HAL_DMAEx_MultiBufferStart_IT+0xab2>
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a14      	ldr	r2, [pc, #80]	@ (8005a1c <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d102      	bne.n	80059d4 <HAL_DMAEx_MultiBufferStart_IT+0xaac>
 80059ce:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80059d2:	e03f      	b.n	8005a54 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80059d4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80059d8:	e03c      	b.n	8005a54 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80059da:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80059de:	e039      	b.n	8005a54 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80059e0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80059e4:	e036      	b.n	8005a54 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80059e6:	bf00      	nop
 80059e8:	40026400 	.word	0x40026400
 80059ec:	400260b8 	.word	0x400260b8
 80059f0:	40026010 	.word	0x40026010
 80059f4:	40026410 	.word	0x40026410
 80059f8:	40026070 	.word	0x40026070
 80059fc:	40026470 	.word	0x40026470
 8005a00:	40026028 	.word	0x40026028
 8005a04:	40026428 	.word	0x40026428
 8005a08:	40026088 	.word	0x40026088
 8005a0c:	40026488 	.word	0x40026488
 8005a10:	40026040 	.word	0x40026040
 8005a14:	40026440 	.word	0x40026440
 8005a18:	400260a0 	.word	0x400260a0
 8005a1c:	400264a0 	.word	0x400264a0
 8005a20:	40026058 	.word	0x40026058
 8005a24:	40026000 	.word	0x40026000
 8005a28:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005a2c:	e012      	b.n	8005a54 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8005a2e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005a32:	e00f      	b.n	8005a54 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8005a34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005a38:	e00c      	b.n	8005a54 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8005a3a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005a3e:	e009      	b.n	8005a54 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8005a40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005a44:	e006      	b.n	8005a54 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8005a46:	2308      	movs	r3, #8
 8005a48:	e004      	b.n	8005a54 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8005a4a:	2308      	movs	r3, #8
 8005a4c:	e002      	b.n	8005a54 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8005a4e:	2308      	movs	r3, #8
 8005a50:	e000      	b.n	8005a54 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8005a52:	2308      	movs	r3, #8
 8005a54:	4a8a      	ldr	r2, [pc, #552]	@ (8005c80 <HAL_DMAEx_MultiBufferStart_IT+0xd58>)
 8005a56:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	4b89      	ldr	r3, [pc, #548]	@ (8005c84 <HAL_DMAEx_MultiBufferStart_IT+0xd5c>)
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d960      	bls.n	8005b26 <HAL_DMAEx_MultiBufferStart_IT+0xbfe>
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a87      	ldr	r2, [pc, #540]	@ (8005c88 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d057      	beq.n	8005b1e <HAL_DMAEx_MultiBufferStart_IT+0xbf6>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a86      	ldr	r2, [pc, #536]	@ (8005c8c <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d050      	beq.n	8005b1a <HAL_DMAEx_MultiBufferStart_IT+0xbf2>
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a84      	ldr	r2, [pc, #528]	@ (8005c90 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d049      	beq.n	8005b16 <HAL_DMAEx_MultiBufferStart_IT+0xbee>
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a83      	ldr	r2, [pc, #524]	@ (8005c94 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d042      	beq.n	8005b12 <HAL_DMAEx_MultiBufferStart_IT+0xbea>
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a81      	ldr	r2, [pc, #516]	@ (8005c98 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d03a      	beq.n	8005b0c <HAL_DMAEx_MultiBufferStart_IT+0xbe4>
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a80      	ldr	r2, [pc, #512]	@ (8005c9c <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d032      	beq.n	8005b06 <HAL_DMAEx_MultiBufferStart_IT+0xbde>
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a7e      	ldr	r2, [pc, #504]	@ (8005ca0 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d02a      	beq.n	8005b00 <HAL_DMAEx_MultiBufferStart_IT+0xbd8>
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a7d      	ldr	r2, [pc, #500]	@ (8005ca4 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d022      	beq.n	8005afa <HAL_DMAEx_MultiBufferStart_IT+0xbd2>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a7b      	ldr	r2, [pc, #492]	@ (8005ca8 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d01a      	beq.n	8005af4 <HAL_DMAEx_MultiBufferStart_IT+0xbcc>
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a7a      	ldr	r2, [pc, #488]	@ (8005cac <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d012      	beq.n	8005aee <HAL_DMAEx_MultiBufferStart_IT+0xbc6>
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a78      	ldr	r2, [pc, #480]	@ (8005cb0 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d00a      	beq.n	8005ae8 <HAL_DMAEx_MultiBufferStart_IT+0xbc0>
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a77      	ldr	r2, [pc, #476]	@ (8005cb4 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d102      	bne.n	8005ae2 <HAL_DMAEx_MultiBufferStart_IT+0xbba>
 8005adc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005ae0:	e01e      	b.n	8005b20 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005ae2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ae6:	e01b      	b.n	8005b20 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005ae8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005aec:	e018      	b.n	8005b20 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005aee:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005af2:	e015      	b.n	8005b20 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005af4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005af8:	e012      	b.n	8005b20 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005afa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005afe:	e00f      	b.n	8005b20 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005b00:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b04:	e00c      	b.n	8005b20 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005b06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b0a:	e009      	b.n	8005b20 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005b0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b10:	e006      	b.n	8005b20 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005b12:	2304      	movs	r3, #4
 8005b14:	e004      	b.n	8005b20 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005b16:	2304      	movs	r3, #4
 8005b18:	e002      	b.n	8005b20 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005b1a:	2304      	movs	r3, #4
 8005b1c:	e000      	b.n	8005b20 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005b1e:	2304      	movs	r3, #4
 8005b20:	4a65      	ldr	r2, [pc, #404]	@ (8005cb8 <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 8005b22:	60d3      	str	r3, [r2, #12]
 8005b24:	e150      	b.n	8005dc8 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	461a      	mov	r2, r3
 8005b2c:	4b63      	ldr	r3, [pc, #396]	@ (8005cbc <HAL_DMAEx_MultiBufferStart_IT+0xd94>)
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	d960      	bls.n	8005bf4 <HAL_DMAEx_MultiBufferStart_IT+0xccc>
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a54      	ldr	r2, [pc, #336]	@ (8005c88 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d057      	beq.n	8005bec <HAL_DMAEx_MultiBufferStart_IT+0xcc4>
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a52      	ldr	r2, [pc, #328]	@ (8005c8c <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d050      	beq.n	8005be8 <HAL_DMAEx_MultiBufferStart_IT+0xcc0>
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a51      	ldr	r2, [pc, #324]	@ (8005c90 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d049      	beq.n	8005be4 <HAL_DMAEx_MultiBufferStart_IT+0xcbc>
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a4f      	ldr	r2, [pc, #316]	@ (8005c94 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d042      	beq.n	8005be0 <HAL_DMAEx_MultiBufferStart_IT+0xcb8>
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a4e      	ldr	r2, [pc, #312]	@ (8005c98 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d03a      	beq.n	8005bda <HAL_DMAEx_MultiBufferStart_IT+0xcb2>
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a4c      	ldr	r2, [pc, #304]	@ (8005c9c <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d032      	beq.n	8005bd4 <HAL_DMAEx_MultiBufferStart_IT+0xcac>
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a4b      	ldr	r2, [pc, #300]	@ (8005ca0 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d02a      	beq.n	8005bce <HAL_DMAEx_MultiBufferStart_IT+0xca6>
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a49      	ldr	r2, [pc, #292]	@ (8005ca4 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d022      	beq.n	8005bc8 <HAL_DMAEx_MultiBufferStart_IT+0xca0>
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a48      	ldr	r2, [pc, #288]	@ (8005ca8 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d01a      	beq.n	8005bc2 <HAL_DMAEx_MultiBufferStart_IT+0xc9a>
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a46      	ldr	r2, [pc, #280]	@ (8005cac <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d012      	beq.n	8005bbc <HAL_DMAEx_MultiBufferStart_IT+0xc94>
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a45      	ldr	r2, [pc, #276]	@ (8005cb0 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d00a      	beq.n	8005bb6 <HAL_DMAEx_MultiBufferStart_IT+0xc8e>
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a43      	ldr	r2, [pc, #268]	@ (8005cb4 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d102      	bne.n	8005bb0 <HAL_DMAEx_MultiBufferStart_IT+0xc88>
 8005baa:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005bae:	e01e      	b.n	8005bee <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005bb0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005bb4:	e01b      	b.n	8005bee <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005bb6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005bba:	e018      	b.n	8005bee <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005bbc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005bc0:	e015      	b.n	8005bee <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005bc2:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005bc6:	e012      	b.n	8005bee <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005bc8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005bcc:	e00f      	b.n	8005bee <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005bce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005bd2:	e00c      	b.n	8005bee <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005bd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005bd8:	e009      	b.n	8005bee <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005bda:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005bde:	e006      	b.n	8005bee <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005be0:	2304      	movs	r3, #4
 8005be2:	e004      	b.n	8005bee <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005be4:	2304      	movs	r3, #4
 8005be6:	e002      	b.n	8005bee <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005be8:	2304      	movs	r3, #4
 8005bea:	e000      	b.n	8005bee <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005bec:	2304      	movs	r3, #4
 8005bee:	4a32      	ldr	r2, [pc, #200]	@ (8005cb8 <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 8005bf0:	6093      	str	r3, [r2, #8]
 8005bf2:	e0e9      	b.n	8005dc8 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	4b31      	ldr	r3, [pc, #196]	@ (8005cc0 <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	f240 8083 	bls.w	8005d08 <HAL_DMAEx_MultiBufferStart_IT+0xde0>
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a20      	ldr	r2, [pc, #128]	@ (8005c88 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d079      	beq.n	8005d00 <HAL_DMAEx_MultiBufferStart_IT+0xdd8>
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a1e      	ldr	r2, [pc, #120]	@ (8005c8c <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d072      	beq.n	8005cfc <HAL_DMAEx_MultiBufferStart_IT+0xdd4>
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a1d      	ldr	r2, [pc, #116]	@ (8005c90 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d06b      	beq.n	8005cf8 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a1b      	ldr	r2, [pc, #108]	@ (8005c94 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d064      	beq.n	8005cf4 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a1a      	ldr	r2, [pc, #104]	@ (8005c98 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d05c      	beq.n	8005cee <HAL_DMAEx_MultiBufferStart_IT+0xdc6>
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a18      	ldr	r2, [pc, #96]	@ (8005c9c <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d054      	beq.n	8005ce8 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a17      	ldr	r2, [pc, #92]	@ (8005ca0 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d04c      	beq.n	8005ce2 <HAL_DMAEx_MultiBufferStart_IT+0xdba>
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a15      	ldr	r2, [pc, #84]	@ (8005ca4 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d044      	beq.n	8005cdc <HAL_DMAEx_MultiBufferStart_IT+0xdb4>
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a14      	ldr	r2, [pc, #80]	@ (8005ca8 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d03c      	beq.n	8005cd6 <HAL_DMAEx_MultiBufferStart_IT+0xdae>
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a12      	ldr	r2, [pc, #72]	@ (8005cac <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d034      	beq.n	8005cd0 <HAL_DMAEx_MultiBufferStart_IT+0xda8>
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a11      	ldr	r2, [pc, #68]	@ (8005cb0 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d02c      	beq.n	8005cca <HAL_DMAEx_MultiBufferStart_IT+0xda2>
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a0f      	ldr	r2, [pc, #60]	@ (8005cb4 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d124      	bne.n	8005cc4 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>
 8005c7a:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005c7e:	e040      	b.n	8005d02 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005c80:	40026000 	.word	0x40026000
 8005c84:	40026458 	.word	0x40026458
 8005c88:	40026010 	.word	0x40026010
 8005c8c:	40026410 	.word	0x40026410
 8005c90:	40026070 	.word	0x40026070
 8005c94:	40026470 	.word	0x40026470
 8005c98:	40026028 	.word	0x40026028
 8005c9c:	40026428 	.word	0x40026428
 8005ca0:	40026088 	.word	0x40026088
 8005ca4:	40026488 	.word	0x40026488
 8005ca8:	40026040 	.word	0x40026040
 8005cac:	40026440 	.word	0x40026440
 8005cb0:	400260a0 	.word	0x400260a0
 8005cb4:	400264a0 	.word	0x400264a0
 8005cb8:	40026400 	.word	0x40026400
 8005cbc:	400260b8 	.word	0x400260b8
 8005cc0:	40026058 	.word	0x40026058
 8005cc4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005cc8:	e01b      	b.n	8005d02 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005cca:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005cce:	e018      	b.n	8005d02 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005cd0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005cd4:	e015      	b.n	8005d02 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005cd6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005cda:	e012      	b.n	8005d02 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005cdc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005ce0:	e00f      	b.n	8005d02 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005ce2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005ce6:	e00c      	b.n	8005d02 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005ce8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005cec:	e009      	b.n	8005d02 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005cee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005cf2:	e006      	b.n	8005d02 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005cf4:	2304      	movs	r3, #4
 8005cf6:	e004      	b.n	8005d02 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005cf8:	2304      	movs	r3, #4
 8005cfa:	e002      	b.n	8005d02 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005cfc:	2304      	movs	r3, #4
 8005cfe:	e000      	b.n	8005d02 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005d00:	2304      	movs	r3, #4
 8005d02:	4a8b      	ldr	r2, [pc, #556]	@ (8005f30 <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 8005d04:	60d3      	str	r3, [r2, #12]
 8005d06:	e05f      	b.n	8005dc8 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a89      	ldr	r2, [pc, #548]	@ (8005f34 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d057      	beq.n	8005dc2 <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a88      	ldr	r2, [pc, #544]	@ (8005f38 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d050      	beq.n	8005dbe <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a86      	ldr	r2, [pc, #536]	@ (8005f3c <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d049      	beq.n	8005dba <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a85      	ldr	r2, [pc, #532]	@ (8005f40 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d042      	beq.n	8005db6 <HAL_DMAEx_MultiBufferStart_IT+0xe8e>
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a83      	ldr	r2, [pc, #524]	@ (8005f44 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d03a      	beq.n	8005db0 <HAL_DMAEx_MultiBufferStart_IT+0xe88>
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a82      	ldr	r2, [pc, #520]	@ (8005f48 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d032      	beq.n	8005daa <HAL_DMAEx_MultiBufferStart_IT+0xe82>
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a80      	ldr	r2, [pc, #512]	@ (8005f4c <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d02a      	beq.n	8005da4 <HAL_DMAEx_MultiBufferStart_IT+0xe7c>
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a7f      	ldr	r2, [pc, #508]	@ (8005f50 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d022      	beq.n	8005d9e <HAL_DMAEx_MultiBufferStart_IT+0xe76>
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a7d      	ldr	r2, [pc, #500]	@ (8005f54 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d01a      	beq.n	8005d98 <HAL_DMAEx_MultiBufferStart_IT+0xe70>
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a7c      	ldr	r2, [pc, #496]	@ (8005f58 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d012      	beq.n	8005d92 <HAL_DMAEx_MultiBufferStart_IT+0xe6a>
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a7a      	ldr	r2, [pc, #488]	@ (8005f5c <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d00a      	beq.n	8005d8c <HAL_DMAEx_MultiBufferStart_IT+0xe64>
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a79      	ldr	r2, [pc, #484]	@ (8005f60 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d102      	bne.n	8005d86 <HAL_DMAEx_MultiBufferStart_IT+0xe5e>
 8005d80:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005d84:	e01e      	b.n	8005dc4 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005d86:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005d8a:	e01b      	b.n	8005dc4 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005d8c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005d90:	e018      	b.n	8005dc4 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005d92:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005d96:	e015      	b.n	8005dc4 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005d98:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005d9c:	e012      	b.n	8005dc4 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005d9e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005da2:	e00f      	b.n	8005dc4 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005da4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005da8:	e00c      	b.n	8005dc4 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005daa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005dae:	e009      	b.n	8005dc4 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005db0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005db4:	e006      	b.n	8005dc4 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005db6:	2304      	movs	r3, #4
 8005db8:	e004      	b.n	8005dc4 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005dba:	2304      	movs	r3, #4
 8005dbc:	e002      	b.n	8005dc4 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005dbe:	2304      	movs	r3, #4
 8005dc0:	e000      	b.n	8005dc4 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005dc2:	2304      	movs	r3, #4
 8005dc4:	4a5a      	ldr	r2, [pc, #360]	@ (8005f30 <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 8005dc6:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	461a      	mov	r2, r3
 8005dce:	4b65      	ldr	r3, [pc, #404]	@ (8005f64 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d95c      	bls.n	8005e8e <HAL_DMAEx_MultiBufferStart_IT+0xf66>
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a56      	ldr	r2, [pc, #344]	@ (8005f34 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d053      	beq.n	8005e86 <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a55      	ldr	r2, [pc, #340]	@ (8005f38 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d04c      	beq.n	8005e82 <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a53      	ldr	r2, [pc, #332]	@ (8005f3c <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d045      	beq.n	8005e7e <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a52      	ldr	r2, [pc, #328]	@ (8005f40 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d03e      	beq.n	8005e7a <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a50      	ldr	r2, [pc, #320]	@ (8005f44 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d037      	beq.n	8005e76 <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a4f      	ldr	r2, [pc, #316]	@ (8005f48 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d030      	beq.n	8005e72 <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a4d      	ldr	r2, [pc, #308]	@ (8005f4c <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d029      	beq.n	8005e6e <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a4c      	ldr	r2, [pc, #304]	@ (8005f50 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d022      	beq.n	8005e6a <HAL_DMAEx_MultiBufferStart_IT+0xf42>
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a4a      	ldr	r2, [pc, #296]	@ (8005f54 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d01a      	beq.n	8005e64 <HAL_DMAEx_MultiBufferStart_IT+0xf3c>
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a49      	ldr	r2, [pc, #292]	@ (8005f58 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d012      	beq.n	8005e5e <HAL_DMAEx_MultiBufferStart_IT+0xf36>
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a47      	ldr	r2, [pc, #284]	@ (8005f5c <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d00a      	beq.n	8005e58 <HAL_DMAEx_MultiBufferStart_IT+0xf30>
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a46      	ldr	r2, [pc, #280]	@ (8005f60 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d102      	bne.n	8005e52 <HAL_DMAEx_MultiBufferStart_IT+0xf2a>
 8005e4c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005e50:	e01a      	b.n	8005e88 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005e52:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005e56:	e017      	b.n	8005e88 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005e58:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005e5c:	e014      	b.n	8005e88 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005e5e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005e62:	e011      	b.n	8005e88 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005e64:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005e68:	e00e      	b.n	8005e88 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005e6a:	2340      	movs	r3, #64	@ 0x40
 8005e6c:	e00c      	b.n	8005e88 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005e6e:	2340      	movs	r3, #64	@ 0x40
 8005e70:	e00a      	b.n	8005e88 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005e72:	2340      	movs	r3, #64	@ 0x40
 8005e74:	e008      	b.n	8005e88 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005e76:	2340      	movs	r3, #64	@ 0x40
 8005e78:	e006      	b.n	8005e88 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e004      	b.n	8005e88 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e002      	b.n	8005e88 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005e82:	2301      	movs	r3, #1
 8005e84:	e000      	b.n	8005e88 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005e86:	2301      	movs	r3, #1
 8005e88:	4a37      	ldr	r2, [pc, #220]	@ (8005f68 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8005e8a:	60d3      	str	r3, [r2, #12]
 8005e8c:	e141      	b.n	8006112 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	461a      	mov	r2, r3
 8005e94:	4b35      	ldr	r3, [pc, #212]	@ (8005f6c <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d97c      	bls.n	8005f94 <HAL_DMAEx_MultiBufferStart_IT+0x106c>
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a25      	ldr	r2, [pc, #148]	@ (8005f34 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d073      	beq.n	8005f8c <HAL_DMAEx_MultiBufferStart_IT+0x1064>
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a23      	ldr	r2, [pc, #140]	@ (8005f38 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d06c      	beq.n	8005f88 <HAL_DMAEx_MultiBufferStart_IT+0x1060>
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a22      	ldr	r2, [pc, #136]	@ (8005f3c <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d065      	beq.n	8005f84 <HAL_DMAEx_MultiBufferStart_IT+0x105c>
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a20      	ldr	r2, [pc, #128]	@ (8005f40 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d05e      	beq.n	8005f80 <HAL_DMAEx_MultiBufferStart_IT+0x1058>
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a1f      	ldr	r2, [pc, #124]	@ (8005f44 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d057      	beq.n	8005f7c <HAL_DMAEx_MultiBufferStart_IT+0x1054>
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a1d      	ldr	r2, [pc, #116]	@ (8005f48 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d050      	beq.n	8005f78 <HAL_DMAEx_MultiBufferStart_IT+0x1050>
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a1c      	ldr	r2, [pc, #112]	@ (8005f4c <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d049      	beq.n	8005f74 <HAL_DMAEx_MultiBufferStart_IT+0x104c>
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a1a      	ldr	r2, [pc, #104]	@ (8005f50 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d042      	beq.n	8005f70 <HAL_DMAEx_MultiBufferStart_IT+0x1048>
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a19      	ldr	r2, [pc, #100]	@ (8005f54 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d01a      	beq.n	8005f2a <HAL_DMAEx_MultiBufferStart_IT+0x1002>
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a17      	ldr	r2, [pc, #92]	@ (8005f58 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d012      	beq.n	8005f24 <HAL_DMAEx_MultiBufferStart_IT+0xffc>
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a16      	ldr	r2, [pc, #88]	@ (8005f5c <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d00a      	beq.n	8005f1e <HAL_DMAEx_MultiBufferStart_IT+0xff6>
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a14      	ldr	r2, [pc, #80]	@ (8005f60 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d102      	bne.n	8005f18 <HAL_DMAEx_MultiBufferStart_IT+0xff0>
 8005f12:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005f16:	e03a      	b.n	8005f8e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005f18:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005f1c:	e037      	b.n	8005f8e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005f1e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005f22:	e034      	b.n	8005f8e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005f24:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005f28:	e031      	b.n	8005f8e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005f2a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005f2e:	e02e      	b.n	8005f8e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005f30:	40026000 	.word	0x40026000
 8005f34:	40026010 	.word	0x40026010
 8005f38:	40026410 	.word	0x40026410
 8005f3c:	40026070 	.word	0x40026070
 8005f40:	40026470 	.word	0x40026470
 8005f44:	40026028 	.word	0x40026028
 8005f48:	40026428 	.word	0x40026428
 8005f4c:	40026088 	.word	0x40026088
 8005f50:	40026488 	.word	0x40026488
 8005f54:	40026040 	.word	0x40026040
 8005f58:	40026440 	.word	0x40026440
 8005f5c:	400260a0 	.word	0x400260a0
 8005f60:	400264a0 	.word	0x400264a0
 8005f64:	40026458 	.word	0x40026458
 8005f68:	40026400 	.word	0x40026400
 8005f6c:	400260b8 	.word	0x400260b8
 8005f70:	2340      	movs	r3, #64	@ 0x40
 8005f72:	e00c      	b.n	8005f8e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005f74:	2340      	movs	r3, #64	@ 0x40
 8005f76:	e00a      	b.n	8005f8e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005f78:	2340      	movs	r3, #64	@ 0x40
 8005f7a:	e008      	b.n	8005f8e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005f7c:	2340      	movs	r3, #64	@ 0x40
 8005f7e:	e006      	b.n	8005f8e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005f80:	2301      	movs	r3, #1
 8005f82:	e004      	b.n	8005f8e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005f84:	2301      	movs	r3, #1
 8005f86:	e002      	b.n	8005f8e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005f88:	2301      	movs	r3, #1
 8005f8a:	e000      	b.n	8005f8e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	4a7b      	ldr	r2, [pc, #492]	@ (800617c <HAL_DMAEx_MultiBufferStart_IT+0x1254>)
 8005f90:	6093      	str	r3, [r2, #8]
 8005f92:	e0be      	b.n	8006112 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	461a      	mov	r2, r3
 8005f9a:	4b79      	ldr	r3, [pc, #484]	@ (8006180 <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d95c      	bls.n	800605a <HAL_DMAEx_MultiBufferStart_IT+0x1132>
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a77      	ldr	r2, [pc, #476]	@ (8006184 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d053      	beq.n	8006052 <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a76      	ldr	r2, [pc, #472]	@ (8006188 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d04c      	beq.n	800604e <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a74      	ldr	r2, [pc, #464]	@ (800618c <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d045      	beq.n	800604a <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a73      	ldr	r2, [pc, #460]	@ (8006190 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d03e      	beq.n	8006046 <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a71      	ldr	r2, [pc, #452]	@ (8006194 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d037      	beq.n	8006042 <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a70      	ldr	r2, [pc, #448]	@ (8006198 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d030      	beq.n	800603e <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a6e      	ldr	r2, [pc, #440]	@ (800619c <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d029      	beq.n	800603a <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a6d      	ldr	r2, [pc, #436]	@ (80061a0 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d022      	beq.n	8006036 <HAL_DMAEx_MultiBufferStart_IT+0x110e>
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a6b      	ldr	r2, [pc, #428]	@ (80061a4 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d01a      	beq.n	8006030 <HAL_DMAEx_MultiBufferStart_IT+0x1108>
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a6a      	ldr	r2, [pc, #424]	@ (80061a8 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d012      	beq.n	800602a <HAL_DMAEx_MultiBufferStart_IT+0x1102>
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a68      	ldr	r2, [pc, #416]	@ (80061ac <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d00a      	beq.n	8006024 <HAL_DMAEx_MultiBufferStart_IT+0x10fc>
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a67      	ldr	r2, [pc, #412]	@ (80061b0 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d102      	bne.n	800601e <HAL_DMAEx_MultiBufferStart_IT+0x10f6>
 8006018:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800601c:	e01a      	b.n	8006054 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800601e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006022:	e017      	b.n	8006054 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8006024:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006028:	e014      	b.n	8006054 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800602a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800602e:	e011      	b.n	8006054 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8006030:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006034:	e00e      	b.n	8006054 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8006036:	2340      	movs	r3, #64	@ 0x40
 8006038:	e00c      	b.n	8006054 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800603a:	2340      	movs	r3, #64	@ 0x40
 800603c:	e00a      	b.n	8006054 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800603e:	2340      	movs	r3, #64	@ 0x40
 8006040:	e008      	b.n	8006054 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8006042:	2340      	movs	r3, #64	@ 0x40
 8006044:	e006      	b.n	8006054 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8006046:	2301      	movs	r3, #1
 8006048:	e004      	b.n	8006054 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800604a:	2301      	movs	r3, #1
 800604c:	e002      	b.n	8006054 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800604e:	2301      	movs	r3, #1
 8006050:	e000      	b.n	8006054 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8006052:	2301      	movs	r3, #1
 8006054:	4a57      	ldr	r2, [pc, #348]	@ (80061b4 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8006056:	60d3      	str	r3, [r2, #12]
 8006058:	e05b      	b.n	8006112 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a49      	ldr	r2, [pc, #292]	@ (8006184 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d053      	beq.n	800610c <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a47      	ldr	r2, [pc, #284]	@ (8006188 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d04c      	beq.n	8006108 <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a46      	ldr	r2, [pc, #280]	@ (800618c <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d045      	beq.n	8006104 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a44      	ldr	r2, [pc, #272]	@ (8006190 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d03e      	beq.n	8006100 <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a43      	ldr	r2, [pc, #268]	@ (8006194 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d037      	beq.n	80060fc <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a41      	ldr	r2, [pc, #260]	@ (8006198 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d030      	beq.n	80060f8 <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a40      	ldr	r2, [pc, #256]	@ (800619c <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d029      	beq.n	80060f4 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a3e      	ldr	r2, [pc, #248]	@ (80061a0 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d022      	beq.n	80060f0 <HAL_DMAEx_MultiBufferStart_IT+0x11c8>
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a3d      	ldr	r2, [pc, #244]	@ (80061a4 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d01a      	beq.n	80060ea <HAL_DMAEx_MultiBufferStart_IT+0x11c2>
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a3b      	ldr	r2, [pc, #236]	@ (80061a8 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d012      	beq.n	80060e4 <HAL_DMAEx_MultiBufferStart_IT+0x11bc>
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a3a      	ldr	r2, [pc, #232]	@ (80061ac <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d00a      	beq.n	80060de <HAL_DMAEx_MultiBufferStart_IT+0x11b6>
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a38      	ldr	r2, [pc, #224]	@ (80061b0 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d102      	bne.n	80060d8 <HAL_DMAEx_MultiBufferStart_IT+0x11b0>
 80060d2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80060d6:	e01a      	b.n	800610e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80060d8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80060dc:	e017      	b.n	800610e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80060de:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80060e2:	e014      	b.n	800610e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80060e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80060e8:	e011      	b.n	800610e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80060ea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80060ee:	e00e      	b.n	800610e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80060f0:	2340      	movs	r3, #64	@ 0x40
 80060f2:	e00c      	b.n	800610e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80060f4:	2340      	movs	r3, #64	@ 0x40
 80060f6:	e00a      	b.n	800610e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80060f8:	2340      	movs	r3, #64	@ 0x40
 80060fa:	e008      	b.n	800610e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80060fc:	2340      	movs	r3, #64	@ 0x40
 80060fe:	e006      	b.n	800610e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8006100:	2301      	movs	r3, #1
 8006102:	e004      	b.n	800610e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8006104:	2301      	movs	r3, #1
 8006106:	e002      	b.n	800610e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8006108:	2301      	movs	r3, #1
 800610a:	e000      	b.n	800610e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800610c:	2301      	movs	r3, #1
 800610e:	4a29      	ldr	r2, [pc, #164]	@ (80061b4 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8006110:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681a      	ldr	r2, [r3, #0]
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f042 0216 	orr.w	r2, r2, #22
 8006120:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	695a      	ldr	r2, [r3, #20]
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006130:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006136:	2b00      	cmp	r3, #0
 8006138:	d103      	bne.n	8006142 <HAL_DMAEx_MultiBufferStart_IT+0x121a>
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800613e:	2b00      	cmp	r3, #0
 8006140:	d007      	beq.n	8006152 <HAL_DMAEx_MultiBufferStart_IT+0x122a>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f042 0208 	orr.w	r2, r2, #8
 8006150:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f042 0201 	orr.w	r2, r2, #1
 8006160:	601a      	str	r2, [r3, #0]
 8006162:	e005      	b.n	8006170 <HAL_DMAEx_MultiBufferStart_IT+0x1248>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2200      	movs	r2, #0
 8006168:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800616c:	2302      	movs	r3, #2
 800616e:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 8006170:	7dfb      	ldrb	r3, [r7, #23]
}
 8006172:	4618      	mov	r0, r3
 8006174:	3718      	adds	r7, #24
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}
 800617a:	bf00      	nop
 800617c:	40026400 	.word	0x40026400
 8006180:	40026058 	.word	0x40026058
 8006184:	40026010 	.word	0x40026010
 8006188:	40026410 	.word	0x40026410
 800618c:	40026070 	.word	0x40026070
 8006190:	40026470 	.word	0x40026470
 8006194:	40026028 	.word	0x40026028
 8006198:	40026428 	.word	0x40026428
 800619c:	40026088 	.word	0x40026088
 80061a0:	40026488 	.word	0x40026488
 80061a4:	40026040 	.word	0x40026040
 80061a8:	40026440 	.word	0x40026440
 80061ac:	400260a0 	.word	0x400260a0
 80061b0:	400264a0 	.word	0x400264a0
 80061b4:	40026000 	.word	0x40026000

080061b8 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b085      	sub	sp, #20
 80061bc:	af00      	add	r7, sp, #0
 80061be:	60f8      	str	r0, [r7, #12]
 80061c0:	60b9      	str	r1, [r7, #8]
 80061c2:	4613      	mov	r3, r2
 80061c4:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 80061c6:	79fb      	ldrb	r3, [r7, #7]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d104      	bne.n	80061d6 <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68ba      	ldr	r2, [r7, #8]
 80061d2:	60da      	str	r2, [r3, #12]
 80061d4:	e003      	b.n	80061de <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	68ba      	ldr	r2, [r7, #8]
 80061dc:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80061de:	2300      	movs	r3, #0
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3714      	adds	r7, #20
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bc80      	pop	{r7}
 80061e8:	4770      	bx	lr

080061ea <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 80061ea:	b480      	push	{r7}
 80061ec:	b085      	sub	sp, #20
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	60f8      	str	r0, [r7, #12]
 80061f2:	60b9      	str	r1, [r7, #8]
 80061f4:	607a      	str	r2, [r7, #4]
 80061f6:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	683a      	ldr	r2, [r7, #0]
 80061fe:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	2b40      	cmp	r3, #64	@ 0x40
 8006206:	d108      	bne.n	800621a <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	68ba      	ldr	r2, [r7, #8]
 8006216:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006218:	e007      	b.n	800622a <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	68ba      	ldr	r2, [r7, #8]
 8006220:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	60da      	str	r2, [r3, #12]
}
 800622a:	bf00      	nop
 800622c:	3714      	adds	r7, #20
 800622e:	46bd      	mov	sp, r7
 8006230:	bc80      	pop	{r7}
 8006232:	4770      	bx	lr

08006234 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006234:	b480      	push	{r7}
 8006236:	b087      	sub	sp, #28
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
 800623c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800623e:	2300      	movs	r3, #0
 8006240:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006242:	e16f      	b.n	8006524 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	2101      	movs	r1, #1
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	fa01 f303 	lsl.w	r3, r1, r3
 8006250:	4013      	ands	r3, r2
 8006252:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2b00      	cmp	r3, #0
 8006258:	f000 8161 	beq.w	800651e <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	f003 0303 	and.w	r3, r3, #3
 8006264:	2b01      	cmp	r3, #1
 8006266:	d005      	beq.n	8006274 <HAL_GPIO_Init+0x40>
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	f003 0303 	and.w	r3, r3, #3
 8006270:	2b02      	cmp	r3, #2
 8006272:	d130      	bne.n	80062d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	005b      	lsls	r3, r3, #1
 800627e:	2203      	movs	r2, #3
 8006280:	fa02 f303 	lsl.w	r3, r2, r3
 8006284:	43db      	mvns	r3, r3
 8006286:	693a      	ldr	r2, [r7, #16]
 8006288:	4013      	ands	r3, r2
 800628a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	68da      	ldr	r2, [r3, #12]
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	005b      	lsls	r3, r3, #1
 8006294:	fa02 f303 	lsl.w	r3, r2, r3
 8006298:	693a      	ldr	r2, [r7, #16]
 800629a:	4313      	orrs	r3, r2
 800629c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	693a      	ldr	r2, [r7, #16]
 80062a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80062aa:	2201      	movs	r2, #1
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	fa02 f303 	lsl.w	r3, r2, r3
 80062b2:	43db      	mvns	r3, r3
 80062b4:	693a      	ldr	r2, [r7, #16]
 80062b6:	4013      	ands	r3, r2
 80062b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	091b      	lsrs	r3, r3, #4
 80062c0:	f003 0201 	and.w	r2, r3, #1
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	fa02 f303 	lsl.w	r3, r2, r3
 80062ca:	693a      	ldr	r2, [r7, #16]
 80062cc:	4313      	orrs	r3, r2
 80062ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	693a      	ldr	r2, [r7, #16]
 80062d4:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	f003 0303 	and.w	r3, r3, #3
 80062de:	2b03      	cmp	r3, #3
 80062e0:	d017      	beq.n	8006312 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	005b      	lsls	r3, r3, #1
 80062ec:	2203      	movs	r2, #3
 80062ee:	fa02 f303 	lsl.w	r3, r2, r3
 80062f2:	43db      	mvns	r3, r3
 80062f4:	693a      	ldr	r2, [r7, #16]
 80062f6:	4013      	ands	r3, r2
 80062f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	689a      	ldr	r2, [r3, #8]
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	005b      	lsls	r3, r3, #1
 8006302:	fa02 f303 	lsl.w	r3, r2, r3
 8006306:	693a      	ldr	r2, [r7, #16]
 8006308:	4313      	orrs	r3, r2
 800630a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	693a      	ldr	r2, [r7, #16]
 8006310:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	f003 0303 	and.w	r3, r3, #3
 800631a:	2b02      	cmp	r3, #2
 800631c:	d123      	bne.n	8006366 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	08da      	lsrs	r2, r3, #3
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	3208      	adds	r2, #8
 8006326:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800632a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	f003 0307 	and.w	r3, r3, #7
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	220f      	movs	r2, #15
 8006336:	fa02 f303 	lsl.w	r3, r2, r3
 800633a:	43db      	mvns	r3, r3
 800633c:	693a      	ldr	r2, [r7, #16]
 800633e:	4013      	ands	r3, r2
 8006340:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	691a      	ldr	r2, [r3, #16]
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	f003 0307 	and.w	r3, r3, #7
 800634c:	009b      	lsls	r3, r3, #2
 800634e:	fa02 f303 	lsl.w	r3, r2, r3
 8006352:	693a      	ldr	r2, [r7, #16]
 8006354:	4313      	orrs	r3, r2
 8006356:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	08da      	lsrs	r2, r3, #3
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	3208      	adds	r2, #8
 8006360:	6939      	ldr	r1, [r7, #16]
 8006362:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	005b      	lsls	r3, r3, #1
 8006370:	2203      	movs	r2, #3
 8006372:	fa02 f303 	lsl.w	r3, r2, r3
 8006376:	43db      	mvns	r3, r3
 8006378:	693a      	ldr	r2, [r7, #16]
 800637a:	4013      	ands	r3, r2
 800637c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	f003 0203 	and.w	r2, r3, #3
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	005b      	lsls	r3, r3, #1
 800638a:	fa02 f303 	lsl.w	r3, r2, r3
 800638e:	693a      	ldr	r2, [r7, #16]
 8006390:	4313      	orrs	r3, r2
 8006392:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	693a      	ldr	r2, [r7, #16]
 8006398:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	f000 80bb 	beq.w	800651e <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80063a8:	2300      	movs	r3, #0
 80063aa:	60bb      	str	r3, [r7, #8]
 80063ac:	4b64      	ldr	r3, [pc, #400]	@ (8006540 <HAL_GPIO_Init+0x30c>)
 80063ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063b0:	4a63      	ldr	r2, [pc, #396]	@ (8006540 <HAL_GPIO_Init+0x30c>)
 80063b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80063b6:	6453      	str	r3, [r2, #68]	@ 0x44
 80063b8:	4b61      	ldr	r3, [pc, #388]	@ (8006540 <HAL_GPIO_Init+0x30c>)
 80063ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80063c0:	60bb      	str	r3, [r7, #8]
 80063c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80063c4:	4a5f      	ldr	r2, [pc, #380]	@ (8006544 <HAL_GPIO_Init+0x310>)
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	089b      	lsrs	r3, r3, #2
 80063ca:	3302      	adds	r3, #2
 80063cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	f003 0303 	and.w	r3, r3, #3
 80063d8:	009b      	lsls	r3, r3, #2
 80063da:	220f      	movs	r2, #15
 80063dc:	fa02 f303 	lsl.w	r3, r2, r3
 80063e0:	43db      	mvns	r3, r3
 80063e2:	693a      	ldr	r2, [r7, #16]
 80063e4:	4013      	ands	r3, r2
 80063e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	4a57      	ldr	r2, [pc, #348]	@ (8006548 <HAL_GPIO_Init+0x314>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d031      	beq.n	8006454 <HAL_GPIO_Init+0x220>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	4a56      	ldr	r2, [pc, #344]	@ (800654c <HAL_GPIO_Init+0x318>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d02b      	beq.n	8006450 <HAL_GPIO_Init+0x21c>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	4a55      	ldr	r2, [pc, #340]	@ (8006550 <HAL_GPIO_Init+0x31c>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d025      	beq.n	800644c <HAL_GPIO_Init+0x218>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	4a54      	ldr	r2, [pc, #336]	@ (8006554 <HAL_GPIO_Init+0x320>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d01f      	beq.n	8006448 <HAL_GPIO_Init+0x214>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	4a53      	ldr	r2, [pc, #332]	@ (8006558 <HAL_GPIO_Init+0x324>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d019      	beq.n	8006444 <HAL_GPIO_Init+0x210>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	4a52      	ldr	r2, [pc, #328]	@ (800655c <HAL_GPIO_Init+0x328>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d013      	beq.n	8006440 <HAL_GPIO_Init+0x20c>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	4a51      	ldr	r2, [pc, #324]	@ (8006560 <HAL_GPIO_Init+0x32c>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d00d      	beq.n	800643c <HAL_GPIO_Init+0x208>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	4a50      	ldr	r2, [pc, #320]	@ (8006564 <HAL_GPIO_Init+0x330>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d007      	beq.n	8006438 <HAL_GPIO_Init+0x204>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a4f      	ldr	r2, [pc, #316]	@ (8006568 <HAL_GPIO_Init+0x334>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d101      	bne.n	8006434 <HAL_GPIO_Init+0x200>
 8006430:	2308      	movs	r3, #8
 8006432:	e010      	b.n	8006456 <HAL_GPIO_Init+0x222>
 8006434:	2309      	movs	r3, #9
 8006436:	e00e      	b.n	8006456 <HAL_GPIO_Init+0x222>
 8006438:	2307      	movs	r3, #7
 800643a:	e00c      	b.n	8006456 <HAL_GPIO_Init+0x222>
 800643c:	2306      	movs	r3, #6
 800643e:	e00a      	b.n	8006456 <HAL_GPIO_Init+0x222>
 8006440:	2305      	movs	r3, #5
 8006442:	e008      	b.n	8006456 <HAL_GPIO_Init+0x222>
 8006444:	2304      	movs	r3, #4
 8006446:	e006      	b.n	8006456 <HAL_GPIO_Init+0x222>
 8006448:	2303      	movs	r3, #3
 800644a:	e004      	b.n	8006456 <HAL_GPIO_Init+0x222>
 800644c:	2302      	movs	r3, #2
 800644e:	e002      	b.n	8006456 <HAL_GPIO_Init+0x222>
 8006450:	2301      	movs	r3, #1
 8006452:	e000      	b.n	8006456 <HAL_GPIO_Init+0x222>
 8006454:	2300      	movs	r3, #0
 8006456:	697a      	ldr	r2, [r7, #20]
 8006458:	f002 0203 	and.w	r2, r2, #3
 800645c:	0092      	lsls	r2, r2, #2
 800645e:	4093      	lsls	r3, r2
 8006460:	461a      	mov	r2, r3
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	4313      	orrs	r3, r2
 8006466:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006468:	4936      	ldr	r1, [pc, #216]	@ (8006544 <HAL_GPIO_Init+0x310>)
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	089b      	lsrs	r3, r3, #2
 800646e:	3302      	adds	r3, #2
 8006470:	693a      	ldr	r2, [r7, #16]
 8006472:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006476:	4b3d      	ldr	r3, [pc, #244]	@ (800656c <HAL_GPIO_Init+0x338>)
 8006478:	689b      	ldr	r3, [r3, #8]
 800647a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	43db      	mvns	r3, r3
 8006480:	693a      	ldr	r2, [r7, #16]
 8006482:	4013      	ands	r3, r2
 8006484:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800648e:	2b00      	cmp	r3, #0
 8006490:	d003      	beq.n	800649a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006492:	693a      	ldr	r2, [r7, #16]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	4313      	orrs	r3, r2
 8006498:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800649a:	4a34      	ldr	r2, [pc, #208]	@ (800656c <HAL_GPIO_Init+0x338>)
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80064a0:	4b32      	ldr	r3, [pc, #200]	@ (800656c <HAL_GPIO_Init+0x338>)
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	43db      	mvns	r3, r3
 80064aa:	693a      	ldr	r2, [r7, #16]
 80064ac:	4013      	ands	r3, r2
 80064ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d003      	beq.n	80064c4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80064bc:	693a      	ldr	r2, [r7, #16]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80064c4:	4a29      	ldr	r2, [pc, #164]	@ (800656c <HAL_GPIO_Init+0x338>)
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80064ca:	4b28      	ldr	r3, [pc, #160]	@ (800656c <HAL_GPIO_Init+0x338>)
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	43db      	mvns	r3, r3
 80064d4:	693a      	ldr	r2, [r7, #16]
 80064d6:	4013      	ands	r3, r2
 80064d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d003      	beq.n	80064ee <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80064e6:	693a      	ldr	r2, [r7, #16]
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80064ee:	4a1f      	ldr	r2, [pc, #124]	@ (800656c <HAL_GPIO_Init+0x338>)
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80064f4:	4b1d      	ldr	r3, [pc, #116]	@ (800656c <HAL_GPIO_Init+0x338>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	43db      	mvns	r3, r3
 80064fe:	693a      	ldr	r2, [r7, #16]
 8006500:	4013      	ands	r3, r2
 8006502:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800650c:	2b00      	cmp	r3, #0
 800650e:	d003      	beq.n	8006518 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8006510:	693a      	ldr	r2, [r7, #16]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	4313      	orrs	r3, r2
 8006516:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8006518:	4a14      	ldr	r2, [pc, #80]	@ (800656c <HAL_GPIO_Init+0x338>)
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	3301      	adds	r3, #1
 8006522:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	fa22 f303 	lsr.w	r3, r2, r3
 800652e:	2b00      	cmp	r3, #0
 8006530:	f47f ae88 	bne.w	8006244 <HAL_GPIO_Init+0x10>
  }
}
 8006534:	bf00      	nop
 8006536:	bf00      	nop
 8006538:	371c      	adds	r7, #28
 800653a:	46bd      	mov	sp, r7
 800653c:	bc80      	pop	{r7}
 800653e:	4770      	bx	lr
 8006540:	40023800 	.word	0x40023800
 8006544:	40013800 	.word	0x40013800
 8006548:	40020000 	.word	0x40020000
 800654c:	40020400 	.word	0x40020400
 8006550:	40020800 	.word	0x40020800
 8006554:	40020c00 	.word	0x40020c00
 8006558:	40021000 	.word	0x40021000
 800655c:	40021400 	.word	0x40021400
 8006560:	40021800 	.word	0x40021800
 8006564:	40021c00 	.word	0x40021c00
 8006568:	40022000 	.word	0x40022000
 800656c:	40013c00 	.word	0x40013c00

08006570 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006570:	b480      	push	{r7}
 8006572:	b083      	sub	sp, #12
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	460b      	mov	r3, r1
 800657a:	807b      	strh	r3, [r7, #2]
 800657c:	4613      	mov	r3, r2
 800657e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006580:	787b      	ldrb	r3, [r7, #1]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d003      	beq.n	800658e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006586:	887a      	ldrh	r2, [r7, #2]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800658c:	e003      	b.n	8006596 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800658e:	887b      	ldrh	r3, [r7, #2]
 8006590:	041a      	lsls	r2, r3, #16
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	619a      	str	r2, [r3, #24]
}
 8006596:	bf00      	nop
 8006598:	370c      	adds	r7, #12
 800659a:	46bd      	mov	sp, r7
 800659c:	bc80      	pop	{r7}
 800659e:	4770      	bx	lr

080065a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b084      	sub	sp, #16
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d101      	bne.n	80065b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	e12b      	b.n	800680a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065b8:	b2db      	uxtb	r3, r3
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d106      	bne.n	80065cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f7fb f9bc 	bl	8001944 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2224      	movs	r2, #36	@ 0x24
 80065d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f022 0201 	bic.w	r2, r2, #1
 80065e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80065f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006602:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006604:	f000 fd66 	bl	80070d4 <HAL_RCC_GetPCLK1Freq>
 8006608:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	4a81      	ldr	r2, [pc, #516]	@ (8006814 <HAL_I2C_Init+0x274>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d807      	bhi.n	8006624 <HAL_I2C_Init+0x84>
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	4a80      	ldr	r2, [pc, #512]	@ (8006818 <HAL_I2C_Init+0x278>)
 8006618:	4293      	cmp	r3, r2
 800661a:	bf94      	ite	ls
 800661c:	2301      	movls	r3, #1
 800661e:	2300      	movhi	r3, #0
 8006620:	b2db      	uxtb	r3, r3
 8006622:	e006      	b.n	8006632 <HAL_I2C_Init+0x92>
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	4a7d      	ldr	r2, [pc, #500]	@ (800681c <HAL_I2C_Init+0x27c>)
 8006628:	4293      	cmp	r3, r2
 800662a:	bf94      	ite	ls
 800662c:	2301      	movls	r3, #1
 800662e:	2300      	movhi	r3, #0
 8006630:	b2db      	uxtb	r3, r3
 8006632:	2b00      	cmp	r3, #0
 8006634:	d001      	beq.n	800663a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e0e7      	b.n	800680a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	4a78      	ldr	r2, [pc, #480]	@ (8006820 <HAL_I2C_Init+0x280>)
 800663e:	fba2 2303 	umull	r2, r3, r2, r3
 8006642:	0c9b      	lsrs	r3, r3, #18
 8006644:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	68ba      	ldr	r2, [r7, #8]
 8006656:	430a      	orrs	r2, r1
 8006658:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	6a1b      	ldr	r3, [r3, #32]
 8006660:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	685b      	ldr	r3, [r3, #4]
 8006668:	4a6a      	ldr	r2, [pc, #424]	@ (8006814 <HAL_I2C_Init+0x274>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d802      	bhi.n	8006674 <HAL_I2C_Init+0xd4>
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	3301      	adds	r3, #1
 8006672:	e009      	b.n	8006688 <HAL_I2C_Init+0xe8>
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800667a:	fb02 f303 	mul.w	r3, r2, r3
 800667e:	4a69      	ldr	r2, [pc, #420]	@ (8006824 <HAL_I2C_Init+0x284>)
 8006680:	fba2 2303 	umull	r2, r3, r2, r3
 8006684:	099b      	lsrs	r3, r3, #6
 8006686:	3301      	adds	r3, #1
 8006688:	687a      	ldr	r2, [r7, #4]
 800668a:	6812      	ldr	r2, [r2, #0]
 800668c:	430b      	orrs	r3, r1
 800668e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	69db      	ldr	r3, [r3, #28]
 8006696:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800669a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	495c      	ldr	r1, [pc, #368]	@ (8006814 <HAL_I2C_Init+0x274>)
 80066a4:	428b      	cmp	r3, r1
 80066a6:	d819      	bhi.n	80066dc <HAL_I2C_Init+0x13c>
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	1e59      	subs	r1, r3, #1
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	005b      	lsls	r3, r3, #1
 80066b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80066b6:	1c59      	adds	r1, r3, #1
 80066b8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80066bc:	400b      	ands	r3, r1
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d00a      	beq.n	80066d8 <HAL_I2C_Init+0x138>
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	1e59      	subs	r1, r3, #1
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	005b      	lsls	r3, r3, #1
 80066cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80066d0:	3301      	adds	r3, #1
 80066d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066d6:	e051      	b.n	800677c <HAL_I2C_Init+0x1dc>
 80066d8:	2304      	movs	r3, #4
 80066da:	e04f      	b.n	800677c <HAL_I2C_Init+0x1dc>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d111      	bne.n	8006708 <HAL_I2C_Init+0x168>
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	1e58      	subs	r0, r3, #1
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6859      	ldr	r1, [r3, #4]
 80066ec:	460b      	mov	r3, r1
 80066ee:	005b      	lsls	r3, r3, #1
 80066f0:	440b      	add	r3, r1
 80066f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80066f6:	3301      	adds	r3, #1
 80066f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	bf0c      	ite	eq
 8006700:	2301      	moveq	r3, #1
 8006702:	2300      	movne	r3, #0
 8006704:	b2db      	uxtb	r3, r3
 8006706:	e012      	b.n	800672e <HAL_I2C_Init+0x18e>
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	1e58      	subs	r0, r3, #1
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6859      	ldr	r1, [r3, #4]
 8006710:	460b      	mov	r3, r1
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	440b      	add	r3, r1
 8006716:	0099      	lsls	r1, r3, #2
 8006718:	440b      	add	r3, r1
 800671a:	fbb0 f3f3 	udiv	r3, r0, r3
 800671e:	3301      	adds	r3, #1
 8006720:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006724:	2b00      	cmp	r3, #0
 8006726:	bf0c      	ite	eq
 8006728:	2301      	moveq	r3, #1
 800672a:	2300      	movne	r3, #0
 800672c:	b2db      	uxtb	r3, r3
 800672e:	2b00      	cmp	r3, #0
 8006730:	d001      	beq.n	8006736 <HAL_I2C_Init+0x196>
 8006732:	2301      	movs	r3, #1
 8006734:	e022      	b.n	800677c <HAL_I2C_Init+0x1dc>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d10e      	bne.n	800675c <HAL_I2C_Init+0x1bc>
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	1e58      	subs	r0, r3, #1
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6859      	ldr	r1, [r3, #4]
 8006746:	460b      	mov	r3, r1
 8006748:	005b      	lsls	r3, r3, #1
 800674a:	440b      	add	r3, r1
 800674c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006750:	3301      	adds	r3, #1
 8006752:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006756:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800675a:	e00f      	b.n	800677c <HAL_I2C_Init+0x1dc>
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	1e58      	subs	r0, r3, #1
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6859      	ldr	r1, [r3, #4]
 8006764:	460b      	mov	r3, r1
 8006766:	009b      	lsls	r3, r3, #2
 8006768:	440b      	add	r3, r1
 800676a:	0099      	lsls	r1, r3, #2
 800676c:	440b      	add	r3, r1
 800676e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006772:	3301      	adds	r3, #1
 8006774:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006778:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800677c:	6879      	ldr	r1, [r7, #4]
 800677e:	6809      	ldr	r1, [r1, #0]
 8006780:	4313      	orrs	r3, r2
 8006782:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	69da      	ldr	r2, [r3, #28]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	431a      	orrs	r2, r3
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	430a      	orrs	r2, r1
 800679e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80067aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80067ae:	687a      	ldr	r2, [r7, #4]
 80067b0:	6911      	ldr	r1, [r2, #16]
 80067b2:	687a      	ldr	r2, [r7, #4]
 80067b4:	68d2      	ldr	r2, [r2, #12]
 80067b6:	4311      	orrs	r1, r2
 80067b8:	687a      	ldr	r2, [r7, #4]
 80067ba:	6812      	ldr	r2, [r2, #0]
 80067bc:	430b      	orrs	r3, r1
 80067be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	68db      	ldr	r3, [r3, #12]
 80067c6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	695a      	ldr	r2, [r3, #20]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	699b      	ldr	r3, [r3, #24]
 80067d2:	431a      	orrs	r2, r3
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	430a      	orrs	r2, r1
 80067da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f042 0201 	orr.w	r2, r2, #1
 80067ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2220      	movs	r2, #32
 80067f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2200      	movs	r2, #0
 8006804:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
 8006812:	bf00      	nop
 8006814:	000186a0 	.word	0x000186a0
 8006818:	001e847f 	.word	0x001e847f
 800681c:	003d08ff 	.word	0x003d08ff
 8006820:	431bde83 	.word	0x431bde83
 8006824:	10624dd3 	.word	0x10624dd3

08006828 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b08a      	sub	sp, #40	@ 0x28
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d101      	bne.n	800683a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	e23b      	b.n	8006cb2 <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f003 0301 	and.w	r3, r3, #1
 8006842:	2b00      	cmp	r3, #0
 8006844:	d050      	beq.n	80068e8 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006846:	4b9e      	ldr	r3, [pc, #632]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	f003 030c 	and.w	r3, r3, #12
 800684e:	2b04      	cmp	r3, #4
 8006850:	d00c      	beq.n	800686c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006852:	4b9b      	ldr	r3, [pc, #620]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800685a:	2b08      	cmp	r3, #8
 800685c:	d112      	bne.n	8006884 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800685e:	4b98      	ldr	r3, [pc, #608]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006866:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800686a:	d10b      	bne.n	8006884 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800686c:	4b94      	ldr	r3, [pc, #592]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006874:	2b00      	cmp	r3, #0
 8006876:	d036      	beq.n	80068e6 <HAL_RCC_OscConfig+0xbe>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d132      	bne.n	80068e6 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8006880:	2301      	movs	r3, #1
 8006882:	e216      	b.n	8006cb2 <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	685a      	ldr	r2, [r3, #4]
 8006888:	4b8e      	ldr	r3, [pc, #568]	@ (8006ac4 <HAL_RCC_OscConfig+0x29c>)
 800688a:	b2d2      	uxtb	r2, r2
 800688c:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d013      	beq.n	80068be <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006896:	f7fd fff1 	bl	800487c <HAL_GetTick>
 800689a:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800689c:	e008      	b.n	80068b0 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800689e:	f7fd ffed 	bl	800487c <HAL_GetTick>
 80068a2:	4602      	mov	r2, r0
 80068a4:	6a3b      	ldr	r3, [r7, #32]
 80068a6:	1ad3      	subs	r3, r2, r3
 80068a8:	2b64      	cmp	r3, #100	@ 0x64
 80068aa:	d901      	bls.n	80068b0 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 80068ac:	2303      	movs	r3, #3
 80068ae:	e200      	b.n	8006cb2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068b0:	4b83      	ldr	r3, [pc, #524]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d0f0      	beq.n	800689e <HAL_RCC_OscConfig+0x76>
 80068bc:	e014      	b.n	80068e8 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068be:	f7fd ffdd 	bl	800487c <HAL_GetTick>
 80068c2:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068c4:	e008      	b.n	80068d8 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80068c6:	f7fd ffd9 	bl	800487c <HAL_GetTick>
 80068ca:	4602      	mov	r2, r0
 80068cc:	6a3b      	ldr	r3, [r7, #32]
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	2b64      	cmp	r3, #100	@ 0x64
 80068d2:	d901      	bls.n	80068d8 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80068d4:	2303      	movs	r3, #3
 80068d6:	e1ec      	b.n	8006cb2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068d8:	4b79      	ldr	r3, [pc, #484]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d1f0      	bne.n	80068c6 <HAL_RCC_OscConfig+0x9e>
 80068e4:	e000      	b.n	80068e8 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068e6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 0302 	and.w	r3, r3, #2
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d077      	beq.n	80069e4 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80068f4:	4b72      	ldr	r3, [pc, #456]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	f003 030c 	and.w	r3, r3, #12
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d00b      	beq.n	8006918 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006900:	4b6f      	ldr	r3, [pc, #444]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 8006902:	689b      	ldr	r3, [r3, #8]
 8006904:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006908:	2b08      	cmp	r3, #8
 800690a:	d126      	bne.n	800695a <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800690c:	4b6c      	ldr	r3, [pc, #432]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006914:	2b00      	cmp	r3, #0
 8006916:	d120      	bne.n	800695a <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006918:	4b69      	ldr	r3, [pc, #420]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0302 	and.w	r3, r3, #2
 8006920:	2b00      	cmp	r3, #0
 8006922:	d005      	beq.n	8006930 <HAL_RCC_OscConfig+0x108>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	68db      	ldr	r3, [r3, #12]
 8006928:	2b01      	cmp	r3, #1
 800692a:	d001      	beq.n	8006930 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	e1c0      	b.n	8006cb2 <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006930:	4b63      	ldr	r3, [pc, #396]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	691b      	ldr	r3, [r3, #16]
 800693c:	21f8      	movs	r1, #248	@ 0xf8
 800693e:	60f9      	str	r1, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006940:	68f9      	ldr	r1, [r7, #12]
 8006942:	fa91 f1a1 	rbit	r1, r1
 8006946:	6139      	str	r1, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006948:	6939      	ldr	r1, [r7, #16]
 800694a:	fab1 f181 	clz	r1, r1
 800694e:	b2c9      	uxtb	r1, r1
 8006950:	408b      	lsls	r3, r1
 8006952:	495b      	ldr	r1, [pc, #364]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 8006954:	4313      	orrs	r3, r2
 8006956:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006958:	e044      	b.n	80069e4 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	68db      	ldr	r3, [r3, #12]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d02a      	beq.n	80069b8 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006962:	4b59      	ldr	r3, [pc, #356]	@ (8006ac8 <HAL_RCC_OscConfig+0x2a0>)
 8006964:	2201      	movs	r2, #1
 8006966:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006968:	f7fd ff88 	bl	800487c <HAL_GetTick>
 800696c:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800696e:	e008      	b.n	8006982 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006970:	f7fd ff84 	bl	800487c <HAL_GetTick>
 8006974:	4602      	mov	r2, r0
 8006976:	6a3b      	ldr	r3, [r7, #32]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	2b02      	cmp	r3, #2
 800697c:	d901      	bls.n	8006982 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800697e:	2303      	movs	r3, #3
 8006980:	e197      	b.n	8006cb2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006982:	4b4f      	ldr	r3, [pc, #316]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f003 0302 	and.w	r3, r3, #2
 800698a:	2b00      	cmp	r3, #0
 800698c:	d0f0      	beq.n	8006970 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800698e:	4b4c      	ldr	r3, [pc, #304]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	691b      	ldr	r3, [r3, #16]
 800699a:	21f8      	movs	r1, #248	@ 0xf8
 800699c:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800699e:	6979      	ldr	r1, [r7, #20]
 80069a0:	fa91 f1a1 	rbit	r1, r1
 80069a4:	61b9      	str	r1, [r7, #24]
  return result;
 80069a6:	69b9      	ldr	r1, [r7, #24]
 80069a8:	fab1 f181 	clz	r1, r1
 80069ac:	b2c9      	uxtb	r1, r1
 80069ae:	408b      	lsls	r3, r1
 80069b0:	4943      	ldr	r1, [pc, #268]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 80069b2:	4313      	orrs	r3, r2
 80069b4:	600b      	str	r3, [r1, #0]
 80069b6:	e015      	b.n	80069e4 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80069b8:	4b43      	ldr	r3, [pc, #268]	@ (8006ac8 <HAL_RCC_OscConfig+0x2a0>)
 80069ba:	2200      	movs	r2, #0
 80069bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069be:	f7fd ff5d 	bl	800487c <HAL_GetTick>
 80069c2:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069c4:	e008      	b.n	80069d8 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80069c6:	f7fd ff59 	bl	800487c <HAL_GetTick>
 80069ca:	4602      	mov	r2, r0
 80069cc:	6a3b      	ldr	r3, [r7, #32]
 80069ce:	1ad3      	subs	r3, r2, r3
 80069d0:	2b02      	cmp	r3, #2
 80069d2:	d901      	bls.n	80069d8 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80069d4:	2303      	movs	r3, #3
 80069d6:	e16c      	b.n	8006cb2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069d8:	4b39      	ldr	r3, [pc, #228]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f003 0302 	and.w	r3, r3, #2
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d1f0      	bne.n	80069c6 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f003 0308 	and.w	r3, r3, #8
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d030      	beq.n	8006a52 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	695b      	ldr	r3, [r3, #20]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d016      	beq.n	8006a26 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069f8:	4b34      	ldr	r3, [pc, #208]	@ (8006acc <HAL_RCC_OscConfig+0x2a4>)
 80069fa:	2201      	movs	r2, #1
 80069fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069fe:	f7fd ff3d 	bl	800487c <HAL_GetTick>
 8006a02:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a04:	e008      	b.n	8006a18 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006a06:	f7fd ff39 	bl	800487c <HAL_GetTick>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	6a3b      	ldr	r3, [r7, #32]
 8006a0e:	1ad3      	subs	r3, r2, r3
 8006a10:	2b02      	cmp	r3, #2
 8006a12:	d901      	bls.n	8006a18 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8006a14:	2303      	movs	r3, #3
 8006a16:	e14c      	b.n	8006cb2 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a18:	4b29      	ldr	r3, [pc, #164]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 8006a1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a1c:	f003 0302 	and.w	r3, r3, #2
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d0f0      	beq.n	8006a06 <HAL_RCC_OscConfig+0x1de>
 8006a24:	e015      	b.n	8006a52 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a26:	4b29      	ldr	r3, [pc, #164]	@ (8006acc <HAL_RCC_OscConfig+0x2a4>)
 8006a28:	2200      	movs	r2, #0
 8006a2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a2c:	f7fd ff26 	bl	800487c <HAL_GetTick>
 8006a30:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a32:	e008      	b.n	8006a46 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006a34:	f7fd ff22 	bl	800487c <HAL_GetTick>
 8006a38:	4602      	mov	r2, r0
 8006a3a:	6a3b      	ldr	r3, [r7, #32]
 8006a3c:	1ad3      	subs	r3, r2, r3
 8006a3e:	2b02      	cmp	r3, #2
 8006a40:	d901      	bls.n	8006a46 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8006a42:	2303      	movs	r3, #3
 8006a44:	e135      	b.n	8006cb2 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a46:	4b1e      	ldr	r3, [pc, #120]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 8006a48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a4a:	f003 0302 	and.w	r3, r3, #2
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d1f0      	bne.n	8006a34 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f003 0304 	and.w	r3, r3, #4
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	f000 8087 	beq.w	8006b6e <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a60:	2300      	movs	r3, #0
 8006a62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a66:	4b16      	ldr	r3, [pc, #88]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 8006a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d110      	bne.n	8006a94 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a72:	2300      	movs	r3, #0
 8006a74:	60bb      	str	r3, [r7, #8]
 8006a76:	4b12      	ldr	r3, [pc, #72]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 8006a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a7a:	4a11      	ldr	r2, [pc, #68]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 8006a7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a80:	6413      	str	r3, [r2, #64]	@ 0x40
 8006a82:	4b0f      	ldr	r3, [pc, #60]	@ (8006ac0 <HAL_RCC_OscConfig+0x298>)
 8006a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a8a:	60bb      	str	r3, [r7, #8]
 8006a8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006a94:	4b0e      	ldr	r3, [pc, #56]	@ (8006ad0 <HAL_RCC_OscConfig+0x2a8>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a0d      	ldr	r2, [pc, #52]	@ (8006ad0 <HAL_RCC_OscConfig+0x2a8>)
 8006a9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a9e:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8006ad0 <HAL_RCC_OscConfig+0x2a8>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d122      	bne.n	8006af2 <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006aac:	4b08      	ldr	r3, [pc, #32]	@ (8006ad0 <HAL_RCC_OscConfig+0x2a8>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a07      	ldr	r2, [pc, #28]	@ (8006ad0 <HAL_RCC_OscConfig+0x2a8>)
 8006ab2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ab6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ab8:	f7fd fee0 	bl	800487c <HAL_GetTick>
 8006abc:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006abe:	e012      	b.n	8006ae6 <HAL_RCC_OscConfig+0x2be>
 8006ac0:	40023800 	.word	0x40023800
 8006ac4:	40023802 	.word	0x40023802
 8006ac8:	42470000 	.word	0x42470000
 8006acc:	42470e80 	.word	0x42470e80
 8006ad0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ad4:	f7fd fed2 	bl	800487c <HAL_GetTick>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	6a3b      	ldr	r3, [r7, #32]
 8006adc:	1ad3      	subs	r3, r2, r3
 8006ade:	2b02      	cmp	r3, #2
 8006ae0:	d901      	bls.n	8006ae6 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 8006ae2:	2303      	movs	r3, #3
 8006ae4:	e0e5      	b.n	8006cb2 <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ae6:	4b75      	ldr	r3, [pc, #468]	@ (8006cbc <HAL_RCC_OscConfig+0x494>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d0f0      	beq.n	8006ad4 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	689a      	ldr	r2, [r3, #8]
 8006af6:	4b72      	ldr	r3, [pc, #456]	@ (8006cc0 <HAL_RCC_OscConfig+0x498>)
 8006af8:	b2d2      	uxtb	r2, r2
 8006afa:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	689b      	ldr	r3, [r3, #8]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d015      	beq.n	8006b30 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b04:	f7fd feba 	bl	800487c <HAL_GetTick>
 8006b08:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b0a:	e00a      	b.n	8006b22 <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b0c:	f7fd feb6 	bl	800487c <HAL_GetTick>
 8006b10:	4602      	mov	r2, r0
 8006b12:	6a3b      	ldr	r3, [r7, #32]
 8006b14:	1ad3      	subs	r3, r2, r3
 8006b16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d901      	bls.n	8006b22 <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 8006b1e:	2303      	movs	r3, #3
 8006b20:	e0c7      	b.n	8006cb2 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b22:	4b68      	ldr	r3, [pc, #416]	@ (8006cc4 <HAL_RCC_OscConfig+0x49c>)
 8006b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b26:	f003 0302 	and.w	r3, r3, #2
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d0ee      	beq.n	8006b0c <HAL_RCC_OscConfig+0x2e4>
 8006b2e:	e014      	b.n	8006b5a <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b30:	f7fd fea4 	bl	800487c <HAL_GetTick>
 8006b34:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b36:	e00a      	b.n	8006b4e <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b38:	f7fd fea0 	bl	800487c <HAL_GetTick>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	6a3b      	ldr	r3, [r7, #32]
 8006b40:	1ad3      	subs	r3, r2, r3
 8006b42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d901      	bls.n	8006b4e <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8006b4a:	2303      	movs	r3, #3
 8006b4c:	e0b1      	b.n	8006cb2 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b4e:	4b5d      	ldr	r3, [pc, #372]	@ (8006cc4 <HAL_RCC_OscConfig+0x49c>)
 8006b50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b52:	f003 0302 	and.w	r3, r3, #2
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d1ee      	bne.n	8006b38 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006b5a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d105      	bne.n	8006b6e <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b62:	4b58      	ldr	r3, [pc, #352]	@ (8006cc4 <HAL_RCC_OscConfig+0x49c>)
 8006b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b66:	4a57      	ldr	r2, [pc, #348]	@ (8006cc4 <HAL_RCC_OscConfig+0x49c>)
 8006b68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b6c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	699b      	ldr	r3, [r3, #24]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	f000 809c 	beq.w	8006cb0 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b78:	4b52      	ldr	r3, [pc, #328]	@ (8006cc4 <HAL_RCC_OscConfig+0x49c>)
 8006b7a:	689b      	ldr	r3, [r3, #8]
 8006b7c:	f003 030c 	and.w	r3, r3, #12
 8006b80:	2b08      	cmp	r3, #8
 8006b82:	d061      	beq.n	8006c48 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	699b      	ldr	r3, [r3, #24]
 8006b88:	2b02      	cmp	r3, #2
 8006b8a:	d146      	bne.n	8006c1a <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b8c:	4b4e      	ldr	r3, [pc, #312]	@ (8006cc8 <HAL_RCC_OscConfig+0x4a0>)
 8006b8e:	2200      	movs	r2, #0
 8006b90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b92:	f7fd fe73 	bl	800487c <HAL_GetTick>
 8006b96:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b98:	e008      	b.n	8006bac <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b9a:	f7fd fe6f 	bl	800487c <HAL_GetTick>
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	6a3b      	ldr	r3, [r7, #32]
 8006ba2:	1ad3      	subs	r3, r2, r3
 8006ba4:	2b64      	cmp	r3, #100	@ 0x64
 8006ba6:	d901      	bls.n	8006bac <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8006ba8:	2303      	movs	r3, #3
 8006baa:	e082      	b.n	8006cb2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bac:	4b45      	ldr	r3, [pc, #276]	@ (8006cc4 <HAL_RCC_OscConfig+0x49c>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d1f0      	bne.n	8006b9a <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006bb8:	4b42      	ldr	r3, [pc, #264]	@ (8006cc4 <HAL_RCC_OscConfig+0x49c>)
 8006bba:	685a      	ldr	r2, [r3, #4]
 8006bbc:	4b43      	ldr	r3, [pc, #268]	@ (8006ccc <HAL_RCC_OscConfig+0x4a4>)
 8006bbe:	4013      	ands	r3, r2
 8006bc0:	687a      	ldr	r2, [r7, #4]
 8006bc2:	69d1      	ldr	r1, [r2, #28]
 8006bc4:	687a      	ldr	r2, [r7, #4]
 8006bc6:	6a12      	ldr	r2, [r2, #32]
 8006bc8:	4311      	orrs	r1, r2
 8006bca:	687a      	ldr	r2, [r7, #4]
 8006bcc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006bce:	0192      	lsls	r2, r2, #6
 8006bd0:	4311      	orrs	r1, r2
 8006bd2:	687a      	ldr	r2, [r7, #4]
 8006bd4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006bd6:	0612      	lsls	r2, r2, #24
 8006bd8:	4311      	orrs	r1, r2
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006bde:	0852      	lsrs	r2, r2, #1
 8006be0:	3a01      	subs	r2, #1
 8006be2:	0412      	lsls	r2, r2, #16
 8006be4:	430a      	orrs	r2, r1
 8006be6:	4937      	ldr	r1, [pc, #220]	@ (8006cc4 <HAL_RCC_OscConfig+0x49c>)
 8006be8:	4313      	orrs	r3, r2
 8006bea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006bec:	4b36      	ldr	r3, [pc, #216]	@ (8006cc8 <HAL_RCC_OscConfig+0x4a0>)
 8006bee:	2201      	movs	r2, #1
 8006bf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bf2:	f7fd fe43 	bl	800487c <HAL_GetTick>
 8006bf6:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bf8:	e008      	b.n	8006c0c <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006bfa:	f7fd fe3f 	bl	800487c <HAL_GetTick>
 8006bfe:	4602      	mov	r2, r0
 8006c00:	6a3b      	ldr	r3, [r7, #32]
 8006c02:	1ad3      	subs	r3, r2, r3
 8006c04:	2b64      	cmp	r3, #100	@ 0x64
 8006c06:	d901      	bls.n	8006c0c <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8006c08:	2303      	movs	r3, #3
 8006c0a:	e052      	b.n	8006cb2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c0c:	4b2d      	ldr	r3, [pc, #180]	@ (8006cc4 <HAL_RCC_OscConfig+0x49c>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d0f0      	beq.n	8006bfa <HAL_RCC_OscConfig+0x3d2>
 8006c18:	e04a      	b.n	8006cb0 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c1a:	4b2b      	ldr	r3, [pc, #172]	@ (8006cc8 <HAL_RCC_OscConfig+0x4a0>)
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c20:	f7fd fe2c 	bl	800487c <HAL_GetTick>
 8006c24:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c26:	e008      	b.n	8006c3a <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c28:	f7fd fe28 	bl	800487c <HAL_GetTick>
 8006c2c:	4602      	mov	r2, r0
 8006c2e:	6a3b      	ldr	r3, [r7, #32]
 8006c30:	1ad3      	subs	r3, r2, r3
 8006c32:	2b64      	cmp	r3, #100	@ 0x64
 8006c34:	d901      	bls.n	8006c3a <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8006c36:	2303      	movs	r3, #3
 8006c38:	e03b      	b.n	8006cb2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c3a:	4b22      	ldr	r3, [pc, #136]	@ (8006cc4 <HAL_RCC_OscConfig+0x49c>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d1f0      	bne.n	8006c28 <HAL_RCC_OscConfig+0x400>
 8006c46:	e033      	b.n	8006cb0 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	699b      	ldr	r3, [r3, #24]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d101      	bne.n	8006c54 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	e02e      	b.n	8006cb2 <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8006c54:	4b1b      	ldr	r3, [pc, #108]	@ (8006cc4 <HAL_RCC_OscConfig+0x49c>)
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c5a:	69fb      	ldr	r3, [r7, #28]
 8006c5c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	69db      	ldr	r3, [r3, #28]
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d121      	bne.n	8006cac <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d11a      	bne.n	8006cac <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c76:	69fa      	ldr	r2, [r7, #28]
 8006c78:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006c7c:	4013      	ands	r3, r2
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006c82:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d111      	bne.n	8006cac <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c88:	69fb      	ldr	r3, [r7, #28]
 8006c8a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c92:	085b      	lsrs	r3, r3, #1
 8006c94:	3b01      	subs	r3, #1
 8006c96:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d107      	bne.n	8006cac <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006c9c:	69fb      	ldr	r3, [r7, #28]
 8006c9e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ca6:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d001      	beq.n	8006cb0 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e000      	b.n	8006cb2 <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8006cb0:	2300      	movs	r3, #0
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3728      	adds	r7, #40	@ 0x28
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	bf00      	nop
 8006cbc:	40007000 	.word	0x40007000
 8006cc0:	40023870 	.word	0x40023870
 8006cc4:	40023800 	.word	0x40023800
 8006cc8:	42470060 	.word	0x42470060
 8006ccc:	f0bc8000 	.word	0xf0bc8000

08006cd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b086      	sub	sp, #24
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
 8006cd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d101      	bne.n	8006ce4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	e0d2      	b.n	8006e8a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006ce4:	4b6b      	ldr	r3, [pc, #428]	@ (8006e94 <HAL_RCC_ClockConfig+0x1c4>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f003 030f 	and.w	r3, r3, #15
 8006cec:	683a      	ldr	r2, [r7, #0]
 8006cee:	429a      	cmp	r2, r3
 8006cf0:	d90c      	bls.n	8006d0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cf2:	4b68      	ldr	r3, [pc, #416]	@ (8006e94 <HAL_RCC_ClockConfig+0x1c4>)
 8006cf4:	683a      	ldr	r2, [r7, #0]
 8006cf6:	b2d2      	uxtb	r2, r2
 8006cf8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cfa:	4b66      	ldr	r3, [pc, #408]	@ (8006e94 <HAL_RCC_ClockConfig+0x1c4>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f003 030f 	and.w	r3, r3, #15
 8006d02:	683a      	ldr	r2, [r7, #0]
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d001      	beq.n	8006d0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	e0be      	b.n	8006e8a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f003 0302 	and.w	r3, r3, #2
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d020      	beq.n	8006d5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f003 0304 	and.w	r3, r3, #4
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d005      	beq.n	8006d30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006d24:	4b5c      	ldr	r3, [pc, #368]	@ (8006e98 <HAL_RCC_ClockConfig+0x1c8>)
 8006d26:	689b      	ldr	r3, [r3, #8]
 8006d28:	4a5b      	ldr	r2, [pc, #364]	@ (8006e98 <HAL_RCC_ClockConfig+0x1c8>)
 8006d2a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006d2e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f003 0308 	and.w	r3, r3, #8
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d005      	beq.n	8006d48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8006d3c:	4b56      	ldr	r3, [pc, #344]	@ (8006e98 <HAL_RCC_ClockConfig+0x1c8>)
 8006d3e:	689b      	ldr	r3, [r3, #8]
 8006d40:	4a55      	ldr	r2, [pc, #340]	@ (8006e98 <HAL_RCC_ClockConfig+0x1c8>)
 8006d42:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006d46:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d48:	4b53      	ldr	r3, [pc, #332]	@ (8006e98 <HAL_RCC_ClockConfig+0x1c8>)
 8006d4a:	689b      	ldr	r3, [r3, #8]
 8006d4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	4950      	ldr	r1, [pc, #320]	@ (8006e98 <HAL_RCC_ClockConfig+0x1c8>)
 8006d56:	4313      	orrs	r3, r2
 8006d58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f003 0301 	and.w	r3, r3, #1
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d040      	beq.n	8006de8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	d107      	bne.n	8006d7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d6e:	4b4a      	ldr	r3, [pc, #296]	@ (8006e98 <HAL_RCC_ClockConfig+0x1c8>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d115      	bne.n	8006da6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e085      	b.n	8006e8a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	2b02      	cmp	r3, #2
 8006d84:	d107      	bne.n	8006d96 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d86:	4b44      	ldr	r3, [pc, #272]	@ (8006e98 <HAL_RCC_ClockConfig+0x1c8>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d109      	bne.n	8006da6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	e079      	b.n	8006e8a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d96:	4b40      	ldr	r3, [pc, #256]	@ (8006e98 <HAL_RCC_ClockConfig+0x1c8>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f003 0302 	and.w	r3, r3, #2
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d101      	bne.n	8006da6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	e071      	b.n	8006e8a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006da6:	4b3c      	ldr	r3, [pc, #240]	@ (8006e98 <HAL_RCC_ClockConfig+0x1c8>)
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	f023 0203 	bic.w	r2, r3, #3
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	4939      	ldr	r1, [pc, #228]	@ (8006e98 <HAL_RCC_ClockConfig+0x1c8>)
 8006db4:	4313      	orrs	r3, r2
 8006db6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006db8:	f7fd fd60 	bl	800487c <HAL_GetTick>
 8006dbc:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dbe:	e00a      	b.n	8006dd6 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006dc0:	f7fd fd5c 	bl	800487c <HAL_GetTick>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	1ad3      	subs	r3, r2, r3
 8006dca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d901      	bls.n	8006dd6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e059      	b.n	8006e8a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dd6:	4b30      	ldr	r3, [pc, #192]	@ (8006e98 <HAL_RCC_ClockConfig+0x1c8>)
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	f003 020c 	and.w	r2, r3, #12
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	009b      	lsls	r3, r3, #2
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d1eb      	bne.n	8006dc0 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006de8:	4b2a      	ldr	r3, [pc, #168]	@ (8006e94 <HAL_RCC_ClockConfig+0x1c4>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 030f 	and.w	r3, r3, #15
 8006df0:	683a      	ldr	r2, [r7, #0]
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d20c      	bcs.n	8006e10 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006df6:	4b27      	ldr	r3, [pc, #156]	@ (8006e94 <HAL_RCC_ClockConfig+0x1c4>)
 8006df8:	683a      	ldr	r2, [r7, #0]
 8006dfa:	b2d2      	uxtb	r2, r2
 8006dfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dfe:	4b25      	ldr	r3, [pc, #148]	@ (8006e94 <HAL_RCC_ClockConfig+0x1c4>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f003 030f 	and.w	r3, r3, #15
 8006e06:	683a      	ldr	r2, [r7, #0]
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d001      	beq.n	8006e10 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	e03c      	b.n	8006e8a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f003 0304 	and.w	r3, r3, #4
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d008      	beq.n	8006e2e <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e1c:	4b1e      	ldr	r3, [pc, #120]	@ (8006e98 <HAL_RCC_ClockConfig+0x1c8>)
 8006e1e:	689b      	ldr	r3, [r3, #8]
 8006e20:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	68db      	ldr	r3, [r3, #12]
 8006e28:	491b      	ldr	r1, [pc, #108]	@ (8006e98 <HAL_RCC_ClockConfig+0x1c8>)
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f003 0308 	and.w	r3, r3, #8
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d009      	beq.n	8006e4e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e3a:	4b17      	ldr	r3, [pc, #92]	@ (8006e98 <HAL_RCC_ClockConfig+0x1c8>)
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	691b      	ldr	r3, [r3, #16]
 8006e46:	00db      	lsls	r3, r3, #3
 8006e48:	4913      	ldr	r1, [pc, #76]	@ (8006e98 <HAL_RCC_ClockConfig+0x1c8>)
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8006e4e:	f000 f82b 	bl	8006ea8 <HAL_RCC_GetSysClockFreq>
 8006e52:	4601      	mov	r1, r0
 8006e54:	4b10      	ldr	r3, [pc, #64]	@ (8006e98 <HAL_RCC_ClockConfig+0x1c8>)
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006e5c:	22f0      	movs	r2, #240	@ 0xf0
 8006e5e:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e60:	68fa      	ldr	r2, [r7, #12]
 8006e62:	fa92 f2a2 	rbit	r2, r2
 8006e66:	613a      	str	r2, [r7, #16]
  return result;
 8006e68:	693a      	ldr	r2, [r7, #16]
 8006e6a:	fab2 f282 	clz	r2, r2
 8006e6e:	b2d2      	uxtb	r2, r2
 8006e70:	40d3      	lsrs	r3, r2
 8006e72:	4a0a      	ldr	r2, [pc, #40]	@ (8006e9c <HAL_RCC_ClockConfig+0x1cc>)
 8006e74:	5cd3      	ldrb	r3, [r2, r3]
 8006e76:	fa21 f303 	lsr.w	r3, r1, r3
 8006e7a:	4a09      	ldr	r2, [pc, #36]	@ (8006ea0 <HAL_RCC_ClockConfig+0x1d0>)
 8006e7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006e7e:	4b09      	ldr	r3, [pc, #36]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1d4>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4618      	mov	r0, r3
 8006e84:	f7fd fcb8 	bl	80047f8 <HAL_InitTick>

  return HAL_OK;
 8006e88:	2300      	movs	r3, #0
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3718      	adds	r7, #24
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}
 8006e92:	bf00      	nop
 8006e94:	40023c00 	.word	0x40023c00
 8006e98:	40023800 	.word	0x40023800
 8006e9c:	0800aa0c 	.word	0x0800aa0c
 8006ea0:	20000000 	.word	0x20000000
 8006ea4:	20000004 	.word	0x20000004

08006ea8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ea8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006eac:	b094      	sub	sp, #80	@ 0x50
 8006eae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	647b      	str	r3, [r7, #68]	@ 0x44
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006eb8:	2300      	movs	r3, #0
 8006eba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ec0:	4b7c      	ldr	r3, [pc, #496]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x20c>)
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	f003 030c 	and.w	r3, r3, #12
 8006ec8:	2b08      	cmp	r3, #8
 8006eca:	d00d      	beq.n	8006ee8 <HAL_RCC_GetSysClockFreq+0x40>
 8006ecc:	2b08      	cmp	r3, #8
 8006ece:	f200 80e7 	bhi.w	80070a0 <HAL_RCC_GetSysClockFreq+0x1f8>
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d002      	beq.n	8006edc <HAL_RCC_GetSysClockFreq+0x34>
 8006ed6:	2b04      	cmp	r3, #4
 8006ed8:	d003      	beq.n	8006ee2 <HAL_RCC_GetSysClockFreq+0x3a>
 8006eda:	e0e1      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006edc:	4b76      	ldr	r3, [pc, #472]	@ (80070b8 <HAL_RCC_GetSysClockFreq+0x210>)
 8006ede:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8006ee0:	e0e1      	b.n	80070a6 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006ee2:	4b76      	ldr	r3, [pc, #472]	@ (80070bc <HAL_RCC_GetSysClockFreq+0x214>)
 8006ee4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006ee6:	e0de      	b.n	80070a6 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006ee8:	4b72      	ldr	r3, [pc, #456]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x20c>)
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ef0:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ef2:	4b70      	ldr	r3, [pc, #448]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x20c>)
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d065      	beq.n	8006fca <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006efe:	4b6d      	ldr	r3, [pc, #436]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x20c>)
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	099b      	lsrs	r3, r3, #6
 8006f04:	2200      	movs	r2, #0
 8006f06:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f08:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f10:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f12:	2300      	movs	r3, #0
 8006f14:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f16:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006f1a:	4622      	mov	r2, r4
 8006f1c:	462b      	mov	r3, r5
 8006f1e:	f04f 0000 	mov.w	r0, #0
 8006f22:	f04f 0100 	mov.w	r1, #0
 8006f26:	0159      	lsls	r1, r3, #5
 8006f28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f2c:	0150      	lsls	r0, r2, #5
 8006f2e:	4602      	mov	r2, r0
 8006f30:	460b      	mov	r3, r1
 8006f32:	4621      	mov	r1, r4
 8006f34:	1a51      	subs	r1, r2, r1
 8006f36:	6139      	str	r1, [r7, #16]
 8006f38:	4629      	mov	r1, r5
 8006f3a:	eb63 0301 	sbc.w	r3, r3, r1
 8006f3e:	617b      	str	r3, [r7, #20]
 8006f40:	f04f 0200 	mov.w	r2, #0
 8006f44:	f04f 0300 	mov.w	r3, #0
 8006f48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f4c:	4659      	mov	r1, fp
 8006f4e:	018b      	lsls	r3, r1, #6
 8006f50:	4651      	mov	r1, sl
 8006f52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006f56:	4651      	mov	r1, sl
 8006f58:	018a      	lsls	r2, r1, #6
 8006f5a:	46d4      	mov	ip, sl
 8006f5c:	ebb2 080c 	subs.w	r8, r2, ip
 8006f60:	4659      	mov	r1, fp
 8006f62:	eb63 0901 	sbc.w	r9, r3, r1
 8006f66:	f04f 0200 	mov.w	r2, #0
 8006f6a:	f04f 0300 	mov.w	r3, #0
 8006f6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006f72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006f76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006f7a:	4690      	mov	r8, r2
 8006f7c:	4699      	mov	r9, r3
 8006f7e:	4623      	mov	r3, r4
 8006f80:	eb18 0303 	adds.w	r3, r8, r3
 8006f84:	60bb      	str	r3, [r7, #8]
 8006f86:	462b      	mov	r3, r5
 8006f88:	eb49 0303 	adc.w	r3, r9, r3
 8006f8c:	60fb      	str	r3, [r7, #12]
 8006f8e:	f04f 0200 	mov.w	r2, #0
 8006f92:	f04f 0300 	mov.w	r3, #0
 8006f96:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006f9a:	4629      	mov	r1, r5
 8006f9c:	024b      	lsls	r3, r1, #9
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	4629      	mov	r1, r5
 8006fa2:	4604      	mov	r4, r0
 8006fa4:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8006fa8:	4601      	mov	r1, r0
 8006faa:	024a      	lsls	r2, r1, #9
 8006fac:	4610      	mov	r0, r2
 8006fae:	4619      	mov	r1, r3
 8006fb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006fb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006fb8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006fbc:	f7f9 fbfc 	bl	80007b8 <__aeabi_uldivmod>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	460b      	mov	r3, r1
 8006fc4:	4613      	mov	r3, r2
 8006fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fc8:	e05c      	b.n	8007084 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006fca:	4b3a      	ldr	r3, [pc, #232]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x20c>)
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	099b      	lsrs	r3, r3, #6
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	4611      	mov	r1, r2
 8006fd6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006fda:	623b      	str	r3, [r7, #32]
 8006fdc:	2300      	movs	r3, #0
 8006fde:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fe0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006fe4:	4642      	mov	r2, r8
 8006fe6:	464b      	mov	r3, r9
 8006fe8:	f04f 0000 	mov.w	r0, #0
 8006fec:	f04f 0100 	mov.w	r1, #0
 8006ff0:	0159      	lsls	r1, r3, #5
 8006ff2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006ff6:	0150      	lsls	r0, r2, #5
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	460b      	mov	r3, r1
 8006ffc:	46c4      	mov	ip, r8
 8006ffe:	ebb2 0a0c 	subs.w	sl, r2, ip
 8007002:	4640      	mov	r0, r8
 8007004:	4649      	mov	r1, r9
 8007006:	468c      	mov	ip, r1
 8007008:	eb63 0b0c 	sbc.w	fp, r3, ip
 800700c:	f04f 0200 	mov.w	r2, #0
 8007010:	f04f 0300 	mov.w	r3, #0
 8007014:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007018:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800701c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007020:	ebb2 040a 	subs.w	r4, r2, sl
 8007024:	eb63 050b 	sbc.w	r5, r3, fp
 8007028:	f04f 0200 	mov.w	r2, #0
 800702c:	f04f 0300 	mov.w	r3, #0
 8007030:	00eb      	lsls	r3, r5, #3
 8007032:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007036:	00e2      	lsls	r2, r4, #3
 8007038:	4614      	mov	r4, r2
 800703a:	461d      	mov	r5, r3
 800703c:	4603      	mov	r3, r0
 800703e:	18e3      	adds	r3, r4, r3
 8007040:	603b      	str	r3, [r7, #0]
 8007042:	460b      	mov	r3, r1
 8007044:	eb45 0303 	adc.w	r3, r5, r3
 8007048:	607b      	str	r3, [r7, #4]
 800704a:	f04f 0200 	mov.w	r2, #0
 800704e:	f04f 0300 	mov.w	r3, #0
 8007052:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007056:	4629      	mov	r1, r5
 8007058:	028b      	lsls	r3, r1, #10
 800705a:	4620      	mov	r0, r4
 800705c:	4629      	mov	r1, r5
 800705e:	4604      	mov	r4, r0
 8007060:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8007064:	4601      	mov	r1, r0
 8007066:	028a      	lsls	r2, r1, #10
 8007068:	4610      	mov	r0, r2
 800706a:	4619      	mov	r1, r3
 800706c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800706e:	2200      	movs	r2, #0
 8007070:	61bb      	str	r3, [r7, #24]
 8007072:	61fa      	str	r2, [r7, #28]
 8007074:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007078:	f7f9 fb9e 	bl	80007b8 <__aeabi_uldivmod>
 800707c:	4602      	mov	r2, r0
 800707e:	460b      	mov	r3, r1
 8007080:	4613      	mov	r3, r2
 8007082:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007084:	4b0b      	ldr	r3, [pc, #44]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x20c>)
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	0c1b      	lsrs	r3, r3, #16
 800708a:	f003 0303 	and.w	r3, r3, #3
 800708e:	3301      	adds	r3, #1
 8007090:	005b      	lsls	r3, r3, #1
 8007092:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8007094:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007098:	fbb2 f3f3 	udiv	r3, r2, r3
 800709c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800709e:	e002      	b.n	80070a6 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80070a0:	4b05      	ldr	r3, [pc, #20]	@ (80070b8 <HAL_RCC_GetSysClockFreq+0x210>)
 80070a2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80070a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80070a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3750      	adds	r7, #80	@ 0x50
 80070ac:	46bd      	mov	sp, r7
 80070ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070b2:	bf00      	nop
 80070b4:	40023800 	.word	0x40023800
 80070b8:	00f42400 	.word	0x00f42400
 80070bc:	007a1200 	.word	0x007a1200

080070c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80070c0:	b480      	push	{r7}
 80070c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80070c4:	4b02      	ldr	r3, [pc, #8]	@ (80070d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80070c6:	681b      	ldr	r3, [r3, #0]
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bc80      	pop	{r7}
 80070ce:	4770      	bx	lr
 80070d0:	20000000 	.word	0x20000000

080070d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b082      	sub	sp, #8
 80070d8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 80070da:	f7ff fff1 	bl	80070c0 <HAL_RCC_GetHCLKFreq>
 80070de:	4601      	mov	r1, r0
 80070e0:	4b0b      	ldr	r3, [pc, #44]	@ (8007110 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80070e2:	689b      	ldr	r3, [r3, #8]
 80070e4:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80070e8:	f44f 52e0 	mov.w	r2, #7168	@ 0x1c00
 80070ec:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070ee:	687a      	ldr	r2, [r7, #4]
 80070f0:	fa92 f2a2 	rbit	r2, r2
 80070f4:	603a      	str	r2, [r7, #0]
  return result;
 80070f6:	683a      	ldr	r2, [r7, #0]
 80070f8:	fab2 f282 	clz	r2, r2
 80070fc:	b2d2      	uxtb	r2, r2
 80070fe:	40d3      	lsrs	r3, r2
 8007100:	4a04      	ldr	r2, [pc, #16]	@ (8007114 <HAL_RCC_GetPCLK1Freq+0x40>)
 8007102:	5cd3      	ldrb	r3, [r2, r3]
 8007104:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007108:	4618      	mov	r0, r3
 800710a:	3708      	adds	r7, #8
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}
 8007110:	40023800 	.word	0x40023800
 8007114:	0800aa1c 	.word	0x0800aa1c

08007118 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b082      	sub	sp, #8
 800711c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800711e:	f7ff ffcf 	bl	80070c0 <HAL_RCC_GetHCLKFreq>
 8007122:	4601      	mov	r1, r0
 8007124:	4b0b      	ldr	r3, [pc, #44]	@ (8007154 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800712c:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8007130:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007132:	687a      	ldr	r2, [r7, #4]
 8007134:	fa92 f2a2 	rbit	r2, r2
 8007138:	603a      	str	r2, [r7, #0]
  return result;
 800713a:	683a      	ldr	r2, [r7, #0]
 800713c:	fab2 f282 	clz	r2, r2
 8007140:	b2d2      	uxtb	r2, r2
 8007142:	40d3      	lsrs	r3, r2
 8007144:	4a04      	ldr	r2, [pc, #16]	@ (8007158 <HAL_RCC_GetPCLK2Freq+0x40>)
 8007146:	5cd3      	ldrb	r3, [r2, r3]
 8007148:	fa21 f303 	lsr.w	r3, r1, r3
}
 800714c:	4618      	mov	r0, r3
 800714e:	3708      	adds	r7, #8
 8007150:	46bd      	mov	sp, r7
 8007152:	bd80      	pop	{r7, pc}
 8007154:	40023800 	.word	0x40023800
 8007158:	0800aa1c 	.word	0x0800aa1c

0800715c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b082      	sub	sp, #8
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d101      	bne.n	800716e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800716a:	2301      	movs	r3, #1
 800716c:	e07b      	b.n	8007266 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007172:	2b00      	cmp	r3, #0
 8007174:	d108      	bne.n	8007188 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800717e:	d009      	beq.n	8007194 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	61da      	str	r2, [r3, #28]
 8007186:	e005      	b.n	8007194 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2200      	movs	r2, #0
 8007192:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2200      	movs	r2, #0
 8007198:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80071a0:	b2db      	uxtb	r3, r3
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d106      	bne.n	80071b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f7fc ff7c 	bl	80040ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2202      	movs	r2, #2
 80071b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	681a      	ldr	r2, [r3, #0]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071ca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80071dc:	431a      	orrs	r2, r3
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	68db      	ldr	r3, [r3, #12]
 80071e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80071e6:	431a      	orrs	r2, r3
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	691b      	ldr	r3, [r3, #16]
 80071ec:	f003 0302 	and.w	r3, r3, #2
 80071f0:	431a      	orrs	r2, r3
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	695b      	ldr	r3, [r3, #20]
 80071f6:	f003 0301 	and.w	r3, r3, #1
 80071fa:	431a      	orrs	r2, r3
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	699b      	ldr	r3, [r3, #24]
 8007200:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007204:	431a      	orrs	r2, r3
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	69db      	ldr	r3, [r3, #28]
 800720a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800720e:	431a      	orrs	r2, r3
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6a1b      	ldr	r3, [r3, #32]
 8007214:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007218:	ea42 0103 	orr.w	r1, r2, r3
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007220:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	430a      	orrs	r2, r1
 800722a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	699b      	ldr	r3, [r3, #24]
 8007230:	0c1b      	lsrs	r3, r3, #16
 8007232:	f003 0104 	and.w	r1, r3, #4
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800723a:	f003 0210 	and.w	r2, r3, #16
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	430a      	orrs	r2, r1
 8007244:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	69da      	ldr	r2, [r3, #28]
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007254:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2200      	movs	r2, #0
 800725a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2201      	movs	r2, #1
 8007260:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007264:	2300      	movs	r3, #0
}
 8007266:	4618      	mov	r0, r3
 8007268:	3708      	adds	r7, #8
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}

0800726e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800726e:	b580      	push	{r7, lr}
 8007270:	b088      	sub	sp, #32
 8007272:	af00      	add	r7, sp, #0
 8007274:	60f8      	str	r0, [r7, #12]
 8007276:	60b9      	str	r1, [r7, #8]
 8007278:	603b      	str	r3, [r7, #0]
 800727a:	4613      	mov	r3, r2
 800727c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800727e:	f7fd fafd 	bl	800487c <HAL_GetTick>
 8007282:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007284:	88fb      	ldrh	r3, [r7, #6]
 8007286:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800728e:	b2db      	uxtb	r3, r3
 8007290:	2b01      	cmp	r3, #1
 8007292:	d001      	beq.n	8007298 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007294:	2302      	movs	r3, #2
 8007296:	e12a      	b.n	80074ee <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d002      	beq.n	80072a4 <HAL_SPI_Transmit+0x36>
 800729e:	88fb      	ldrh	r3, [r7, #6]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d101      	bne.n	80072a8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80072a4:	2301      	movs	r3, #1
 80072a6:	e122      	b.n	80074ee <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80072ae:	2b01      	cmp	r3, #1
 80072b0:	d101      	bne.n	80072b6 <HAL_SPI_Transmit+0x48>
 80072b2:	2302      	movs	r3, #2
 80072b4:	e11b      	b.n	80074ee <HAL_SPI_Transmit+0x280>
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2201      	movs	r2, #1
 80072ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	2203      	movs	r2, #3
 80072c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2200      	movs	r2, #0
 80072ca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	68ba      	ldr	r2, [r7, #8]
 80072d0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	88fa      	ldrh	r2, [r7, #6]
 80072d6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	88fa      	ldrh	r2, [r7, #6]
 80072dc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2200      	movs	r2, #0
 80072e2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2200      	movs	r2, #0
 80072e8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2200      	movs	r2, #0
 80072ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2200      	movs	r2, #0
 80072f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2200      	movs	r2, #0
 80072fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	689b      	ldr	r3, [r3, #8]
 8007300:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007304:	d10f      	bne.n	8007326 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007314:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007324:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007330:	2b40      	cmp	r3, #64	@ 0x40
 8007332:	d007      	beq.n	8007344 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007342:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	68db      	ldr	r3, [r3, #12]
 8007348:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800734c:	d152      	bne.n	80073f4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d002      	beq.n	800735c <HAL_SPI_Transmit+0xee>
 8007356:	8b7b      	ldrh	r3, [r7, #26]
 8007358:	2b01      	cmp	r3, #1
 800735a:	d145      	bne.n	80073e8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007360:	881a      	ldrh	r2, [r3, #0]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800736c:	1c9a      	adds	r2, r3, #2
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007376:	b29b      	uxth	r3, r3
 8007378:	3b01      	subs	r3, #1
 800737a:	b29a      	uxth	r2, r3
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007380:	e032      	b.n	80073e8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	f003 0302 	and.w	r3, r3, #2
 800738c:	2b02      	cmp	r3, #2
 800738e:	d112      	bne.n	80073b6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007394:	881a      	ldrh	r2, [r3, #0]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073a0:	1c9a      	adds	r2, r3, #2
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	3b01      	subs	r3, #1
 80073ae:	b29a      	uxth	r2, r3
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80073b4:	e018      	b.n	80073e8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80073b6:	f7fd fa61 	bl	800487c <HAL_GetTick>
 80073ba:	4602      	mov	r2, r0
 80073bc:	69fb      	ldr	r3, [r7, #28]
 80073be:	1ad3      	subs	r3, r2, r3
 80073c0:	683a      	ldr	r2, [r7, #0]
 80073c2:	429a      	cmp	r2, r3
 80073c4:	d803      	bhi.n	80073ce <HAL_SPI_Transmit+0x160>
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073cc:	d102      	bne.n	80073d4 <HAL_SPI_Transmit+0x166>
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d109      	bne.n	80073e8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2201      	movs	r2, #1
 80073d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2200      	movs	r2, #0
 80073e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	e082      	b.n	80074ee <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d1c7      	bne.n	8007382 <HAL_SPI_Transmit+0x114>
 80073f2:	e053      	b.n	800749c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d002      	beq.n	8007402 <HAL_SPI_Transmit+0x194>
 80073fc:	8b7b      	ldrh	r3, [r7, #26]
 80073fe:	2b01      	cmp	r3, #1
 8007400:	d147      	bne.n	8007492 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	330c      	adds	r3, #12
 800740c:	7812      	ldrb	r2, [r2, #0]
 800740e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007414:	1c5a      	adds	r2, r3, #1
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800741e:	b29b      	uxth	r3, r3
 8007420:	3b01      	subs	r3, #1
 8007422:	b29a      	uxth	r2, r3
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007428:	e033      	b.n	8007492 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	f003 0302 	and.w	r3, r3, #2
 8007434:	2b02      	cmp	r3, #2
 8007436:	d113      	bne.n	8007460 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	330c      	adds	r3, #12
 8007442:	7812      	ldrb	r2, [r2, #0]
 8007444:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800744a:	1c5a      	adds	r2, r3, #1
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007454:	b29b      	uxth	r3, r3
 8007456:	3b01      	subs	r3, #1
 8007458:	b29a      	uxth	r2, r3
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800745e:	e018      	b.n	8007492 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007460:	f7fd fa0c 	bl	800487c <HAL_GetTick>
 8007464:	4602      	mov	r2, r0
 8007466:	69fb      	ldr	r3, [r7, #28]
 8007468:	1ad3      	subs	r3, r2, r3
 800746a:	683a      	ldr	r2, [r7, #0]
 800746c:	429a      	cmp	r2, r3
 800746e:	d803      	bhi.n	8007478 <HAL_SPI_Transmit+0x20a>
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007476:	d102      	bne.n	800747e <HAL_SPI_Transmit+0x210>
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d109      	bne.n	8007492 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2201      	movs	r2, #1
 8007482:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2200      	movs	r2, #0
 800748a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800748e:	2303      	movs	r3, #3
 8007490:	e02d      	b.n	80074ee <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007496:	b29b      	uxth	r3, r3
 8007498:	2b00      	cmp	r3, #0
 800749a:	d1c6      	bne.n	800742a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800749c:	69fa      	ldr	r2, [r7, #28]
 800749e:	6839      	ldr	r1, [r7, #0]
 80074a0:	68f8      	ldr	r0, [r7, #12]
 80074a2:	f000 fba8 	bl	8007bf6 <SPI_EndRxTxTransaction>
 80074a6:	4603      	mov	r3, r0
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d002      	beq.n	80074b2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	2220      	movs	r2, #32
 80074b0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	689b      	ldr	r3, [r3, #8]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d10a      	bne.n	80074d0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80074ba:	2300      	movs	r3, #0
 80074bc:	617b      	str	r3, [r7, #20]
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	68db      	ldr	r3, [r3, #12]
 80074c4:	617b      	str	r3, [r7, #20]
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	617b      	str	r3, [r7, #20]
 80074ce:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2200      	movs	r2, #0
 80074dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d001      	beq.n	80074ec <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80074e8:	2301      	movs	r3, #1
 80074ea:	e000      	b.n	80074ee <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80074ec:	2300      	movs	r3, #0
  }
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	3720      	adds	r7, #32
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}

080074f6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074f6:	b580      	push	{r7, lr}
 80074f8:	b088      	sub	sp, #32
 80074fa:	af02      	add	r7, sp, #8
 80074fc:	60f8      	str	r0, [r7, #12]
 80074fe:	60b9      	str	r1, [r7, #8]
 8007500:	603b      	str	r3, [r7, #0]
 8007502:	4613      	mov	r3, r2
 8007504:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800750c:	b2db      	uxtb	r3, r3
 800750e:	2b01      	cmp	r3, #1
 8007510:	d001      	beq.n	8007516 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007512:	2302      	movs	r3, #2
 8007514:	e104      	b.n	8007720 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800751e:	d112      	bne.n	8007546 <HAL_SPI_Receive+0x50>
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	689b      	ldr	r3, [r3, #8]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d10e      	bne.n	8007546 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2204      	movs	r2, #4
 800752c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007530:	88fa      	ldrh	r2, [r7, #6]
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	9300      	str	r3, [sp, #0]
 8007536:	4613      	mov	r3, r2
 8007538:	68ba      	ldr	r2, [r7, #8]
 800753a:	68b9      	ldr	r1, [r7, #8]
 800753c:	68f8      	ldr	r0, [r7, #12]
 800753e:	f000 f8f3 	bl	8007728 <HAL_SPI_TransmitReceive>
 8007542:	4603      	mov	r3, r0
 8007544:	e0ec      	b.n	8007720 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007546:	f7fd f999 	bl	800487c <HAL_GetTick>
 800754a:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d002      	beq.n	8007558 <HAL_SPI_Receive+0x62>
 8007552:	88fb      	ldrh	r3, [r7, #6]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d101      	bne.n	800755c <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	e0e1      	b.n	8007720 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007562:	2b01      	cmp	r3, #1
 8007564:	d101      	bne.n	800756a <HAL_SPI_Receive+0x74>
 8007566:	2302      	movs	r3, #2
 8007568:	e0da      	b.n	8007720 <HAL_SPI_Receive+0x22a>
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2201      	movs	r2, #1
 800756e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2204      	movs	r2, #4
 8007576:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2200      	movs	r2, #0
 800757e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	68ba      	ldr	r2, [r7, #8]
 8007584:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	88fa      	ldrh	r2, [r7, #6]
 800758a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	88fa      	ldrh	r2, [r7, #6]
 8007590:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2200      	movs	r2, #0
 800759c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2200      	movs	r2, #0
 80075a2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2200      	movs	r2, #0
 80075a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2200      	movs	r2, #0
 80075ae:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	689b      	ldr	r3, [r3, #8]
 80075b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075b8:	d10f      	bne.n	80075da <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	681a      	ldr	r2, [r3, #0]
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80075c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	681a      	ldr	r2, [r3, #0]
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80075d8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075e4:	2b40      	cmp	r3, #64	@ 0x40
 80075e6:	d007      	beq.n	80075f8 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	681a      	ldr	r2, [r3, #0]
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80075f6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	68db      	ldr	r3, [r3, #12]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d170      	bne.n	80076e2 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007600:	e035      	b.n	800766e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	f003 0301 	and.w	r3, r3, #1
 800760c:	2b01      	cmp	r3, #1
 800760e:	d115      	bne.n	800763c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f103 020c 	add.w	r2, r3, #12
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800761c:	7812      	ldrb	r2, [r2, #0]
 800761e:	b2d2      	uxtb	r2, r2
 8007620:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007626:	1c5a      	adds	r2, r3, #1
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007630:	b29b      	uxth	r3, r3
 8007632:	3b01      	subs	r3, #1
 8007634:	b29a      	uxth	r2, r3
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800763a:	e018      	b.n	800766e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800763c:	f7fd f91e 	bl	800487c <HAL_GetTick>
 8007640:	4602      	mov	r2, r0
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	1ad3      	subs	r3, r2, r3
 8007646:	683a      	ldr	r2, [r7, #0]
 8007648:	429a      	cmp	r2, r3
 800764a:	d803      	bhi.n	8007654 <HAL_SPI_Receive+0x15e>
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007652:	d102      	bne.n	800765a <HAL_SPI_Receive+0x164>
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d109      	bne.n	800766e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2201      	movs	r2, #1
 800765e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2200      	movs	r2, #0
 8007666:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800766a:	2303      	movs	r3, #3
 800766c:	e058      	b.n	8007720 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007672:	b29b      	uxth	r3, r3
 8007674:	2b00      	cmp	r3, #0
 8007676:	d1c4      	bne.n	8007602 <HAL_SPI_Receive+0x10c>
 8007678:	e038      	b.n	80076ec <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	689b      	ldr	r3, [r3, #8]
 8007680:	f003 0301 	and.w	r3, r3, #1
 8007684:	2b01      	cmp	r3, #1
 8007686:	d113      	bne.n	80076b0 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	68da      	ldr	r2, [r3, #12]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007692:	b292      	uxth	r2, r2
 8007694:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800769a:	1c9a      	adds	r2, r3, #2
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	3b01      	subs	r3, #1
 80076a8:	b29a      	uxth	r2, r3
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80076ae:	e018      	b.n	80076e2 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80076b0:	f7fd f8e4 	bl	800487c <HAL_GetTick>
 80076b4:	4602      	mov	r2, r0
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	1ad3      	subs	r3, r2, r3
 80076ba:	683a      	ldr	r2, [r7, #0]
 80076bc:	429a      	cmp	r2, r3
 80076be:	d803      	bhi.n	80076c8 <HAL_SPI_Receive+0x1d2>
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076c6:	d102      	bne.n	80076ce <HAL_SPI_Receive+0x1d8>
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d109      	bne.n	80076e2 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	2201      	movs	r2, #1
 80076d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2200      	movs	r2, #0
 80076da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80076de:	2303      	movs	r3, #3
 80076e0:	e01e      	b.n	8007720 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d1c6      	bne.n	800767a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80076ec:	697a      	ldr	r2, [r7, #20]
 80076ee:	6839      	ldr	r1, [r7, #0]
 80076f0:	68f8      	ldr	r0, [r7, #12]
 80076f2:	f000 fa4b 	bl	8007b8c <SPI_EndRxTransaction>
 80076f6:	4603      	mov	r3, r0
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d002      	beq.n	8007702 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2220      	movs	r2, #32
 8007700:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	2201      	movs	r2, #1
 8007706:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2200      	movs	r2, #0
 800770e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007716:	2b00      	cmp	r3, #0
 8007718:	d001      	beq.n	800771e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800771a:	2301      	movs	r3, #1
 800771c:	e000      	b.n	8007720 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800771e:	2300      	movs	r3, #0
  }
}
 8007720:	4618      	mov	r0, r3
 8007722:	3718      	adds	r7, #24
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}

08007728 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b08a      	sub	sp, #40	@ 0x28
 800772c:	af00      	add	r7, sp, #0
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	607a      	str	r2, [r7, #4]
 8007734:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007736:	2301      	movs	r3, #1
 8007738:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800773a:	f7fd f89f 	bl	800487c <HAL_GetTick>
 800773e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007746:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800774e:	887b      	ldrh	r3, [r7, #2]
 8007750:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007752:	7ffb      	ldrb	r3, [r7, #31]
 8007754:	2b01      	cmp	r3, #1
 8007756:	d00c      	beq.n	8007772 <HAL_SPI_TransmitReceive+0x4a>
 8007758:	69bb      	ldr	r3, [r7, #24]
 800775a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800775e:	d106      	bne.n	800776e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	689b      	ldr	r3, [r3, #8]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d102      	bne.n	800776e <HAL_SPI_TransmitReceive+0x46>
 8007768:	7ffb      	ldrb	r3, [r7, #31]
 800776a:	2b04      	cmp	r3, #4
 800776c:	d001      	beq.n	8007772 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800776e:	2302      	movs	r3, #2
 8007770:	e17f      	b.n	8007a72 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d005      	beq.n	8007784 <HAL_SPI_TransmitReceive+0x5c>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d002      	beq.n	8007784 <HAL_SPI_TransmitReceive+0x5c>
 800777e:	887b      	ldrh	r3, [r7, #2]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d101      	bne.n	8007788 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	e174      	b.n	8007a72 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800778e:	2b01      	cmp	r3, #1
 8007790:	d101      	bne.n	8007796 <HAL_SPI_TransmitReceive+0x6e>
 8007792:	2302      	movs	r3, #2
 8007794:	e16d      	b.n	8007a72 <HAL_SPI_TransmitReceive+0x34a>
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2201      	movs	r2, #1
 800779a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80077a4:	b2db      	uxtb	r3, r3
 80077a6:	2b04      	cmp	r3, #4
 80077a8:	d003      	beq.n	80077b2 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2205      	movs	r2, #5
 80077ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2200      	movs	r2, #0
 80077b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	687a      	ldr	r2, [r7, #4]
 80077bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	887a      	ldrh	r2, [r7, #2]
 80077c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	887a      	ldrh	r2, [r7, #2]
 80077c8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	68ba      	ldr	r2, [r7, #8]
 80077ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	887a      	ldrh	r2, [r7, #2]
 80077d4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	887a      	ldrh	r2, [r7, #2]
 80077da:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2200      	movs	r2, #0
 80077e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2200      	movs	r2, #0
 80077e6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077f2:	2b40      	cmp	r3, #64	@ 0x40
 80077f4:	d007      	beq.n	8007806 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007804:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	68db      	ldr	r3, [r3, #12]
 800780a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800780e:	d17e      	bne.n	800790e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d002      	beq.n	800781e <HAL_SPI_TransmitReceive+0xf6>
 8007818:	8afb      	ldrh	r3, [r7, #22]
 800781a:	2b01      	cmp	r3, #1
 800781c:	d16c      	bne.n	80078f8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007822:	881a      	ldrh	r2, [r3, #0]
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800782e:	1c9a      	adds	r2, r3, #2
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007838:	b29b      	uxth	r3, r3
 800783a:	3b01      	subs	r3, #1
 800783c:	b29a      	uxth	r2, r3
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007842:	e059      	b.n	80078f8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	f003 0302 	and.w	r3, r3, #2
 800784e:	2b02      	cmp	r3, #2
 8007850:	d11b      	bne.n	800788a <HAL_SPI_TransmitReceive+0x162>
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007856:	b29b      	uxth	r3, r3
 8007858:	2b00      	cmp	r3, #0
 800785a:	d016      	beq.n	800788a <HAL_SPI_TransmitReceive+0x162>
 800785c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800785e:	2b01      	cmp	r3, #1
 8007860:	d113      	bne.n	800788a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007866:	881a      	ldrh	r2, [r3, #0]
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007872:	1c9a      	adds	r2, r3, #2
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800787c:	b29b      	uxth	r3, r3
 800787e:	3b01      	subs	r3, #1
 8007880:	b29a      	uxth	r2, r3
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007886:	2300      	movs	r3, #0
 8007888:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	f003 0301 	and.w	r3, r3, #1
 8007894:	2b01      	cmp	r3, #1
 8007896:	d119      	bne.n	80078cc <HAL_SPI_TransmitReceive+0x1a4>
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800789c:	b29b      	uxth	r3, r3
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d014      	beq.n	80078cc <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	68da      	ldr	r2, [r3, #12]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078ac:	b292      	uxth	r2, r2
 80078ae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078b4:	1c9a      	adds	r2, r3, #2
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078be:	b29b      	uxth	r3, r3
 80078c0:	3b01      	subs	r3, #1
 80078c2:	b29a      	uxth	r2, r3
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80078c8:	2301      	movs	r3, #1
 80078ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80078cc:	f7fc ffd6 	bl	800487c <HAL_GetTick>
 80078d0:	4602      	mov	r2, r0
 80078d2:	6a3b      	ldr	r3, [r7, #32]
 80078d4:	1ad3      	subs	r3, r2, r3
 80078d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078d8:	429a      	cmp	r2, r3
 80078da:	d80d      	bhi.n	80078f8 <HAL_SPI_TransmitReceive+0x1d0>
 80078dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078e2:	d009      	beq.n	80078f8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2201      	movs	r2, #1
 80078e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	2200      	movs	r2, #0
 80078f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80078f4:	2303      	movs	r3, #3
 80078f6:	e0bc      	b.n	8007a72 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d1a0      	bne.n	8007844 <HAL_SPI_TransmitReceive+0x11c>
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007906:	b29b      	uxth	r3, r3
 8007908:	2b00      	cmp	r3, #0
 800790a:	d19b      	bne.n	8007844 <HAL_SPI_TransmitReceive+0x11c>
 800790c:	e082      	b.n	8007a14 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	685b      	ldr	r3, [r3, #4]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d002      	beq.n	800791c <HAL_SPI_TransmitReceive+0x1f4>
 8007916:	8afb      	ldrh	r3, [r7, #22]
 8007918:	2b01      	cmp	r3, #1
 800791a:	d171      	bne.n	8007a00 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	330c      	adds	r3, #12
 8007926:	7812      	ldrb	r2, [r2, #0]
 8007928:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800792e:	1c5a      	adds	r2, r3, #1
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007938:	b29b      	uxth	r3, r3
 800793a:	3b01      	subs	r3, #1
 800793c:	b29a      	uxth	r2, r3
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007942:	e05d      	b.n	8007a00 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	f003 0302 	and.w	r3, r3, #2
 800794e:	2b02      	cmp	r3, #2
 8007950:	d11c      	bne.n	800798c <HAL_SPI_TransmitReceive+0x264>
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007956:	b29b      	uxth	r3, r3
 8007958:	2b00      	cmp	r3, #0
 800795a:	d017      	beq.n	800798c <HAL_SPI_TransmitReceive+0x264>
 800795c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800795e:	2b01      	cmp	r3, #1
 8007960:	d114      	bne.n	800798c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	330c      	adds	r3, #12
 800796c:	7812      	ldrb	r2, [r2, #0]
 800796e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007974:	1c5a      	adds	r2, r3, #1
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800797e:	b29b      	uxth	r3, r3
 8007980:	3b01      	subs	r3, #1
 8007982:	b29a      	uxth	r2, r3
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007988:	2300      	movs	r3, #0
 800798a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	689b      	ldr	r3, [r3, #8]
 8007992:	f003 0301 	and.w	r3, r3, #1
 8007996:	2b01      	cmp	r3, #1
 8007998:	d119      	bne.n	80079ce <HAL_SPI_TransmitReceive+0x2a6>
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800799e:	b29b      	uxth	r3, r3
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d014      	beq.n	80079ce <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	68da      	ldr	r2, [r3, #12]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ae:	b2d2      	uxtb	r2, r2
 80079b0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079b6:	1c5a      	adds	r2, r3, #1
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079c0:	b29b      	uxth	r3, r3
 80079c2:	3b01      	subs	r3, #1
 80079c4:	b29a      	uxth	r2, r3
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80079ca:	2301      	movs	r3, #1
 80079cc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80079ce:	f7fc ff55 	bl	800487c <HAL_GetTick>
 80079d2:	4602      	mov	r2, r0
 80079d4:	6a3b      	ldr	r3, [r7, #32]
 80079d6:	1ad3      	subs	r3, r2, r3
 80079d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079da:	429a      	cmp	r2, r3
 80079dc:	d803      	bhi.n	80079e6 <HAL_SPI_TransmitReceive+0x2be>
 80079de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079e4:	d102      	bne.n	80079ec <HAL_SPI_TransmitReceive+0x2c4>
 80079e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d109      	bne.n	8007a00 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	2201      	movs	r2, #1
 80079f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2200      	movs	r2, #0
 80079f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80079fc:	2303      	movs	r3, #3
 80079fe:	e038      	b.n	8007a72 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a04:	b29b      	uxth	r3, r3
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d19c      	bne.n	8007944 <HAL_SPI_TransmitReceive+0x21c>
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a0e:	b29b      	uxth	r3, r3
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d197      	bne.n	8007944 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007a14:	6a3a      	ldr	r2, [r7, #32]
 8007a16:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007a18:	68f8      	ldr	r0, [r7, #12]
 8007a1a:	f000 f8ec 	bl	8007bf6 <SPI_EndRxTxTransaction>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d008      	beq.n	8007a36 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2220      	movs	r2, #32
 8007a28:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007a32:	2301      	movs	r3, #1
 8007a34:	e01d      	b.n	8007a72 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	689b      	ldr	r3, [r3, #8]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d10a      	bne.n	8007a54 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007a3e:	2300      	movs	r3, #0
 8007a40:	613b      	str	r3, [r7, #16]
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	68db      	ldr	r3, [r3, #12]
 8007a48:	613b      	str	r3, [r7, #16]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	613b      	str	r3, [r7, #16]
 8007a52:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	2201      	movs	r2, #1
 8007a58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d001      	beq.n	8007a70 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	e000      	b.n	8007a72 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007a70:	2300      	movs	r3, #0
  }
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3728      	adds	r7, #40	@ 0x28
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}
	...

08007a7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b088      	sub	sp, #32
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	60f8      	str	r0, [r7, #12]
 8007a84:	60b9      	str	r1, [r7, #8]
 8007a86:	603b      	str	r3, [r7, #0]
 8007a88:	4613      	mov	r3, r2
 8007a8a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007a8c:	f7fc fef6 	bl	800487c <HAL_GetTick>
 8007a90:	4602      	mov	r2, r0
 8007a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a94:	1a9b      	subs	r3, r3, r2
 8007a96:	683a      	ldr	r2, [r7, #0]
 8007a98:	4413      	add	r3, r2
 8007a9a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007a9c:	f7fc feee 	bl	800487c <HAL_GetTick>
 8007aa0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007aa2:	4b39      	ldr	r3, [pc, #228]	@ (8007b88 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	015b      	lsls	r3, r3, #5
 8007aa8:	0d1b      	lsrs	r3, r3, #20
 8007aaa:	69fa      	ldr	r2, [r7, #28]
 8007aac:	fb02 f303 	mul.w	r3, r2, r3
 8007ab0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007ab2:	e054      	b.n	8007b5e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aba:	d050      	beq.n	8007b5e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007abc:	f7fc fede 	bl	800487c <HAL_GetTick>
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	69bb      	ldr	r3, [r7, #24]
 8007ac4:	1ad3      	subs	r3, r2, r3
 8007ac6:	69fa      	ldr	r2, [r7, #28]
 8007ac8:	429a      	cmp	r2, r3
 8007aca:	d902      	bls.n	8007ad2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007acc:	69fb      	ldr	r3, [r7, #28]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d13d      	bne.n	8007b4e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	685a      	ldr	r2, [r3, #4]
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007ae0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007aea:	d111      	bne.n	8007b10 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	689b      	ldr	r3, [r3, #8]
 8007af0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007af4:	d004      	beq.n	8007b00 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007afe:	d107      	bne.n	8007b10 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b0e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b18:	d10f      	bne.n	8007b3a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007b28:	601a      	str	r2, [r3, #0]
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	681a      	ldr	r2, [r3, #0]
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007b38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2200      	movs	r2, #0
 8007b46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007b4a:	2303      	movs	r3, #3
 8007b4c:	e017      	b.n	8007b7e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d101      	bne.n	8007b58 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007b54:	2300      	movs	r3, #0
 8007b56:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	3b01      	subs	r3, #1
 8007b5c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	689a      	ldr	r2, [r3, #8]
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	4013      	ands	r3, r2
 8007b68:	68ba      	ldr	r2, [r7, #8]
 8007b6a:	429a      	cmp	r2, r3
 8007b6c:	bf0c      	ite	eq
 8007b6e:	2301      	moveq	r3, #1
 8007b70:	2300      	movne	r3, #0
 8007b72:	b2db      	uxtb	r3, r3
 8007b74:	461a      	mov	r2, r3
 8007b76:	79fb      	ldrb	r3, [r7, #7]
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d19b      	bne.n	8007ab4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007b7c:	2300      	movs	r3, #0
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3720      	adds	r7, #32
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	bf00      	nop
 8007b88:	20000000 	.word	0x20000000

08007b8c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b086      	sub	sp, #24
 8007b90:	af02      	add	r7, sp, #8
 8007b92:	60f8      	str	r0, [r7, #12]
 8007b94:	60b9      	str	r1, [r7, #8]
 8007b96:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	685b      	ldr	r3, [r3, #4]
 8007b9c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ba0:	d111      	bne.n	8007bc6 <SPI_EndRxTransaction+0x3a>
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007baa:	d004      	beq.n	8007bb6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	689b      	ldr	r3, [r3, #8]
 8007bb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bb4:	d107      	bne.n	8007bc6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	681a      	ldr	r2, [r3, #0]
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007bc4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	9300      	str	r3, [sp, #0]
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	2180      	movs	r1, #128	@ 0x80
 8007bd0:	68f8      	ldr	r0, [r7, #12]
 8007bd2:	f7ff ff53 	bl	8007a7c <SPI_WaitFlagStateUntilTimeout>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d007      	beq.n	8007bec <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007be0:	f043 0220 	orr.w	r2, r3, #32
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007be8:	2303      	movs	r3, #3
 8007bea:	e000      	b.n	8007bee <SPI_EndRxTransaction+0x62>
  }
  return HAL_OK;
 8007bec:	2300      	movs	r3, #0
}
 8007bee:	4618      	mov	r0, r3
 8007bf0:	3710      	adds	r7, #16
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bd80      	pop	{r7, pc}

08007bf6 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007bf6:	b580      	push	{r7, lr}
 8007bf8:	b086      	sub	sp, #24
 8007bfa:	af02      	add	r7, sp, #8
 8007bfc:	60f8      	str	r0, [r7, #12]
 8007bfe:	60b9      	str	r1, [r7, #8]
 8007c00:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	9300      	str	r3, [sp, #0]
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	2201      	movs	r2, #1
 8007c0a:	2102      	movs	r1, #2
 8007c0c:	68f8      	ldr	r0, [r7, #12]
 8007c0e:	f7ff ff35 	bl	8007a7c <SPI_WaitFlagStateUntilTimeout>
 8007c12:	4603      	mov	r3, r0
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d007      	beq.n	8007c28 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c1c:	f043 0220 	orr.w	r2, r3, #32
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007c24:	2303      	movs	r3, #3
 8007c26:	e013      	b.n	8007c50 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	9300      	str	r3, [sp, #0]
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	2180      	movs	r1, #128	@ 0x80
 8007c32:	68f8      	ldr	r0, [r7, #12]
 8007c34:	f7ff ff22 	bl	8007a7c <SPI_WaitFlagStateUntilTimeout>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d007      	beq.n	8007c4e <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c42:	f043 0220 	orr.w	r2, r3, #32
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007c4a:	2303      	movs	r3, #3
 8007c4c:	e000      	b.n	8007c50 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8007c4e:	2300      	movs	r3, #0
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	3710      	adds	r7, #16
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}

08007c58 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	60f8      	str	r0, [r7, #12]
 8007c60:	60b9      	str	r1, [r7, #8]
 8007c62:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d004      	beq.n	8007c74 <HAL_SRAM_Init+0x1c>
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	699b      	ldr	r3, [r3, #24]
 8007c6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c72:	d101      	bne.n	8007c78 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8007c74:	2301      	movs	r3, #1
 8007c76:	e038      	b.n	8007cea <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c7e:	b2db      	uxtb	r3, r3
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d106      	bne.n	8007c92 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	2200      	movs	r2, #0
 8007c88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8007c8c:	68f8      	ldr	r0, [r7, #12]
 8007c8e:	f7f9 fd19 	bl	80016c4 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681a      	ldr	r2, [r3, #0]
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	3308      	adds	r3, #8
 8007c9a:	4619      	mov	r1, r3
 8007c9c:	4610      	mov	r0, r2
 8007c9e:	f000 fea1 	bl	80089e4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	6818      	ldr	r0, [r3, #0]
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	461a      	mov	r2, r3
 8007cac:	68b9      	ldr	r1, [r7, #8]
 8007cae:	f000 fef9 	bl	8008aa4 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	6858      	ldr	r0, [r3, #4]
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	689a      	ldr	r2, [r3, #8]
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cbe:	6879      	ldr	r1, [r7, #4]
 8007cc0:	f000 ff1e 	bl	8008b00 <FSMC_NORSRAM_Extended_Timing_Init>
                                          hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	68fa      	ldr	r2, [r7, #12]
 8007cca:	6892      	ldr	r2, [r2, #8]
 8007ccc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	68fa      	ldr	r2, [r7, #12]
 8007cd6:	6892      	ldr	r2, [r2, #8]
 8007cd8:	f041 0101 	orr.w	r1, r1, #1
 8007cdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ce8:	2300      	movs	r3, #0
}
 8007cea:	4618      	mov	r0, r3
 8007cec:	3710      	adds	r7, #16
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bd80      	pop	{r7, pc}

08007cf2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007cf2:	b580      	push	{r7, lr}
 8007cf4:	b082      	sub	sp, #8
 8007cf6:	af00      	add	r7, sp, #0
 8007cf8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d101      	bne.n	8007d04 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d00:	2301      	movs	r3, #1
 8007d02:	e041      	b.n	8007d88 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d0a:	b2db      	uxtb	r3, r3
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d106      	bne.n	8007d1e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2200      	movs	r2, #0
 8007d14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007d18:	6878      	ldr	r0, [r7, #4]
 8007d1a:	f7fc fb75 	bl	8004408 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2202      	movs	r2, #2
 8007d22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681a      	ldr	r2, [r3, #0]
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	3304      	adds	r3, #4
 8007d2e:	4619      	mov	r1, r3
 8007d30:	4610      	mov	r0, r2
 8007d32:	f000 fa0f 	bl	8008154 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2201      	movs	r2, #1
 8007d3a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2201      	movs	r2, #1
 8007d42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2201      	movs	r2, #1
 8007d4a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2201      	movs	r2, #1
 8007d52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2201      	movs	r2, #1
 8007d5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2201      	movs	r2, #1
 8007d62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2201      	movs	r2, #1
 8007d6a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2201      	movs	r2, #1
 8007d72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2201      	movs	r2, #1
 8007d7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2201      	movs	r2, #1
 8007d82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007d86:	2300      	movs	r3, #0
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	3708      	adds	r7, #8
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}

08007d90 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b082      	sub	sp, #8
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d101      	bne.n	8007da2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007d9e:	2301      	movs	r3, #1
 8007da0:	e041      	b.n	8007e26 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d106      	bne.n	8007dbc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2200      	movs	r2, #0
 8007db2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f000 f839 	bl	8007e2e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2202      	movs	r2, #2
 8007dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	3304      	adds	r3, #4
 8007dcc:	4619      	mov	r1, r3
 8007dce:	4610      	mov	r0, r2
 8007dd0:	f000 f9c0 	bl	8008154 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2201      	movs	r2, #1
 8007de0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2201      	movs	r2, #1
 8007de8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2201      	movs	r2, #1
 8007df0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2201      	movs	r2, #1
 8007df8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2201      	movs	r2, #1
 8007e00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2201      	movs	r2, #1
 8007e08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2201      	movs	r2, #1
 8007e10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2201      	movs	r2, #1
 8007e18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2201      	movs	r2, #1
 8007e20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007e24:	2300      	movs	r3, #0
}
 8007e26:	4618      	mov	r0, r3
 8007e28:	3708      	adds	r7, #8
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	bd80      	pop	{r7, pc}

08007e2e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007e2e:	b480      	push	{r7}
 8007e30:	b083      	sub	sp, #12
 8007e32:	af00      	add	r7, sp, #0
 8007e34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007e36:	bf00      	nop
 8007e38:	370c      	adds	r7, #12
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	bc80      	pop	{r7}
 8007e3e:	4770      	bx	lr

08007e40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b084      	sub	sp, #16
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d109      	bne.n	8007e64 <HAL_TIM_PWM_Start+0x24>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007e56:	b2db      	uxtb	r3, r3
 8007e58:	2b01      	cmp	r3, #1
 8007e5a:	bf14      	ite	ne
 8007e5c:	2301      	movne	r3, #1
 8007e5e:	2300      	moveq	r3, #0
 8007e60:	b2db      	uxtb	r3, r3
 8007e62:	e022      	b.n	8007eaa <HAL_TIM_PWM_Start+0x6a>
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	2b04      	cmp	r3, #4
 8007e68:	d109      	bne.n	8007e7e <HAL_TIM_PWM_Start+0x3e>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	2b01      	cmp	r3, #1
 8007e74:	bf14      	ite	ne
 8007e76:	2301      	movne	r3, #1
 8007e78:	2300      	moveq	r3, #0
 8007e7a:	b2db      	uxtb	r3, r3
 8007e7c:	e015      	b.n	8007eaa <HAL_TIM_PWM_Start+0x6a>
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	2b08      	cmp	r3, #8
 8007e82:	d109      	bne.n	8007e98 <HAL_TIM_PWM_Start+0x58>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	bf14      	ite	ne
 8007e90:	2301      	movne	r3, #1
 8007e92:	2300      	moveq	r3, #0
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	e008      	b.n	8007eaa <HAL_TIM_PWM_Start+0x6a>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e9e:	b2db      	uxtb	r3, r3
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	bf14      	ite	ne
 8007ea4:	2301      	movne	r3, #1
 8007ea6:	2300      	moveq	r3, #0
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d001      	beq.n	8007eb2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007eae:	2301      	movs	r3, #1
 8007eb0:	e07c      	b.n	8007fac <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d104      	bne.n	8007ec2 <HAL_TIM_PWM_Start+0x82>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2202      	movs	r2, #2
 8007ebc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007ec0:	e013      	b.n	8007eea <HAL_TIM_PWM_Start+0xaa>
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	2b04      	cmp	r3, #4
 8007ec6:	d104      	bne.n	8007ed2 <HAL_TIM_PWM_Start+0x92>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2202      	movs	r2, #2
 8007ecc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ed0:	e00b      	b.n	8007eea <HAL_TIM_PWM_Start+0xaa>
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	2b08      	cmp	r3, #8
 8007ed6:	d104      	bne.n	8007ee2 <HAL_TIM_PWM_Start+0xa2>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2202      	movs	r2, #2
 8007edc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ee0:	e003      	b.n	8007eea <HAL_TIM_PWM_Start+0xaa>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2202      	movs	r2, #2
 8007ee6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	2201      	movs	r2, #1
 8007ef0:	6839      	ldr	r1, [r7, #0]
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f000 fb84 	bl	8008600 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a2d      	ldr	r2, [pc, #180]	@ (8007fb4 <HAL_TIM_PWM_Start+0x174>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d004      	beq.n	8007f0c <HAL_TIM_PWM_Start+0xcc>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4a2c      	ldr	r2, [pc, #176]	@ (8007fb8 <HAL_TIM_PWM_Start+0x178>)
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d101      	bne.n	8007f10 <HAL_TIM_PWM_Start+0xd0>
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	e000      	b.n	8007f12 <HAL_TIM_PWM_Start+0xd2>
 8007f10:	2300      	movs	r3, #0
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d007      	beq.n	8007f26 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007f24:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4a22      	ldr	r2, [pc, #136]	@ (8007fb4 <HAL_TIM_PWM_Start+0x174>)
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d022      	beq.n	8007f76 <HAL_TIM_PWM_Start+0x136>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f38:	d01d      	beq.n	8007f76 <HAL_TIM_PWM_Start+0x136>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a1f      	ldr	r2, [pc, #124]	@ (8007fbc <HAL_TIM_PWM_Start+0x17c>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d018      	beq.n	8007f76 <HAL_TIM_PWM_Start+0x136>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a1d      	ldr	r2, [pc, #116]	@ (8007fc0 <HAL_TIM_PWM_Start+0x180>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d013      	beq.n	8007f76 <HAL_TIM_PWM_Start+0x136>
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4a1c      	ldr	r2, [pc, #112]	@ (8007fc4 <HAL_TIM_PWM_Start+0x184>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d00e      	beq.n	8007f76 <HAL_TIM_PWM_Start+0x136>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a16      	ldr	r2, [pc, #88]	@ (8007fb8 <HAL_TIM_PWM_Start+0x178>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d009      	beq.n	8007f76 <HAL_TIM_PWM_Start+0x136>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a18      	ldr	r2, [pc, #96]	@ (8007fc8 <HAL_TIM_PWM_Start+0x188>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d004      	beq.n	8007f76 <HAL_TIM_PWM_Start+0x136>
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	4a16      	ldr	r2, [pc, #88]	@ (8007fcc <HAL_TIM_PWM_Start+0x18c>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d111      	bne.n	8007f9a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	f003 0307 	and.w	r3, r3, #7
 8007f80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2b06      	cmp	r3, #6
 8007f86:	d010      	beq.n	8007faa <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	681a      	ldr	r2, [r3, #0]
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f042 0201 	orr.w	r2, r2, #1
 8007f96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f98:	e007      	b.n	8007faa <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	681a      	ldr	r2, [r3, #0]
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f042 0201 	orr.w	r2, r2, #1
 8007fa8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007faa:	2300      	movs	r3, #0
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3710      	adds	r7, #16
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}
 8007fb4:	40010000 	.word	0x40010000
 8007fb8:	40010400 	.word	0x40010400
 8007fbc:	40000400 	.word	0x40000400
 8007fc0:	40000800 	.word	0x40000800
 8007fc4:	40000c00 	.word	0x40000c00
 8007fc8:	40014000 	.word	0x40014000
 8007fcc:	40001800 	.word	0x40001800

08007fd0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b086      	sub	sp, #24
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	60f8      	str	r0, [r7, #12]
 8007fd8:	60b9      	str	r1, [r7, #8]
 8007fda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d101      	bne.n	8007fee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007fea:	2302      	movs	r3, #2
 8007fec:	e0ae      	b.n	800814c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2201      	movs	r2, #1
 8007ff2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2b0c      	cmp	r3, #12
 8007ffa:	f200 809f 	bhi.w	800813c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007ffe:	a201      	add	r2, pc, #4	@ (adr r2, 8008004 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008004:	08008039 	.word	0x08008039
 8008008:	0800813d 	.word	0x0800813d
 800800c:	0800813d 	.word	0x0800813d
 8008010:	0800813d 	.word	0x0800813d
 8008014:	08008079 	.word	0x08008079
 8008018:	0800813d 	.word	0x0800813d
 800801c:	0800813d 	.word	0x0800813d
 8008020:	0800813d 	.word	0x0800813d
 8008024:	080080bb 	.word	0x080080bb
 8008028:	0800813d 	.word	0x0800813d
 800802c:	0800813d 	.word	0x0800813d
 8008030:	0800813d 	.word	0x0800813d
 8008034:	080080fb 	.word	0x080080fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	68b9      	ldr	r1, [r7, #8]
 800803e:	4618      	mov	r0, r3
 8008040:	f000 f932 	bl	80082a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	699a      	ldr	r2, [r3, #24]
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f042 0208 	orr.w	r2, r2, #8
 8008052:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	699a      	ldr	r2, [r3, #24]
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f022 0204 	bic.w	r2, r2, #4
 8008062:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	6999      	ldr	r1, [r3, #24]
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	691a      	ldr	r2, [r3, #16]
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	430a      	orrs	r2, r1
 8008074:	619a      	str	r2, [r3, #24]
      break;
 8008076:	e064      	b.n	8008142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	68b9      	ldr	r1, [r7, #8]
 800807e:	4618      	mov	r0, r3
 8008080:	f000 f982 	bl	8008388 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	699a      	ldr	r2, [r3, #24]
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008092:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	699a      	ldr	r2, [r3, #24]
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80080a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	6999      	ldr	r1, [r3, #24]
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	691b      	ldr	r3, [r3, #16]
 80080ae:	021a      	lsls	r2, r3, #8
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	430a      	orrs	r2, r1
 80080b6:	619a      	str	r2, [r3, #24]
      break;
 80080b8:	e043      	b.n	8008142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	68b9      	ldr	r1, [r7, #8]
 80080c0:	4618      	mov	r0, r3
 80080c2:	f000 f9d5 	bl	8008470 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	69da      	ldr	r2, [r3, #28]
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f042 0208 	orr.w	r2, r2, #8
 80080d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	69da      	ldr	r2, [r3, #28]
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f022 0204 	bic.w	r2, r2, #4
 80080e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	69d9      	ldr	r1, [r3, #28]
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	691a      	ldr	r2, [r3, #16]
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	430a      	orrs	r2, r1
 80080f6:	61da      	str	r2, [r3, #28]
      break;
 80080f8:	e023      	b.n	8008142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	68b9      	ldr	r1, [r7, #8]
 8008100:	4618      	mov	r0, r3
 8008102:	f000 fa29 	bl	8008558 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	69da      	ldr	r2, [r3, #28]
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008114:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	69da      	ldr	r2, [r3, #28]
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008124:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	69d9      	ldr	r1, [r3, #28]
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	691b      	ldr	r3, [r3, #16]
 8008130:	021a      	lsls	r2, r3, #8
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	430a      	orrs	r2, r1
 8008138:	61da      	str	r2, [r3, #28]
      break;
 800813a:	e002      	b.n	8008142 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800813c:	2301      	movs	r3, #1
 800813e:	75fb      	strb	r3, [r7, #23]
      break;
 8008140:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	2200      	movs	r2, #0
 8008146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800814a:	7dfb      	ldrb	r3, [r7, #23]
}
 800814c:	4618      	mov	r0, r3
 800814e:	3718      	adds	r7, #24
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}

08008154 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008154:	b480      	push	{r7}
 8008156:	b085      	sub	sp, #20
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
 800815c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	4a45      	ldr	r2, [pc, #276]	@ (800827c <TIM_Base_SetConfig+0x128>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d013      	beq.n	8008194 <TIM_Base_SetConfig+0x40>
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008172:	d00f      	beq.n	8008194 <TIM_Base_SetConfig+0x40>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	4a42      	ldr	r2, [pc, #264]	@ (8008280 <TIM_Base_SetConfig+0x12c>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d00b      	beq.n	8008194 <TIM_Base_SetConfig+0x40>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	4a41      	ldr	r2, [pc, #260]	@ (8008284 <TIM_Base_SetConfig+0x130>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d007      	beq.n	8008194 <TIM_Base_SetConfig+0x40>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	4a40      	ldr	r2, [pc, #256]	@ (8008288 <TIM_Base_SetConfig+0x134>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d003      	beq.n	8008194 <TIM_Base_SetConfig+0x40>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	4a3f      	ldr	r2, [pc, #252]	@ (800828c <TIM_Base_SetConfig+0x138>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d108      	bne.n	80081a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800819a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	68fa      	ldr	r2, [r7, #12]
 80081a2:	4313      	orrs	r3, r2
 80081a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	4a34      	ldr	r2, [pc, #208]	@ (800827c <TIM_Base_SetConfig+0x128>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d02b      	beq.n	8008206 <TIM_Base_SetConfig+0xb2>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081b4:	d027      	beq.n	8008206 <TIM_Base_SetConfig+0xb2>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	4a31      	ldr	r2, [pc, #196]	@ (8008280 <TIM_Base_SetConfig+0x12c>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d023      	beq.n	8008206 <TIM_Base_SetConfig+0xb2>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	4a30      	ldr	r2, [pc, #192]	@ (8008284 <TIM_Base_SetConfig+0x130>)
 80081c2:	4293      	cmp	r3, r2
 80081c4:	d01f      	beq.n	8008206 <TIM_Base_SetConfig+0xb2>
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	4a2f      	ldr	r2, [pc, #188]	@ (8008288 <TIM_Base_SetConfig+0x134>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d01b      	beq.n	8008206 <TIM_Base_SetConfig+0xb2>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	4a2e      	ldr	r2, [pc, #184]	@ (800828c <TIM_Base_SetConfig+0x138>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d017      	beq.n	8008206 <TIM_Base_SetConfig+0xb2>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	4a2d      	ldr	r2, [pc, #180]	@ (8008290 <TIM_Base_SetConfig+0x13c>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d013      	beq.n	8008206 <TIM_Base_SetConfig+0xb2>
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	4a2c      	ldr	r2, [pc, #176]	@ (8008294 <TIM_Base_SetConfig+0x140>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d00f      	beq.n	8008206 <TIM_Base_SetConfig+0xb2>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	4a2b      	ldr	r2, [pc, #172]	@ (8008298 <TIM_Base_SetConfig+0x144>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d00b      	beq.n	8008206 <TIM_Base_SetConfig+0xb2>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	4a2a      	ldr	r2, [pc, #168]	@ (800829c <TIM_Base_SetConfig+0x148>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d007      	beq.n	8008206 <TIM_Base_SetConfig+0xb2>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	4a29      	ldr	r2, [pc, #164]	@ (80082a0 <TIM_Base_SetConfig+0x14c>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d003      	beq.n	8008206 <TIM_Base_SetConfig+0xb2>
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	4a28      	ldr	r2, [pc, #160]	@ (80082a4 <TIM_Base_SetConfig+0x150>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d108      	bne.n	8008218 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800820c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	68db      	ldr	r3, [r3, #12]
 8008212:	68fa      	ldr	r2, [r7, #12]
 8008214:	4313      	orrs	r3, r2
 8008216:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	695b      	ldr	r3, [r3, #20]
 8008222:	4313      	orrs	r3, r2
 8008224:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	68fa      	ldr	r2, [r7, #12]
 800822a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	689a      	ldr	r2, [r3, #8]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	681a      	ldr	r2, [r3, #0]
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	4a0f      	ldr	r2, [pc, #60]	@ (800827c <TIM_Base_SetConfig+0x128>)
 8008240:	4293      	cmp	r3, r2
 8008242:	d003      	beq.n	800824c <TIM_Base_SetConfig+0xf8>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	4a11      	ldr	r2, [pc, #68]	@ (800828c <TIM_Base_SetConfig+0x138>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d103      	bne.n	8008254 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	691a      	ldr	r2, [r3, #16]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2201      	movs	r2, #1
 8008258:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	691b      	ldr	r3, [r3, #16]
 800825e:	f003 0301 	and.w	r3, r3, #1
 8008262:	2b01      	cmp	r3, #1
 8008264:	d105      	bne.n	8008272 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	691b      	ldr	r3, [r3, #16]
 800826a:	f023 0201 	bic.w	r2, r3, #1
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	611a      	str	r2, [r3, #16]
  }
}
 8008272:	bf00      	nop
 8008274:	3714      	adds	r7, #20
 8008276:	46bd      	mov	sp, r7
 8008278:	bc80      	pop	{r7}
 800827a:	4770      	bx	lr
 800827c:	40010000 	.word	0x40010000
 8008280:	40000400 	.word	0x40000400
 8008284:	40000800 	.word	0x40000800
 8008288:	40000c00 	.word	0x40000c00
 800828c:	40010400 	.word	0x40010400
 8008290:	40014000 	.word	0x40014000
 8008294:	40014400 	.word	0x40014400
 8008298:	40014800 	.word	0x40014800
 800829c:	40001800 	.word	0x40001800
 80082a0:	40001c00 	.word	0x40001c00
 80082a4:	40002000 	.word	0x40002000

080082a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80082a8:	b480      	push	{r7}
 80082aa:	b087      	sub	sp, #28
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6a1b      	ldr	r3, [r3, #32]
 80082b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6a1b      	ldr	r3, [r3, #32]
 80082bc:	f023 0201 	bic.w	r2, r3, #1
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	685b      	ldr	r3, [r3, #4]
 80082c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	699b      	ldr	r3, [r3, #24]
 80082ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	f023 0303 	bic.w	r3, r3, #3
 80082de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	68fa      	ldr	r2, [r7, #12]
 80082e6:	4313      	orrs	r3, r2
 80082e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	f023 0302 	bic.w	r3, r3, #2
 80082f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	689b      	ldr	r3, [r3, #8]
 80082f6:	697a      	ldr	r2, [r7, #20]
 80082f8:	4313      	orrs	r3, r2
 80082fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	4a20      	ldr	r2, [pc, #128]	@ (8008380 <TIM_OC1_SetConfig+0xd8>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d003      	beq.n	800830c <TIM_OC1_SetConfig+0x64>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	4a1f      	ldr	r2, [pc, #124]	@ (8008384 <TIM_OC1_SetConfig+0xdc>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d10c      	bne.n	8008326 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	f023 0308 	bic.w	r3, r3, #8
 8008312:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	68db      	ldr	r3, [r3, #12]
 8008318:	697a      	ldr	r2, [r7, #20]
 800831a:	4313      	orrs	r3, r2
 800831c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	f023 0304 	bic.w	r3, r3, #4
 8008324:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	4a15      	ldr	r2, [pc, #84]	@ (8008380 <TIM_OC1_SetConfig+0xd8>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d003      	beq.n	8008336 <TIM_OC1_SetConfig+0x8e>
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	4a14      	ldr	r2, [pc, #80]	@ (8008384 <TIM_OC1_SetConfig+0xdc>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d111      	bne.n	800835a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800833c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008344:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	695b      	ldr	r3, [r3, #20]
 800834a:	693a      	ldr	r2, [r7, #16]
 800834c:	4313      	orrs	r3, r2
 800834e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	699b      	ldr	r3, [r3, #24]
 8008354:	693a      	ldr	r2, [r7, #16]
 8008356:	4313      	orrs	r3, r2
 8008358:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	693a      	ldr	r2, [r7, #16]
 800835e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	68fa      	ldr	r2, [r7, #12]
 8008364:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	685a      	ldr	r2, [r3, #4]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	697a      	ldr	r2, [r7, #20]
 8008372:	621a      	str	r2, [r3, #32]
}
 8008374:	bf00      	nop
 8008376:	371c      	adds	r7, #28
 8008378:	46bd      	mov	sp, r7
 800837a:	bc80      	pop	{r7}
 800837c:	4770      	bx	lr
 800837e:	bf00      	nop
 8008380:	40010000 	.word	0x40010000
 8008384:	40010400 	.word	0x40010400

08008388 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008388:	b480      	push	{r7}
 800838a:	b087      	sub	sp, #28
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
 8008390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6a1b      	ldr	r3, [r3, #32]
 8008396:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6a1b      	ldr	r3, [r3, #32]
 800839c:	f023 0210 	bic.w	r2, r3, #16
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	699b      	ldr	r3, [r3, #24]
 80083ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80083be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	021b      	lsls	r3, r3, #8
 80083c6:	68fa      	ldr	r2, [r7, #12]
 80083c8:	4313      	orrs	r3, r2
 80083ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80083cc:	697b      	ldr	r3, [r7, #20]
 80083ce:	f023 0320 	bic.w	r3, r3, #32
 80083d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	689b      	ldr	r3, [r3, #8]
 80083d8:	011b      	lsls	r3, r3, #4
 80083da:	697a      	ldr	r2, [r7, #20]
 80083dc:	4313      	orrs	r3, r2
 80083de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	4a21      	ldr	r2, [pc, #132]	@ (8008468 <TIM_OC2_SetConfig+0xe0>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d003      	beq.n	80083f0 <TIM_OC2_SetConfig+0x68>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	4a20      	ldr	r2, [pc, #128]	@ (800846c <TIM_OC2_SetConfig+0xe4>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d10d      	bne.n	800840c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80083f0:	697b      	ldr	r3, [r7, #20]
 80083f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80083f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	68db      	ldr	r3, [r3, #12]
 80083fc:	011b      	lsls	r3, r3, #4
 80083fe:	697a      	ldr	r2, [r7, #20]
 8008400:	4313      	orrs	r3, r2
 8008402:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800840a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	4a16      	ldr	r2, [pc, #88]	@ (8008468 <TIM_OC2_SetConfig+0xe0>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d003      	beq.n	800841c <TIM_OC2_SetConfig+0x94>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	4a15      	ldr	r2, [pc, #84]	@ (800846c <TIM_OC2_SetConfig+0xe4>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d113      	bne.n	8008444 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008422:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800842a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	695b      	ldr	r3, [r3, #20]
 8008430:	009b      	lsls	r3, r3, #2
 8008432:	693a      	ldr	r2, [r7, #16]
 8008434:	4313      	orrs	r3, r2
 8008436:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	699b      	ldr	r3, [r3, #24]
 800843c:	009b      	lsls	r3, r3, #2
 800843e:	693a      	ldr	r2, [r7, #16]
 8008440:	4313      	orrs	r3, r2
 8008442:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	693a      	ldr	r2, [r7, #16]
 8008448:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	68fa      	ldr	r2, [r7, #12]
 800844e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	685a      	ldr	r2, [r3, #4]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	697a      	ldr	r2, [r7, #20]
 800845c:	621a      	str	r2, [r3, #32]
}
 800845e:	bf00      	nop
 8008460:	371c      	adds	r7, #28
 8008462:	46bd      	mov	sp, r7
 8008464:	bc80      	pop	{r7}
 8008466:	4770      	bx	lr
 8008468:	40010000 	.word	0x40010000
 800846c:	40010400 	.word	0x40010400

08008470 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008470:	b480      	push	{r7}
 8008472:	b087      	sub	sp, #28
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
 8008478:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6a1b      	ldr	r3, [r3, #32]
 800847e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6a1b      	ldr	r3, [r3, #32]
 8008484:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	685b      	ldr	r3, [r3, #4]
 8008490:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	69db      	ldr	r3, [r3, #28]
 8008496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800849e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	f023 0303 	bic.w	r3, r3, #3
 80084a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	68fa      	ldr	r2, [r7, #12]
 80084ae:	4313      	orrs	r3, r2
 80084b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80084b2:	697b      	ldr	r3, [r7, #20]
 80084b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80084b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	689b      	ldr	r3, [r3, #8]
 80084be:	021b      	lsls	r3, r3, #8
 80084c0:	697a      	ldr	r2, [r7, #20]
 80084c2:	4313      	orrs	r3, r2
 80084c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	4a21      	ldr	r2, [pc, #132]	@ (8008550 <TIM_OC3_SetConfig+0xe0>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d003      	beq.n	80084d6 <TIM_OC3_SetConfig+0x66>
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	4a20      	ldr	r2, [pc, #128]	@ (8008554 <TIM_OC3_SetConfig+0xe4>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d10d      	bne.n	80084f2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80084dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	68db      	ldr	r3, [r3, #12]
 80084e2:	021b      	lsls	r3, r3, #8
 80084e4:	697a      	ldr	r2, [r7, #20]
 80084e6:	4313      	orrs	r3, r2
 80084e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80084f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	4a16      	ldr	r2, [pc, #88]	@ (8008550 <TIM_OC3_SetConfig+0xe0>)
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d003      	beq.n	8008502 <TIM_OC3_SetConfig+0x92>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	4a15      	ldr	r2, [pc, #84]	@ (8008554 <TIM_OC3_SetConfig+0xe4>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d113      	bne.n	800852a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008508:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008510:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	695b      	ldr	r3, [r3, #20]
 8008516:	011b      	lsls	r3, r3, #4
 8008518:	693a      	ldr	r2, [r7, #16]
 800851a:	4313      	orrs	r3, r2
 800851c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	699b      	ldr	r3, [r3, #24]
 8008522:	011b      	lsls	r3, r3, #4
 8008524:	693a      	ldr	r2, [r7, #16]
 8008526:	4313      	orrs	r3, r2
 8008528:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	693a      	ldr	r2, [r7, #16]
 800852e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	68fa      	ldr	r2, [r7, #12]
 8008534:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	685a      	ldr	r2, [r3, #4]
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	697a      	ldr	r2, [r7, #20]
 8008542:	621a      	str	r2, [r3, #32]
}
 8008544:	bf00      	nop
 8008546:	371c      	adds	r7, #28
 8008548:	46bd      	mov	sp, r7
 800854a:	bc80      	pop	{r7}
 800854c:	4770      	bx	lr
 800854e:	bf00      	nop
 8008550:	40010000 	.word	0x40010000
 8008554:	40010400 	.word	0x40010400

08008558 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008558:	b480      	push	{r7}
 800855a:	b087      	sub	sp, #28
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
 8008560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6a1b      	ldr	r3, [r3, #32]
 8008566:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6a1b      	ldr	r3, [r3, #32]
 800856c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	685b      	ldr	r3, [r3, #4]
 8008578:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	69db      	ldr	r3, [r3, #28]
 800857e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008586:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800858e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	021b      	lsls	r3, r3, #8
 8008596:	68fa      	ldr	r2, [r7, #12]
 8008598:	4313      	orrs	r3, r2
 800859a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800859c:	693b      	ldr	r3, [r7, #16]
 800859e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80085a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	689b      	ldr	r3, [r3, #8]
 80085a8:	031b      	lsls	r3, r3, #12
 80085aa:	693a      	ldr	r2, [r7, #16]
 80085ac:	4313      	orrs	r3, r2
 80085ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	4a11      	ldr	r2, [pc, #68]	@ (80085f8 <TIM_OC4_SetConfig+0xa0>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d003      	beq.n	80085c0 <TIM_OC4_SetConfig+0x68>
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	4a10      	ldr	r2, [pc, #64]	@ (80085fc <TIM_OC4_SetConfig+0xa4>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d109      	bne.n	80085d4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80085c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	695b      	ldr	r3, [r3, #20]
 80085cc:	019b      	lsls	r3, r3, #6
 80085ce:	697a      	ldr	r2, [r7, #20]
 80085d0:	4313      	orrs	r3, r2
 80085d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	697a      	ldr	r2, [r7, #20]
 80085d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	68fa      	ldr	r2, [r7, #12]
 80085de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	685a      	ldr	r2, [r3, #4]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	693a      	ldr	r2, [r7, #16]
 80085ec:	621a      	str	r2, [r3, #32]
}
 80085ee:	bf00      	nop
 80085f0:	371c      	adds	r7, #28
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bc80      	pop	{r7}
 80085f6:	4770      	bx	lr
 80085f8:	40010000 	.word	0x40010000
 80085fc:	40010400 	.word	0x40010400

08008600 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008600:	b480      	push	{r7}
 8008602:	b087      	sub	sp, #28
 8008604:	af00      	add	r7, sp, #0
 8008606:	60f8      	str	r0, [r7, #12]
 8008608:	60b9      	str	r1, [r7, #8]
 800860a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	f003 031f 	and.w	r3, r3, #31
 8008612:	2201      	movs	r2, #1
 8008614:	fa02 f303 	lsl.w	r3, r2, r3
 8008618:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	6a1a      	ldr	r2, [r3, #32]
 800861e:	697b      	ldr	r3, [r7, #20]
 8008620:	43db      	mvns	r3, r3
 8008622:	401a      	ands	r2, r3
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	6a1a      	ldr	r2, [r3, #32]
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	f003 031f 	and.w	r3, r3, #31
 8008632:	6879      	ldr	r1, [r7, #4]
 8008634:	fa01 f303 	lsl.w	r3, r1, r3
 8008638:	431a      	orrs	r2, r3
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	621a      	str	r2, [r3, #32]
}
 800863e:	bf00      	nop
 8008640:	371c      	adds	r7, #28
 8008642:	46bd      	mov	sp, r7
 8008644:	bc80      	pop	{r7}
 8008646:	4770      	bx	lr

08008648 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b082      	sub	sp, #8
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d101      	bne.n	800865a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008656:	2301      	movs	r3, #1
 8008658:	e042      	b.n	80086e0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008660:	b2db      	uxtb	r3, r3
 8008662:	2b00      	cmp	r3, #0
 8008664:	d106      	bne.n	8008674 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2200      	movs	r2, #0
 800866a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f7fb ffa2 	bl	80045b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2224      	movs	r2, #36	@ 0x24
 8008678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	68da      	ldr	r2, [r3, #12]
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800868a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f000 f8bf 	bl	8008810 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	691a      	ldr	r2, [r3, #16]
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80086a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	695a      	ldr	r2, [r3, #20]
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80086b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	68da      	ldr	r2, [r3, #12]
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80086c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2200      	movs	r2, #0
 80086c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2220      	movs	r2, #32
 80086cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2220      	movs	r2, #32
 80086d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2200      	movs	r2, #0
 80086dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80086de:	2300      	movs	r3, #0
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	3708      	adds	r7, #8
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd80      	pop	{r7, pc}

080086e8 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b085      	sub	sp, #20
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	60f8      	str	r0, [r7, #12]
 80086f0:	60b9      	str	r1, [r7, #8]
 80086f2:	4613      	mov	r3, r2
 80086f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086fc:	b2db      	uxtb	r3, r3
 80086fe:	2b20      	cmp	r3, #32
 8008700:	d121      	bne.n	8008746 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d002      	beq.n	800870e <HAL_UART_Transmit_IT+0x26>
 8008708:	88fb      	ldrh	r3, [r7, #6]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d101      	bne.n	8008712 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800870e:	2301      	movs	r3, #1
 8008710:	e01a      	b.n	8008748 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	68ba      	ldr	r2, [r7, #8]
 8008716:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	88fa      	ldrh	r2, [r7, #6]
 800871c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	88fa      	ldrh	r2, [r7, #6]
 8008722:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2200      	movs	r2, #0
 8008728:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	2221      	movs	r2, #33	@ 0x21
 800872e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	68da      	ldr	r2, [r3, #12]
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008740:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8008742:	2300      	movs	r3, #0
 8008744:	e000      	b.n	8008748 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8008746:	2302      	movs	r3, #2
  }
}
 8008748:	4618      	mov	r0, r3
 800874a:	3714      	adds	r7, #20
 800874c:	46bd      	mov	sp, r7
 800874e:	bc80      	pop	{r7}
 8008750:	4770      	bx	lr

08008752 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008752:	b580      	push	{r7, lr}
 8008754:	b084      	sub	sp, #16
 8008756:	af00      	add	r7, sp, #0
 8008758:	60f8      	str	r0, [r7, #12]
 800875a:	60b9      	str	r1, [r7, #8]
 800875c:	4613      	mov	r3, r2
 800875e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008766:	b2db      	uxtb	r3, r3
 8008768:	2b20      	cmp	r3, #32
 800876a:	d112      	bne.n	8008792 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d002      	beq.n	8008778 <HAL_UART_Receive_IT+0x26>
 8008772:	88fb      	ldrh	r3, [r7, #6]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d101      	bne.n	800877c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008778:	2301      	movs	r3, #1
 800877a:	e00b      	b.n	8008794 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2200      	movs	r2, #0
 8008780:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008782:	88fb      	ldrh	r3, [r7, #6]
 8008784:	461a      	mov	r2, r3
 8008786:	68b9      	ldr	r1, [r7, #8]
 8008788:	68f8      	ldr	r0, [r7, #12]
 800878a:	f000 f807 	bl	800879c <UART_Start_Receive_IT>
 800878e:	4603      	mov	r3, r0
 8008790:	e000      	b.n	8008794 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008792:	2302      	movs	r3, #2
  }
}
 8008794:	4618      	mov	r0, r3
 8008796:	3710      	adds	r7, #16
 8008798:	46bd      	mov	sp, r7
 800879a:	bd80      	pop	{r7, pc}

0800879c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800879c:	b480      	push	{r7}
 800879e:	b085      	sub	sp, #20
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	60f8      	str	r0, [r7, #12]
 80087a4:	60b9      	str	r1, [r7, #8]
 80087a6:	4613      	mov	r3, r2
 80087a8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	68ba      	ldr	r2, [r7, #8]
 80087ae:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	88fa      	ldrh	r2, [r7, #6]
 80087b4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	88fa      	ldrh	r2, [r7, #6]
 80087ba:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	2200      	movs	r2, #0
 80087c0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2222      	movs	r2, #34	@ 0x22
 80087c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	691b      	ldr	r3, [r3, #16]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d007      	beq.n	80087e2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	68da      	ldr	r2, [r3, #12]
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80087e0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	695a      	ldr	r2, [r3, #20]
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f042 0201 	orr.w	r2, r2, #1
 80087f0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	68da      	ldr	r2, [r3, #12]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f042 0220 	orr.w	r2, r2, #32
 8008800:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008802:	2300      	movs	r3, #0
}
 8008804:	4618      	mov	r0, r3
 8008806:	3714      	adds	r7, #20
 8008808:	46bd      	mov	sp, r7
 800880a:	bc80      	pop	{r7}
 800880c:	4770      	bx	lr
	...

08008810 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	691b      	ldr	r3, [r3, #16]
 800881e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	68da      	ldr	r2, [r3, #12]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	430a      	orrs	r2, r1
 800882c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	689a      	ldr	r2, [r3, #8]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	691b      	ldr	r3, [r3, #16]
 8008836:	431a      	orrs	r2, r3
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	695b      	ldr	r3, [r3, #20]
 800883c:	431a      	orrs	r2, r3
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	69db      	ldr	r3, [r3, #28]
 8008842:	4313      	orrs	r3, r2
 8008844:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	68db      	ldr	r3, [r3, #12]
 800884c:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8008850:	f023 030c 	bic.w	r3, r3, #12
 8008854:	687a      	ldr	r2, [r7, #4]
 8008856:	6812      	ldr	r2, [r2, #0]
 8008858:	68b9      	ldr	r1, [r7, #8]
 800885a:	430b      	orrs	r3, r1
 800885c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	695b      	ldr	r3, [r3, #20]
 8008864:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	699a      	ldr	r2, [r3, #24]
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	430a      	orrs	r2, r1
 8008872:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a57      	ldr	r2, [pc, #348]	@ (80089d8 <UART_SetConfig+0x1c8>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d004      	beq.n	8008888 <UART_SetConfig+0x78>
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	4a56      	ldr	r2, [pc, #344]	@ (80089dc <UART_SetConfig+0x1cc>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d103      	bne.n	8008890 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008888:	f7fe fc46 	bl	8007118 <HAL_RCC_GetPCLK2Freq>
 800888c:	60f8      	str	r0, [r7, #12]
 800888e:	e002      	b.n	8008896 <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008890:	f7fe fc20 	bl	80070d4 <HAL_RCC_GetPCLK1Freq>
 8008894:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	69db      	ldr	r3, [r3, #28]
 800889a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800889e:	d14c      	bne.n	800893a <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80088a0:	68fa      	ldr	r2, [r7, #12]
 80088a2:	4613      	mov	r3, r2
 80088a4:	009b      	lsls	r3, r3, #2
 80088a6:	4413      	add	r3, r2
 80088a8:	009a      	lsls	r2, r3, #2
 80088aa:	441a      	add	r2, r3
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	685b      	ldr	r3, [r3, #4]
 80088b0:	005b      	lsls	r3, r3, #1
 80088b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80088b6:	4a4a      	ldr	r2, [pc, #296]	@ (80089e0 <UART_SetConfig+0x1d0>)
 80088b8:	fba2 2303 	umull	r2, r3, r2, r3
 80088bc:	095b      	lsrs	r3, r3, #5
 80088be:	0119      	lsls	r1, r3, #4
 80088c0:	68fa      	ldr	r2, [r7, #12]
 80088c2:	4613      	mov	r3, r2
 80088c4:	009b      	lsls	r3, r3, #2
 80088c6:	4413      	add	r3, r2
 80088c8:	009a      	lsls	r2, r3, #2
 80088ca:	441a      	add	r2, r3
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	005b      	lsls	r3, r3, #1
 80088d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80088d6:	4b42      	ldr	r3, [pc, #264]	@ (80089e0 <UART_SetConfig+0x1d0>)
 80088d8:	fba3 0302 	umull	r0, r3, r3, r2
 80088dc:	095b      	lsrs	r3, r3, #5
 80088de:	2064      	movs	r0, #100	@ 0x64
 80088e0:	fb00 f303 	mul.w	r3, r0, r3
 80088e4:	1ad3      	subs	r3, r2, r3
 80088e6:	00db      	lsls	r3, r3, #3
 80088e8:	3332      	adds	r3, #50	@ 0x32
 80088ea:	4a3d      	ldr	r2, [pc, #244]	@ (80089e0 <UART_SetConfig+0x1d0>)
 80088ec:	fba2 2303 	umull	r2, r3, r2, r3
 80088f0:	095b      	lsrs	r3, r3, #5
 80088f2:	005b      	lsls	r3, r3, #1
 80088f4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80088f8:	4419      	add	r1, r3
 80088fa:	68fa      	ldr	r2, [r7, #12]
 80088fc:	4613      	mov	r3, r2
 80088fe:	009b      	lsls	r3, r3, #2
 8008900:	4413      	add	r3, r2
 8008902:	009a      	lsls	r2, r3, #2
 8008904:	441a      	add	r2, r3
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	005b      	lsls	r3, r3, #1
 800890c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008910:	4b33      	ldr	r3, [pc, #204]	@ (80089e0 <UART_SetConfig+0x1d0>)
 8008912:	fba3 0302 	umull	r0, r3, r3, r2
 8008916:	095b      	lsrs	r3, r3, #5
 8008918:	2064      	movs	r0, #100	@ 0x64
 800891a:	fb00 f303 	mul.w	r3, r0, r3
 800891e:	1ad3      	subs	r3, r2, r3
 8008920:	00db      	lsls	r3, r3, #3
 8008922:	3332      	adds	r3, #50	@ 0x32
 8008924:	4a2e      	ldr	r2, [pc, #184]	@ (80089e0 <UART_SetConfig+0x1d0>)
 8008926:	fba2 2303 	umull	r2, r3, r2, r3
 800892a:	095b      	lsrs	r3, r3, #5
 800892c:	f003 0207 	and.w	r2, r3, #7
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	440a      	add	r2, r1
 8008936:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008938:	e04a      	b.n	80089d0 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800893a:	68fa      	ldr	r2, [r7, #12]
 800893c:	4613      	mov	r3, r2
 800893e:	009b      	lsls	r3, r3, #2
 8008940:	4413      	add	r3, r2
 8008942:	009a      	lsls	r2, r3, #2
 8008944:	441a      	add	r2, r3
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	009b      	lsls	r3, r3, #2
 800894c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008950:	4a23      	ldr	r2, [pc, #140]	@ (80089e0 <UART_SetConfig+0x1d0>)
 8008952:	fba2 2303 	umull	r2, r3, r2, r3
 8008956:	095b      	lsrs	r3, r3, #5
 8008958:	0119      	lsls	r1, r3, #4
 800895a:	68fa      	ldr	r2, [r7, #12]
 800895c:	4613      	mov	r3, r2
 800895e:	009b      	lsls	r3, r3, #2
 8008960:	4413      	add	r3, r2
 8008962:	009a      	lsls	r2, r3, #2
 8008964:	441a      	add	r2, r3
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	009b      	lsls	r3, r3, #2
 800896c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008970:	4b1b      	ldr	r3, [pc, #108]	@ (80089e0 <UART_SetConfig+0x1d0>)
 8008972:	fba3 0302 	umull	r0, r3, r3, r2
 8008976:	095b      	lsrs	r3, r3, #5
 8008978:	2064      	movs	r0, #100	@ 0x64
 800897a:	fb00 f303 	mul.w	r3, r0, r3
 800897e:	1ad3      	subs	r3, r2, r3
 8008980:	011b      	lsls	r3, r3, #4
 8008982:	3332      	adds	r3, #50	@ 0x32
 8008984:	4a16      	ldr	r2, [pc, #88]	@ (80089e0 <UART_SetConfig+0x1d0>)
 8008986:	fba2 2303 	umull	r2, r3, r2, r3
 800898a:	095b      	lsrs	r3, r3, #5
 800898c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008990:	4419      	add	r1, r3
 8008992:	68fa      	ldr	r2, [r7, #12]
 8008994:	4613      	mov	r3, r2
 8008996:	009b      	lsls	r3, r3, #2
 8008998:	4413      	add	r3, r2
 800899a:	009a      	lsls	r2, r3, #2
 800899c:	441a      	add	r2, r3
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	685b      	ldr	r3, [r3, #4]
 80089a2:	009b      	lsls	r3, r3, #2
 80089a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80089a8:	4b0d      	ldr	r3, [pc, #52]	@ (80089e0 <UART_SetConfig+0x1d0>)
 80089aa:	fba3 0302 	umull	r0, r3, r3, r2
 80089ae:	095b      	lsrs	r3, r3, #5
 80089b0:	2064      	movs	r0, #100	@ 0x64
 80089b2:	fb00 f303 	mul.w	r3, r0, r3
 80089b6:	1ad3      	subs	r3, r2, r3
 80089b8:	011b      	lsls	r3, r3, #4
 80089ba:	3332      	adds	r3, #50	@ 0x32
 80089bc:	4a08      	ldr	r2, [pc, #32]	@ (80089e0 <UART_SetConfig+0x1d0>)
 80089be:	fba2 2303 	umull	r2, r3, r2, r3
 80089c2:	095b      	lsrs	r3, r3, #5
 80089c4:	f003 020f 	and.w	r2, r3, #15
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	440a      	add	r2, r1
 80089ce:	609a      	str	r2, [r3, #8]
}
 80089d0:	bf00      	nop
 80089d2:	3710      	adds	r7, #16
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bd80      	pop	{r7, pc}
 80089d8:	40011000 	.word	0x40011000
 80089dc:	40011400 	.word	0x40011400
 80089e0:	51eb851f 	.word	0x51eb851f

080089e4 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 80089e4:	b480      	push	{r7}
 80089e6:	b087      	sub	sp, #28
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
 80089ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	681a      	ldr	r2, [r3, #0]
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089f8:	683a      	ldr	r2, [r7, #0]
 80089fa:	6812      	ldr	r2, [r2, #0]
 80089fc:	f023 0101 	bic.w	r1, r3, #1
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	689b      	ldr	r3, [r3, #8]
 8008a0a:	2b08      	cmp	r3, #8
 8008a0c:	d102      	bne.n	8008a14 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008a0e:	2340      	movs	r3, #64	@ 0x40
 8008a10:	617b      	str	r3, [r7, #20]
 8008a12:	e001      	b.n	8008a18 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8008a14:	2300      	movs	r3, #0
 8008a16:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8008a24:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8008a2a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8008a30:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8008a36:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8008a3c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8008a42:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8008a48:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 8008a4e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8008a54:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	699b      	ldr	r3, [r3, #24]
 8008a62:	693a      	ldr	r2, [r7, #16]
 8008a64:	4313      	orrs	r3, r2
 8008a66:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8008a68:	4b0d      	ldr	r3, [pc, #52]	@ (8008aa0 <FSMC_NORSRAM_Init+0xbc>)
 8008a6a:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_WAITEN               |
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

  mask |= FSMC_BCR1_WRAPMOD;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008a72:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	681a      	ldr	r2, [r3, #0]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	43db      	mvns	r3, r3
 8008a82:	ea02 0103 	and.w	r1, r2, r3
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	681a      	ldr	r2, [r3, #0]
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	4319      	orrs	r1, r3
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8008a94:	2300      	movs	r3, #0
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	371c      	adds	r7, #28
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bc80      	pop	{r7}
 8008a9e:	4770      	bx	lr
 8008aa0:	0008fb7f 	.word	0x0008fb7f

08008aa4 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	b085      	sub	sp, #20
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	60f8      	str	r0, [r7, #12]
 8008aac:	60b9      	str	r1, [r7, #8]
 8008aae:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	685b      	ldr	r3, [r3, #4]
 8008ab8:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8008aba:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	689b      	ldr	r3, [r3, #8]
 8008ac0:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8008ac2:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	68db      	ldr	r3, [r3, #12]
 8008ac8:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8008aca:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	691b      	ldr	r3, [r3, #16]
 8008ad0:	3b01      	subs	r3, #1
 8008ad2:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8008ad4:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	695b      	ldr	r3, [r3, #20]
 8008ada:	3b02      	subs	r3, #2
 8008adc:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8008ade:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8008aea:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  return HAL_OK;
 8008af2:	2300      	movs	r3, #0
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3714      	adds	r7, #20
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bc80      	pop	{r7}
 8008afc:	4770      	bx	lr
	...

08008b00 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b085      	sub	sp, #20
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	60f8      	str	r0, [r7, #12]
 8008b08:	60b9      	str	r1, [r7, #8]
 8008b0a:	607a      	str	r2, [r7, #4]
 8008b0c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008b14:	d11d      	bne.n	8008b52 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	687a      	ldr	r2, [r7, #4]
 8008b1a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008b1e:	4b13      	ldr	r3, [pc, #76]	@ (8008b6c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8008b20:	4013      	ands	r3, r2
 8008b22:	68ba      	ldr	r2, [r7, #8]
 8008b24:	6811      	ldr	r1, [r2, #0]
 8008b26:	68ba      	ldr	r2, [r7, #8]
 8008b28:	6852      	ldr	r2, [r2, #4]
 8008b2a:	0112      	lsls	r2, r2, #4
 8008b2c:	4311      	orrs	r1, r2
 8008b2e:	68ba      	ldr	r2, [r7, #8]
 8008b30:	6892      	ldr	r2, [r2, #8]
 8008b32:	0212      	lsls	r2, r2, #8
 8008b34:	4311      	orrs	r1, r2
 8008b36:	68ba      	ldr	r2, [r7, #8]
 8008b38:	6992      	ldr	r2, [r2, #24]
 8008b3a:	4311      	orrs	r1, r2
 8008b3c:	68ba      	ldr	r2, [r7, #8]
 8008b3e:	68d2      	ldr	r2, [r2, #12]
 8008b40:	0412      	lsls	r2, r2, #16
 8008b42:	430a      	orrs	r2, r1
 8008b44:	ea43 0102 	orr.w	r1, r3, r2
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	687a      	ldr	r2, [r7, #4]
 8008b4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008b50:	e005      	b.n	8008b5e <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	687a      	ldr	r2, [r7, #4]
 8008b56:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8008b5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8008b5e:	2300      	movs	r3, #0
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	3714      	adds	r7, #20
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bc80      	pop	{r7}
 8008b68:	4770      	bx	lr
 8008b6a:	bf00      	nop
 8008b6c:	cff00000 	.word	0xcff00000

08008b70 <__assert_func>:
 8008b70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008b72:	4614      	mov	r4, r2
 8008b74:	461a      	mov	r2, r3
 8008b76:	4b09      	ldr	r3, [pc, #36]	@ (8008b9c <__assert_func+0x2c>)
 8008b78:	4605      	mov	r5, r0
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	68d8      	ldr	r0, [r3, #12]
 8008b7e:	b14c      	cbz	r4, 8008b94 <__assert_func+0x24>
 8008b80:	4b07      	ldr	r3, [pc, #28]	@ (8008ba0 <__assert_func+0x30>)
 8008b82:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008b86:	9100      	str	r1, [sp, #0]
 8008b88:	462b      	mov	r3, r5
 8008b8a:	4906      	ldr	r1, [pc, #24]	@ (8008ba4 <__assert_func+0x34>)
 8008b8c:	f000 f8b2 	bl	8008cf4 <fiprintf>
 8008b90:	f000 fa05 	bl	8008f9e <abort>
 8008b94:	4b04      	ldr	r3, [pc, #16]	@ (8008ba8 <__assert_func+0x38>)
 8008b96:	461c      	mov	r4, r3
 8008b98:	e7f3      	b.n	8008b82 <__assert_func+0x12>
 8008b9a:	bf00      	nop
 8008b9c:	20000018 	.word	0x20000018
 8008ba0:	0800aa24 	.word	0x0800aa24
 8008ba4:	0800aa31 	.word	0x0800aa31
 8008ba8:	0800aa5f 	.word	0x0800aa5f

08008bac <std>:
 8008bac:	2300      	movs	r3, #0
 8008bae:	b510      	push	{r4, lr}
 8008bb0:	4604      	mov	r4, r0
 8008bb2:	e9c0 3300 	strd	r3, r3, [r0]
 8008bb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008bba:	6083      	str	r3, [r0, #8]
 8008bbc:	8181      	strh	r1, [r0, #12]
 8008bbe:	6643      	str	r3, [r0, #100]	@ 0x64
 8008bc0:	81c2      	strh	r2, [r0, #14]
 8008bc2:	6183      	str	r3, [r0, #24]
 8008bc4:	4619      	mov	r1, r3
 8008bc6:	2208      	movs	r2, #8
 8008bc8:	305c      	adds	r0, #92	@ 0x5c
 8008bca:	f000 f95e 	bl	8008e8a <memset>
 8008bce:	4b0d      	ldr	r3, [pc, #52]	@ (8008c04 <std+0x58>)
 8008bd0:	6224      	str	r4, [r4, #32]
 8008bd2:	6263      	str	r3, [r4, #36]	@ 0x24
 8008bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8008c08 <std+0x5c>)
 8008bd6:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8008c0c <std+0x60>)
 8008bda:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8008c10 <std+0x64>)
 8008bde:	6323      	str	r3, [r4, #48]	@ 0x30
 8008be0:	4b0c      	ldr	r3, [pc, #48]	@ (8008c14 <std+0x68>)
 8008be2:	429c      	cmp	r4, r3
 8008be4:	d006      	beq.n	8008bf4 <std+0x48>
 8008be6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008bea:	4294      	cmp	r4, r2
 8008bec:	d002      	beq.n	8008bf4 <std+0x48>
 8008bee:	33d0      	adds	r3, #208	@ 0xd0
 8008bf0:	429c      	cmp	r4, r3
 8008bf2:	d105      	bne.n	8008c00 <std+0x54>
 8008bf4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008bf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008bfc:	f000 b9be 	b.w	8008f7c <__retarget_lock_init_recursive>
 8008c00:	bd10      	pop	{r4, pc}
 8008c02:	bf00      	nop
 8008c04:	08008e05 	.word	0x08008e05
 8008c08:	08008e27 	.word	0x08008e27
 8008c0c:	08008e5f 	.word	0x08008e5f
 8008c10:	08008e83 	.word	0x08008e83
 8008c14:	20000594 	.word	0x20000594

08008c18 <stdio_exit_handler>:
 8008c18:	4a02      	ldr	r2, [pc, #8]	@ (8008c24 <stdio_exit_handler+0xc>)
 8008c1a:	4903      	ldr	r1, [pc, #12]	@ (8008c28 <stdio_exit_handler+0x10>)
 8008c1c:	4803      	ldr	r0, [pc, #12]	@ (8008c2c <stdio_exit_handler+0x14>)
 8008c1e:	f000 b87b 	b.w	8008d18 <_fwalk_sglue>
 8008c22:	bf00      	nop
 8008c24:	2000000c 	.word	0x2000000c
 8008c28:	08009ae9 	.word	0x08009ae9
 8008c2c:	2000001c 	.word	0x2000001c

08008c30 <cleanup_stdio>:
 8008c30:	6841      	ldr	r1, [r0, #4]
 8008c32:	4b0c      	ldr	r3, [pc, #48]	@ (8008c64 <cleanup_stdio+0x34>)
 8008c34:	b510      	push	{r4, lr}
 8008c36:	4299      	cmp	r1, r3
 8008c38:	4604      	mov	r4, r0
 8008c3a:	d001      	beq.n	8008c40 <cleanup_stdio+0x10>
 8008c3c:	f000 ff54 	bl	8009ae8 <_fflush_r>
 8008c40:	68a1      	ldr	r1, [r4, #8]
 8008c42:	4b09      	ldr	r3, [pc, #36]	@ (8008c68 <cleanup_stdio+0x38>)
 8008c44:	4299      	cmp	r1, r3
 8008c46:	d002      	beq.n	8008c4e <cleanup_stdio+0x1e>
 8008c48:	4620      	mov	r0, r4
 8008c4a:	f000 ff4d 	bl	8009ae8 <_fflush_r>
 8008c4e:	68e1      	ldr	r1, [r4, #12]
 8008c50:	4b06      	ldr	r3, [pc, #24]	@ (8008c6c <cleanup_stdio+0x3c>)
 8008c52:	4299      	cmp	r1, r3
 8008c54:	d004      	beq.n	8008c60 <cleanup_stdio+0x30>
 8008c56:	4620      	mov	r0, r4
 8008c58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c5c:	f000 bf44 	b.w	8009ae8 <_fflush_r>
 8008c60:	bd10      	pop	{r4, pc}
 8008c62:	bf00      	nop
 8008c64:	20000594 	.word	0x20000594
 8008c68:	200005fc 	.word	0x200005fc
 8008c6c:	20000664 	.word	0x20000664

08008c70 <global_stdio_init.part.0>:
 8008c70:	b510      	push	{r4, lr}
 8008c72:	4b0b      	ldr	r3, [pc, #44]	@ (8008ca0 <global_stdio_init.part.0+0x30>)
 8008c74:	4c0b      	ldr	r4, [pc, #44]	@ (8008ca4 <global_stdio_init.part.0+0x34>)
 8008c76:	4a0c      	ldr	r2, [pc, #48]	@ (8008ca8 <global_stdio_init.part.0+0x38>)
 8008c78:	4620      	mov	r0, r4
 8008c7a:	601a      	str	r2, [r3, #0]
 8008c7c:	2104      	movs	r1, #4
 8008c7e:	2200      	movs	r2, #0
 8008c80:	f7ff ff94 	bl	8008bac <std>
 8008c84:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008c88:	2201      	movs	r2, #1
 8008c8a:	2109      	movs	r1, #9
 8008c8c:	f7ff ff8e 	bl	8008bac <std>
 8008c90:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008c94:	2202      	movs	r2, #2
 8008c96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c9a:	2112      	movs	r1, #18
 8008c9c:	f7ff bf86 	b.w	8008bac <std>
 8008ca0:	200006cc 	.word	0x200006cc
 8008ca4:	20000594 	.word	0x20000594
 8008ca8:	08008c19 	.word	0x08008c19

08008cac <__sfp_lock_acquire>:
 8008cac:	4801      	ldr	r0, [pc, #4]	@ (8008cb4 <__sfp_lock_acquire+0x8>)
 8008cae:	f000 b966 	b.w	8008f7e <__retarget_lock_acquire_recursive>
 8008cb2:	bf00      	nop
 8008cb4:	200006d5 	.word	0x200006d5

08008cb8 <__sfp_lock_release>:
 8008cb8:	4801      	ldr	r0, [pc, #4]	@ (8008cc0 <__sfp_lock_release+0x8>)
 8008cba:	f000 b961 	b.w	8008f80 <__retarget_lock_release_recursive>
 8008cbe:	bf00      	nop
 8008cc0:	200006d5 	.word	0x200006d5

08008cc4 <__sinit>:
 8008cc4:	b510      	push	{r4, lr}
 8008cc6:	4604      	mov	r4, r0
 8008cc8:	f7ff fff0 	bl	8008cac <__sfp_lock_acquire>
 8008ccc:	6a23      	ldr	r3, [r4, #32]
 8008cce:	b11b      	cbz	r3, 8008cd8 <__sinit+0x14>
 8008cd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cd4:	f7ff bff0 	b.w	8008cb8 <__sfp_lock_release>
 8008cd8:	4b04      	ldr	r3, [pc, #16]	@ (8008cec <__sinit+0x28>)
 8008cda:	6223      	str	r3, [r4, #32]
 8008cdc:	4b04      	ldr	r3, [pc, #16]	@ (8008cf0 <__sinit+0x2c>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d1f5      	bne.n	8008cd0 <__sinit+0xc>
 8008ce4:	f7ff ffc4 	bl	8008c70 <global_stdio_init.part.0>
 8008ce8:	e7f2      	b.n	8008cd0 <__sinit+0xc>
 8008cea:	bf00      	nop
 8008cec:	08008c31 	.word	0x08008c31
 8008cf0:	200006cc 	.word	0x200006cc

08008cf4 <fiprintf>:
 8008cf4:	b40e      	push	{r1, r2, r3}
 8008cf6:	b503      	push	{r0, r1, lr}
 8008cf8:	4601      	mov	r1, r0
 8008cfa:	ab03      	add	r3, sp, #12
 8008cfc:	4805      	ldr	r0, [pc, #20]	@ (8008d14 <fiprintf+0x20>)
 8008cfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d02:	6800      	ldr	r0, [r0, #0]
 8008d04:	9301      	str	r3, [sp, #4]
 8008d06:	f000 fbc7 	bl	8009498 <_vfiprintf_r>
 8008d0a:	b002      	add	sp, #8
 8008d0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d10:	b003      	add	sp, #12
 8008d12:	4770      	bx	lr
 8008d14:	20000018 	.word	0x20000018

08008d18 <_fwalk_sglue>:
 8008d18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d1c:	4607      	mov	r7, r0
 8008d1e:	4688      	mov	r8, r1
 8008d20:	4614      	mov	r4, r2
 8008d22:	2600      	movs	r6, #0
 8008d24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d28:	f1b9 0901 	subs.w	r9, r9, #1
 8008d2c:	d505      	bpl.n	8008d3a <_fwalk_sglue+0x22>
 8008d2e:	6824      	ldr	r4, [r4, #0]
 8008d30:	2c00      	cmp	r4, #0
 8008d32:	d1f7      	bne.n	8008d24 <_fwalk_sglue+0xc>
 8008d34:	4630      	mov	r0, r6
 8008d36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d3a:	89ab      	ldrh	r3, [r5, #12]
 8008d3c:	2b01      	cmp	r3, #1
 8008d3e:	d907      	bls.n	8008d50 <_fwalk_sglue+0x38>
 8008d40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d44:	3301      	adds	r3, #1
 8008d46:	d003      	beq.n	8008d50 <_fwalk_sglue+0x38>
 8008d48:	4629      	mov	r1, r5
 8008d4a:	4638      	mov	r0, r7
 8008d4c:	47c0      	blx	r8
 8008d4e:	4306      	orrs	r6, r0
 8008d50:	3568      	adds	r5, #104	@ 0x68
 8008d52:	e7e9      	b.n	8008d28 <_fwalk_sglue+0x10>

08008d54 <sniprintf>:
 8008d54:	b40c      	push	{r2, r3}
 8008d56:	b530      	push	{r4, r5, lr}
 8008d58:	4b18      	ldr	r3, [pc, #96]	@ (8008dbc <sniprintf+0x68>)
 8008d5a:	1e0c      	subs	r4, r1, #0
 8008d5c:	681d      	ldr	r5, [r3, #0]
 8008d5e:	b09d      	sub	sp, #116	@ 0x74
 8008d60:	da08      	bge.n	8008d74 <sniprintf+0x20>
 8008d62:	238b      	movs	r3, #139	@ 0x8b
 8008d64:	f04f 30ff 	mov.w	r0, #4294967295
 8008d68:	602b      	str	r3, [r5, #0]
 8008d6a:	b01d      	add	sp, #116	@ 0x74
 8008d6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008d70:	b002      	add	sp, #8
 8008d72:	4770      	bx	lr
 8008d74:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008d78:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008d7c:	f04f 0300 	mov.w	r3, #0
 8008d80:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008d82:	bf0c      	ite	eq
 8008d84:	4623      	moveq	r3, r4
 8008d86:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008d8a:	9304      	str	r3, [sp, #16]
 8008d8c:	9307      	str	r3, [sp, #28]
 8008d8e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008d92:	9002      	str	r0, [sp, #8]
 8008d94:	9006      	str	r0, [sp, #24]
 8008d96:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008d9a:	4628      	mov	r0, r5
 8008d9c:	ab21      	add	r3, sp, #132	@ 0x84
 8008d9e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008da0:	a902      	add	r1, sp, #8
 8008da2:	9301      	str	r3, [sp, #4]
 8008da4:	f000 fa54 	bl	8009250 <_svfiprintf_r>
 8008da8:	1c43      	adds	r3, r0, #1
 8008daa:	bfbc      	itt	lt
 8008dac:	238b      	movlt	r3, #139	@ 0x8b
 8008dae:	602b      	strlt	r3, [r5, #0]
 8008db0:	2c00      	cmp	r4, #0
 8008db2:	d0da      	beq.n	8008d6a <sniprintf+0x16>
 8008db4:	2200      	movs	r2, #0
 8008db6:	9b02      	ldr	r3, [sp, #8]
 8008db8:	701a      	strb	r2, [r3, #0]
 8008dba:	e7d6      	b.n	8008d6a <sniprintf+0x16>
 8008dbc:	20000018 	.word	0x20000018

08008dc0 <siprintf>:
 8008dc0:	b40e      	push	{r1, r2, r3}
 8008dc2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008dc6:	b510      	push	{r4, lr}
 8008dc8:	2400      	movs	r4, #0
 8008dca:	b09d      	sub	sp, #116	@ 0x74
 8008dcc:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008dce:	9002      	str	r0, [sp, #8]
 8008dd0:	9006      	str	r0, [sp, #24]
 8008dd2:	9107      	str	r1, [sp, #28]
 8008dd4:	9104      	str	r1, [sp, #16]
 8008dd6:	4809      	ldr	r0, [pc, #36]	@ (8008dfc <siprintf+0x3c>)
 8008dd8:	4909      	ldr	r1, [pc, #36]	@ (8008e00 <siprintf+0x40>)
 8008dda:	f853 2b04 	ldr.w	r2, [r3], #4
 8008dde:	9105      	str	r1, [sp, #20]
 8008de0:	6800      	ldr	r0, [r0, #0]
 8008de2:	a902      	add	r1, sp, #8
 8008de4:	9301      	str	r3, [sp, #4]
 8008de6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008de8:	f000 fa32 	bl	8009250 <_svfiprintf_r>
 8008dec:	9b02      	ldr	r3, [sp, #8]
 8008dee:	701c      	strb	r4, [r3, #0]
 8008df0:	b01d      	add	sp, #116	@ 0x74
 8008df2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008df6:	b003      	add	sp, #12
 8008df8:	4770      	bx	lr
 8008dfa:	bf00      	nop
 8008dfc:	20000018 	.word	0x20000018
 8008e00:	ffff0208 	.word	0xffff0208

08008e04 <__sread>:
 8008e04:	b510      	push	{r4, lr}
 8008e06:	460c      	mov	r4, r1
 8008e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e0c:	f000 f868 	bl	8008ee0 <_read_r>
 8008e10:	2800      	cmp	r0, #0
 8008e12:	bfab      	itete	ge
 8008e14:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008e16:	89a3      	ldrhlt	r3, [r4, #12]
 8008e18:	181b      	addge	r3, r3, r0
 8008e1a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008e1e:	bfac      	ite	ge
 8008e20:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008e22:	81a3      	strhlt	r3, [r4, #12]
 8008e24:	bd10      	pop	{r4, pc}

08008e26 <__swrite>:
 8008e26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e2a:	461f      	mov	r7, r3
 8008e2c:	898b      	ldrh	r3, [r1, #12]
 8008e2e:	4605      	mov	r5, r0
 8008e30:	05db      	lsls	r3, r3, #23
 8008e32:	460c      	mov	r4, r1
 8008e34:	4616      	mov	r6, r2
 8008e36:	d505      	bpl.n	8008e44 <__swrite+0x1e>
 8008e38:	2302      	movs	r3, #2
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e40:	f000 f83c 	bl	8008ebc <_lseek_r>
 8008e44:	89a3      	ldrh	r3, [r4, #12]
 8008e46:	4632      	mov	r2, r6
 8008e48:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008e4c:	81a3      	strh	r3, [r4, #12]
 8008e4e:	4628      	mov	r0, r5
 8008e50:	463b      	mov	r3, r7
 8008e52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e5a:	f000 b853 	b.w	8008f04 <_write_r>

08008e5e <__sseek>:
 8008e5e:	b510      	push	{r4, lr}
 8008e60:	460c      	mov	r4, r1
 8008e62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e66:	f000 f829 	bl	8008ebc <_lseek_r>
 8008e6a:	1c43      	adds	r3, r0, #1
 8008e6c:	89a3      	ldrh	r3, [r4, #12]
 8008e6e:	bf15      	itete	ne
 8008e70:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008e72:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008e76:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008e7a:	81a3      	strheq	r3, [r4, #12]
 8008e7c:	bf18      	it	ne
 8008e7e:	81a3      	strhne	r3, [r4, #12]
 8008e80:	bd10      	pop	{r4, pc}

08008e82 <__sclose>:
 8008e82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e86:	f000 b809 	b.w	8008e9c <_close_r>

08008e8a <memset>:
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	4402      	add	r2, r0
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d100      	bne.n	8008e94 <memset+0xa>
 8008e92:	4770      	bx	lr
 8008e94:	f803 1b01 	strb.w	r1, [r3], #1
 8008e98:	e7f9      	b.n	8008e8e <memset+0x4>
	...

08008e9c <_close_r>:
 8008e9c:	b538      	push	{r3, r4, r5, lr}
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	4d05      	ldr	r5, [pc, #20]	@ (8008eb8 <_close_r+0x1c>)
 8008ea2:	4604      	mov	r4, r0
 8008ea4:	4608      	mov	r0, r1
 8008ea6:	602b      	str	r3, [r5, #0]
 8008ea8:	f7fb f9f5 	bl	8004296 <_close>
 8008eac:	1c43      	adds	r3, r0, #1
 8008eae:	d102      	bne.n	8008eb6 <_close_r+0x1a>
 8008eb0:	682b      	ldr	r3, [r5, #0]
 8008eb2:	b103      	cbz	r3, 8008eb6 <_close_r+0x1a>
 8008eb4:	6023      	str	r3, [r4, #0]
 8008eb6:	bd38      	pop	{r3, r4, r5, pc}
 8008eb8:	200006d0 	.word	0x200006d0

08008ebc <_lseek_r>:
 8008ebc:	b538      	push	{r3, r4, r5, lr}
 8008ebe:	4604      	mov	r4, r0
 8008ec0:	4608      	mov	r0, r1
 8008ec2:	4611      	mov	r1, r2
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	4d05      	ldr	r5, [pc, #20]	@ (8008edc <_lseek_r+0x20>)
 8008ec8:	602a      	str	r2, [r5, #0]
 8008eca:	461a      	mov	r2, r3
 8008ecc:	f7fb fa07 	bl	80042de <_lseek>
 8008ed0:	1c43      	adds	r3, r0, #1
 8008ed2:	d102      	bne.n	8008eda <_lseek_r+0x1e>
 8008ed4:	682b      	ldr	r3, [r5, #0]
 8008ed6:	b103      	cbz	r3, 8008eda <_lseek_r+0x1e>
 8008ed8:	6023      	str	r3, [r4, #0]
 8008eda:	bd38      	pop	{r3, r4, r5, pc}
 8008edc:	200006d0 	.word	0x200006d0

08008ee0 <_read_r>:
 8008ee0:	b538      	push	{r3, r4, r5, lr}
 8008ee2:	4604      	mov	r4, r0
 8008ee4:	4608      	mov	r0, r1
 8008ee6:	4611      	mov	r1, r2
 8008ee8:	2200      	movs	r2, #0
 8008eea:	4d05      	ldr	r5, [pc, #20]	@ (8008f00 <_read_r+0x20>)
 8008eec:	602a      	str	r2, [r5, #0]
 8008eee:	461a      	mov	r2, r3
 8008ef0:	f7fb f998 	bl	8004224 <_read>
 8008ef4:	1c43      	adds	r3, r0, #1
 8008ef6:	d102      	bne.n	8008efe <_read_r+0x1e>
 8008ef8:	682b      	ldr	r3, [r5, #0]
 8008efa:	b103      	cbz	r3, 8008efe <_read_r+0x1e>
 8008efc:	6023      	str	r3, [r4, #0]
 8008efe:	bd38      	pop	{r3, r4, r5, pc}
 8008f00:	200006d0 	.word	0x200006d0

08008f04 <_write_r>:
 8008f04:	b538      	push	{r3, r4, r5, lr}
 8008f06:	4604      	mov	r4, r0
 8008f08:	4608      	mov	r0, r1
 8008f0a:	4611      	mov	r1, r2
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	4d05      	ldr	r5, [pc, #20]	@ (8008f24 <_write_r+0x20>)
 8008f10:	602a      	str	r2, [r5, #0]
 8008f12:	461a      	mov	r2, r3
 8008f14:	f7fb f9a3 	bl	800425e <_write>
 8008f18:	1c43      	adds	r3, r0, #1
 8008f1a:	d102      	bne.n	8008f22 <_write_r+0x1e>
 8008f1c:	682b      	ldr	r3, [r5, #0]
 8008f1e:	b103      	cbz	r3, 8008f22 <_write_r+0x1e>
 8008f20:	6023      	str	r3, [r4, #0]
 8008f22:	bd38      	pop	{r3, r4, r5, pc}
 8008f24:	200006d0 	.word	0x200006d0

08008f28 <__errno>:
 8008f28:	4b01      	ldr	r3, [pc, #4]	@ (8008f30 <__errno+0x8>)
 8008f2a:	6818      	ldr	r0, [r3, #0]
 8008f2c:	4770      	bx	lr
 8008f2e:	bf00      	nop
 8008f30:	20000018 	.word	0x20000018

08008f34 <__libc_init_array>:
 8008f34:	b570      	push	{r4, r5, r6, lr}
 8008f36:	2600      	movs	r6, #0
 8008f38:	4d0c      	ldr	r5, [pc, #48]	@ (8008f6c <__libc_init_array+0x38>)
 8008f3a:	4c0d      	ldr	r4, [pc, #52]	@ (8008f70 <__libc_init_array+0x3c>)
 8008f3c:	1b64      	subs	r4, r4, r5
 8008f3e:	10a4      	asrs	r4, r4, #2
 8008f40:	42a6      	cmp	r6, r4
 8008f42:	d109      	bne.n	8008f58 <__libc_init_array+0x24>
 8008f44:	f000 ffc2 	bl	8009ecc <_init>
 8008f48:	2600      	movs	r6, #0
 8008f4a:	4d0a      	ldr	r5, [pc, #40]	@ (8008f74 <__libc_init_array+0x40>)
 8008f4c:	4c0a      	ldr	r4, [pc, #40]	@ (8008f78 <__libc_init_array+0x44>)
 8008f4e:	1b64      	subs	r4, r4, r5
 8008f50:	10a4      	asrs	r4, r4, #2
 8008f52:	42a6      	cmp	r6, r4
 8008f54:	d105      	bne.n	8008f62 <__libc_init_array+0x2e>
 8008f56:	bd70      	pop	{r4, r5, r6, pc}
 8008f58:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f5c:	4798      	blx	r3
 8008f5e:	3601      	adds	r6, #1
 8008f60:	e7ee      	b.n	8008f40 <__libc_init_array+0xc>
 8008f62:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f66:	4798      	blx	r3
 8008f68:	3601      	adds	r6, #1
 8008f6a:	e7f2      	b.n	8008f52 <__libc_init_array+0x1e>
 8008f6c:	0800aa9c 	.word	0x0800aa9c
 8008f70:	0800aa9c 	.word	0x0800aa9c
 8008f74:	0800aa9c 	.word	0x0800aa9c
 8008f78:	0800aaa0 	.word	0x0800aaa0

08008f7c <__retarget_lock_init_recursive>:
 8008f7c:	4770      	bx	lr

08008f7e <__retarget_lock_acquire_recursive>:
 8008f7e:	4770      	bx	lr

08008f80 <__retarget_lock_release_recursive>:
 8008f80:	4770      	bx	lr

08008f82 <memcpy>:
 8008f82:	440a      	add	r2, r1
 8008f84:	4291      	cmp	r1, r2
 8008f86:	f100 33ff 	add.w	r3, r0, #4294967295
 8008f8a:	d100      	bne.n	8008f8e <memcpy+0xc>
 8008f8c:	4770      	bx	lr
 8008f8e:	b510      	push	{r4, lr}
 8008f90:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f94:	4291      	cmp	r1, r2
 8008f96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f9a:	d1f9      	bne.n	8008f90 <memcpy+0xe>
 8008f9c:	bd10      	pop	{r4, pc}

08008f9e <abort>:
 8008f9e:	2006      	movs	r0, #6
 8008fa0:	b508      	push	{r3, lr}
 8008fa2:	f000 fe9f 	bl	8009ce4 <raise>
 8008fa6:	2001      	movs	r0, #1
 8008fa8:	f7fb f931 	bl	800420e <_exit>

08008fac <_free_r>:
 8008fac:	b538      	push	{r3, r4, r5, lr}
 8008fae:	4605      	mov	r5, r0
 8008fb0:	2900      	cmp	r1, #0
 8008fb2:	d040      	beq.n	8009036 <_free_r+0x8a>
 8008fb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008fb8:	1f0c      	subs	r4, r1, #4
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	bfb8      	it	lt
 8008fbe:	18e4      	addlt	r4, r4, r3
 8008fc0:	f000 f8de 	bl	8009180 <__malloc_lock>
 8008fc4:	4a1c      	ldr	r2, [pc, #112]	@ (8009038 <_free_r+0x8c>)
 8008fc6:	6813      	ldr	r3, [r2, #0]
 8008fc8:	b933      	cbnz	r3, 8008fd8 <_free_r+0x2c>
 8008fca:	6063      	str	r3, [r4, #4]
 8008fcc:	6014      	str	r4, [r2, #0]
 8008fce:	4628      	mov	r0, r5
 8008fd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fd4:	f000 b8da 	b.w	800918c <__malloc_unlock>
 8008fd8:	42a3      	cmp	r3, r4
 8008fda:	d908      	bls.n	8008fee <_free_r+0x42>
 8008fdc:	6820      	ldr	r0, [r4, #0]
 8008fde:	1821      	adds	r1, r4, r0
 8008fe0:	428b      	cmp	r3, r1
 8008fe2:	bf01      	itttt	eq
 8008fe4:	6819      	ldreq	r1, [r3, #0]
 8008fe6:	685b      	ldreq	r3, [r3, #4]
 8008fe8:	1809      	addeq	r1, r1, r0
 8008fea:	6021      	streq	r1, [r4, #0]
 8008fec:	e7ed      	b.n	8008fca <_free_r+0x1e>
 8008fee:	461a      	mov	r2, r3
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	b10b      	cbz	r3, 8008ff8 <_free_r+0x4c>
 8008ff4:	42a3      	cmp	r3, r4
 8008ff6:	d9fa      	bls.n	8008fee <_free_r+0x42>
 8008ff8:	6811      	ldr	r1, [r2, #0]
 8008ffa:	1850      	adds	r0, r2, r1
 8008ffc:	42a0      	cmp	r0, r4
 8008ffe:	d10b      	bne.n	8009018 <_free_r+0x6c>
 8009000:	6820      	ldr	r0, [r4, #0]
 8009002:	4401      	add	r1, r0
 8009004:	1850      	adds	r0, r2, r1
 8009006:	4283      	cmp	r3, r0
 8009008:	6011      	str	r1, [r2, #0]
 800900a:	d1e0      	bne.n	8008fce <_free_r+0x22>
 800900c:	6818      	ldr	r0, [r3, #0]
 800900e:	685b      	ldr	r3, [r3, #4]
 8009010:	4408      	add	r0, r1
 8009012:	6010      	str	r0, [r2, #0]
 8009014:	6053      	str	r3, [r2, #4]
 8009016:	e7da      	b.n	8008fce <_free_r+0x22>
 8009018:	d902      	bls.n	8009020 <_free_r+0x74>
 800901a:	230c      	movs	r3, #12
 800901c:	602b      	str	r3, [r5, #0]
 800901e:	e7d6      	b.n	8008fce <_free_r+0x22>
 8009020:	6820      	ldr	r0, [r4, #0]
 8009022:	1821      	adds	r1, r4, r0
 8009024:	428b      	cmp	r3, r1
 8009026:	bf01      	itttt	eq
 8009028:	6819      	ldreq	r1, [r3, #0]
 800902a:	685b      	ldreq	r3, [r3, #4]
 800902c:	1809      	addeq	r1, r1, r0
 800902e:	6021      	streq	r1, [r4, #0]
 8009030:	6063      	str	r3, [r4, #4]
 8009032:	6054      	str	r4, [r2, #4]
 8009034:	e7cb      	b.n	8008fce <_free_r+0x22>
 8009036:	bd38      	pop	{r3, r4, r5, pc}
 8009038:	200006dc 	.word	0x200006dc

0800903c <sbrk_aligned>:
 800903c:	b570      	push	{r4, r5, r6, lr}
 800903e:	4e0f      	ldr	r6, [pc, #60]	@ (800907c <sbrk_aligned+0x40>)
 8009040:	460c      	mov	r4, r1
 8009042:	6831      	ldr	r1, [r6, #0]
 8009044:	4605      	mov	r5, r0
 8009046:	b911      	cbnz	r1, 800904e <sbrk_aligned+0x12>
 8009048:	f000 fe68 	bl	8009d1c <_sbrk_r>
 800904c:	6030      	str	r0, [r6, #0]
 800904e:	4621      	mov	r1, r4
 8009050:	4628      	mov	r0, r5
 8009052:	f000 fe63 	bl	8009d1c <_sbrk_r>
 8009056:	1c43      	adds	r3, r0, #1
 8009058:	d103      	bne.n	8009062 <sbrk_aligned+0x26>
 800905a:	f04f 34ff 	mov.w	r4, #4294967295
 800905e:	4620      	mov	r0, r4
 8009060:	bd70      	pop	{r4, r5, r6, pc}
 8009062:	1cc4      	adds	r4, r0, #3
 8009064:	f024 0403 	bic.w	r4, r4, #3
 8009068:	42a0      	cmp	r0, r4
 800906a:	d0f8      	beq.n	800905e <sbrk_aligned+0x22>
 800906c:	1a21      	subs	r1, r4, r0
 800906e:	4628      	mov	r0, r5
 8009070:	f000 fe54 	bl	8009d1c <_sbrk_r>
 8009074:	3001      	adds	r0, #1
 8009076:	d1f2      	bne.n	800905e <sbrk_aligned+0x22>
 8009078:	e7ef      	b.n	800905a <sbrk_aligned+0x1e>
 800907a:	bf00      	nop
 800907c:	200006d8 	.word	0x200006d8

08009080 <_malloc_r>:
 8009080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009084:	1ccd      	adds	r5, r1, #3
 8009086:	f025 0503 	bic.w	r5, r5, #3
 800908a:	3508      	adds	r5, #8
 800908c:	2d0c      	cmp	r5, #12
 800908e:	bf38      	it	cc
 8009090:	250c      	movcc	r5, #12
 8009092:	2d00      	cmp	r5, #0
 8009094:	4606      	mov	r6, r0
 8009096:	db01      	blt.n	800909c <_malloc_r+0x1c>
 8009098:	42a9      	cmp	r1, r5
 800909a:	d904      	bls.n	80090a6 <_malloc_r+0x26>
 800909c:	230c      	movs	r3, #12
 800909e:	6033      	str	r3, [r6, #0]
 80090a0:	2000      	movs	r0, #0
 80090a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800917c <_malloc_r+0xfc>
 80090aa:	f000 f869 	bl	8009180 <__malloc_lock>
 80090ae:	f8d8 3000 	ldr.w	r3, [r8]
 80090b2:	461c      	mov	r4, r3
 80090b4:	bb44      	cbnz	r4, 8009108 <_malloc_r+0x88>
 80090b6:	4629      	mov	r1, r5
 80090b8:	4630      	mov	r0, r6
 80090ba:	f7ff ffbf 	bl	800903c <sbrk_aligned>
 80090be:	1c43      	adds	r3, r0, #1
 80090c0:	4604      	mov	r4, r0
 80090c2:	d158      	bne.n	8009176 <_malloc_r+0xf6>
 80090c4:	f8d8 4000 	ldr.w	r4, [r8]
 80090c8:	4627      	mov	r7, r4
 80090ca:	2f00      	cmp	r7, #0
 80090cc:	d143      	bne.n	8009156 <_malloc_r+0xd6>
 80090ce:	2c00      	cmp	r4, #0
 80090d0:	d04b      	beq.n	800916a <_malloc_r+0xea>
 80090d2:	6823      	ldr	r3, [r4, #0]
 80090d4:	4639      	mov	r1, r7
 80090d6:	4630      	mov	r0, r6
 80090d8:	eb04 0903 	add.w	r9, r4, r3
 80090dc:	f000 fe1e 	bl	8009d1c <_sbrk_r>
 80090e0:	4581      	cmp	r9, r0
 80090e2:	d142      	bne.n	800916a <_malloc_r+0xea>
 80090e4:	6821      	ldr	r1, [r4, #0]
 80090e6:	4630      	mov	r0, r6
 80090e8:	1a6d      	subs	r5, r5, r1
 80090ea:	4629      	mov	r1, r5
 80090ec:	f7ff ffa6 	bl	800903c <sbrk_aligned>
 80090f0:	3001      	adds	r0, #1
 80090f2:	d03a      	beq.n	800916a <_malloc_r+0xea>
 80090f4:	6823      	ldr	r3, [r4, #0]
 80090f6:	442b      	add	r3, r5
 80090f8:	6023      	str	r3, [r4, #0]
 80090fa:	f8d8 3000 	ldr.w	r3, [r8]
 80090fe:	685a      	ldr	r2, [r3, #4]
 8009100:	bb62      	cbnz	r2, 800915c <_malloc_r+0xdc>
 8009102:	f8c8 7000 	str.w	r7, [r8]
 8009106:	e00f      	b.n	8009128 <_malloc_r+0xa8>
 8009108:	6822      	ldr	r2, [r4, #0]
 800910a:	1b52      	subs	r2, r2, r5
 800910c:	d420      	bmi.n	8009150 <_malloc_r+0xd0>
 800910e:	2a0b      	cmp	r2, #11
 8009110:	d917      	bls.n	8009142 <_malloc_r+0xc2>
 8009112:	1961      	adds	r1, r4, r5
 8009114:	42a3      	cmp	r3, r4
 8009116:	6025      	str	r5, [r4, #0]
 8009118:	bf18      	it	ne
 800911a:	6059      	strne	r1, [r3, #4]
 800911c:	6863      	ldr	r3, [r4, #4]
 800911e:	bf08      	it	eq
 8009120:	f8c8 1000 	streq.w	r1, [r8]
 8009124:	5162      	str	r2, [r4, r5]
 8009126:	604b      	str	r3, [r1, #4]
 8009128:	4630      	mov	r0, r6
 800912a:	f000 f82f 	bl	800918c <__malloc_unlock>
 800912e:	f104 000b 	add.w	r0, r4, #11
 8009132:	1d23      	adds	r3, r4, #4
 8009134:	f020 0007 	bic.w	r0, r0, #7
 8009138:	1ac2      	subs	r2, r0, r3
 800913a:	bf1c      	itt	ne
 800913c:	1a1b      	subne	r3, r3, r0
 800913e:	50a3      	strne	r3, [r4, r2]
 8009140:	e7af      	b.n	80090a2 <_malloc_r+0x22>
 8009142:	6862      	ldr	r2, [r4, #4]
 8009144:	42a3      	cmp	r3, r4
 8009146:	bf0c      	ite	eq
 8009148:	f8c8 2000 	streq.w	r2, [r8]
 800914c:	605a      	strne	r2, [r3, #4]
 800914e:	e7eb      	b.n	8009128 <_malloc_r+0xa8>
 8009150:	4623      	mov	r3, r4
 8009152:	6864      	ldr	r4, [r4, #4]
 8009154:	e7ae      	b.n	80090b4 <_malloc_r+0x34>
 8009156:	463c      	mov	r4, r7
 8009158:	687f      	ldr	r7, [r7, #4]
 800915a:	e7b6      	b.n	80090ca <_malloc_r+0x4a>
 800915c:	461a      	mov	r2, r3
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	42a3      	cmp	r3, r4
 8009162:	d1fb      	bne.n	800915c <_malloc_r+0xdc>
 8009164:	2300      	movs	r3, #0
 8009166:	6053      	str	r3, [r2, #4]
 8009168:	e7de      	b.n	8009128 <_malloc_r+0xa8>
 800916a:	230c      	movs	r3, #12
 800916c:	4630      	mov	r0, r6
 800916e:	6033      	str	r3, [r6, #0]
 8009170:	f000 f80c 	bl	800918c <__malloc_unlock>
 8009174:	e794      	b.n	80090a0 <_malloc_r+0x20>
 8009176:	6005      	str	r5, [r0, #0]
 8009178:	e7d6      	b.n	8009128 <_malloc_r+0xa8>
 800917a:	bf00      	nop
 800917c:	200006dc 	.word	0x200006dc

08009180 <__malloc_lock>:
 8009180:	4801      	ldr	r0, [pc, #4]	@ (8009188 <__malloc_lock+0x8>)
 8009182:	f7ff befc 	b.w	8008f7e <__retarget_lock_acquire_recursive>
 8009186:	bf00      	nop
 8009188:	200006d4 	.word	0x200006d4

0800918c <__malloc_unlock>:
 800918c:	4801      	ldr	r0, [pc, #4]	@ (8009194 <__malloc_unlock+0x8>)
 800918e:	f7ff bef7 	b.w	8008f80 <__retarget_lock_release_recursive>
 8009192:	bf00      	nop
 8009194:	200006d4 	.word	0x200006d4

08009198 <__ssputs_r>:
 8009198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800919c:	461f      	mov	r7, r3
 800919e:	688e      	ldr	r6, [r1, #8]
 80091a0:	4682      	mov	sl, r0
 80091a2:	42be      	cmp	r6, r7
 80091a4:	460c      	mov	r4, r1
 80091a6:	4690      	mov	r8, r2
 80091a8:	680b      	ldr	r3, [r1, #0]
 80091aa:	d82d      	bhi.n	8009208 <__ssputs_r+0x70>
 80091ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80091b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80091b4:	d026      	beq.n	8009204 <__ssputs_r+0x6c>
 80091b6:	6965      	ldr	r5, [r4, #20]
 80091b8:	6909      	ldr	r1, [r1, #16]
 80091ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80091be:	eba3 0901 	sub.w	r9, r3, r1
 80091c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80091c6:	1c7b      	adds	r3, r7, #1
 80091c8:	444b      	add	r3, r9
 80091ca:	106d      	asrs	r5, r5, #1
 80091cc:	429d      	cmp	r5, r3
 80091ce:	bf38      	it	cc
 80091d0:	461d      	movcc	r5, r3
 80091d2:	0553      	lsls	r3, r2, #21
 80091d4:	d527      	bpl.n	8009226 <__ssputs_r+0x8e>
 80091d6:	4629      	mov	r1, r5
 80091d8:	f7ff ff52 	bl	8009080 <_malloc_r>
 80091dc:	4606      	mov	r6, r0
 80091de:	b360      	cbz	r0, 800923a <__ssputs_r+0xa2>
 80091e0:	464a      	mov	r2, r9
 80091e2:	6921      	ldr	r1, [r4, #16]
 80091e4:	f7ff fecd 	bl	8008f82 <memcpy>
 80091e8:	89a3      	ldrh	r3, [r4, #12]
 80091ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80091ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80091f2:	81a3      	strh	r3, [r4, #12]
 80091f4:	6126      	str	r6, [r4, #16]
 80091f6:	444e      	add	r6, r9
 80091f8:	6026      	str	r6, [r4, #0]
 80091fa:	463e      	mov	r6, r7
 80091fc:	6165      	str	r5, [r4, #20]
 80091fe:	eba5 0509 	sub.w	r5, r5, r9
 8009202:	60a5      	str	r5, [r4, #8]
 8009204:	42be      	cmp	r6, r7
 8009206:	d900      	bls.n	800920a <__ssputs_r+0x72>
 8009208:	463e      	mov	r6, r7
 800920a:	4632      	mov	r2, r6
 800920c:	4641      	mov	r1, r8
 800920e:	6820      	ldr	r0, [r4, #0]
 8009210:	f000 fd26 	bl	8009c60 <memmove>
 8009214:	2000      	movs	r0, #0
 8009216:	68a3      	ldr	r3, [r4, #8]
 8009218:	1b9b      	subs	r3, r3, r6
 800921a:	60a3      	str	r3, [r4, #8]
 800921c:	6823      	ldr	r3, [r4, #0]
 800921e:	4433      	add	r3, r6
 8009220:	6023      	str	r3, [r4, #0]
 8009222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009226:	462a      	mov	r2, r5
 8009228:	f000 fd96 	bl	8009d58 <_realloc_r>
 800922c:	4606      	mov	r6, r0
 800922e:	2800      	cmp	r0, #0
 8009230:	d1e0      	bne.n	80091f4 <__ssputs_r+0x5c>
 8009232:	4650      	mov	r0, sl
 8009234:	6921      	ldr	r1, [r4, #16]
 8009236:	f7ff feb9 	bl	8008fac <_free_r>
 800923a:	230c      	movs	r3, #12
 800923c:	f8ca 3000 	str.w	r3, [sl]
 8009240:	89a3      	ldrh	r3, [r4, #12]
 8009242:	f04f 30ff 	mov.w	r0, #4294967295
 8009246:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800924a:	81a3      	strh	r3, [r4, #12]
 800924c:	e7e9      	b.n	8009222 <__ssputs_r+0x8a>
	...

08009250 <_svfiprintf_r>:
 8009250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009254:	4698      	mov	r8, r3
 8009256:	898b      	ldrh	r3, [r1, #12]
 8009258:	4607      	mov	r7, r0
 800925a:	061b      	lsls	r3, r3, #24
 800925c:	460d      	mov	r5, r1
 800925e:	4614      	mov	r4, r2
 8009260:	b09d      	sub	sp, #116	@ 0x74
 8009262:	d510      	bpl.n	8009286 <_svfiprintf_r+0x36>
 8009264:	690b      	ldr	r3, [r1, #16]
 8009266:	b973      	cbnz	r3, 8009286 <_svfiprintf_r+0x36>
 8009268:	2140      	movs	r1, #64	@ 0x40
 800926a:	f7ff ff09 	bl	8009080 <_malloc_r>
 800926e:	6028      	str	r0, [r5, #0]
 8009270:	6128      	str	r0, [r5, #16]
 8009272:	b930      	cbnz	r0, 8009282 <_svfiprintf_r+0x32>
 8009274:	230c      	movs	r3, #12
 8009276:	603b      	str	r3, [r7, #0]
 8009278:	f04f 30ff 	mov.w	r0, #4294967295
 800927c:	b01d      	add	sp, #116	@ 0x74
 800927e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009282:	2340      	movs	r3, #64	@ 0x40
 8009284:	616b      	str	r3, [r5, #20]
 8009286:	2300      	movs	r3, #0
 8009288:	9309      	str	r3, [sp, #36]	@ 0x24
 800928a:	2320      	movs	r3, #32
 800928c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009290:	2330      	movs	r3, #48	@ 0x30
 8009292:	f04f 0901 	mov.w	r9, #1
 8009296:	f8cd 800c 	str.w	r8, [sp, #12]
 800929a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009434 <_svfiprintf_r+0x1e4>
 800929e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80092a2:	4623      	mov	r3, r4
 80092a4:	469a      	mov	sl, r3
 80092a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092aa:	b10a      	cbz	r2, 80092b0 <_svfiprintf_r+0x60>
 80092ac:	2a25      	cmp	r2, #37	@ 0x25
 80092ae:	d1f9      	bne.n	80092a4 <_svfiprintf_r+0x54>
 80092b0:	ebba 0b04 	subs.w	fp, sl, r4
 80092b4:	d00b      	beq.n	80092ce <_svfiprintf_r+0x7e>
 80092b6:	465b      	mov	r3, fp
 80092b8:	4622      	mov	r2, r4
 80092ba:	4629      	mov	r1, r5
 80092bc:	4638      	mov	r0, r7
 80092be:	f7ff ff6b 	bl	8009198 <__ssputs_r>
 80092c2:	3001      	adds	r0, #1
 80092c4:	f000 80a7 	beq.w	8009416 <_svfiprintf_r+0x1c6>
 80092c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80092ca:	445a      	add	r2, fp
 80092cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80092ce:	f89a 3000 	ldrb.w	r3, [sl]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	f000 809f 	beq.w	8009416 <_svfiprintf_r+0x1c6>
 80092d8:	2300      	movs	r3, #0
 80092da:	f04f 32ff 	mov.w	r2, #4294967295
 80092de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80092e2:	f10a 0a01 	add.w	sl, sl, #1
 80092e6:	9304      	str	r3, [sp, #16]
 80092e8:	9307      	str	r3, [sp, #28]
 80092ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80092ee:	931a      	str	r3, [sp, #104]	@ 0x68
 80092f0:	4654      	mov	r4, sl
 80092f2:	2205      	movs	r2, #5
 80092f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092f8:	484e      	ldr	r0, [pc, #312]	@ (8009434 <_svfiprintf_r+0x1e4>)
 80092fa:	f000 fd1f 	bl	8009d3c <memchr>
 80092fe:	9a04      	ldr	r2, [sp, #16]
 8009300:	b9d8      	cbnz	r0, 800933a <_svfiprintf_r+0xea>
 8009302:	06d0      	lsls	r0, r2, #27
 8009304:	bf44      	itt	mi
 8009306:	2320      	movmi	r3, #32
 8009308:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800930c:	0711      	lsls	r1, r2, #28
 800930e:	bf44      	itt	mi
 8009310:	232b      	movmi	r3, #43	@ 0x2b
 8009312:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009316:	f89a 3000 	ldrb.w	r3, [sl]
 800931a:	2b2a      	cmp	r3, #42	@ 0x2a
 800931c:	d015      	beq.n	800934a <_svfiprintf_r+0xfa>
 800931e:	4654      	mov	r4, sl
 8009320:	2000      	movs	r0, #0
 8009322:	f04f 0c0a 	mov.w	ip, #10
 8009326:	9a07      	ldr	r2, [sp, #28]
 8009328:	4621      	mov	r1, r4
 800932a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800932e:	3b30      	subs	r3, #48	@ 0x30
 8009330:	2b09      	cmp	r3, #9
 8009332:	d94b      	bls.n	80093cc <_svfiprintf_r+0x17c>
 8009334:	b1b0      	cbz	r0, 8009364 <_svfiprintf_r+0x114>
 8009336:	9207      	str	r2, [sp, #28]
 8009338:	e014      	b.n	8009364 <_svfiprintf_r+0x114>
 800933a:	eba0 0308 	sub.w	r3, r0, r8
 800933e:	fa09 f303 	lsl.w	r3, r9, r3
 8009342:	4313      	orrs	r3, r2
 8009344:	46a2      	mov	sl, r4
 8009346:	9304      	str	r3, [sp, #16]
 8009348:	e7d2      	b.n	80092f0 <_svfiprintf_r+0xa0>
 800934a:	9b03      	ldr	r3, [sp, #12]
 800934c:	1d19      	adds	r1, r3, #4
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	9103      	str	r1, [sp, #12]
 8009352:	2b00      	cmp	r3, #0
 8009354:	bfbb      	ittet	lt
 8009356:	425b      	neglt	r3, r3
 8009358:	f042 0202 	orrlt.w	r2, r2, #2
 800935c:	9307      	strge	r3, [sp, #28]
 800935e:	9307      	strlt	r3, [sp, #28]
 8009360:	bfb8      	it	lt
 8009362:	9204      	strlt	r2, [sp, #16]
 8009364:	7823      	ldrb	r3, [r4, #0]
 8009366:	2b2e      	cmp	r3, #46	@ 0x2e
 8009368:	d10a      	bne.n	8009380 <_svfiprintf_r+0x130>
 800936a:	7863      	ldrb	r3, [r4, #1]
 800936c:	2b2a      	cmp	r3, #42	@ 0x2a
 800936e:	d132      	bne.n	80093d6 <_svfiprintf_r+0x186>
 8009370:	9b03      	ldr	r3, [sp, #12]
 8009372:	3402      	adds	r4, #2
 8009374:	1d1a      	adds	r2, r3, #4
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	9203      	str	r2, [sp, #12]
 800937a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800937e:	9305      	str	r3, [sp, #20]
 8009380:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009438 <_svfiprintf_r+0x1e8>
 8009384:	2203      	movs	r2, #3
 8009386:	4650      	mov	r0, sl
 8009388:	7821      	ldrb	r1, [r4, #0]
 800938a:	f000 fcd7 	bl	8009d3c <memchr>
 800938e:	b138      	cbz	r0, 80093a0 <_svfiprintf_r+0x150>
 8009390:	2240      	movs	r2, #64	@ 0x40
 8009392:	9b04      	ldr	r3, [sp, #16]
 8009394:	eba0 000a 	sub.w	r0, r0, sl
 8009398:	4082      	lsls	r2, r0
 800939a:	4313      	orrs	r3, r2
 800939c:	3401      	adds	r4, #1
 800939e:	9304      	str	r3, [sp, #16]
 80093a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093a4:	2206      	movs	r2, #6
 80093a6:	4825      	ldr	r0, [pc, #148]	@ (800943c <_svfiprintf_r+0x1ec>)
 80093a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80093ac:	f000 fcc6 	bl	8009d3c <memchr>
 80093b0:	2800      	cmp	r0, #0
 80093b2:	d036      	beq.n	8009422 <_svfiprintf_r+0x1d2>
 80093b4:	4b22      	ldr	r3, [pc, #136]	@ (8009440 <_svfiprintf_r+0x1f0>)
 80093b6:	bb1b      	cbnz	r3, 8009400 <_svfiprintf_r+0x1b0>
 80093b8:	9b03      	ldr	r3, [sp, #12]
 80093ba:	3307      	adds	r3, #7
 80093bc:	f023 0307 	bic.w	r3, r3, #7
 80093c0:	3308      	adds	r3, #8
 80093c2:	9303      	str	r3, [sp, #12]
 80093c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093c6:	4433      	add	r3, r6
 80093c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80093ca:	e76a      	b.n	80092a2 <_svfiprintf_r+0x52>
 80093cc:	460c      	mov	r4, r1
 80093ce:	2001      	movs	r0, #1
 80093d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80093d4:	e7a8      	b.n	8009328 <_svfiprintf_r+0xd8>
 80093d6:	2300      	movs	r3, #0
 80093d8:	f04f 0c0a 	mov.w	ip, #10
 80093dc:	4619      	mov	r1, r3
 80093de:	3401      	adds	r4, #1
 80093e0:	9305      	str	r3, [sp, #20]
 80093e2:	4620      	mov	r0, r4
 80093e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093e8:	3a30      	subs	r2, #48	@ 0x30
 80093ea:	2a09      	cmp	r2, #9
 80093ec:	d903      	bls.n	80093f6 <_svfiprintf_r+0x1a6>
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d0c6      	beq.n	8009380 <_svfiprintf_r+0x130>
 80093f2:	9105      	str	r1, [sp, #20]
 80093f4:	e7c4      	b.n	8009380 <_svfiprintf_r+0x130>
 80093f6:	4604      	mov	r4, r0
 80093f8:	2301      	movs	r3, #1
 80093fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80093fe:	e7f0      	b.n	80093e2 <_svfiprintf_r+0x192>
 8009400:	ab03      	add	r3, sp, #12
 8009402:	9300      	str	r3, [sp, #0]
 8009404:	462a      	mov	r2, r5
 8009406:	4638      	mov	r0, r7
 8009408:	4b0e      	ldr	r3, [pc, #56]	@ (8009444 <_svfiprintf_r+0x1f4>)
 800940a:	a904      	add	r1, sp, #16
 800940c:	f3af 8000 	nop.w
 8009410:	1c42      	adds	r2, r0, #1
 8009412:	4606      	mov	r6, r0
 8009414:	d1d6      	bne.n	80093c4 <_svfiprintf_r+0x174>
 8009416:	89ab      	ldrh	r3, [r5, #12]
 8009418:	065b      	lsls	r3, r3, #25
 800941a:	f53f af2d 	bmi.w	8009278 <_svfiprintf_r+0x28>
 800941e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009420:	e72c      	b.n	800927c <_svfiprintf_r+0x2c>
 8009422:	ab03      	add	r3, sp, #12
 8009424:	9300      	str	r3, [sp, #0]
 8009426:	462a      	mov	r2, r5
 8009428:	4638      	mov	r0, r7
 800942a:	4b06      	ldr	r3, [pc, #24]	@ (8009444 <_svfiprintf_r+0x1f4>)
 800942c:	a904      	add	r1, sp, #16
 800942e:	f000 f9bd 	bl	80097ac <_printf_i>
 8009432:	e7ed      	b.n	8009410 <_svfiprintf_r+0x1c0>
 8009434:	0800aa60 	.word	0x0800aa60
 8009438:	0800aa66 	.word	0x0800aa66
 800943c:	0800aa6a 	.word	0x0800aa6a
 8009440:	00000000 	.word	0x00000000
 8009444:	08009199 	.word	0x08009199

08009448 <__sfputc_r>:
 8009448:	6893      	ldr	r3, [r2, #8]
 800944a:	b410      	push	{r4}
 800944c:	3b01      	subs	r3, #1
 800944e:	2b00      	cmp	r3, #0
 8009450:	6093      	str	r3, [r2, #8]
 8009452:	da07      	bge.n	8009464 <__sfputc_r+0x1c>
 8009454:	6994      	ldr	r4, [r2, #24]
 8009456:	42a3      	cmp	r3, r4
 8009458:	db01      	blt.n	800945e <__sfputc_r+0x16>
 800945a:	290a      	cmp	r1, #10
 800945c:	d102      	bne.n	8009464 <__sfputc_r+0x1c>
 800945e:	bc10      	pop	{r4}
 8009460:	f000 bb6a 	b.w	8009b38 <__swbuf_r>
 8009464:	6813      	ldr	r3, [r2, #0]
 8009466:	1c58      	adds	r0, r3, #1
 8009468:	6010      	str	r0, [r2, #0]
 800946a:	7019      	strb	r1, [r3, #0]
 800946c:	4608      	mov	r0, r1
 800946e:	bc10      	pop	{r4}
 8009470:	4770      	bx	lr

08009472 <__sfputs_r>:
 8009472:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009474:	4606      	mov	r6, r0
 8009476:	460f      	mov	r7, r1
 8009478:	4614      	mov	r4, r2
 800947a:	18d5      	adds	r5, r2, r3
 800947c:	42ac      	cmp	r4, r5
 800947e:	d101      	bne.n	8009484 <__sfputs_r+0x12>
 8009480:	2000      	movs	r0, #0
 8009482:	e007      	b.n	8009494 <__sfputs_r+0x22>
 8009484:	463a      	mov	r2, r7
 8009486:	4630      	mov	r0, r6
 8009488:	f814 1b01 	ldrb.w	r1, [r4], #1
 800948c:	f7ff ffdc 	bl	8009448 <__sfputc_r>
 8009490:	1c43      	adds	r3, r0, #1
 8009492:	d1f3      	bne.n	800947c <__sfputs_r+0xa>
 8009494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009498 <_vfiprintf_r>:
 8009498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800949c:	460d      	mov	r5, r1
 800949e:	4614      	mov	r4, r2
 80094a0:	4698      	mov	r8, r3
 80094a2:	4606      	mov	r6, r0
 80094a4:	b09d      	sub	sp, #116	@ 0x74
 80094a6:	b118      	cbz	r0, 80094b0 <_vfiprintf_r+0x18>
 80094a8:	6a03      	ldr	r3, [r0, #32]
 80094aa:	b90b      	cbnz	r3, 80094b0 <_vfiprintf_r+0x18>
 80094ac:	f7ff fc0a 	bl	8008cc4 <__sinit>
 80094b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80094b2:	07d9      	lsls	r1, r3, #31
 80094b4:	d405      	bmi.n	80094c2 <_vfiprintf_r+0x2a>
 80094b6:	89ab      	ldrh	r3, [r5, #12]
 80094b8:	059a      	lsls	r2, r3, #22
 80094ba:	d402      	bmi.n	80094c2 <_vfiprintf_r+0x2a>
 80094bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80094be:	f7ff fd5e 	bl	8008f7e <__retarget_lock_acquire_recursive>
 80094c2:	89ab      	ldrh	r3, [r5, #12]
 80094c4:	071b      	lsls	r3, r3, #28
 80094c6:	d501      	bpl.n	80094cc <_vfiprintf_r+0x34>
 80094c8:	692b      	ldr	r3, [r5, #16]
 80094ca:	b99b      	cbnz	r3, 80094f4 <_vfiprintf_r+0x5c>
 80094cc:	4629      	mov	r1, r5
 80094ce:	4630      	mov	r0, r6
 80094d0:	f000 fb70 	bl	8009bb4 <__swsetup_r>
 80094d4:	b170      	cbz	r0, 80094f4 <_vfiprintf_r+0x5c>
 80094d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80094d8:	07dc      	lsls	r4, r3, #31
 80094da:	d504      	bpl.n	80094e6 <_vfiprintf_r+0x4e>
 80094dc:	f04f 30ff 	mov.w	r0, #4294967295
 80094e0:	b01d      	add	sp, #116	@ 0x74
 80094e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094e6:	89ab      	ldrh	r3, [r5, #12]
 80094e8:	0598      	lsls	r0, r3, #22
 80094ea:	d4f7      	bmi.n	80094dc <_vfiprintf_r+0x44>
 80094ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80094ee:	f7ff fd47 	bl	8008f80 <__retarget_lock_release_recursive>
 80094f2:	e7f3      	b.n	80094dc <_vfiprintf_r+0x44>
 80094f4:	2300      	movs	r3, #0
 80094f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80094f8:	2320      	movs	r3, #32
 80094fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80094fe:	2330      	movs	r3, #48	@ 0x30
 8009500:	f04f 0901 	mov.w	r9, #1
 8009504:	f8cd 800c 	str.w	r8, [sp, #12]
 8009508:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80096b4 <_vfiprintf_r+0x21c>
 800950c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009510:	4623      	mov	r3, r4
 8009512:	469a      	mov	sl, r3
 8009514:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009518:	b10a      	cbz	r2, 800951e <_vfiprintf_r+0x86>
 800951a:	2a25      	cmp	r2, #37	@ 0x25
 800951c:	d1f9      	bne.n	8009512 <_vfiprintf_r+0x7a>
 800951e:	ebba 0b04 	subs.w	fp, sl, r4
 8009522:	d00b      	beq.n	800953c <_vfiprintf_r+0xa4>
 8009524:	465b      	mov	r3, fp
 8009526:	4622      	mov	r2, r4
 8009528:	4629      	mov	r1, r5
 800952a:	4630      	mov	r0, r6
 800952c:	f7ff ffa1 	bl	8009472 <__sfputs_r>
 8009530:	3001      	adds	r0, #1
 8009532:	f000 80a7 	beq.w	8009684 <_vfiprintf_r+0x1ec>
 8009536:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009538:	445a      	add	r2, fp
 800953a:	9209      	str	r2, [sp, #36]	@ 0x24
 800953c:	f89a 3000 	ldrb.w	r3, [sl]
 8009540:	2b00      	cmp	r3, #0
 8009542:	f000 809f 	beq.w	8009684 <_vfiprintf_r+0x1ec>
 8009546:	2300      	movs	r3, #0
 8009548:	f04f 32ff 	mov.w	r2, #4294967295
 800954c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009550:	f10a 0a01 	add.w	sl, sl, #1
 8009554:	9304      	str	r3, [sp, #16]
 8009556:	9307      	str	r3, [sp, #28]
 8009558:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800955c:	931a      	str	r3, [sp, #104]	@ 0x68
 800955e:	4654      	mov	r4, sl
 8009560:	2205      	movs	r2, #5
 8009562:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009566:	4853      	ldr	r0, [pc, #332]	@ (80096b4 <_vfiprintf_r+0x21c>)
 8009568:	f000 fbe8 	bl	8009d3c <memchr>
 800956c:	9a04      	ldr	r2, [sp, #16]
 800956e:	b9d8      	cbnz	r0, 80095a8 <_vfiprintf_r+0x110>
 8009570:	06d1      	lsls	r1, r2, #27
 8009572:	bf44      	itt	mi
 8009574:	2320      	movmi	r3, #32
 8009576:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800957a:	0713      	lsls	r3, r2, #28
 800957c:	bf44      	itt	mi
 800957e:	232b      	movmi	r3, #43	@ 0x2b
 8009580:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009584:	f89a 3000 	ldrb.w	r3, [sl]
 8009588:	2b2a      	cmp	r3, #42	@ 0x2a
 800958a:	d015      	beq.n	80095b8 <_vfiprintf_r+0x120>
 800958c:	4654      	mov	r4, sl
 800958e:	2000      	movs	r0, #0
 8009590:	f04f 0c0a 	mov.w	ip, #10
 8009594:	9a07      	ldr	r2, [sp, #28]
 8009596:	4621      	mov	r1, r4
 8009598:	f811 3b01 	ldrb.w	r3, [r1], #1
 800959c:	3b30      	subs	r3, #48	@ 0x30
 800959e:	2b09      	cmp	r3, #9
 80095a0:	d94b      	bls.n	800963a <_vfiprintf_r+0x1a2>
 80095a2:	b1b0      	cbz	r0, 80095d2 <_vfiprintf_r+0x13a>
 80095a4:	9207      	str	r2, [sp, #28]
 80095a6:	e014      	b.n	80095d2 <_vfiprintf_r+0x13a>
 80095a8:	eba0 0308 	sub.w	r3, r0, r8
 80095ac:	fa09 f303 	lsl.w	r3, r9, r3
 80095b0:	4313      	orrs	r3, r2
 80095b2:	46a2      	mov	sl, r4
 80095b4:	9304      	str	r3, [sp, #16]
 80095b6:	e7d2      	b.n	800955e <_vfiprintf_r+0xc6>
 80095b8:	9b03      	ldr	r3, [sp, #12]
 80095ba:	1d19      	adds	r1, r3, #4
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	9103      	str	r1, [sp, #12]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	bfbb      	ittet	lt
 80095c4:	425b      	neglt	r3, r3
 80095c6:	f042 0202 	orrlt.w	r2, r2, #2
 80095ca:	9307      	strge	r3, [sp, #28]
 80095cc:	9307      	strlt	r3, [sp, #28]
 80095ce:	bfb8      	it	lt
 80095d0:	9204      	strlt	r2, [sp, #16]
 80095d2:	7823      	ldrb	r3, [r4, #0]
 80095d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80095d6:	d10a      	bne.n	80095ee <_vfiprintf_r+0x156>
 80095d8:	7863      	ldrb	r3, [r4, #1]
 80095da:	2b2a      	cmp	r3, #42	@ 0x2a
 80095dc:	d132      	bne.n	8009644 <_vfiprintf_r+0x1ac>
 80095de:	9b03      	ldr	r3, [sp, #12]
 80095e0:	3402      	adds	r4, #2
 80095e2:	1d1a      	adds	r2, r3, #4
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	9203      	str	r2, [sp, #12]
 80095e8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80095ec:	9305      	str	r3, [sp, #20]
 80095ee:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80096b8 <_vfiprintf_r+0x220>
 80095f2:	2203      	movs	r2, #3
 80095f4:	4650      	mov	r0, sl
 80095f6:	7821      	ldrb	r1, [r4, #0]
 80095f8:	f000 fba0 	bl	8009d3c <memchr>
 80095fc:	b138      	cbz	r0, 800960e <_vfiprintf_r+0x176>
 80095fe:	2240      	movs	r2, #64	@ 0x40
 8009600:	9b04      	ldr	r3, [sp, #16]
 8009602:	eba0 000a 	sub.w	r0, r0, sl
 8009606:	4082      	lsls	r2, r0
 8009608:	4313      	orrs	r3, r2
 800960a:	3401      	adds	r4, #1
 800960c:	9304      	str	r3, [sp, #16]
 800960e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009612:	2206      	movs	r2, #6
 8009614:	4829      	ldr	r0, [pc, #164]	@ (80096bc <_vfiprintf_r+0x224>)
 8009616:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800961a:	f000 fb8f 	bl	8009d3c <memchr>
 800961e:	2800      	cmp	r0, #0
 8009620:	d03f      	beq.n	80096a2 <_vfiprintf_r+0x20a>
 8009622:	4b27      	ldr	r3, [pc, #156]	@ (80096c0 <_vfiprintf_r+0x228>)
 8009624:	bb1b      	cbnz	r3, 800966e <_vfiprintf_r+0x1d6>
 8009626:	9b03      	ldr	r3, [sp, #12]
 8009628:	3307      	adds	r3, #7
 800962a:	f023 0307 	bic.w	r3, r3, #7
 800962e:	3308      	adds	r3, #8
 8009630:	9303      	str	r3, [sp, #12]
 8009632:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009634:	443b      	add	r3, r7
 8009636:	9309      	str	r3, [sp, #36]	@ 0x24
 8009638:	e76a      	b.n	8009510 <_vfiprintf_r+0x78>
 800963a:	460c      	mov	r4, r1
 800963c:	2001      	movs	r0, #1
 800963e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009642:	e7a8      	b.n	8009596 <_vfiprintf_r+0xfe>
 8009644:	2300      	movs	r3, #0
 8009646:	f04f 0c0a 	mov.w	ip, #10
 800964a:	4619      	mov	r1, r3
 800964c:	3401      	adds	r4, #1
 800964e:	9305      	str	r3, [sp, #20]
 8009650:	4620      	mov	r0, r4
 8009652:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009656:	3a30      	subs	r2, #48	@ 0x30
 8009658:	2a09      	cmp	r2, #9
 800965a:	d903      	bls.n	8009664 <_vfiprintf_r+0x1cc>
 800965c:	2b00      	cmp	r3, #0
 800965e:	d0c6      	beq.n	80095ee <_vfiprintf_r+0x156>
 8009660:	9105      	str	r1, [sp, #20]
 8009662:	e7c4      	b.n	80095ee <_vfiprintf_r+0x156>
 8009664:	4604      	mov	r4, r0
 8009666:	2301      	movs	r3, #1
 8009668:	fb0c 2101 	mla	r1, ip, r1, r2
 800966c:	e7f0      	b.n	8009650 <_vfiprintf_r+0x1b8>
 800966e:	ab03      	add	r3, sp, #12
 8009670:	9300      	str	r3, [sp, #0]
 8009672:	462a      	mov	r2, r5
 8009674:	4630      	mov	r0, r6
 8009676:	4b13      	ldr	r3, [pc, #76]	@ (80096c4 <_vfiprintf_r+0x22c>)
 8009678:	a904      	add	r1, sp, #16
 800967a:	f3af 8000 	nop.w
 800967e:	4607      	mov	r7, r0
 8009680:	1c78      	adds	r0, r7, #1
 8009682:	d1d6      	bne.n	8009632 <_vfiprintf_r+0x19a>
 8009684:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009686:	07d9      	lsls	r1, r3, #31
 8009688:	d405      	bmi.n	8009696 <_vfiprintf_r+0x1fe>
 800968a:	89ab      	ldrh	r3, [r5, #12]
 800968c:	059a      	lsls	r2, r3, #22
 800968e:	d402      	bmi.n	8009696 <_vfiprintf_r+0x1fe>
 8009690:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009692:	f7ff fc75 	bl	8008f80 <__retarget_lock_release_recursive>
 8009696:	89ab      	ldrh	r3, [r5, #12]
 8009698:	065b      	lsls	r3, r3, #25
 800969a:	f53f af1f 	bmi.w	80094dc <_vfiprintf_r+0x44>
 800969e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80096a0:	e71e      	b.n	80094e0 <_vfiprintf_r+0x48>
 80096a2:	ab03      	add	r3, sp, #12
 80096a4:	9300      	str	r3, [sp, #0]
 80096a6:	462a      	mov	r2, r5
 80096a8:	4630      	mov	r0, r6
 80096aa:	4b06      	ldr	r3, [pc, #24]	@ (80096c4 <_vfiprintf_r+0x22c>)
 80096ac:	a904      	add	r1, sp, #16
 80096ae:	f000 f87d 	bl	80097ac <_printf_i>
 80096b2:	e7e4      	b.n	800967e <_vfiprintf_r+0x1e6>
 80096b4:	0800aa60 	.word	0x0800aa60
 80096b8:	0800aa66 	.word	0x0800aa66
 80096bc:	0800aa6a 	.word	0x0800aa6a
 80096c0:	00000000 	.word	0x00000000
 80096c4:	08009473 	.word	0x08009473

080096c8 <_printf_common>:
 80096c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096cc:	4616      	mov	r6, r2
 80096ce:	4698      	mov	r8, r3
 80096d0:	688a      	ldr	r2, [r1, #8]
 80096d2:	690b      	ldr	r3, [r1, #16]
 80096d4:	4607      	mov	r7, r0
 80096d6:	4293      	cmp	r3, r2
 80096d8:	bfb8      	it	lt
 80096da:	4613      	movlt	r3, r2
 80096dc:	6033      	str	r3, [r6, #0]
 80096de:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80096e2:	460c      	mov	r4, r1
 80096e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80096e8:	b10a      	cbz	r2, 80096ee <_printf_common+0x26>
 80096ea:	3301      	adds	r3, #1
 80096ec:	6033      	str	r3, [r6, #0]
 80096ee:	6823      	ldr	r3, [r4, #0]
 80096f0:	0699      	lsls	r1, r3, #26
 80096f2:	bf42      	ittt	mi
 80096f4:	6833      	ldrmi	r3, [r6, #0]
 80096f6:	3302      	addmi	r3, #2
 80096f8:	6033      	strmi	r3, [r6, #0]
 80096fa:	6825      	ldr	r5, [r4, #0]
 80096fc:	f015 0506 	ands.w	r5, r5, #6
 8009700:	d106      	bne.n	8009710 <_printf_common+0x48>
 8009702:	f104 0a19 	add.w	sl, r4, #25
 8009706:	68e3      	ldr	r3, [r4, #12]
 8009708:	6832      	ldr	r2, [r6, #0]
 800970a:	1a9b      	subs	r3, r3, r2
 800970c:	42ab      	cmp	r3, r5
 800970e:	dc2b      	bgt.n	8009768 <_printf_common+0xa0>
 8009710:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009714:	6822      	ldr	r2, [r4, #0]
 8009716:	3b00      	subs	r3, #0
 8009718:	bf18      	it	ne
 800971a:	2301      	movne	r3, #1
 800971c:	0692      	lsls	r2, r2, #26
 800971e:	d430      	bmi.n	8009782 <_printf_common+0xba>
 8009720:	4641      	mov	r1, r8
 8009722:	4638      	mov	r0, r7
 8009724:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009728:	47c8      	blx	r9
 800972a:	3001      	adds	r0, #1
 800972c:	d023      	beq.n	8009776 <_printf_common+0xae>
 800972e:	6823      	ldr	r3, [r4, #0]
 8009730:	6922      	ldr	r2, [r4, #16]
 8009732:	f003 0306 	and.w	r3, r3, #6
 8009736:	2b04      	cmp	r3, #4
 8009738:	bf14      	ite	ne
 800973a:	2500      	movne	r5, #0
 800973c:	6833      	ldreq	r3, [r6, #0]
 800973e:	f04f 0600 	mov.w	r6, #0
 8009742:	bf08      	it	eq
 8009744:	68e5      	ldreq	r5, [r4, #12]
 8009746:	f104 041a 	add.w	r4, r4, #26
 800974a:	bf08      	it	eq
 800974c:	1aed      	subeq	r5, r5, r3
 800974e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009752:	bf08      	it	eq
 8009754:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009758:	4293      	cmp	r3, r2
 800975a:	bfc4      	itt	gt
 800975c:	1a9b      	subgt	r3, r3, r2
 800975e:	18ed      	addgt	r5, r5, r3
 8009760:	42b5      	cmp	r5, r6
 8009762:	d11a      	bne.n	800979a <_printf_common+0xd2>
 8009764:	2000      	movs	r0, #0
 8009766:	e008      	b.n	800977a <_printf_common+0xb2>
 8009768:	2301      	movs	r3, #1
 800976a:	4652      	mov	r2, sl
 800976c:	4641      	mov	r1, r8
 800976e:	4638      	mov	r0, r7
 8009770:	47c8      	blx	r9
 8009772:	3001      	adds	r0, #1
 8009774:	d103      	bne.n	800977e <_printf_common+0xb6>
 8009776:	f04f 30ff 	mov.w	r0, #4294967295
 800977a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800977e:	3501      	adds	r5, #1
 8009780:	e7c1      	b.n	8009706 <_printf_common+0x3e>
 8009782:	2030      	movs	r0, #48	@ 0x30
 8009784:	18e1      	adds	r1, r4, r3
 8009786:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800978a:	1c5a      	adds	r2, r3, #1
 800978c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009790:	4422      	add	r2, r4
 8009792:	3302      	adds	r3, #2
 8009794:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009798:	e7c2      	b.n	8009720 <_printf_common+0x58>
 800979a:	2301      	movs	r3, #1
 800979c:	4622      	mov	r2, r4
 800979e:	4641      	mov	r1, r8
 80097a0:	4638      	mov	r0, r7
 80097a2:	47c8      	blx	r9
 80097a4:	3001      	adds	r0, #1
 80097a6:	d0e6      	beq.n	8009776 <_printf_common+0xae>
 80097a8:	3601      	adds	r6, #1
 80097aa:	e7d9      	b.n	8009760 <_printf_common+0x98>

080097ac <_printf_i>:
 80097ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80097b0:	7e0f      	ldrb	r7, [r1, #24]
 80097b2:	4691      	mov	r9, r2
 80097b4:	2f78      	cmp	r7, #120	@ 0x78
 80097b6:	4680      	mov	r8, r0
 80097b8:	460c      	mov	r4, r1
 80097ba:	469a      	mov	sl, r3
 80097bc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80097be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80097c2:	d807      	bhi.n	80097d4 <_printf_i+0x28>
 80097c4:	2f62      	cmp	r7, #98	@ 0x62
 80097c6:	d80a      	bhi.n	80097de <_printf_i+0x32>
 80097c8:	2f00      	cmp	r7, #0
 80097ca:	f000 80d1 	beq.w	8009970 <_printf_i+0x1c4>
 80097ce:	2f58      	cmp	r7, #88	@ 0x58
 80097d0:	f000 80b8 	beq.w	8009944 <_printf_i+0x198>
 80097d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80097d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80097dc:	e03a      	b.n	8009854 <_printf_i+0xa8>
 80097de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80097e2:	2b15      	cmp	r3, #21
 80097e4:	d8f6      	bhi.n	80097d4 <_printf_i+0x28>
 80097e6:	a101      	add	r1, pc, #4	@ (adr r1, 80097ec <_printf_i+0x40>)
 80097e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80097ec:	08009845 	.word	0x08009845
 80097f0:	08009859 	.word	0x08009859
 80097f4:	080097d5 	.word	0x080097d5
 80097f8:	080097d5 	.word	0x080097d5
 80097fc:	080097d5 	.word	0x080097d5
 8009800:	080097d5 	.word	0x080097d5
 8009804:	08009859 	.word	0x08009859
 8009808:	080097d5 	.word	0x080097d5
 800980c:	080097d5 	.word	0x080097d5
 8009810:	080097d5 	.word	0x080097d5
 8009814:	080097d5 	.word	0x080097d5
 8009818:	08009957 	.word	0x08009957
 800981c:	08009883 	.word	0x08009883
 8009820:	08009911 	.word	0x08009911
 8009824:	080097d5 	.word	0x080097d5
 8009828:	080097d5 	.word	0x080097d5
 800982c:	08009979 	.word	0x08009979
 8009830:	080097d5 	.word	0x080097d5
 8009834:	08009883 	.word	0x08009883
 8009838:	080097d5 	.word	0x080097d5
 800983c:	080097d5 	.word	0x080097d5
 8009840:	08009919 	.word	0x08009919
 8009844:	6833      	ldr	r3, [r6, #0]
 8009846:	1d1a      	adds	r2, r3, #4
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	6032      	str	r2, [r6, #0]
 800984c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009850:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009854:	2301      	movs	r3, #1
 8009856:	e09c      	b.n	8009992 <_printf_i+0x1e6>
 8009858:	6833      	ldr	r3, [r6, #0]
 800985a:	6820      	ldr	r0, [r4, #0]
 800985c:	1d19      	adds	r1, r3, #4
 800985e:	6031      	str	r1, [r6, #0]
 8009860:	0606      	lsls	r6, r0, #24
 8009862:	d501      	bpl.n	8009868 <_printf_i+0xbc>
 8009864:	681d      	ldr	r5, [r3, #0]
 8009866:	e003      	b.n	8009870 <_printf_i+0xc4>
 8009868:	0645      	lsls	r5, r0, #25
 800986a:	d5fb      	bpl.n	8009864 <_printf_i+0xb8>
 800986c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009870:	2d00      	cmp	r5, #0
 8009872:	da03      	bge.n	800987c <_printf_i+0xd0>
 8009874:	232d      	movs	r3, #45	@ 0x2d
 8009876:	426d      	negs	r5, r5
 8009878:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800987c:	230a      	movs	r3, #10
 800987e:	4858      	ldr	r0, [pc, #352]	@ (80099e0 <_printf_i+0x234>)
 8009880:	e011      	b.n	80098a6 <_printf_i+0xfa>
 8009882:	6821      	ldr	r1, [r4, #0]
 8009884:	6833      	ldr	r3, [r6, #0]
 8009886:	0608      	lsls	r0, r1, #24
 8009888:	f853 5b04 	ldr.w	r5, [r3], #4
 800988c:	d402      	bmi.n	8009894 <_printf_i+0xe8>
 800988e:	0649      	lsls	r1, r1, #25
 8009890:	bf48      	it	mi
 8009892:	b2ad      	uxthmi	r5, r5
 8009894:	2f6f      	cmp	r7, #111	@ 0x6f
 8009896:	6033      	str	r3, [r6, #0]
 8009898:	bf14      	ite	ne
 800989a:	230a      	movne	r3, #10
 800989c:	2308      	moveq	r3, #8
 800989e:	4850      	ldr	r0, [pc, #320]	@ (80099e0 <_printf_i+0x234>)
 80098a0:	2100      	movs	r1, #0
 80098a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80098a6:	6866      	ldr	r6, [r4, #4]
 80098a8:	2e00      	cmp	r6, #0
 80098aa:	60a6      	str	r6, [r4, #8]
 80098ac:	db05      	blt.n	80098ba <_printf_i+0x10e>
 80098ae:	6821      	ldr	r1, [r4, #0]
 80098b0:	432e      	orrs	r6, r5
 80098b2:	f021 0104 	bic.w	r1, r1, #4
 80098b6:	6021      	str	r1, [r4, #0]
 80098b8:	d04b      	beq.n	8009952 <_printf_i+0x1a6>
 80098ba:	4616      	mov	r6, r2
 80098bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80098c0:	fb03 5711 	mls	r7, r3, r1, r5
 80098c4:	5dc7      	ldrb	r7, [r0, r7]
 80098c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80098ca:	462f      	mov	r7, r5
 80098cc:	42bb      	cmp	r3, r7
 80098ce:	460d      	mov	r5, r1
 80098d0:	d9f4      	bls.n	80098bc <_printf_i+0x110>
 80098d2:	2b08      	cmp	r3, #8
 80098d4:	d10b      	bne.n	80098ee <_printf_i+0x142>
 80098d6:	6823      	ldr	r3, [r4, #0]
 80098d8:	07df      	lsls	r7, r3, #31
 80098da:	d508      	bpl.n	80098ee <_printf_i+0x142>
 80098dc:	6923      	ldr	r3, [r4, #16]
 80098de:	6861      	ldr	r1, [r4, #4]
 80098e0:	4299      	cmp	r1, r3
 80098e2:	bfde      	ittt	le
 80098e4:	2330      	movle	r3, #48	@ 0x30
 80098e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80098ea:	f106 36ff 	addle.w	r6, r6, #4294967295
 80098ee:	1b92      	subs	r2, r2, r6
 80098f0:	6122      	str	r2, [r4, #16]
 80098f2:	464b      	mov	r3, r9
 80098f4:	4621      	mov	r1, r4
 80098f6:	4640      	mov	r0, r8
 80098f8:	f8cd a000 	str.w	sl, [sp]
 80098fc:	aa03      	add	r2, sp, #12
 80098fe:	f7ff fee3 	bl	80096c8 <_printf_common>
 8009902:	3001      	adds	r0, #1
 8009904:	d14a      	bne.n	800999c <_printf_i+0x1f0>
 8009906:	f04f 30ff 	mov.w	r0, #4294967295
 800990a:	b004      	add	sp, #16
 800990c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009910:	6823      	ldr	r3, [r4, #0]
 8009912:	f043 0320 	orr.w	r3, r3, #32
 8009916:	6023      	str	r3, [r4, #0]
 8009918:	2778      	movs	r7, #120	@ 0x78
 800991a:	4832      	ldr	r0, [pc, #200]	@ (80099e4 <_printf_i+0x238>)
 800991c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009920:	6823      	ldr	r3, [r4, #0]
 8009922:	6831      	ldr	r1, [r6, #0]
 8009924:	061f      	lsls	r7, r3, #24
 8009926:	f851 5b04 	ldr.w	r5, [r1], #4
 800992a:	d402      	bmi.n	8009932 <_printf_i+0x186>
 800992c:	065f      	lsls	r7, r3, #25
 800992e:	bf48      	it	mi
 8009930:	b2ad      	uxthmi	r5, r5
 8009932:	6031      	str	r1, [r6, #0]
 8009934:	07d9      	lsls	r1, r3, #31
 8009936:	bf44      	itt	mi
 8009938:	f043 0320 	orrmi.w	r3, r3, #32
 800993c:	6023      	strmi	r3, [r4, #0]
 800993e:	b11d      	cbz	r5, 8009948 <_printf_i+0x19c>
 8009940:	2310      	movs	r3, #16
 8009942:	e7ad      	b.n	80098a0 <_printf_i+0xf4>
 8009944:	4826      	ldr	r0, [pc, #152]	@ (80099e0 <_printf_i+0x234>)
 8009946:	e7e9      	b.n	800991c <_printf_i+0x170>
 8009948:	6823      	ldr	r3, [r4, #0]
 800994a:	f023 0320 	bic.w	r3, r3, #32
 800994e:	6023      	str	r3, [r4, #0]
 8009950:	e7f6      	b.n	8009940 <_printf_i+0x194>
 8009952:	4616      	mov	r6, r2
 8009954:	e7bd      	b.n	80098d2 <_printf_i+0x126>
 8009956:	6833      	ldr	r3, [r6, #0]
 8009958:	6825      	ldr	r5, [r4, #0]
 800995a:	1d18      	adds	r0, r3, #4
 800995c:	6961      	ldr	r1, [r4, #20]
 800995e:	6030      	str	r0, [r6, #0]
 8009960:	062e      	lsls	r6, r5, #24
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	d501      	bpl.n	800996a <_printf_i+0x1be>
 8009966:	6019      	str	r1, [r3, #0]
 8009968:	e002      	b.n	8009970 <_printf_i+0x1c4>
 800996a:	0668      	lsls	r0, r5, #25
 800996c:	d5fb      	bpl.n	8009966 <_printf_i+0x1ba>
 800996e:	8019      	strh	r1, [r3, #0]
 8009970:	2300      	movs	r3, #0
 8009972:	4616      	mov	r6, r2
 8009974:	6123      	str	r3, [r4, #16]
 8009976:	e7bc      	b.n	80098f2 <_printf_i+0x146>
 8009978:	6833      	ldr	r3, [r6, #0]
 800997a:	2100      	movs	r1, #0
 800997c:	1d1a      	adds	r2, r3, #4
 800997e:	6032      	str	r2, [r6, #0]
 8009980:	681e      	ldr	r6, [r3, #0]
 8009982:	6862      	ldr	r2, [r4, #4]
 8009984:	4630      	mov	r0, r6
 8009986:	f000 f9d9 	bl	8009d3c <memchr>
 800998a:	b108      	cbz	r0, 8009990 <_printf_i+0x1e4>
 800998c:	1b80      	subs	r0, r0, r6
 800998e:	6060      	str	r0, [r4, #4]
 8009990:	6863      	ldr	r3, [r4, #4]
 8009992:	6123      	str	r3, [r4, #16]
 8009994:	2300      	movs	r3, #0
 8009996:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800999a:	e7aa      	b.n	80098f2 <_printf_i+0x146>
 800999c:	4632      	mov	r2, r6
 800999e:	4649      	mov	r1, r9
 80099a0:	4640      	mov	r0, r8
 80099a2:	6923      	ldr	r3, [r4, #16]
 80099a4:	47d0      	blx	sl
 80099a6:	3001      	adds	r0, #1
 80099a8:	d0ad      	beq.n	8009906 <_printf_i+0x15a>
 80099aa:	6823      	ldr	r3, [r4, #0]
 80099ac:	079b      	lsls	r3, r3, #30
 80099ae:	d413      	bmi.n	80099d8 <_printf_i+0x22c>
 80099b0:	68e0      	ldr	r0, [r4, #12]
 80099b2:	9b03      	ldr	r3, [sp, #12]
 80099b4:	4298      	cmp	r0, r3
 80099b6:	bfb8      	it	lt
 80099b8:	4618      	movlt	r0, r3
 80099ba:	e7a6      	b.n	800990a <_printf_i+0x15e>
 80099bc:	2301      	movs	r3, #1
 80099be:	4632      	mov	r2, r6
 80099c0:	4649      	mov	r1, r9
 80099c2:	4640      	mov	r0, r8
 80099c4:	47d0      	blx	sl
 80099c6:	3001      	adds	r0, #1
 80099c8:	d09d      	beq.n	8009906 <_printf_i+0x15a>
 80099ca:	3501      	adds	r5, #1
 80099cc:	68e3      	ldr	r3, [r4, #12]
 80099ce:	9903      	ldr	r1, [sp, #12]
 80099d0:	1a5b      	subs	r3, r3, r1
 80099d2:	42ab      	cmp	r3, r5
 80099d4:	dcf2      	bgt.n	80099bc <_printf_i+0x210>
 80099d6:	e7eb      	b.n	80099b0 <_printf_i+0x204>
 80099d8:	2500      	movs	r5, #0
 80099da:	f104 0619 	add.w	r6, r4, #25
 80099de:	e7f5      	b.n	80099cc <_printf_i+0x220>
 80099e0:	0800aa71 	.word	0x0800aa71
 80099e4:	0800aa82 	.word	0x0800aa82

080099e8 <__sflush_r>:
 80099e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80099ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099ee:	0716      	lsls	r6, r2, #28
 80099f0:	4605      	mov	r5, r0
 80099f2:	460c      	mov	r4, r1
 80099f4:	d454      	bmi.n	8009aa0 <__sflush_r+0xb8>
 80099f6:	684b      	ldr	r3, [r1, #4]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	dc02      	bgt.n	8009a02 <__sflush_r+0x1a>
 80099fc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	dd48      	ble.n	8009a94 <__sflush_r+0xac>
 8009a02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009a04:	2e00      	cmp	r6, #0
 8009a06:	d045      	beq.n	8009a94 <__sflush_r+0xac>
 8009a08:	2300      	movs	r3, #0
 8009a0a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009a0e:	682f      	ldr	r7, [r5, #0]
 8009a10:	6a21      	ldr	r1, [r4, #32]
 8009a12:	602b      	str	r3, [r5, #0]
 8009a14:	d030      	beq.n	8009a78 <__sflush_r+0x90>
 8009a16:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009a18:	89a3      	ldrh	r3, [r4, #12]
 8009a1a:	0759      	lsls	r1, r3, #29
 8009a1c:	d505      	bpl.n	8009a2a <__sflush_r+0x42>
 8009a1e:	6863      	ldr	r3, [r4, #4]
 8009a20:	1ad2      	subs	r2, r2, r3
 8009a22:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009a24:	b10b      	cbz	r3, 8009a2a <__sflush_r+0x42>
 8009a26:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009a28:	1ad2      	subs	r2, r2, r3
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	4628      	mov	r0, r5
 8009a2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009a30:	6a21      	ldr	r1, [r4, #32]
 8009a32:	47b0      	blx	r6
 8009a34:	1c43      	adds	r3, r0, #1
 8009a36:	89a3      	ldrh	r3, [r4, #12]
 8009a38:	d106      	bne.n	8009a48 <__sflush_r+0x60>
 8009a3a:	6829      	ldr	r1, [r5, #0]
 8009a3c:	291d      	cmp	r1, #29
 8009a3e:	d82b      	bhi.n	8009a98 <__sflush_r+0xb0>
 8009a40:	4a28      	ldr	r2, [pc, #160]	@ (8009ae4 <__sflush_r+0xfc>)
 8009a42:	40ca      	lsrs	r2, r1
 8009a44:	07d6      	lsls	r6, r2, #31
 8009a46:	d527      	bpl.n	8009a98 <__sflush_r+0xb0>
 8009a48:	2200      	movs	r2, #0
 8009a4a:	6062      	str	r2, [r4, #4]
 8009a4c:	6922      	ldr	r2, [r4, #16]
 8009a4e:	04d9      	lsls	r1, r3, #19
 8009a50:	6022      	str	r2, [r4, #0]
 8009a52:	d504      	bpl.n	8009a5e <__sflush_r+0x76>
 8009a54:	1c42      	adds	r2, r0, #1
 8009a56:	d101      	bne.n	8009a5c <__sflush_r+0x74>
 8009a58:	682b      	ldr	r3, [r5, #0]
 8009a5a:	b903      	cbnz	r3, 8009a5e <__sflush_r+0x76>
 8009a5c:	6560      	str	r0, [r4, #84]	@ 0x54
 8009a5e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a60:	602f      	str	r7, [r5, #0]
 8009a62:	b1b9      	cbz	r1, 8009a94 <__sflush_r+0xac>
 8009a64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009a68:	4299      	cmp	r1, r3
 8009a6a:	d002      	beq.n	8009a72 <__sflush_r+0x8a>
 8009a6c:	4628      	mov	r0, r5
 8009a6e:	f7ff fa9d 	bl	8008fac <_free_r>
 8009a72:	2300      	movs	r3, #0
 8009a74:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a76:	e00d      	b.n	8009a94 <__sflush_r+0xac>
 8009a78:	2301      	movs	r3, #1
 8009a7a:	4628      	mov	r0, r5
 8009a7c:	47b0      	blx	r6
 8009a7e:	4602      	mov	r2, r0
 8009a80:	1c50      	adds	r0, r2, #1
 8009a82:	d1c9      	bne.n	8009a18 <__sflush_r+0x30>
 8009a84:	682b      	ldr	r3, [r5, #0]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d0c6      	beq.n	8009a18 <__sflush_r+0x30>
 8009a8a:	2b1d      	cmp	r3, #29
 8009a8c:	d001      	beq.n	8009a92 <__sflush_r+0xaa>
 8009a8e:	2b16      	cmp	r3, #22
 8009a90:	d11d      	bne.n	8009ace <__sflush_r+0xe6>
 8009a92:	602f      	str	r7, [r5, #0]
 8009a94:	2000      	movs	r0, #0
 8009a96:	e021      	b.n	8009adc <__sflush_r+0xf4>
 8009a98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a9c:	b21b      	sxth	r3, r3
 8009a9e:	e01a      	b.n	8009ad6 <__sflush_r+0xee>
 8009aa0:	690f      	ldr	r7, [r1, #16]
 8009aa2:	2f00      	cmp	r7, #0
 8009aa4:	d0f6      	beq.n	8009a94 <__sflush_r+0xac>
 8009aa6:	0793      	lsls	r3, r2, #30
 8009aa8:	bf18      	it	ne
 8009aaa:	2300      	movne	r3, #0
 8009aac:	680e      	ldr	r6, [r1, #0]
 8009aae:	bf08      	it	eq
 8009ab0:	694b      	ldreq	r3, [r1, #20]
 8009ab2:	1bf6      	subs	r6, r6, r7
 8009ab4:	600f      	str	r7, [r1, #0]
 8009ab6:	608b      	str	r3, [r1, #8]
 8009ab8:	2e00      	cmp	r6, #0
 8009aba:	ddeb      	ble.n	8009a94 <__sflush_r+0xac>
 8009abc:	4633      	mov	r3, r6
 8009abe:	463a      	mov	r2, r7
 8009ac0:	4628      	mov	r0, r5
 8009ac2:	6a21      	ldr	r1, [r4, #32]
 8009ac4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009ac8:	47e0      	blx	ip
 8009aca:	2800      	cmp	r0, #0
 8009acc:	dc07      	bgt.n	8009ade <__sflush_r+0xf6>
 8009ace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ad2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ad6:	f04f 30ff 	mov.w	r0, #4294967295
 8009ada:	81a3      	strh	r3, [r4, #12]
 8009adc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ade:	4407      	add	r7, r0
 8009ae0:	1a36      	subs	r6, r6, r0
 8009ae2:	e7e9      	b.n	8009ab8 <__sflush_r+0xd0>
 8009ae4:	20400001 	.word	0x20400001

08009ae8 <_fflush_r>:
 8009ae8:	b538      	push	{r3, r4, r5, lr}
 8009aea:	690b      	ldr	r3, [r1, #16]
 8009aec:	4605      	mov	r5, r0
 8009aee:	460c      	mov	r4, r1
 8009af0:	b913      	cbnz	r3, 8009af8 <_fflush_r+0x10>
 8009af2:	2500      	movs	r5, #0
 8009af4:	4628      	mov	r0, r5
 8009af6:	bd38      	pop	{r3, r4, r5, pc}
 8009af8:	b118      	cbz	r0, 8009b02 <_fflush_r+0x1a>
 8009afa:	6a03      	ldr	r3, [r0, #32]
 8009afc:	b90b      	cbnz	r3, 8009b02 <_fflush_r+0x1a>
 8009afe:	f7ff f8e1 	bl	8008cc4 <__sinit>
 8009b02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d0f3      	beq.n	8009af2 <_fflush_r+0xa>
 8009b0a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009b0c:	07d0      	lsls	r0, r2, #31
 8009b0e:	d404      	bmi.n	8009b1a <_fflush_r+0x32>
 8009b10:	0599      	lsls	r1, r3, #22
 8009b12:	d402      	bmi.n	8009b1a <_fflush_r+0x32>
 8009b14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b16:	f7ff fa32 	bl	8008f7e <__retarget_lock_acquire_recursive>
 8009b1a:	4628      	mov	r0, r5
 8009b1c:	4621      	mov	r1, r4
 8009b1e:	f7ff ff63 	bl	80099e8 <__sflush_r>
 8009b22:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009b24:	4605      	mov	r5, r0
 8009b26:	07da      	lsls	r2, r3, #31
 8009b28:	d4e4      	bmi.n	8009af4 <_fflush_r+0xc>
 8009b2a:	89a3      	ldrh	r3, [r4, #12]
 8009b2c:	059b      	lsls	r3, r3, #22
 8009b2e:	d4e1      	bmi.n	8009af4 <_fflush_r+0xc>
 8009b30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b32:	f7ff fa25 	bl	8008f80 <__retarget_lock_release_recursive>
 8009b36:	e7dd      	b.n	8009af4 <_fflush_r+0xc>

08009b38 <__swbuf_r>:
 8009b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b3a:	460e      	mov	r6, r1
 8009b3c:	4614      	mov	r4, r2
 8009b3e:	4605      	mov	r5, r0
 8009b40:	b118      	cbz	r0, 8009b4a <__swbuf_r+0x12>
 8009b42:	6a03      	ldr	r3, [r0, #32]
 8009b44:	b90b      	cbnz	r3, 8009b4a <__swbuf_r+0x12>
 8009b46:	f7ff f8bd 	bl	8008cc4 <__sinit>
 8009b4a:	69a3      	ldr	r3, [r4, #24]
 8009b4c:	60a3      	str	r3, [r4, #8]
 8009b4e:	89a3      	ldrh	r3, [r4, #12]
 8009b50:	071a      	lsls	r2, r3, #28
 8009b52:	d501      	bpl.n	8009b58 <__swbuf_r+0x20>
 8009b54:	6923      	ldr	r3, [r4, #16]
 8009b56:	b943      	cbnz	r3, 8009b6a <__swbuf_r+0x32>
 8009b58:	4621      	mov	r1, r4
 8009b5a:	4628      	mov	r0, r5
 8009b5c:	f000 f82a 	bl	8009bb4 <__swsetup_r>
 8009b60:	b118      	cbz	r0, 8009b6a <__swbuf_r+0x32>
 8009b62:	f04f 37ff 	mov.w	r7, #4294967295
 8009b66:	4638      	mov	r0, r7
 8009b68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b6a:	6823      	ldr	r3, [r4, #0]
 8009b6c:	6922      	ldr	r2, [r4, #16]
 8009b6e:	b2f6      	uxtb	r6, r6
 8009b70:	1a98      	subs	r0, r3, r2
 8009b72:	6963      	ldr	r3, [r4, #20]
 8009b74:	4637      	mov	r7, r6
 8009b76:	4283      	cmp	r3, r0
 8009b78:	dc05      	bgt.n	8009b86 <__swbuf_r+0x4e>
 8009b7a:	4621      	mov	r1, r4
 8009b7c:	4628      	mov	r0, r5
 8009b7e:	f7ff ffb3 	bl	8009ae8 <_fflush_r>
 8009b82:	2800      	cmp	r0, #0
 8009b84:	d1ed      	bne.n	8009b62 <__swbuf_r+0x2a>
 8009b86:	68a3      	ldr	r3, [r4, #8]
 8009b88:	3b01      	subs	r3, #1
 8009b8a:	60a3      	str	r3, [r4, #8]
 8009b8c:	6823      	ldr	r3, [r4, #0]
 8009b8e:	1c5a      	adds	r2, r3, #1
 8009b90:	6022      	str	r2, [r4, #0]
 8009b92:	701e      	strb	r6, [r3, #0]
 8009b94:	6962      	ldr	r2, [r4, #20]
 8009b96:	1c43      	adds	r3, r0, #1
 8009b98:	429a      	cmp	r2, r3
 8009b9a:	d004      	beq.n	8009ba6 <__swbuf_r+0x6e>
 8009b9c:	89a3      	ldrh	r3, [r4, #12]
 8009b9e:	07db      	lsls	r3, r3, #31
 8009ba0:	d5e1      	bpl.n	8009b66 <__swbuf_r+0x2e>
 8009ba2:	2e0a      	cmp	r6, #10
 8009ba4:	d1df      	bne.n	8009b66 <__swbuf_r+0x2e>
 8009ba6:	4621      	mov	r1, r4
 8009ba8:	4628      	mov	r0, r5
 8009baa:	f7ff ff9d 	bl	8009ae8 <_fflush_r>
 8009bae:	2800      	cmp	r0, #0
 8009bb0:	d0d9      	beq.n	8009b66 <__swbuf_r+0x2e>
 8009bb2:	e7d6      	b.n	8009b62 <__swbuf_r+0x2a>

08009bb4 <__swsetup_r>:
 8009bb4:	b538      	push	{r3, r4, r5, lr}
 8009bb6:	4b29      	ldr	r3, [pc, #164]	@ (8009c5c <__swsetup_r+0xa8>)
 8009bb8:	4605      	mov	r5, r0
 8009bba:	6818      	ldr	r0, [r3, #0]
 8009bbc:	460c      	mov	r4, r1
 8009bbe:	b118      	cbz	r0, 8009bc8 <__swsetup_r+0x14>
 8009bc0:	6a03      	ldr	r3, [r0, #32]
 8009bc2:	b90b      	cbnz	r3, 8009bc8 <__swsetup_r+0x14>
 8009bc4:	f7ff f87e 	bl	8008cc4 <__sinit>
 8009bc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bcc:	0719      	lsls	r1, r3, #28
 8009bce:	d422      	bmi.n	8009c16 <__swsetup_r+0x62>
 8009bd0:	06da      	lsls	r2, r3, #27
 8009bd2:	d407      	bmi.n	8009be4 <__swsetup_r+0x30>
 8009bd4:	2209      	movs	r2, #9
 8009bd6:	602a      	str	r2, [r5, #0]
 8009bd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8009be0:	81a3      	strh	r3, [r4, #12]
 8009be2:	e033      	b.n	8009c4c <__swsetup_r+0x98>
 8009be4:	0758      	lsls	r0, r3, #29
 8009be6:	d512      	bpl.n	8009c0e <__swsetup_r+0x5a>
 8009be8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009bea:	b141      	cbz	r1, 8009bfe <__swsetup_r+0x4a>
 8009bec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009bf0:	4299      	cmp	r1, r3
 8009bf2:	d002      	beq.n	8009bfa <__swsetup_r+0x46>
 8009bf4:	4628      	mov	r0, r5
 8009bf6:	f7ff f9d9 	bl	8008fac <_free_r>
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	6363      	str	r3, [r4, #52]	@ 0x34
 8009bfe:	89a3      	ldrh	r3, [r4, #12]
 8009c00:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009c04:	81a3      	strh	r3, [r4, #12]
 8009c06:	2300      	movs	r3, #0
 8009c08:	6063      	str	r3, [r4, #4]
 8009c0a:	6923      	ldr	r3, [r4, #16]
 8009c0c:	6023      	str	r3, [r4, #0]
 8009c0e:	89a3      	ldrh	r3, [r4, #12]
 8009c10:	f043 0308 	orr.w	r3, r3, #8
 8009c14:	81a3      	strh	r3, [r4, #12]
 8009c16:	6923      	ldr	r3, [r4, #16]
 8009c18:	b94b      	cbnz	r3, 8009c2e <__swsetup_r+0x7a>
 8009c1a:	89a3      	ldrh	r3, [r4, #12]
 8009c1c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009c20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c24:	d003      	beq.n	8009c2e <__swsetup_r+0x7a>
 8009c26:	4621      	mov	r1, r4
 8009c28:	4628      	mov	r0, r5
 8009c2a:	f000 f8e8 	bl	8009dfe <__smakebuf_r>
 8009c2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c32:	f013 0201 	ands.w	r2, r3, #1
 8009c36:	d00a      	beq.n	8009c4e <__swsetup_r+0x9a>
 8009c38:	2200      	movs	r2, #0
 8009c3a:	60a2      	str	r2, [r4, #8]
 8009c3c:	6962      	ldr	r2, [r4, #20]
 8009c3e:	4252      	negs	r2, r2
 8009c40:	61a2      	str	r2, [r4, #24]
 8009c42:	6922      	ldr	r2, [r4, #16]
 8009c44:	b942      	cbnz	r2, 8009c58 <__swsetup_r+0xa4>
 8009c46:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009c4a:	d1c5      	bne.n	8009bd8 <__swsetup_r+0x24>
 8009c4c:	bd38      	pop	{r3, r4, r5, pc}
 8009c4e:	0799      	lsls	r1, r3, #30
 8009c50:	bf58      	it	pl
 8009c52:	6962      	ldrpl	r2, [r4, #20]
 8009c54:	60a2      	str	r2, [r4, #8]
 8009c56:	e7f4      	b.n	8009c42 <__swsetup_r+0x8e>
 8009c58:	2000      	movs	r0, #0
 8009c5a:	e7f7      	b.n	8009c4c <__swsetup_r+0x98>
 8009c5c:	20000018 	.word	0x20000018

08009c60 <memmove>:
 8009c60:	4288      	cmp	r0, r1
 8009c62:	b510      	push	{r4, lr}
 8009c64:	eb01 0402 	add.w	r4, r1, r2
 8009c68:	d902      	bls.n	8009c70 <memmove+0x10>
 8009c6a:	4284      	cmp	r4, r0
 8009c6c:	4623      	mov	r3, r4
 8009c6e:	d807      	bhi.n	8009c80 <memmove+0x20>
 8009c70:	1e43      	subs	r3, r0, #1
 8009c72:	42a1      	cmp	r1, r4
 8009c74:	d008      	beq.n	8009c88 <memmove+0x28>
 8009c76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009c7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009c7e:	e7f8      	b.n	8009c72 <memmove+0x12>
 8009c80:	4601      	mov	r1, r0
 8009c82:	4402      	add	r2, r0
 8009c84:	428a      	cmp	r2, r1
 8009c86:	d100      	bne.n	8009c8a <memmove+0x2a>
 8009c88:	bd10      	pop	{r4, pc}
 8009c8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009c8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009c92:	e7f7      	b.n	8009c84 <memmove+0x24>

08009c94 <_raise_r>:
 8009c94:	291f      	cmp	r1, #31
 8009c96:	b538      	push	{r3, r4, r5, lr}
 8009c98:	4605      	mov	r5, r0
 8009c9a:	460c      	mov	r4, r1
 8009c9c:	d904      	bls.n	8009ca8 <_raise_r+0x14>
 8009c9e:	2316      	movs	r3, #22
 8009ca0:	6003      	str	r3, [r0, #0]
 8009ca2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ca6:	bd38      	pop	{r3, r4, r5, pc}
 8009ca8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009caa:	b112      	cbz	r2, 8009cb2 <_raise_r+0x1e>
 8009cac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009cb0:	b94b      	cbnz	r3, 8009cc6 <_raise_r+0x32>
 8009cb2:	4628      	mov	r0, r5
 8009cb4:	f000 f830 	bl	8009d18 <_getpid_r>
 8009cb8:	4622      	mov	r2, r4
 8009cba:	4601      	mov	r1, r0
 8009cbc:	4628      	mov	r0, r5
 8009cbe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009cc2:	f000 b817 	b.w	8009cf4 <_kill_r>
 8009cc6:	2b01      	cmp	r3, #1
 8009cc8:	d00a      	beq.n	8009ce0 <_raise_r+0x4c>
 8009cca:	1c59      	adds	r1, r3, #1
 8009ccc:	d103      	bne.n	8009cd6 <_raise_r+0x42>
 8009cce:	2316      	movs	r3, #22
 8009cd0:	6003      	str	r3, [r0, #0]
 8009cd2:	2001      	movs	r0, #1
 8009cd4:	e7e7      	b.n	8009ca6 <_raise_r+0x12>
 8009cd6:	2100      	movs	r1, #0
 8009cd8:	4620      	mov	r0, r4
 8009cda:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009cde:	4798      	blx	r3
 8009ce0:	2000      	movs	r0, #0
 8009ce2:	e7e0      	b.n	8009ca6 <_raise_r+0x12>

08009ce4 <raise>:
 8009ce4:	4b02      	ldr	r3, [pc, #8]	@ (8009cf0 <raise+0xc>)
 8009ce6:	4601      	mov	r1, r0
 8009ce8:	6818      	ldr	r0, [r3, #0]
 8009cea:	f7ff bfd3 	b.w	8009c94 <_raise_r>
 8009cee:	bf00      	nop
 8009cf0:	20000018 	.word	0x20000018

08009cf4 <_kill_r>:
 8009cf4:	b538      	push	{r3, r4, r5, lr}
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	4d06      	ldr	r5, [pc, #24]	@ (8009d14 <_kill_r+0x20>)
 8009cfa:	4604      	mov	r4, r0
 8009cfc:	4608      	mov	r0, r1
 8009cfe:	4611      	mov	r1, r2
 8009d00:	602b      	str	r3, [r5, #0]
 8009d02:	f7fa fa74 	bl	80041ee <_kill>
 8009d06:	1c43      	adds	r3, r0, #1
 8009d08:	d102      	bne.n	8009d10 <_kill_r+0x1c>
 8009d0a:	682b      	ldr	r3, [r5, #0]
 8009d0c:	b103      	cbz	r3, 8009d10 <_kill_r+0x1c>
 8009d0e:	6023      	str	r3, [r4, #0]
 8009d10:	bd38      	pop	{r3, r4, r5, pc}
 8009d12:	bf00      	nop
 8009d14:	200006d0 	.word	0x200006d0

08009d18 <_getpid_r>:
 8009d18:	f7fa ba62 	b.w	80041e0 <_getpid>

08009d1c <_sbrk_r>:
 8009d1c:	b538      	push	{r3, r4, r5, lr}
 8009d1e:	2300      	movs	r3, #0
 8009d20:	4d05      	ldr	r5, [pc, #20]	@ (8009d38 <_sbrk_r+0x1c>)
 8009d22:	4604      	mov	r4, r0
 8009d24:	4608      	mov	r0, r1
 8009d26:	602b      	str	r3, [r5, #0]
 8009d28:	f7fa fae6 	bl	80042f8 <_sbrk>
 8009d2c:	1c43      	adds	r3, r0, #1
 8009d2e:	d102      	bne.n	8009d36 <_sbrk_r+0x1a>
 8009d30:	682b      	ldr	r3, [r5, #0]
 8009d32:	b103      	cbz	r3, 8009d36 <_sbrk_r+0x1a>
 8009d34:	6023      	str	r3, [r4, #0]
 8009d36:	bd38      	pop	{r3, r4, r5, pc}
 8009d38:	200006d0 	.word	0x200006d0

08009d3c <memchr>:
 8009d3c:	4603      	mov	r3, r0
 8009d3e:	b510      	push	{r4, lr}
 8009d40:	b2c9      	uxtb	r1, r1
 8009d42:	4402      	add	r2, r0
 8009d44:	4293      	cmp	r3, r2
 8009d46:	4618      	mov	r0, r3
 8009d48:	d101      	bne.n	8009d4e <memchr+0x12>
 8009d4a:	2000      	movs	r0, #0
 8009d4c:	e003      	b.n	8009d56 <memchr+0x1a>
 8009d4e:	7804      	ldrb	r4, [r0, #0]
 8009d50:	3301      	adds	r3, #1
 8009d52:	428c      	cmp	r4, r1
 8009d54:	d1f6      	bne.n	8009d44 <memchr+0x8>
 8009d56:	bd10      	pop	{r4, pc}

08009d58 <_realloc_r>:
 8009d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d5c:	4607      	mov	r7, r0
 8009d5e:	4614      	mov	r4, r2
 8009d60:	460d      	mov	r5, r1
 8009d62:	b921      	cbnz	r1, 8009d6e <_realloc_r+0x16>
 8009d64:	4611      	mov	r1, r2
 8009d66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d6a:	f7ff b989 	b.w	8009080 <_malloc_r>
 8009d6e:	b92a      	cbnz	r2, 8009d7c <_realloc_r+0x24>
 8009d70:	f7ff f91c 	bl	8008fac <_free_r>
 8009d74:	4625      	mov	r5, r4
 8009d76:	4628      	mov	r0, r5
 8009d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d7c:	f000 f89e 	bl	8009ebc <_malloc_usable_size_r>
 8009d80:	4284      	cmp	r4, r0
 8009d82:	4606      	mov	r6, r0
 8009d84:	d802      	bhi.n	8009d8c <_realloc_r+0x34>
 8009d86:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009d8a:	d8f4      	bhi.n	8009d76 <_realloc_r+0x1e>
 8009d8c:	4621      	mov	r1, r4
 8009d8e:	4638      	mov	r0, r7
 8009d90:	f7ff f976 	bl	8009080 <_malloc_r>
 8009d94:	4680      	mov	r8, r0
 8009d96:	b908      	cbnz	r0, 8009d9c <_realloc_r+0x44>
 8009d98:	4645      	mov	r5, r8
 8009d9a:	e7ec      	b.n	8009d76 <_realloc_r+0x1e>
 8009d9c:	42b4      	cmp	r4, r6
 8009d9e:	4622      	mov	r2, r4
 8009da0:	4629      	mov	r1, r5
 8009da2:	bf28      	it	cs
 8009da4:	4632      	movcs	r2, r6
 8009da6:	f7ff f8ec 	bl	8008f82 <memcpy>
 8009daa:	4629      	mov	r1, r5
 8009dac:	4638      	mov	r0, r7
 8009dae:	f7ff f8fd 	bl	8008fac <_free_r>
 8009db2:	e7f1      	b.n	8009d98 <_realloc_r+0x40>

08009db4 <__swhatbuf_r>:
 8009db4:	b570      	push	{r4, r5, r6, lr}
 8009db6:	460c      	mov	r4, r1
 8009db8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dbc:	4615      	mov	r5, r2
 8009dbe:	2900      	cmp	r1, #0
 8009dc0:	461e      	mov	r6, r3
 8009dc2:	b096      	sub	sp, #88	@ 0x58
 8009dc4:	da0c      	bge.n	8009de0 <__swhatbuf_r+0x2c>
 8009dc6:	89a3      	ldrh	r3, [r4, #12]
 8009dc8:	2100      	movs	r1, #0
 8009dca:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009dce:	bf14      	ite	ne
 8009dd0:	2340      	movne	r3, #64	@ 0x40
 8009dd2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009dd6:	2000      	movs	r0, #0
 8009dd8:	6031      	str	r1, [r6, #0]
 8009dda:	602b      	str	r3, [r5, #0]
 8009ddc:	b016      	add	sp, #88	@ 0x58
 8009dde:	bd70      	pop	{r4, r5, r6, pc}
 8009de0:	466a      	mov	r2, sp
 8009de2:	f000 f849 	bl	8009e78 <_fstat_r>
 8009de6:	2800      	cmp	r0, #0
 8009de8:	dbed      	blt.n	8009dc6 <__swhatbuf_r+0x12>
 8009dea:	9901      	ldr	r1, [sp, #4]
 8009dec:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009df0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009df4:	4259      	negs	r1, r3
 8009df6:	4159      	adcs	r1, r3
 8009df8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009dfc:	e7eb      	b.n	8009dd6 <__swhatbuf_r+0x22>

08009dfe <__smakebuf_r>:
 8009dfe:	898b      	ldrh	r3, [r1, #12]
 8009e00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e02:	079d      	lsls	r5, r3, #30
 8009e04:	4606      	mov	r6, r0
 8009e06:	460c      	mov	r4, r1
 8009e08:	d507      	bpl.n	8009e1a <__smakebuf_r+0x1c>
 8009e0a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009e0e:	6023      	str	r3, [r4, #0]
 8009e10:	6123      	str	r3, [r4, #16]
 8009e12:	2301      	movs	r3, #1
 8009e14:	6163      	str	r3, [r4, #20]
 8009e16:	b003      	add	sp, #12
 8009e18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e1a:	466a      	mov	r2, sp
 8009e1c:	ab01      	add	r3, sp, #4
 8009e1e:	f7ff ffc9 	bl	8009db4 <__swhatbuf_r>
 8009e22:	9f00      	ldr	r7, [sp, #0]
 8009e24:	4605      	mov	r5, r0
 8009e26:	4639      	mov	r1, r7
 8009e28:	4630      	mov	r0, r6
 8009e2a:	f7ff f929 	bl	8009080 <_malloc_r>
 8009e2e:	b948      	cbnz	r0, 8009e44 <__smakebuf_r+0x46>
 8009e30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e34:	059a      	lsls	r2, r3, #22
 8009e36:	d4ee      	bmi.n	8009e16 <__smakebuf_r+0x18>
 8009e38:	f023 0303 	bic.w	r3, r3, #3
 8009e3c:	f043 0302 	orr.w	r3, r3, #2
 8009e40:	81a3      	strh	r3, [r4, #12]
 8009e42:	e7e2      	b.n	8009e0a <__smakebuf_r+0xc>
 8009e44:	89a3      	ldrh	r3, [r4, #12]
 8009e46:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009e4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e4e:	81a3      	strh	r3, [r4, #12]
 8009e50:	9b01      	ldr	r3, [sp, #4]
 8009e52:	6020      	str	r0, [r4, #0]
 8009e54:	b15b      	cbz	r3, 8009e6e <__smakebuf_r+0x70>
 8009e56:	4630      	mov	r0, r6
 8009e58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e5c:	f000 f81e 	bl	8009e9c <_isatty_r>
 8009e60:	b128      	cbz	r0, 8009e6e <__smakebuf_r+0x70>
 8009e62:	89a3      	ldrh	r3, [r4, #12]
 8009e64:	f023 0303 	bic.w	r3, r3, #3
 8009e68:	f043 0301 	orr.w	r3, r3, #1
 8009e6c:	81a3      	strh	r3, [r4, #12]
 8009e6e:	89a3      	ldrh	r3, [r4, #12]
 8009e70:	431d      	orrs	r5, r3
 8009e72:	81a5      	strh	r5, [r4, #12]
 8009e74:	e7cf      	b.n	8009e16 <__smakebuf_r+0x18>
	...

08009e78 <_fstat_r>:
 8009e78:	b538      	push	{r3, r4, r5, lr}
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	4d06      	ldr	r5, [pc, #24]	@ (8009e98 <_fstat_r+0x20>)
 8009e7e:	4604      	mov	r4, r0
 8009e80:	4608      	mov	r0, r1
 8009e82:	4611      	mov	r1, r2
 8009e84:	602b      	str	r3, [r5, #0]
 8009e86:	f7fa fa11 	bl	80042ac <_fstat>
 8009e8a:	1c43      	adds	r3, r0, #1
 8009e8c:	d102      	bne.n	8009e94 <_fstat_r+0x1c>
 8009e8e:	682b      	ldr	r3, [r5, #0]
 8009e90:	b103      	cbz	r3, 8009e94 <_fstat_r+0x1c>
 8009e92:	6023      	str	r3, [r4, #0]
 8009e94:	bd38      	pop	{r3, r4, r5, pc}
 8009e96:	bf00      	nop
 8009e98:	200006d0 	.word	0x200006d0

08009e9c <_isatty_r>:
 8009e9c:	b538      	push	{r3, r4, r5, lr}
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	4d05      	ldr	r5, [pc, #20]	@ (8009eb8 <_isatty_r+0x1c>)
 8009ea2:	4604      	mov	r4, r0
 8009ea4:	4608      	mov	r0, r1
 8009ea6:	602b      	str	r3, [r5, #0]
 8009ea8:	f7fa fa0f 	bl	80042ca <_isatty>
 8009eac:	1c43      	adds	r3, r0, #1
 8009eae:	d102      	bne.n	8009eb6 <_isatty_r+0x1a>
 8009eb0:	682b      	ldr	r3, [r5, #0]
 8009eb2:	b103      	cbz	r3, 8009eb6 <_isatty_r+0x1a>
 8009eb4:	6023      	str	r3, [r4, #0]
 8009eb6:	bd38      	pop	{r3, r4, r5, pc}
 8009eb8:	200006d0 	.word	0x200006d0

08009ebc <_malloc_usable_size_r>:
 8009ebc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ec0:	1f18      	subs	r0, r3, #4
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	bfbc      	itt	lt
 8009ec6:	580b      	ldrlt	r3, [r1, r0]
 8009ec8:	18c0      	addlt	r0, r0, r3
 8009eca:	4770      	bx	lr

08009ecc <_init>:
 8009ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ece:	bf00      	nop
 8009ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ed2:	bc08      	pop	{r3}
 8009ed4:	469e      	mov	lr, r3
 8009ed6:	4770      	bx	lr

08009ed8 <_fini>:
 8009ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eda:	bf00      	nop
 8009edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ede:	bc08      	pop	{r3}
 8009ee0:	469e      	mov	lr, r3
 8009ee2:	4770      	bx	lr
