Full CPU implementation from scratch using ALTERA DE1 SoC FPGA board and QUARTUS II in Verilog

Features:
- 8 bit CPU built from scratch Verilog  using Register File , ALU ,Shifter
- Integrated sub files using instantiation in processor unit and control unit
- Added the  interface of ROM to save instructions and program data
-  Implemented processor instructions (assembly) using micro instructions
-  Input output interface using LEDs , Seven Segment Displays , switches and push button

Block diagram of system is in the file "Block Diagram.jpg"
