# I2C_Verification
•	Created a test plan with diverse verification methods: testing, functional coverage, code coverage, and assertions. <br>
•	Developed a class-based layered testbench architecture with agent, river, monitor, generator, and coverage components. <br>
•	Designed an I2C slave Bus Functional Model (BFM) for  interaction with I2C master DUT, supporting the full test plan. <br>

