

================================================================
== Vivado HLS Report for 'Block_edgeblock_exit'
================================================================
* Date:           Mon Aug 22 00:40:08 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        axi_ii_1
* Solution:       example_par_1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.722 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1599|     1599| 7.995 us | 7.995 us |  1599|  1599|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1   |      121|      121|         3|          1|          1|   120|    yes   |
        |- Loop 2   |      121|      121|         3|          1|          1|   120|    yes   |
        |- Loop 3   |      121|      121|         3|          1|          1|   120|    yes   |
        |- Loop 4   |      121|      121|         3|          1|          1|   120|    yes   |
        |- Loop 5   |      121|      121|         3|          1|          1|   120|    yes   |
        |- Loop 6   |      121|      121|         3|          1|          1|   120|    yes   |
        |- Loop 7   |      121|      121|         3|          1|          1|   120|    yes   |
        |- Loop 8   |      121|      121|         3|          1|          1|   120|    yes   |
        |- Loop 9   |      121|      121|         3|          1|          1|   120|    yes   |
        |- Loop 10  |      121|      121|         3|          1|          1|   120|    yes   |
        |- Loop 11  |      121|      121|         3|          1|          1|   120|    yes   |
        |- Loop 12  |      121|      121|         3|          1|          1|   120|    yes   |
        |- Loop 13  |      121|      121|         3|          1|          1|   120|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      368|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      606|    -|
|Register             |        -|      -|      184|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      184|      974|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |add_ln220_10_fu_719_p2      |     +    |      0|  0|   7|           7|           1|
    |add_ln220_11_fu_741_p2      |     +    |      0|  0|   7|           7|           1|
    |add_ln220_12_fu_763_p2      |     +    |      0|  0|   7|           7|           1|
    |add_ln220_1_fu_521_p2       |     +    |      0|  0|   7|           7|           1|
    |add_ln220_2_fu_543_p2       |     +    |      0|  0|   7|           7|           1|
    |add_ln220_3_fu_565_p2       |     +    |      0|  0|   7|           7|           1|
    |add_ln220_4_fu_587_p2       |     +    |      0|  0|   7|           7|           1|
    |add_ln220_5_fu_609_p2       |     +    |      0|  0|   7|           7|           1|
    |add_ln220_6_fu_631_p2       |     +    |      0|  0|   7|           7|           1|
    |add_ln220_7_fu_653_p2       |     +    |      0|  0|   7|           7|           1|
    |add_ln220_8_fu_675_p2       |     +    |      0|  0|   7|           7|           1|
    |add_ln220_9_fu_697_p2       |     +    |      0|  0|   7|           7|           1|
    |add_ln220_fu_499_p2         |     +    |      0|  0|   7|           7|           1|
    |ap_block_state11_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state27_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state31_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state32_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state35_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state36_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state39_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state40_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state43_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state44_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state47_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state48_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state51_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state52_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_io          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln220_10_fu_713_p2     |   icmp   |      0|  0|  11|           7|           5|
    |icmp_ln220_11_fu_735_p2     |   icmp   |      0|  0|  11|           7|           5|
    |icmp_ln220_12_fu_757_p2     |   icmp   |      0|  0|  11|           7|           5|
    |icmp_ln220_1_fu_515_p2      |   icmp   |      0|  0|  11|           7|           5|
    |icmp_ln220_2_fu_537_p2      |   icmp   |      0|  0|  11|           7|           5|
    |icmp_ln220_3_fu_559_p2      |   icmp   |      0|  0|  11|           7|           5|
    |icmp_ln220_4_fu_581_p2      |   icmp   |      0|  0|  11|           7|           5|
    |icmp_ln220_5_fu_603_p2      |   icmp   |      0|  0|  11|           7|           5|
    |icmp_ln220_6_fu_625_p2      |   icmp   |      0|  0|  11|           7|           5|
    |icmp_ln220_7_fu_647_p2      |   icmp   |      0|  0|  11|           7|           5|
    |icmp_ln220_8_fu_669_p2      |   icmp   |      0|  0|  11|           7|           5|
    |icmp_ln220_9_fu_691_p2      |   icmp   |      0|  0|  11|           7|           5|
    |icmp_ln220_fu_493_p2        |   icmp   |      0|  0|  11|           7|           5|
    |ap_block_pp0_stage0_11001   |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp10_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp11_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp12_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001   |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001   |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001   |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001   |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001   |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp6_stage0_11001   |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp7_stage0_11001   |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp8_stage0_11001   |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp9_stage0_11001   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state53            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp10              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp11              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp12              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp6               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp7               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp8               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp9               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1     |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp10_iter1    |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp11_iter1    |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp12_iter1    |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1     |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1     |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1     |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1     |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1     |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1     |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp7_iter1     |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp8_iter1     |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp9_iter1     |    xor   |      0|  0|   2|           2|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 368|         262|         158|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  129|         28|    1|         28|
    |ap_done                           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp10_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp10_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp11_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp11_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp12_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp12_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp9_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp9_iter2           |    9|          2|    1|          2|
    |i70_0_0_0_reg_350                 |    9|          2|    7|         14|
    |i70_0_0_10_reg_460                |    9|          2|    7|         14|
    |i70_0_0_11_reg_471                |    9|          2|    7|         14|
    |i70_0_0_12_reg_482                |    9|          2|    7|         14|
    |i70_0_0_1_reg_361                 |    9|          2|    7|         14|
    |i70_0_0_2_reg_372                 |    9|          2|    7|         14|
    |i70_0_0_3_reg_383                 |    9|          2|    7|         14|
    |i70_0_0_4_reg_394                 |    9|          2|    7|         14|
    |i70_0_0_5_reg_405                 |    9|          2|    7|         14|
    |i70_0_0_6_reg_416                 |    9|          2|    7|         14|
    |i70_0_0_7_reg_427                 |    9|          2|    7|         14|
    |i70_0_0_8_reg_438                 |    9|          2|    7|         14|
    |i70_0_0_9_reg_449                 |    9|          2|    7|         14|
    |layer11_out_s_0_V_V_TDATA_blk_n   |    9|          2|    1|          2|
    |layer11_out_s_10_V_V_TDATA_blk_n  |    9|          2|    1|          2|
    |layer11_out_s_11_V_V_TDATA_blk_n  |    9|          2|    1|          2|
    |layer11_out_s_12_V_V_TDATA_blk_n  |    9|          2|    1|          2|
    |layer11_out_s_1_V_V_TDATA_blk_n   |    9|          2|    1|          2|
    |layer11_out_s_2_V_V_TDATA_blk_n   |    9|          2|    1|          2|
    |layer11_out_s_3_V_V_TDATA_blk_n   |    9|          2|    1|          2|
    |layer11_out_s_4_V_V_TDATA_blk_n   |    9|          2|    1|          2|
    |layer11_out_s_5_V_V_TDATA_blk_n   |    9|          2|    1|          2|
    |layer11_out_s_6_V_V_TDATA_blk_n   |    9|          2|    1|          2|
    |layer11_out_s_7_V_V_TDATA_blk_n   |    9|          2|    1|          2|
    |layer11_out_s_8_V_V_TDATA_blk_n   |    9|          2|    1|          2|
    |layer11_out_s_9_V_V_TDATA_blk_n   |    9|          2|    1|          2|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  606|        134|  132|        290|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  27|   0|   27|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp10_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp10_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp10_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp11_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp11_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp11_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp12_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp12_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp12_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter2                |   1|   0|    1|          0|
    |i70_0_0_0_reg_350                      |   7|   0|    7|          0|
    |i70_0_0_10_reg_460                     |   7|   0|    7|          0|
    |i70_0_0_11_reg_471                     |   7|   0|    7|          0|
    |i70_0_0_12_reg_482                     |   7|   0|    7|          0|
    |i70_0_0_1_reg_361                      |   7|   0|    7|          0|
    |i70_0_0_2_reg_372                      |   7|   0|    7|          0|
    |i70_0_0_3_reg_383                      |   7|   0|    7|          0|
    |i70_0_0_4_reg_394                      |   7|   0|    7|          0|
    |i70_0_0_5_reg_405                      |   7|   0|    7|          0|
    |i70_0_0_6_reg_416                      |   7|   0|    7|          0|
    |i70_0_0_7_reg_427                      |   7|   0|    7|          0|
    |i70_0_0_8_reg_438                      |   7|   0|    7|          0|
    |i70_0_0_9_reg_449                      |   7|   0|    7|          0|
    |icmp_ln220_10_reg_969                  |   1|   0|    1|          0|
    |icmp_ln220_10_reg_969_pp10_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln220_11_reg_988                  |   1|   0|    1|          0|
    |icmp_ln220_11_reg_988_pp11_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln220_12_reg_1007                 |   1|   0|    1|          0|
    |icmp_ln220_12_reg_1007_pp12_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln220_1_reg_798                   |   1|   0|    1|          0|
    |icmp_ln220_1_reg_798_pp1_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln220_2_reg_817                   |   1|   0|    1|          0|
    |icmp_ln220_2_reg_817_pp2_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln220_3_reg_836                   |   1|   0|    1|          0|
    |icmp_ln220_3_reg_836_pp3_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln220_4_reg_855                   |   1|   0|    1|          0|
    |icmp_ln220_4_reg_855_pp4_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln220_5_reg_874                   |   1|   0|    1|          0|
    |icmp_ln220_5_reg_874_pp5_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln220_6_reg_893                   |   1|   0|    1|          0|
    |icmp_ln220_6_reg_893_pp6_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln220_7_reg_912                   |   1|   0|    1|          0|
    |icmp_ln220_7_reg_912_pp7_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln220_8_reg_931                   |   1|   0|    1|          0|
    |icmp_ln220_8_reg_931_pp8_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln220_9_reg_950                   |   1|   0|    1|          0|
    |icmp_ln220_9_reg_950_pp9_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln220_reg_779                     |   1|   0|    1|          0|
    |icmp_ln220_reg_779_pp0_iter1_reg       |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 184|   0|  184|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | Block_edgeblock.exit | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | Block_edgeblock.exit | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | Block_edgeblock.exit | return value |
|ap_done                      | out |    1| ap_ctrl_hs | Block_edgeblock.exit | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | Block_edgeblock.exit | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | Block_edgeblock.exit | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | Block_edgeblock.exit | return value |
|layer11_out_0_address0       | out |    7|  ap_memory |     layer11_out_0    |     array    |
|layer11_out_0_ce0            | out |    1|  ap_memory |     layer11_out_0    |     array    |
|layer11_out_0_q0             |  in |    7|  ap_memory |     layer11_out_0    |     array    |
|layer11_out_s_0_V_V_TDATA    | out |   16|    axis    |  layer11_out_s_0_V_V |    pointer   |
|layer11_out_s_0_V_V_TVALID   | out |    1|    axis    |  layer11_out_s_0_V_V |    pointer   |
|layer11_out_s_0_V_V_TREADY   |  in |    1|    axis    |  layer11_out_s_0_V_V |    pointer   |
|layer11_out_1_address0       | out |    7|  ap_memory |     layer11_out_1    |     array    |
|layer11_out_1_ce0            | out |    1|  ap_memory |     layer11_out_1    |     array    |
|layer11_out_1_q0             |  in |    7|  ap_memory |     layer11_out_1    |     array    |
|layer11_out_s_1_V_V_TDATA    | out |   16|    axis    |  layer11_out_s_1_V_V |    pointer   |
|layer11_out_s_1_V_V_TVALID   | out |    1|    axis    |  layer11_out_s_1_V_V |    pointer   |
|layer11_out_s_1_V_V_TREADY   |  in |    1|    axis    |  layer11_out_s_1_V_V |    pointer   |
|layer11_out_2_address0       | out |    7|  ap_memory |     layer11_out_2    |     array    |
|layer11_out_2_ce0            | out |    1|  ap_memory |     layer11_out_2    |     array    |
|layer11_out_2_q0             |  in |    7|  ap_memory |     layer11_out_2    |     array    |
|layer11_out_s_2_V_V_TDATA    | out |   16|    axis    |  layer11_out_s_2_V_V |    pointer   |
|layer11_out_s_2_V_V_TVALID   | out |    1|    axis    |  layer11_out_s_2_V_V |    pointer   |
|layer11_out_s_2_V_V_TREADY   |  in |    1|    axis    |  layer11_out_s_2_V_V |    pointer   |
|layer11_out_3_address0       | out |    7|  ap_memory |     layer11_out_3    |     array    |
|layer11_out_3_ce0            | out |    1|  ap_memory |     layer11_out_3    |     array    |
|layer11_out_3_q0             |  in |    7|  ap_memory |     layer11_out_3    |     array    |
|layer11_out_s_3_V_V_TDATA    | out |   16|    axis    |  layer11_out_s_3_V_V |    pointer   |
|layer11_out_s_3_V_V_TVALID   | out |    1|    axis    |  layer11_out_s_3_V_V |    pointer   |
|layer11_out_s_3_V_V_TREADY   |  in |    1|    axis    |  layer11_out_s_3_V_V |    pointer   |
|layer11_out_4_address0       | out |    7|  ap_memory |     layer11_out_4    |     array    |
|layer11_out_4_ce0            | out |    1|  ap_memory |     layer11_out_4    |     array    |
|layer11_out_4_q0             |  in |    7|  ap_memory |     layer11_out_4    |     array    |
|layer11_out_s_4_V_V_TDATA    | out |   16|    axis    |  layer11_out_s_4_V_V |    pointer   |
|layer11_out_s_4_V_V_TVALID   | out |    1|    axis    |  layer11_out_s_4_V_V |    pointer   |
|layer11_out_s_4_V_V_TREADY   |  in |    1|    axis    |  layer11_out_s_4_V_V |    pointer   |
|layer11_out_5_address0       | out |    7|  ap_memory |     layer11_out_5    |     array    |
|layer11_out_5_ce0            | out |    1|  ap_memory |     layer11_out_5    |     array    |
|layer11_out_5_q0             |  in |    7|  ap_memory |     layer11_out_5    |     array    |
|layer11_out_s_5_V_V_TDATA    | out |   16|    axis    |  layer11_out_s_5_V_V |    pointer   |
|layer11_out_s_5_V_V_TVALID   | out |    1|    axis    |  layer11_out_s_5_V_V |    pointer   |
|layer11_out_s_5_V_V_TREADY   |  in |    1|    axis    |  layer11_out_s_5_V_V |    pointer   |
|layer11_out_6_address0       | out |    7|  ap_memory |     layer11_out_6    |     array    |
|layer11_out_6_ce0            | out |    1|  ap_memory |     layer11_out_6    |     array    |
|layer11_out_6_q0             |  in |    7|  ap_memory |     layer11_out_6    |     array    |
|layer11_out_s_6_V_V_TDATA    | out |   16|    axis    |  layer11_out_s_6_V_V |    pointer   |
|layer11_out_s_6_V_V_TVALID   | out |    1|    axis    |  layer11_out_s_6_V_V |    pointer   |
|layer11_out_s_6_V_V_TREADY   |  in |    1|    axis    |  layer11_out_s_6_V_V |    pointer   |
|layer11_out_7_address0       | out |    7|  ap_memory |     layer11_out_7    |     array    |
|layer11_out_7_ce0            | out |    1|  ap_memory |     layer11_out_7    |     array    |
|layer11_out_7_q0             |  in |    7|  ap_memory |     layer11_out_7    |     array    |
|layer11_out_s_7_V_V_TDATA    | out |   16|    axis    |  layer11_out_s_7_V_V |    pointer   |
|layer11_out_s_7_V_V_TVALID   | out |    1|    axis    |  layer11_out_s_7_V_V |    pointer   |
|layer11_out_s_7_V_V_TREADY   |  in |    1|    axis    |  layer11_out_s_7_V_V |    pointer   |
|layer11_out_8_address0       | out |    7|  ap_memory |     layer11_out_8    |     array    |
|layer11_out_8_ce0            | out |    1|  ap_memory |     layer11_out_8    |     array    |
|layer11_out_8_q0             |  in |    7|  ap_memory |     layer11_out_8    |     array    |
|layer11_out_s_8_V_V_TDATA    | out |   16|    axis    |  layer11_out_s_8_V_V |    pointer   |
|layer11_out_s_8_V_V_TVALID   | out |    1|    axis    |  layer11_out_s_8_V_V |    pointer   |
|layer11_out_s_8_V_V_TREADY   |  in |    1|    axis    |  layer11_out_s_8_V_V |    pointer   |
|layer11_out_9_address0       | out |    7|  ap_memory |     layer11_out_9    |     array    |
|layer11_out_9_ce0            | out |    1|  ap_memory |     layer11_out_9    |     array    |
|layer11_out_9_q0             |  in |    7|  ap_memory |     layer11_out_9    |     array    |
|layer11_out_s_9_V_V_TDATA    | out |   16|    axis    |  layer11_out_s_9_V_V |    pointer   |
|layer11_out_s_9_V_V_TVALID   | out |    1|    axis    |  layer11_out_s_9_V_V |    pointer   |
|layer11_out_s_9_V_V_TREADY   |  in |    1|    axis    |  layer11_out_s_9_V_V |    pointer   |
|layer11_out_10_address0      | out |    7|  ap_memory |    layer11_out_10    |     array    |
|layer11_out_10_ce0           | out |    1|  ap_memory |    layer11_out_10    |     array    |
|layer11_out_10_q0            |  in |    7|  ap_memory |    layer11_out_10    |     array    |
|layer11_out_s_10_V_V_TDATA   | out |   16|    axis    | layer11_out_s_10_V_V |    pointer   |
|layer11_out_s_10_V_V_TVALID  | out |    1|    axis    | layer11_out_s_10_V_V |    pointer   |
|layer11_out_s_10_V_V_TREADY  |  in |    1|    axis    | layer11_out_s_10_V_V |    pointer   |
|layer11_out_11_address0      | out |    7|  ap_memory |    layer11_out_11    |     array    |
|layer11_out_11_ce0           | out |    1|  ap_memory |    layer11_out_11    |     array    |
|layer11_out_11_q0            |  in |    7|  ap_memory |    layer11_out_11    |     array    |
|layer11_out_s_11_V_V_TDATA   | out |   16|    axis    | layer11_out_s_11_V_V |    pointer   |
|layer11_out_s_11_V_V_TVALID  | out |    1|    axis    | layer11_out_s_11_V_V |    pointer   |
|layer11_out_s_11_V_V_TREADY  |  in |    1|    axis    | layer11_out_s_11_V_V |    pointer   |
|layer11_out_12_address0      | out |    7|  ap_memory |    layer11_out_12    |     array    |
|layer11_out_12_ce0           | out |    1|  ap_memory |    layer11_out_12    |     array    |
|layer11_out_12_q0            |  in |    7|  ap_memory |    layer11_out_12    |     array    |
|layer11_out_s_12_V_V_TDATA   | out |   16|    axis    | layer11_out_s_12_V_V |    pointer   |
|layer11_out_s_12_V_V_TVALID  | out |    1|    axis    | layer11_out_s_12_V_V |    pointer   |
|layer11_out_s_12_V_V_TREADY  |  in |    1|    axis    | layer11_out_s_12_V_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 3
  * Pipeline-10: initiation interval (II) = 1, depth = 3
  * Pipeline-11: initiation interval (II) = 1, depth = 3
  * Pipeline-12: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 13
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 6 7 8 }
  Pipeline-2 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-3 : II = 1, D = 3, States = { 14 15 16 }
  Pipeline-4 : II = 1, D = 3, States = { 18 19 20 }
  Pipeline-5 : II = 1, D = 3, States = { 22 23 24 }
  Pipeline-6 : II = 1, D = 3, States = { 26 27 28 }
  Pipeline-7 : II = 1, D = 3, States = { 30 31 32 }
  Pipeline-8 : II = 1, D = 3, States = { 34 35 36 }
  Pipeline-9 : II = 1, D = 3, States = { 38 39 40 }
  Pipeline-10 : II = 1, D = 3, States = { 42 43 44 }
  Pipeline-11 : II = 1, D = 3, States = { 46 47 48 }
  Pipeline-12 : II = 1, D = 3, States = { 50 51 52 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 17 15 
15 --> 16 
16 --> 14 
17 --> 18 
18 --> 21 19 
19 --> 20 
20 --> 18 
21 --> 22 
22 --> 25 23 
23 --> 24 
24 --> 22 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 30 
30 --> 33 31 
31 --> 32 
32 --> 30 
33 --> 34 
34 --> 37 35 
35 --> 36 
36 --> 34 
37 --> 38 
38 --> 41 39 
39 --> 40 
40 --> 38 
41 --> 42 
42 --> 45 43 
43 --> 44 
44 --> 42 
45 --> 46 
46 --> 49 47 
47 --> 48 
48 --> 46 
49 --> 50 
50 --> 53 51 
51 --> 52 
52 --> 50 
53 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_12_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_11_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_10_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_9_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_8_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_7_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_6_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_5_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_4_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_3_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_2_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_1_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_0_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [example.cpp:218]   --->   Operation 67 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.60ns)   --->   "br label %0" [example.cpp:220]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.72>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%i70_0_0_0 = phi i7 [ 0, %hls_label_10_begin ], [ %add_ln220, %hls_label_11 ]" [example.cpp:220]   --->   Operation 69 'phi' 'i70_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.59ns)   --->   "%icmp_ln220 = icmp eq i7 %i70_0_0_0, -8" [example.cpp:220]   --->   Operation 70 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 71 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.40ns)   --->   "%add_ln220 = add i7 %i70_0_0_0, 1" [example.cpp:220]   --->   Operation 72 'add' 'add_ln220' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220, label %hls_label_10, label %hls_label_11" [example.cpp:220]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i7 %i70_0_0_0 to i64" [example.cpp:222]   --->   Operation 74 'zext' 'zext_ln222' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%layer11_out_0_addr = getelementptr [120 x i7]* %layer11_out_0, i64 0, i64 %zext_ln222" [example.cpp:222]   --->   Operation 75 'getelementptr' 'layer11_out_0_addr' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (0.62ns)   --->   "%layer11_out_0_load = load i7* %layer11_out_0_addr, align 1" [example.cpp:222]   --->   Operation 76 'load' 'layer11_out_0_load' <Predicate = (!icmp_ln220)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>

State 3 <SV = 2> <Delay = 0.62>
ST_3 : Operation 77 [1/2] (0.62ns)   --->   "%layer11_out_0_load = load i7* %layer11_out_0_addr, align 1" [example.cpp:222]   --->   Operation 77 'load' 'layer11_out_0_load' <Predicate = (!icmp_ln220)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i7 %layer11_out_0_load to i16" [example.cpp:222]   --->   Operation 78 'zext' 'zext_ln177' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_0_V_V, i16 %zext_ln177)" [example.cpp:222]   --->   Operation 79 'write' <Predicate = (!icmp_ln220)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [example.cpp:220]   --->   Operation 80 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:221]   --->   Operation 81 'specpipeline' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_4 : Operation 82 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_0_V_V, i16 %zext_ln177)" [example.cpp:222]   --->   Operation 82 'write' <Predicate = (!icmp_ln220)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%empty_234 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_6)" [example.cpp:223]   --->   Operation 83 'specregionend' 'empty_234' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:220]   --->   Operation 84 'br' <Predicate = (!icmp_ln220)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.60>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_235 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_s)" [example.cpp:224]   --->   Operation 85 'specregionend' 'empty_235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [example.cpp:218]   --->   Operation 86 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.60ns)   --->   "br label %1" [example.cpp:220]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.60>

State 6 <SV = 3> <Delay = 0.72>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%i70_0_0_1 = phi i7 [ 0, %hls_label_10 ], [ %add_ln220_1, %hls_label_111 ]" [example.cpp:220]   --->   Operation 88 'phi' 'i70_0_0_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.59ns)   --->   "%icmp_ln220_1 = icmp eq i7 %i70_0_0_1, -8" [example.cpp:220]   --->   Operation 89 'icmp' 'icmp_ln220_1' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%empty_236 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 90 'speclooptripcount' 'empty_236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.40ns)   --->   "%add_ln220_1 = add i7 %i70_0_0_1, 1" [example.cpp:220]   --->   Operation 91 'add' 'add_ln220_1' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220_1, label %hls_label_101, label %hls_label_111" [example.cpp:220]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln222_1 = zext i7 %i70_0_0_1 to i64" [example.cpp:222]   --->   Operation 93 'zext' 'zext_ln222_1' <Predicate = (!icmp_ln220_1)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%layer11_out_1_addr = getelementptr [120 x i7]* %layer11_out_1, i64 0, i64 %zext_ln222_1" [example.cpp:222]   --->   Operation 94 'getelementptr' 'layer11_out_1_addr' <Predicate = (!icmp_ln220_1)> <Delay = 0.00>
ST_6 : Operation 95 [2/2] (0.62ns)   --->   "%layer11_out_1_load = load i7* %layer11_out_1_addr, align 1" [example.cpp:222]   --->   Operation 95 'load' 'layer11_out_1_load' <Predicate = (!icmp_ln220_1)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>

State 7 <SV = 4> <Delay = 0.62>
ST_7 : Operation 96 [1/2] (0.62ns)   --->   "%layer11_out_1_load = load i7* %layer11_out_1_addr, align 1" [example.cpp:222]   --->   Operation 96 'load' 'layer11_out_1_load' <Predicate = (!icmp_ln220_1)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i7 %layer11_out_1_load to i16" [example.cpp:222]   --->   Operation 97 'zext' 'zext_ln177_1' <Predicate = (!icmp_ln220_1)> <Delay = 0.00>
ST_7 : Operation 98 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_1_V_V, i16 %zext_ln177_1)" [example.cpp:222]   --->   Operation 98 'write' <Predicate = (!icmp_ln220_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [example.cpp:220]   --->   Operation 99 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln220_1)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:221]   --->   Operation 100 'specpipeline' <Predicate = (!icmp_ln220_1)> <Delay = 0.00>
ST_8 : Operation 101 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_1_V_V, i16 %zext_ln177_1)" [example.cpp:222]   --->   Operation 101 'write' <Predicate = (!icmp_ln220_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%empty_237 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_8)" [example.cpp:223]   --->   Operation 102 'specregionend' 'empty_237' <Predicate = (!icmp_ln220_1)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "br label %1" [example.cpp:220]   --->   Operation 103 'br' <Predicate = (!icmp_ln220_1)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.60>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%empty_238 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_5)" [example.cpp:224]   --->   Operation 104 'specregionend' 'empty_238' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [example.cpp:218]   --->   Operation 105 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.60ns)   --->   "br label %2" [example.cpp:220]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.60>

State 10 <SV = 5> <Delay = 0.72>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%i70_0_0_2 = phi i7 [ 0, %hls_label_101 ], [ %add_ln220_2, %hls_label_112 ]" [example.cpp:220]   --->   Operation 107 'phi' 'i70_0_0_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.59ns)   --->   "%icmp_ln220_2 = icmp eq i7 %i70_0_0_2, -8" [example.cpp:220]   --->   Operation 108 'icmp' 'icmp_ln220_2' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%empty_239 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 109 'speclooptripcount' 'empty_239' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.40ns)   --->   "%add_ln220_2 = add i7 %i70_0_0_2, 1" [example.cpp:220]   --->   Operation 110 'add' 'add_ln220_2' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220_2, label %hls_label_102, label %hls_label_112" [example.cpp:220]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln222_2 = zext i7 %i70_0_0_2 to i64" [example.cpp:222]   --->   Operation 112 'zext' 'zext_ln222_2' <Predicate = (!icmp_ln220_2)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%layer11_out_2_addr = getelementptr [120 x i7]* %layer11_out_2, i64 0, i64 %zext_ln222_2" [example.cpp:222]   --->   Operation 113 'getelementptr' 'layer11_out_2_addr' <Predicate = (!icmp_ln220_2)> <Delay = 0.00>
ST_10 : Operation 114 [2/2] (0.62ns)   --->   "%layer11_out_2_load = load i7* %layer11_out_2_addr, align 1" [example.cpp:222]   --->   Operation 114 'load' 'layer11_out_2_load' <Predicate = (!icmp_ln220_2)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>

State 11 <SV = 6> <Delay = 0.62>
ST_11 : Operation 115 [1/2] (0.62ns)   --->   "%layer11_out_2_load = load i7* %layer11_out_2_addr, align 1" [example.cpp:222]   --->   Operation 115 'load' 'layer11_out_2_load' <Predicate = (!icmp_ln220_2)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln177_2 = zext i7 %layer11_out_2_load to i16" [example.cpp:222]   --->   Operation 116 'zext' 'zext_ln177_2' <Predicate = (!icmp_ln220_2)> <Delay = 0.00>
ST_11 : Operation 117 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_2_V_V, i16 %zext_ln177_2)" [example.cpp:222]   --->   Operation 117 'write' <Predicate = (!icmp_ln220_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [example.cpp:220]   --->   Operation 118 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln220_2)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:221]   --->   Operation 119 'specpipeline' <Predicate = (!icmp_ln220_2)> <Delay = 0.00>
ST_12 : Operation 120 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_2_V_V, i16 %zext_ln177_2)" [example.cpp:222]   --->   Operation 120 'write' <Predicate = (!icmp_ln220_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%empty_240 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_1)" [example.cpp:223]   --->   Operation 121 'specregionend' 'empty_240' <Predicate = (!icmp_ln220_2)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "br label %2" [example.cpp:220]   --->   Operation 122 'br' <Predicate = (!icmp_ln220_2)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 0.60>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%empty_241 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_7)" [example.cpp:224]   --->   Operation 123 'specregionend' 'empty_241' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [example.cpp:218]   --->   Operation 124 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.60ns)   --->   "br label %3" [example.cpp:220]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.60>

State 14 <SV = 7> <Delay = 0.72>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%i70_0_0_3 = phi i7 [ 0, %hls_label_102 ], [ %add_ln220_3, %hls_label_113 ]" [example.cpp:220]   --->   Operation 126 'phi' 'i70_0_0_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.59ns)   --->   "%icmp_ln220_3 = icmp eq i7 %i70_0_0_3, -8" [example.cpp:220]   --->   Operation 127 'icmp' 'icmp_ln220_3' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%empty_242 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 128 'speclooptripcount' 'empty_242' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.40ns)   --->   "%add_ln220_3 = add i7 %i70_0_0_3, 1" [example.cpp:220]   --->   Operation 129 'add' 'add_ln220_3' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220_3, label %hls_label_103, label %hls_label_113" [example.cpp:220]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln222_3 = zext i7 %i70_0_0_3 to i64" [example.cpp:222]   --->   Operation 131 'zext' 'zext_ln222_3' <Predicate = (!icmp_ln220_3)> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%layer11_out_3_addr = getelementptr [120 x i7]* %layer11_out_3, i64 0, i64 %zext_ln222_3" [example.cpp:222]   --->   Operation 132 'getelementptr' 'layer11_out_3_addr' <Predicate = (!icmp_ln220_3)> <Delay = 0.00>
ST_14 : Operation 133 [2/2] (0.62ns)   --->   "%layer11_out_3_load = load i7* %layer11_out_3_addr, align 1" [example.cpp:222]   --->   Operation 133 'load' 'layer11_out_3_load' <Predicate = (!icmp_ln220_3)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>

State 15 <SV = 8> <Delay = 0.62>
ST_15 : Operation 134 [1/2] (0.62ns)   --->   "%layer11_out_3_load = load i7* %layer11_out_3_addr, align 1" [example.cpp:222]   --->   Operation 134 'load' 'layer11_out_3_load' <Predicate = (!icmp_ln220_3)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln177_3 = zext i7 %layer11_out_3_load to i16" [example.cpp:222]   --->   Operation 135 'zext' 'zext_ln177_3' <Predicate = (!icmp_ln220_3)> <Delay = 0.00>
ST_15 : Operation 136 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_3_V_V, i16 %zext_ln177_3)" [example.cpp:222]   --->   Operation 136 'write' <Predicate = (!icmp_ln220_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 16 <SV = 9> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [example.cpp:220]   --->   Operation 137 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln220_3)> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:221]   --->   Operation 138 'specpipeline' <Predicate = (!icmp_ln220_3)> <Delay = 0.00>
ST_16 : Operation 139 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_3_V_V, i16 %zext_ln177_3)" [example.cpp:222]   --->   Operation 139 'write' <Predicate = (!icmp_ln220_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%empty_243 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_3)" [example.cpp:223]   --->   Operation 140 'specregionend' 'empty_243' <Predicate = (!icmp_ln220_3)> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "br label %3" [example.cpp:220]   --->   Operation 141 'br' <Predicate = (!icmp_ln220_3)> <Delay = 0.00>

State 17 <SV = 8> <Delay = 0.60>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%empty_244 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_9)" [example.cpp:224]   --->   Operation 142 'specregionend' 'empty_244' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [example.cpp:218]   --->   Operation 143 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.60ns)   --->   "br label %4" [example.cpp:220]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.60>

State 18 <SV = 9> <Delay = 0.72>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%i70_0_0_4 = phi i7 [ 0, %hls_label_103 ], [ %add_ln220_4, %hls_label_114 ]" [example.cpp:220]   --->   Operation 145 'phi' 'i70_0_0_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.59ns)   --->   "%icmp_ln220_4 = icmp eq i7 %i70_0_0_4, -8" [example.cpp:220]   --->   Operation 146 'icmp' 'icmp_ln220_4' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%empty_245 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 147 'speclooptripcount' 'empty_245' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.40ns)   --->   "%add_ln220_4 = add i7 %i70_0_0_4, 1" [example.cpp:220]   --->   Operation 148 'add' 'add_ln220_4' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220_4, label %hls_label_104, label %hls_label_114" [example.cpp:220]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln222_4 = zext i7 %i70_0_0_4 to i64" [example.cpp:222]   --->   Operation 150 'zext' 'zext_ln222_4' <Predicate = (!icmp_ln220_4)> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%layer11_out_4_addr = getelementptr [120 x i7]* %layer11_out_4, i64 0, i64 %zext_ln222_4" [example.cpp:222]   --->   Operation 151 'getelementptr' 'layer11_out_4_addr' <Predicate = (!icmp_ln220_4)> <Delay = 0.00>
ST_18 : Operation 152 [2/2] (0.62ns)   --->   "%layer11_out_4_load = load i7* %layer11_out_4_addr, align 1" [example.cpp:222]   --->   Operation 152 'load' 'layer11_out_4_load' <Predicate = (!icmp_ln220_4)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>

State 19 <SV = 10> <Delay = 0.62>
ST_19 : Operation 153 [1/2] (0.62ns)   --->   "%layer11_out_4_load = load i7* %layer11_out_4_addr, align 1" [example.cpp:222]   --->   Operation 153 'load' 'layer11_out_4_load' <Predicate = (!icmp_ln220_4)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln177_4 = zext i7 %layer11_out_4_load to i16" [example.cpp:222]   --->   Operation 154 'zext' 'zext_ln177_4' <Predicate = (!icmp_ln220_4)> <Delay = 0.00>
ST_19 : Operation 155 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_4_V_V, i16 %zext_ln177_4)" [example.cpp:222]   --->   Operation 155 'write' <Predicate = (!icmp_ln220_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 20 <SV = 11> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [example.cpp:220]   --->   Operation 156 'specregionbegin' 'tmp_10' <Predicate = (!icmp_ln220_4)> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:221]   --->   Operation 157 'specpipeline' <Predicate = (!icmp_ln220_4)> <Delay = 0.00>
ST_20 : Operation 158 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_4_V_V, i16 %zext_ln177_4)" [example.cpp:222]   --->   Operation 158 'write' <Predicate = (!icmp_ln220_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%empty_246 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_10)" [example.cpp:223]   --->   Operation 159 'specregionend' 'empty_246' <Predicate = (!icmp_ln220_4)> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "br label %4" [example.cpp:220]   --->   Operation 160 'br' <Predicate = (!icmp_ln220_4)> <Delay = 0.00>

State 21 <SV = 10> <Delay = 0.60>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%empty_247 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_2)" [example.cpp:224]   --->   Operation 161 'specregionend' 'empty_247' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [example.cpp:218]   --->   Operation 162 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (0.60ns)   --->   "br label %5" [example.cpp:220]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.60>

State 22 <SV = 11> <Delay = 0.72>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%i70_0_0_5 = phi i7 [ 0, %hls_label_104 ], [ %add_ln220_5, %hls_label_115 ]" [example.cpp:220]   --->   Operation 164 'phi' 'i70_0_0_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.59ns)   --->   "%icmp_ln220_5 = icmp eq i7 %i70_0_0_5, -8" [example.cpp:220]   --->   Operation 165 'icmp' 'icmp_ln220_5' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%empty_248 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 166 'speclooptripcount' 'empty_248' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.40ns)   --->   "%add_ln220_5 = add i7 %i70_0_0_5, 1" [example.cpp:220]   --->   Operation 167 'add' 'add_ln220_5' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220_5, label %hls_label_105, label %hls_label_115" [example.cpp:220]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln222_5 = zext i7 %i70_0_0_5 to i64" [example.cpp:222]   --->   Operation 169 'zext' 'zext_ln222_5' <Predicate = (!icmp_ln220_5)> <Delay = 0.00>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%layer11_out_5_addr = getelementptr [120 x i7]* %layer11_out_5, i64 0, i64 %zext_ln222_5" [example.cpp:222]   --->   Operation 170 'getelementptr' 'layer11_out_5_addr' <Predicate = (!icmp_ln220_5)> <Delay = 0.00>
ST_22 : Operation 171 [2/2] (0.62ns)   --->   "%layer11_out_5_load = load i7* %layer11_out_5_addr, align 1" [example.cpp:222]   --->   Operation 171 'load' 'layer11_out_5_load' <Predicate = (!icmp_ln220_5)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>

State 23 <SV = 12> <Delay = 0.62>
ST_23 : Operation 172 [1/2] (0.62ns)   --->   "%layer11_out_5_load = load i7* %layer11_out_5_addr, align 1" [example.cpp:222]   --->   Operation 172 'load' 'layer11_out_5_load' <Predicate = (!icmp_ln220_5)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln177_5 = zext i7 %layer11_out_5_load to i16" [example.cpp:222]   --->   Operation 173 'zext' 'zext_ln177_5' <Predicate = (!icmp_ln220_5)> <Delay = 0.00>
ST_23 : Operation 174 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_5_V_V, i16 %zext_ln177_5)" [example.cpp:222]   --->   Operation 174 'write' <Predicate = (!icmp_ln220_5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 24 <SV = 13> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [example.cpp:220]   --->   Operation 175 'specregionbegin' 'tmp_12' <Predicate = (!icmp_ln220_5)> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:221]   --->   Operation 176 'specpipeline' <Predicate = (!icmp_ln220_5)> <Delay = 0.00>
ST_24 : Operation 177 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_5_V_V, i16 %zext_ln177_5)" [example.cpp:222]   --->   Operation 177 'write' <Predicate = (!icmp_ln220_5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%empty_249 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_12)" [example.cpp:223]   --->   Operation 178 'specregionend' 'empty_249' <Predicate = (!icmp_ln220_5)> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "br label %5" [example.cpp:220]   --->   Operation 179 'br' <Predicate = (!icmp_ln220_5)> <Delay = 0.00>

State 25 <SV = 12> <Delay = 0.60>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%empty_250 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_4)" [example.cpp:224]   --->   Operation 180 'specregionend' 'empty_250' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [example.cpp:218]   --->   Operation 181 'specregionbegin' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.60ns)   --->   "br label %6" [example.cpp:220]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.60>

State 26 <SV = 13> <Delay = 0.72>
ST_26 : Operation 183 [1/1] (0.00ns)   --->   "%i70_0_0_6 = phi i7 [ 0, %hls_label_105 ], [ %add_ln220_6, %hls_label_116 ]" [example.cpp:220]   --->   Operation 183 'phi' 'i70_0_0_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 184 [1/1] (0.59ns)   --->   "%icmp_ln220_6 = icmp eq i7 %i70_0_0_6, -8" [example.cpp:220]   --->   Operation 184 'icmp' 'icmp_ln220_6' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 185 [1/1] (0.00ns)   --->   "%empty_251 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 185 'speclooptripcount' 'empty_251' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 186 [1/1] (0.40ns)   --->   "%add_ln220_6 = add i7 %i70_0_0_6, 1" [example.cpp:220]   --->   Operation 186 'add' 'add_ln220_6' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220_6, label %hls_label_106, label %hls_label_116" [example.cpp:220]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln222_6 = zext i7 %i70_0_0_6 to i64" [example.cpp:222]   --->   Operation 188 'zext' 'zext_ln222_6' <Predicate = (!icmp_ln220_6)> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (0.00ns)   --->   "%layer11_out_6_addr81 = getelementptr [120 x i7]* %layer11_out_6, i64 0, i64 %zext_ln222_6" [example.cpp:222]   --->   Operation 189 'getelementptr' 'layer11_out_6_addr81' <Predicate = (!icmp_ln220_6)> <Delay = 0.00>
ST_26 : Operation 190 [2/2] (0.62ns)   --->   "%layer11_out_6_load = load i7* %layer11_out_6_addr81, align 1" [example.cpp:222]   --->   Operation 190 'load' 'layer11_out_6_load' <Predicate = (!icmp_ln220_6)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>

State 27 <SV = 14> <Delay = 0.62>
ST_27 : Operation 191 [1/2] (0.62ns)   --->   "%layer11_out_6_load = load i7* %layer11_out_6_addr81, align 1" [example.cpp:222]   --->   Operation 191 'load' 'layer11_out_6_load' <Predicate = (!icmp_ln220_6)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_27 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln177_6 = zext i7 %layer11_out_6_load to i16" [example.cpp:222]   --->   Operation 192 'zext' 'zext_ln177_6' <Predicate = (!icmp_ln220_6)> <Delay = 0.00>
ST_27 : Operation 193 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_6_V_V, i16 %zext_ln177_6)" [example.cpp:222]   --->   Operation 193 'write' <Predicate = (!icmp_ln220_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 28 <SV = 15> <Delay = 0.00>
ST_28 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [example.cpp:220]   --->   Operation 194 'specregionbegin' 'tmp_14' <Predicate = (!icmp_ln220_6)> <Delay = 0.00>
ST_28 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:221]   --->   Operation 195 'specpipeline' <Predicate = (!icmp_ln220_6)> <Delay = 0.00>
ST_28 : Operation 196 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_6_V_V, i16 %zext_ln177_6)" [example.cpp:222]   --->   Operation 196 'write' <Predicate = (!icmp_ln220_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_28 : Operation 197 [1/1] (0.00ns)   --->   "%empty_252 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_14)" [example.cpp:223]   --->   Operation 197 'specregionend' 'empty_252' <Predicate = (!icmp_ln220_6)> <Delay = 0.00>
ST_28 : Operation 198 [1/1] (0.00ns)   --->   "br label %6" [example.cpp:220]   --->   Operation 198 'br' <Predicate = (!icmp_ln220_6)> <Delay = 0.00>

State 29 <SV = 14> <Delay = 0.60>
ST_29 : Operation 199 [1/1] (0.00ns)   --->   "%empty_253 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_11)" [example.cpp:224]   --->   Operation 199 'specregionend' 'empty_253' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [example.cpp:218]   --->   Operation 200 'specregionbegin' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 201 [1/1] (0.60ns)   --->   "br label %7" [example.cpp:220]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.60>

State 30 <SV = 15> <Delay = 0.72>
ST_30 : Operation 202 [1/1] (0.00ns)   --->   "%i70_0_0_7 = phi i7 [ 0, %hls_label_106 ], [ %add_ln220_7, %hls_label_117 ]" [example.cpp:220]   --->   Operation 202 'phi' 'i70_0_0_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 203 [1/1] (0.59ns)   --->   "%icmp_ln220_7 = icmp eq i7 %i70_0_0_7, -8" [example.cpp:220]   --->   Operation 203 'icmp' 'icmp_ln220_7' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 204 [1/1] (0.00ns)   --->   "%empty_254 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 204 'speclooptripcount' 'empty_254' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 205 [1/1] (0.40ns)   --->   "%add_ln220_7 = add i7 %i70_0_0_7, 1" [example.cpp:220]   --->   Operation 205 'add' 'add_ln220_7' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220_7, label %hls_label_107, label %hls_label_117" [example.cpp:220]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln222_7 = zext i7 %i70_0_0_7 to i64" [example.cpp:222]   --->   Operation 207 'zext' 'zext_ln222_7' <Predicate = (!icmp_ln220_7)> <Delay = 0.00>
ST_30 : Operation 208 [1/1] (0.00ns)   --->   "%layer11_out_7_addr = getelementptr [120 x i7]* %layer11_out_7, i64 0, i64 %zext_ln222_7" [example.cpp:222]   --->   Operation 208 'getelementptr' 'layer11_out_7_addr' <Predicate = (!icmp_ln220_7)> <Delay = 0.00>
ST_30 : Operation 209 [2/2] (0.62ns)   --->   "%layer11_out_7_load = load i7* %layer11_out_7_addr, align 1" [example.cpp:222]   --->   Operation 209 'load' 'layer11_out_7_load' <Predicate = (!icmp_ln220_7)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>

State 31 <SV = 16> <Delay = 0.62>
ST_31 : Operation 210 [1/2] (0.62ns)   --->   "%layer11_out_7_load = load i7* %layer11_out_7_addr, align 1" [example.cpp:222]   --->   Operation 210 'load' 'layer11_out_7_load' <Predicate = (!icmp_ln220_7)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_31 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln177_7 = zext i7 %layer11_out_7_load to i16" [example.cpp:222]   --->   Operation 211 'zext' 'zext_ln177_7' <Predicate = (!icmp_ln220_7)> <Delay = 0.00>
ST_31 : Operation 212 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_7_V_V, i16 %zext_ln177_7)" [example.cpp:222]   --->   Operation 212 'write' <Predicate = (!icmp_ln220_7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 32 <SV = 17> <Delay = 0.00>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [example.cpp:220]   --->   Operation 213 'specregionbegin' 'tmp_16' <Predicate = (!icmp_ln220_7)> <Delay = 0.00>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:221]   --->   Operation 214 'specpipeline' <Predicate = (!icmp_ln220_7)> <Delay = 0.00>
ST_32 : Operation 215 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_7_V_V, i16 %zext_ln177_7)" [example.cpp:222]   --->   Operation 215 'write' <Predicate = (!icmp_ln220_7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_32 : Operation 216 [1/1] (0.00ns)   --->   "%empty_255 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_16)" [example.cpp:223]   --->   Operation 216 'specregionend' 'empty_255' <Predicate = (!icmp_ln220_7)> <Delay = 0.00>
ST_32 : Operation 217 [1/1] (0.00ns)   --->   "br label %7" [example.cpp:220]   --->   Operation 217 'br' <Predicate = (!icmp_ln220_7)> <Delay = 0.00>

State 33 <SV = 16> <Delay = 0.60>
ST_33 : Operation 218 [1/1] (0.00ns)   --->   "%empty_256 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_13)" [example.cpp:224]   --->   Operation 218 'specregionend' 'empty_256' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [example.cpp:218]   --->   Operation 219 'specregionbegin' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 220 [1/1] (0.60ns)   --->   "br label %8" [example.cpp:220]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.60>

State 34 <SV = 17> <Delay = 0.72>
ST_34 : Operation 221 [1/1] (0.00ns)   --->   "%i70_0_0_8 = phi i7 [ 0, %hls_label_107 ], [ %add_ln220_8, %hls_label_118 ]" [example.cpp:220]   --->   Operation 221 'phi' 'i70_0_0_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 222 [1/1] (0.59ns)   --->   "%icmp_ln220_8 = icmp eq i7 %i70_0_0_8, -8" [example.cpp:220]   --->   Operation 222 'icmp' 'icmp_ln220_8' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 223 [1/1] (0.00ns)   --->   "%empty_257 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 223 'speclooptripcount' 'empty_257' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 224 [1/1] (0.40ns)   --->   "%add_ln220_8 = add i7 %i70_0_0_8, 1" [example.cpp:220]   --->   Operation 224 'add' 'add_ln220_8' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 225 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220_8, label %hls_label_108, label %hls_label_118" [example.cpp:220]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln222_8 = zext i7 %i70_0_0_8 to i64" [example.cpp:222]   --->   Operation 226 'zext' 'zext_ln222_8' <Predicate = (!icmp_ln220_8)> <Delay = 0.00>
ST_34 : Operation 227 [1/1] (0.00ns)   --->   "%layer11_out_8_addr = getelementptr [120 x i7]* %layer11_out_8, i64 0, i64 %zext_ln222_8" [example.cpp:222]   --->   Operation 227 'getelementptr' 'layer11_out_8_addr' <Predicate = (!icmp_ln220_8)> <Delay = 0.00>
ST_34 : Operation 228 [2/2] (0.62ns)   --->   "%layer11_out_8_load = load i7* %layer11_out_8_addr, align 1" [example.cpp:222]   --->   Operation 228 'load' 'layer11_out_8_load' <Predicate = (!icmp_ln220_8)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>

State 35 <SV = 18> <Delay = 0.62>
ST_35 : Operation 229 [1/2] (0.62ns)   --->   "%layer11_out_8_load = load i7* %layer11_out_8_addr, align 1" [example.cpp:222]   --->   Operation 229 'load' 'layer11_out_8_load' <Predicate = (!icmp_ln220_8)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_35 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln177_8 = zext i7 %layer11_out_8_load to i16" [example.cpp:222]   --->   Operation 230 'zext' 'zext_ln177_8' <Predicate = (!icmp_ln220_8)> <Delay = 0.00>
ST_35 : Operation 231 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_8_V_V, i16 %zext_ln177_8)" [example.cpp:222]   --->   Operation 231 'write' <Predicate = (!icmp_ln220_8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 36 <SV = 19> <Delay = 0.00>
ST_36 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [example.cpp:220]   --->   Operation 232 'specregionbegin' 'tmp_18' <Predicate = (!icmp_ln220_8)> <Delay = 0.00>
ST_36 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:221]   --->   Operation 233 'specpipeline' <Predicate = (!icmp_ln220_8)> <Delay = 0.00>
ST_36 : Operation 234 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_8_V_V, i16 %zext_ln177_8)" [example.cpp:222]   --->   Operation 234 'write' <Predicate = (!icmp_ln220_8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_36 : Operation 235 [1/1] (0.00ns)   --->   "%empty_258 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_18)" [example.cpp:223]   --->   Operation 235 'specregionend' 'empty_258' <Predicate = (!icmp_ln220_8)> <Delay = 0.00>
ST_36 : Operation 236 [1/1] (0.00ns)   --->   "br label %8" [example.cpp:220]   --->   Operation 236 'br' <Predicate = (!icmp_ln220_8)> <Delay = 0.00>

State 37 <SV = 18> <Delay = 0.60>
ST_37 : Operation 237 [1/1] (0.00ns)   --->   "%empty_259 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_15)" [example.cpp:224]   --->   Operation 237 'specregionend' 'empty_259' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [example.cpp:218]   --->   Operation 238 'specregionbegin' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 239 [1/1] (0.60ns)   --->   "br label %9" [example.cpp:220]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.60>

State 38 <SV = 19> <Delay = 0.72>
ST_38 : Operation 240 [1/1] (0.00ns)   --->   "%i70_0_0_9 = phi i7 [ 0, %hls_label_108 ], [ %add_ln220_9, %hls_label_119 ]" [example.cpp:220]   --->   Operation 240 'phi' 'i70_0_0_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 241 [1/1] (0.59ns)   --->   "%icmp_ln220_9 = icmp eq i7 %i70_0_0_9, -8" [example.cpp:220]   --->   Operation 241 'icmp' 'icmp_ln220_9' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 242 [1/1] (0.00ns)   --->   "%empty_260 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 242 'speclooptripcount' 'empty_260' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 243 [1/1] (0.40ns)   --->   "%add_ln220_9 = add i7 %i70_0_0_9, 1" [example.cpp:220]   --->   Operation 243 'add' 'add_ln220_9' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 244 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220_9, label %hls_label_109, label %hls_label_119" [example.cpp:220]   --->   Operation 244 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln222_9 = zext i7 %i70_0_0_9 to i64" [example.cpp:222]   --->   Operation 245 'zext' 'zext_ln222_9' <Predicate = (!icmp_ln220_9)> <Delay = 0.00>
ST_38 : Operation 246 [1/1] (0.00ns)   --->   "%layer11_out_9_addr = getelementptr [120 x i7]* %layer11_out_9, i64 0, i64 %zext_ln222_9" [example.cpp:222]   --->   Operation 246 'getelementptr' 'layer11_out_9_addr' <Predicate = (!icmp_ln220_9)> <Delay = 0.00>
ST_38 : Operation 247 [2/2] (0.62ns)   --->   "%layer11_out_9_load = load i7* %layer11_out_9_addr, align 1" [example.cpp:222]   --->   Operation 247 'load' 'layer11_out_9_load' <Predicate = (!icmp_ln220_9)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>

State 39 <SV = 20> <Delay = 0.62>
ST_39 : Operation 248 [1/2] (0.62ns)   --->   "%layer11_out_9_load = load i7* %layer11_out_9_addr, align 1" [example.cpp:222]   --->   Operation 248 'load' 'layer11_out_9_load' <Predicate = (!icmp_ln220_9)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_39 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln177_9 = zext i7 %layer11_out_9_load to i16" [example.cpp:222]   --->   Operation 249 'zext' 'zext_ln177_9' <Predicate = (!icmp_ln220_9)> <Delay = 0.00>
ST_39 : Operation 250 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_9_V_V, i16 %zext_ln177_9)" [example.cpp:222]   --->   Operation 250 'write' <Predicate = (!icmp_ln220_9)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 40 <SV = 21> <Delay = 0.00>
ST_40 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [example.cpp:220]   --->   Operation 251 'specregionbegin' 'tmp_20' <Predicate = (!icmp_ln220_9)> <Delay = 0.00>
ST_40 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:221]   --->   Operation 252 'specpipeline' <Predicate = (!icmp_ln220_9)> <Delay = 0.00>
ST_40 : Operation 253 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_9_V_V, i16 %zext_ln177_9)" [example.cpp:222]   --->   Operation 253 'write' <Predicate = (!icmp_ln220_9)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_40 : Operation 254 [1/1] (0.00ns)   --->   "%empty_261 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_20)" [example.cpp:223]   --->   Operation 254 'specregionend' 'empty_261' <Predicate = (!icmp_ln220_9)> <Delay = 0.00>
ST_40 : Operation 255 [1/1] (0.00ns)   --->   "br label %9" [example.cpp:220]   --->   Operation 255 'br' <Predicate = (!icmp_ln220_9)> <Delay = 0.00>

State 41 <SV = 20> <Delay = 0.60>
ST_41 : Operation 256 [1/1] (0.00ns)   --->   "%empty_262 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_17)" [example.cpp:224]   --->   Operation 256 'specregionend' 'empty_262' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [example.cpp:218]   --->   Operation 257 'specregionbegin' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 258 [1/1] (0.60ns)   --->   "br label %10" [example.cpp:220]   --->   Operation 258 'br' <Predicate = true> <Delay = 0.60>

State 42 <SV = 21> <Delay = 0.72>
ST_42 : Operation 259 [1/1] (0.00ns)   --->   "%i70_0_0_10 = phi i7 [ 0, %hls_label_109 ], [ %add_ln220_10, %hls_label_1110 ]" [example.cpp:220]   --->   Operation 259 'phi' 'i70_0_0_10' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 260 [1/1] (0.59ns)   --->   "%icmp_ln220_10 = icmp eq i7 %i70_0_0_10, -8" [example.cpp:220]   --->   Operation 260 'icmp' 'icmp_ln220_10' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 261 [1/1] (0.00ns)   --->   "%empty_263 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 261 'speclooptripcount' 'empty_263' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 262 [1/1] (0.40ns)   --->   "%add_ln220_10 = add i7 %i70_0_0_10, 1" [example.cpp:220]   --->   Operation 262 'add' 'add_ln220_10' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 263 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220_10, label %hls_label_1010, label %hls_label_1110" [example.cpp:220]   --->   Operation 263 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln222_10 = zext i7 %i70_0_0_10 to i64" [example.cpp:222]   --->   Operation 264 'zext' 'zext_ln222_10' <Predicate = (!icmp_ln220_10)> <Delay = 0.00>
ST_42 : Operation 265 [1/1] (0.00ns)   --->   "%layer11_out_10_addr = getelementptr [120 x i7]* %layer11_out_10, i64 0, i64 %zext_ln222_10" [example.cpp:222]   --->   Operation 265 'getelementptr' 'layer11_out_10_addr' <Predicate = (!icmp_ln220_10)> <Delay = 0.00>
ST_42 : Operation 266 [2/2] (0.62ns)   --->   "%layer11_out_10_load = load i7* %layer11_out_10_addr, align 1" [example.cpp:222]   --->   Operation 266 'load' 'layer11_out_10_load' <Predicate = (!icmp_ln220_10)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>

State 43 <SV = 22> <Delay = 0.62>
ST_43 : Operation 267 [1/2] (0.62ns)   --->   "%layer11_out_10_load = load i7* %layer11_out_10_addr, align 1" [example.cpp:222]   --->   Operation 267 'load' 'layer11_out_10_load' <Predicate = (!icmp_ln220_10)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_43 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln177_10 = zext i7 %layer11_out_10_load to i16" [example.cpp:222]   --->   Operation 268 'zext' 'zext_ln177_10' <Predicate = (!icmp_ln220_10)> <Delay = 0.00>
ST_43 : Operation 269 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_10_V_V, i16 %zext_ln177_10)" [example.cpp:222]   --->   Operation 269 'write' <Predicate = (!icmp_ln220_10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 44 <SV = 23> <Delay = 0.00>
ST_44 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [example.cpp:220]   --->   Operation 270 'specregionbegin' 'tmp_22' <Predicate = (!icmp_ln220_10)> <Delay = 0.00>
ST_44 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:221]   --->   Operation 271 'specpipeline' <Predicate = (!icmp_ln220_10)> <Delay = 0.00>
ST_44 : Operation 272 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_10_V_V, i16 %zext_ln177_10)" [example.cpp:222]   --->   Operation 272 'write' <Predicate = (!icmp_ln220_10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_44 : Operation 273 [1/1] (0.00ns)   --->   "%empty_264 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_22)" [example.cpp:223]   --->   Operation 273 'specregionend' 'empty_264' <Predicate = (!icmp_ln220_10)> <Delay = 0.00>
ST_44 : Operation 274 [1/1] (0.00ns)   --->   "br label %10" [example.cpp:220]   --->   Operation 274 'br' <Predicate = (!icmp_ln220_10)> <Delay = 0.00>

State 45 <SV = 22> <Delay = 0.60>
ST_45 : Operation 275 [1/1] (0.00ns)   --->   "%empty_265 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_19)" [example.cpp:224]   --->   Operation 275 'specregionend' 'empty_265' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [example.cpp:218]   --->   Operation 276 'specregionbegin' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 277 [1/1] (0.60ns)   --->   "br label %11" [example.cpp:220]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.60>

State 46 <SV = 23> <Delay = 0.72>
ST_46 : Operation 278 [1/1] (0.00ns)   --->   "%i70_0_0_11 = phi i7 [ 0, %hls_label_1010 ], [ %add_ln220_11, %hls_label_1111 ]" [example.cpp:220]   --->   Operation 278 'phi' 'i70_0_0_11' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 279 [1/1] (0.59ns)   --->   "%icmp_ln220_11 = icmp eq i7 %i70_0_0_11, -8" [example.cpp:220]   --->   Operation 279 'icmp' 'icmp_ln220_11' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 280 [1/1] (0.00ns)   --->   "%empty_266 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 280 'speclooptripcount' 'empty_266' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 281 [1/1] (0.40ns)   --->   "%add_ln220_11 = add i7 %i70_0_0_11, 1" [example.cpp:220]   --->   Operation 281 'add' 'add_ln220_11' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 282 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220_11, label %hls_label_1011, label %hls_label_1111" [example.cpp:220]   --->   Operation 282 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln222_11 = zext i7 %i70_0_0_11 to i64" [example.cpp:222]   --->   Operation 283 'zext' 'zext_ln222_11' <Predicate = (!icmp_ln220_11)> <Delay = 0.00>
ST_46 : Operation 284 [1/1] (0.00ns)   --->   "%layer11_out_11_addr = getelementptr [120 x i7]* %layer11_out_11, i64 0, i64 %zext_ln222_11" [example.cpp:222]   --->   Operation 284 'getelementptr' 'layer11_out_11_addr' <Predicate = (!icmp_ln220_11)> <Delay = 0.00>
ST_46 : Operation 285 [2/2] (0.62ns)   --->   "%layer11_out_11_load = load i7* %layer11_out_11_addr, align 1" [example.cpp:222]   --->   Operation 285 'load' 'layer11_out_11_load' <Predicate = (!icmp_ln220_11)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>

State 47 <SV = 24> <Delay = 0.62>
ST_47 : Operation 286 [1/2] (0.62ns)   --->   "%layer11_out_11_load = load i7* %layer11_out_11_addr, align 1" [example.cpp:222]   --->   Operation 286 'load' 'layer11_out_11_load' <Predicate = (!icmp_ln220_11)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_47 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln177_11 = zext i7 %layer11_out_11_load to i16" [example.cpp:222]   --->   Operation 287 'zext' 'zext_ln177_11' <Predicate = (!icmp_ln220_11)> <Delay = 0.00>
ST_47 : Operation 288 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_11_V_V, i16 %zext_ln177_11)" [example.cpp:222]   --->   Operation 288 'write' <Predicate = (!icmp_ln220_11)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 48 <SV = 25> <Delay = 0.00>
ST_48 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [example.cpp:220]   --->   Operation 289 'specregionbegin' 'tmp_24' <Predicate = (!icmp_ln220_11)> <Delay = 0.00>
ST_48 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:221]   --->   Operation 290 'specpipeline' <Predicate = (!icmp_ln220_11)> <Delay = 0.00>
ST_48 : Operation 291 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_11_V_V, i16 %zext_ln177_11)" [example.cpp:222]   --->   Operation 291 'write' <Predicate = (!icmp_ln220_11)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_48 : Operation 292 [1/1] (0.00ns)   --->   "%empty_267 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_24)" [example.cpp:223]   --->   Operation 292 'specregionend' 'empty_267' <Predicate = (!icmp_ln220_11)> <Delay = 0.00>
ST_48 : Operation 293 [1/1] (0.00ns)   --->   "br label %11" [example.cpp:220]   --->   Operation 293 'br' <Predicate = (!icmp_ln220_11)> <Delay = 0.00>

State 49 <SV = 24> <Delay = 0.60>
ST_49 : Operation 294 [1/1] (0.00ns)   --->   "%empty_268 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_21)" [example.cpp:224]   --->   Operation 294 'specregionend' 'empty_268' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [example.cpp:218]   --->   Operation 295 'specregionbegin' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 296 [1/1] (0.60ns)   --->   "br label %12" [example.cpp:220]   --->   Operation 296 'br' <Predicate = true> <Delay = 0.60>

State 50 <SV = 25> <Delay = 0.72>
ST_50 : Operation 297 [1/1] (0.00ns)   --->   "%i70_0_0_12 = phi i7 [ 0, %hls_label_1011 ], [ %add_ln220_12, %hls_label_1112 ]" [example.cpp:220]   --->   Operation 297 'phi' 'i70_0_0_12' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 298 [1/1] (0.59ns)   --->   "%icmp_ln220_12 = icmp eq i7 %i70_0_0_12, -8" [example.cpp:220]   --->   Operation 298 'icmp' 'icmp_ln220_12' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 299 [1/1] (0.00ns)   --->   "%empty_269 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 299 'speclooptripcount' 'empty_269' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 300 [1/1] (0.40ns)   --->   "%add_ln220_12 = add i7 %i70_0_0_12, 1" [example.cpp:220]   --->   Operation 300 'add' 'add_ln220_12' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 301 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220_12, label %hls_label_10_end, label %hls_label_1112" [example.cpp:220]   --->   Operation 301 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln222_12 = zext i7 %i70_0_0_12 to i64" [example.cpp:222]   --->   Operation 302 'zext' 'zext_ln222_12' <Predicate = (!icmp_ln220_12)> <Delay = 0.00>
ST_50 : Operation 303 [1/1] (0.00ns)   --->   "%layer11_out_12_addr = getelementptr [120 x i7]* %layer11_out_12, i64 0, i64 %zext_ln222_12" [example.cpp:222]   --->   Operation 303 'getelementptr' 'layer11_out_12_addr' <Predicate = (!icmp_ln220_12)> <Delay = 0.00>
ST_50 : Operation 304 [2/2] (0.62ns)   --->   "%layer11_out_12_load = load i7* %layer11_out_12_addr, align 1" [example.cpp:222]   --->   Operation 304 'load' 'layer11_out_12_load' <Predicate = (!icmp_ln220_12)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>

State 51 <SV = 26> <Delay = 0.62>
ST_51 : Operation 305 [1/2] (0.62ns)   --->   "%layer11_out_12_load = load i7* %layer11_out_12_addr, align 1" [example.cpp:222]   --->   Operation 305 'load' 'layer11_out_12_load' <Predicate = (!icmp_ln220_12)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_51 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln177_12 = zext i7 %layer11_out_12_load to i16" [example.cpp:222]   --->   Operation 306 'zext' 'zext_ln177_12' <Predicate = (!icmp_ln220_12)> <Delay = 0.00>
ST_51 : Operation 307 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_12_V_V, i16 %zext_ln177_12)" [example.cpp:222]   --->   Operation 307 'write' <Predicate = (!icmp_ln220_12)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 52 <SV = 27> <Delay = 0.00>
ST_52 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [example.cpp:220]   --->   Operation 308 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln220_12)> <Delay = 0.00>
ST_52 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:221]   --->   Operation 309 'specpipeline' <Predicate = (!icmp_ln220_12)> <Delay = 0.00>
ST_52 : Operation 310 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_12_V_V, i16 %zext_ln177_12)" [example.cpp:222]   --->   Operation 310 'write' <Predicate = (!icmp_ln220_12)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_52 : Operation 311 [1/1] (0.00ns)   --->   "%empty_270 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_25)" [example.cpp:223]   --->   Operation 311 'specregionend' 'empty_270' <Predicate = (!icmp_ln220_12)> <Delay = 0.00>
ST_52 : Operation 312 [1/1] (0.00ns)   --->   "br label %12" [example.cpp:220]   --->   Operation 312 'br' <Predicate = (!icmp_ln220_12)> <Delay = 0.00>

State 53 <SV = 26> <Delay = 0.00>
ST_53 : Operation 313 [1/1] (0.00ns)   --->   "%empty_271 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_23)" [example.cpp:224]   --->   Operation 313 'specregionend' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 314 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 314 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer11_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_5_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_6_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_7_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_8_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_9_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_10_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_11_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_12_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
tmp_s                (specregionbegin  ) [ 001111000000000000000000000000000000000000000000000000]
br_ln220             (br               ) [ 011110000000000000000000000000000000000000000000000000]
i70_0_0_0            (phi              ) [ 001000000000000000000000000000000000000000000000000000]
icmp_ln220           (icmp             ) [ 001110000000000000000000000000000000000000000000000000]
empty                (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
add_ln220            (add              ) [ 011110000000000000000000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln222           (zext             ) [ 000000000000000000000000000000000000000000000000000000]
layer11_out_0_addr   (getelementptr    ) [ 001100000000000000000000000000000000000000000000000000]
layer11_out_0_load   (load             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln177           (zext             ) [ 001010000000000000000000000000000000000000000000000000]
tmp_6                (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000]
specpipeline_ln221   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
write_ln222          (write            ) [ 000000000000000000000000000000000000000000000000000000]
empty_234            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
br_ln220             (br               ) [ 011110000000000000000000000000000000000000000000000000]
empty_235            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
tmp_5                (specregionbegin  ) [ 000000111100000000000000000000000000000000000000000000]
br_ln220             (br               ) [ 000001111000000000000000000000000000000000000000000000]
i70_0_0_1            (phi              ) [ 000000100000000000000000000000000000000000000000000000]
icmp_ln220_1         (icmp             ) [ 000000111000000000000000000000000000000000000000000000]
empty_236            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
add_ln220_1          (add              ) [ 000001111000000000000000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln222_1         (zext             ) [ 000000000000000000000000000000000000000000000000000000]
layer11_out_1_addr   (getelementptr    ) [ 000000110000000000000000000000000000000000000000000000]
layer11_out_1_load   (load             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln177_1         (zext             ) [ 000000101000000000000000000000000000000000000000000000]
tmp_8                (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000]
specpipeline_ln221   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
write_ln222          (write            ) [ 000000000000000000000000000000000000000000000000000000]
empty_237            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
br_ln220             (br               ) [ 000001111000000000000000000000000000000000000000000000]
empty_238            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
tmp_7                (specregionbegin  ) [ 000000000011110000000000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000111100000000000000000000000000000000000000000]
i70_0_0_2            (phi              ) [ 000000000010000000000000000000000000000000000000000000]
icmp_ln220_2         (icmp             ) [ 000000000011100000000000000000000000000000000000000000]
empty_239            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
add_ln220_2          (add              ) [ 000000000111100000000000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln222_2         (zext             ) [ 000000000000000000000000000000000000000000000000000000]
layer11_out_2_addr   (getelementptr    ) [ 000000000011000000000000000000000000000000000000000000]
layer11_out_2_load   (load             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln177_2         (zext             ) [ 000000000010100000000000000000000000000000000000000000]
tmp_1                (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000]
specpipeline_ln221   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
write_ln222          (write            ) [ 000000000000000000000000000000000000000000000000000000]
empty_240            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000111100000000000000000000000000000000000000000]
empty_241            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
tmp_9                (specregionbegin  ) [ 000000000000001111000000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000000011110000000000000000000000000000000000000]
i70_0_0_3            (phi              ) [ 000000000000001000000000000000000000000000000000000000]
icmp_ln220_3         (icmp             ) [ 000000000000001110000000000000000000000000000000000000]
empty_242            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
add_ln220_3          (add              ) [ 000000000000011110000000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln222_3         (zext             ) [ 000000000000000000000000000000000000000000000000000000]
layer11_out_3_addr   (getelementptr    ) [ 000000000000001100000000000000000000000000000000000000]
layer11_out_3_load   (load             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln177_3         (zext             ) [ 000000000000001010000000000000000000000000000000000000]
tmp_3                (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000]
specpipeline_ln221   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
write_ln222          (write            ) [ 000000000000000000000000000000000000000000000000000000]
empty_243            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000000011110000000000000000000000000000000000000]
empty_244            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
tmp_2                (specregionbegin  ) [ 000000000000000000111100000000000000000000000000000000]
br_ln220             (br               ) [ 000000000000000001111000000000000000000000000000000000]
i70_0_0_4            (phi              ) [ 000000000000000000100000000000000000000000000000000000]
icmp_ln220_4         (icmp             ) [ 000000000000000000111000000000000000000000000000000000]
empty_245            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
add_ln220_4          (add              ) [ 000000000000000001111000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln222_4         (zext             ) [ 000000000000000000000000000000000000000000000000000000]
layer11_out_4_addr   (getelementptr    ) [ 000000000000000000110000000000000000000000000000000000]
layer11_out_4_load   (load             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln177_4         (zext             ) [ 000000000000000000101000000000000000000000000000000000]
tmp_10               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000]
specpipeline_ln221   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
write_ln222          (write            ) [ 000000000000000000000000000000000000000000000000000000]
empty_246            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000000000001111000000000000000000000000000000000]
empty_247            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
tmp_4                (specregionbegin  ) [ 000000000000000000000011110000000000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000111100000000000000000000000000000]
i70_0_0_5            (phi              ) [ 000000000000000000000010000000000000000000000000000000]
icmp_ln220_5         (icmp             ) [ 000000000000000000000011100000000000000000000000000000]
empty_248            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
add_ln220_5          (add              ) [ 000000000000000000000111100000000000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln222_5         (zext             ) [ 000000000000000000000000000000000000000000000000000000]
layer11_out_5_addr   (getelementptr    ) [ 000000000000000000000011000000000000000000000000000000]
layer11_out_5_load   (load             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln177_5         (zext             ) [ 000000000000000000000010100000000000000000000000000000]
tmp_12               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000]
specpipeline_ln221   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
write_ln222          (write            ) [ 000000000000000000000000000000000000000000000000000000]
empty_249            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000111100000000000000000000000000000]
empty_250            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
tmp_11               (specregionbegin  ) [ 000000000000000000000000001111000000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000000011110000000000000000000000000]
i70_0_0_6            (phi              ) [ 000000000000000000000000001000000000000000000000000000]
icmp_ln220_6         (icmp             ) [ 000000000000000000000000001110000000000000000000000000]
empty_251            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
add_ln220_6          (add              ) [ 000000000000000000000000011110000000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln222_6         (zext             ) [ 000000000000000000000000000000000000000000000000000000]
layer11_out_6_addr81 (getelementptr    ) [ 000000000000000000000000001100000000000000000000000000]
layer11_out_6_load   (load             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln177_6         (zext             ) [ 000000000000000000000000001010000000000000000000000000]
tmp_14               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000]
specpipeline_ln221   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
write_ln222          (write            ) [ 000000000000000000000000000000000000000000000000000000]
empty_252            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000000011110000000000000000000000000]
empty_253            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
tmp_13               (specregionbegin  ) [ 000000000000000000000000000000111100000000000000000000]
br_ln220             (br               ) [ 000000000000000000000000000001111000000000000000000000]
i70_0_0_7            (phi              ) [ 000000000000000000000000000000100000000000000000000000]
icmp_ln220_7         (icmp             ) [ 000000000000000000000000000000111000000000000000000000]
empty_254            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
add_ln220_7          (add              ) [ 000000000000000000000000000001111000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln222_7         (zext             ) [ 000000000000000000000000000000000000000000000000000000]
layer11_out_7_addr   (getelementptr    ) [ 000000000000000000000000000000110000000000000000000000]
layer11_out_7_load   (load             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln177_7         (zext             ) [ 000000000000000000000000000000101000000000000000000000]
tmp_16               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000]
specpipeline_ln221   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
write_ln222          (write            ) [ 000000000000000000000000000000000000000000000000000000]
empty_255            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000000000001111000000000000000000000]
empty_256            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
tmp_15               (specregionbegin  ) [ 000000000000000000000000000000000011110000000000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000111100000000000000000]
i70_0_0_8            (phi              ) [ 000000000000000000000000000000000010000000000000000000]
icmp_ln220_8         (icmp             ) [ 000000000000000000000000000000000011100000000000000000]
empty_257            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
add_ln220_8          (add              ) [ 000000000000000000000000000000000111100000000000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln222_8         (zext             ) [ 000000000000000000000000000000000000000000000000000000]
layer11_out_8_addr   (getelementptr    ) [ 000000000000000000000000000000000011000000000000000000]
layer11_out_8_load   (load             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln177_8         (zext             ) [ 000000000000000000000000000000000010100000000000000000]
tmp_18               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000]
specpipeline_ln221   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
write_ln222          (write            ) [ 000000000000000000000000000000000000000000000000000000]
empty_258            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000111100000000000000000]
empty_259            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
tmp_17               (specregionbegin  ) [ 000000000000000000000000000000000000001111000000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000000011110000000000000]
i70_0_0_9            (phi              ) [ 000000000000000000000000000000000000001000000000000000]
icmp_ln220_9         (icmp             ) [ 000000000000000000000000000000000000001110000000000000]
empty_260            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
add_ln220_9          (add              ) [ 000000000000000000000000000000000000011110000000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln222_9         (zext             ) [ 000000000000000000000000000000000000000000000000000000]
layer11_out_9_addr   (getelementptr    ) [ 000000000000000000000000000000000000001100000000000000]
layer11_out_9_load   (load             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln177_9         (zext             ) [ 000000000000000000000000000000000000001010000000000000]
tmp_20               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000]
specpipeline_ln221   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
write_ln222          (write            ) [ 000000000000000000000000000000000000000000000000000000]
empty_261            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000000011110000000000000]
empty_262            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
tmp_19               (specregionbegin  ) [ 000000000000000000000000000000000000000000111100000000]
br_ln220             (br               ) [ 000000000000000000000000000000000000000001111000000000]
i70_0_0_10           (phi              ) [ 000000000000000000000000000000000000000000100000000000]
icmp_ln220_10        (icmp             ) [ 000000000000000000000000000000000000000000111000000000]
empty_263            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
add_ln220_10         (add              ) [ 000000000000000000000000000000000000000001111000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln222_10        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
layer11_out_10_addr  (getelementptr    ) [ 000000000000000000000000000000000000000000110000000000]
layer11_out_10_load  (load             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln177_10        (zext             ) [ 000000000000000000000000000000000000000000101000000000]
tmp_22               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000]
specpipeline_ln221   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
write_ln222          (write            ) [ 000000000000000000000000000000000000000000000000000000]
empty_264            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000000000001111000000000]
empty_265            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
tmp_21               (specregionbegin  ) [ 000000000000000000000000000000000000000000000011110000]
br_ln220             (br               ) [ 000000000000000000000000000000000000000000000111100000]
i70_0_0_11           (phi              ) [ 000000000000000000000000000000000000000000000010000000]
icmp_ln220_11        (icmp             ) [ 000000000000000000000000000000000000000000000011100000]
empty_266            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
add_ln220_11         (add              ) [ 000000000000000000000000000000000000000000000111100000]
br_ln220             (br               ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln222_11        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
layer11_out_11_addr  (getelementptr    ) [ 000000000000000000000000000000000000000000000011000000]
layer11_out_11_load  (load             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln177_11        (zext             ) [ 000000000000000000000000000000000000000000000010100000]
tmp_24               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000]
specpipeline_ln221   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
write_ln222          (write            ) [ 000000000000000000000000000000000000000000000000000000]
empty_267            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000000000000000111100000]
empty_268            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
tmp_23               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000001111]
br_ln220             (br               ) [ 000000000000000000000000000000000000000000000000011110]
i70_0_0_12           (phi              ) [ 000000000000000000000000000000000000000000000000001000]
icmp_ln220_12        (icmp             ) [ 000000000000000000000000000000000000000000000000001110]
empty_269            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
add_ln220_12         (add              ) [ 000000000000000000000000000000000000000000000000011110]
br_ln220             (br               ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln222_12        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
layer11_out_12_addr  (getelementptr    ) [ 000000000000000000000000000000000000000000000000001100]
layer11_out_12_load  (load             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln177_12        (zext             ) [ 000000000000000000000000000000000000000000000000001010]
tmp_25               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000]
specpipeline_ln221   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
write_ln222          (write            ) [ 000000000000000000000000000000000000000000000000000000]
empty_270            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
br_ln220             (br               ) [ 000000000000000000000000000000000000000000000000011110]
empty_271            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
ret_ln0              (ret              ) [ 000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer11_out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer11_out_s_0_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer11_out_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer11_out_s_1_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer11_out_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer11_out_s_2_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer11_out_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer11_out_s_3_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer11_out_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer11_out_s_4_V_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer11_out_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer11_out_s_5_V_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_5_V_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer11_out_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer11_out_s_6_V_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_6_V_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer11_out_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer11_out_s_7_V_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_7_V_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer11_out_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer11_out_s_8_V_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_8_V_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer11_out_9">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer11_out_s_9_V_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_9_V_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer11_out_10">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer11_out_s_10_V_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_10_V_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="layer11_out_11">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer11_out_s_11_V_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_11_V_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer11_out_12">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer11_out_s_12_V_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_12_V_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="7" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="0"/>
<pin id="100" dir="0" index="2" bw="7" slack="0"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/7 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="7" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/11 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="0" index="2" bw="7" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/15 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/19 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="0"/>
<pin id="128" dir="0" index="2" bw="7" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/23 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="7" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/27 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="0" index="2" bw="7" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/31 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/35 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/39 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/43 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="0" index="2" bw="7" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/47 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="0" index="2" bw="7" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/51 "/>
</bind>
</comp>

<comp id="181" class="1004" name="layer11_out_0_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="7" slack="0"/>
<pin id="185" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_0_addr/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_0_load/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="layer11_out_1_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="7" slack="0"/>
<pin id="198" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_1_addr/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_1_load/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="layer11_out_2_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_2_addr/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_2_load/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="layer11_out_3_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="7" slack="0"/>
<pin id="224" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_3_addr/14 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_3_load/14 "/>
</bind>
</comp>

<comp id="233" class="1004" name="layer11_out_4_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="7" slack="0"/>
<pin id="237" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_4_addr/18 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_4_load/18 "/>
</bind>
</comp>

<comp id="246" class="1004" name="layer11_out_5_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_5_addr/22 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_5_load/22 "/>
</bind>
</comp>

<comp id="259" class="1004" name="layer11_out_6_addr81_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_6_addr81/26 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_6_load/26 "/>
</bind>
</comp>

<comp id="272" class="1004" name="layer11_out_7_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="7" slack="0"/>
<pin id="276" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_7_addr/30 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_7_load/30 "/>
</bind>
</comp>

<comp id="285" class="1004" name="layer11_out_8_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="7" slack="0"/>
<pin id="289" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_8_addr/34 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_8_load/34 "/>
</bind>
</comp>

<comp id="298" class="1004" name="layer11_out_9_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="7" slack="0"/>
<pin id="302" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_9_addr/38 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_9_load/38 "/>
</bind>
</comp>

<comp id="311" class="1004" name="layer11_out_10_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="7" slack="0"/>
<pin id="315" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_10_addr/42 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_10_load/42 "/>
</bind>
</comp>

<comp id="324" class="1004" name="layer11_out_11_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="7" slack="0"/>
<pin id="328" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_11_addr/46 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_11_load/46 "/>
</bind>
</comp>

<comp id="337" class="1004" name="layer11_out_12_addr_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_12_addr/50 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_12_load/50 "/>
</bind>
</comp>

<comp id="350" class="1005" name="i70_0_0_0_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="1"/>
<pin id="352" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i70_0_0_0 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="i70_0_0_0_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="7" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i70_0_0_0/2 "/>
</bind>
</comp>

<comp id="361" class="1005" name="i70_0_0_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="1"/>
<pin id="363" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i70_0_0_1 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="i70_0_0_1_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="7" slack="0"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i70_0_0_1/6 "/>
</bind>
</comp>

<comp id="372" class="1005" name="i70_0_0_2_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="1"/>
<pin id="374" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i70_0_0_2 (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="i70_0_0_2_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="7" slack="0"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i70_0_0_2/10 "/>
</bind>
</comp>

<comp id="383" class="1005" name="i70_0_0_3_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="1"/>
<pin id="385" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i70_0_0_3 (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="i70_0_0_3_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="7" slack="0"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i70_0_0_3/14 "/>
</bind>
</comp>

<comp id="394" class="1005" name="i70_0_0_4_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="1"/>
<pin id="396" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i70_0_0_4 (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="i70_0_0_4_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="7" slack="0"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i70_0_0_4/18 "/>
</bind>
</comp>

<comp id="405" class="1005" name="i70_0_0_5_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="1"/>
<pin id="407" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i70_0_0_5 (phireg) "/>
</bind>
</comp>

<comp id="409" class="1004" name="i70_0_0_5_phi_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="7" slack="0"/>
<pin id="413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i70_0_0_5/22 "/>
</bind>
</comp>

<comp id="416" class="1005" name="i70_0_0_6_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="1"/>
<pin id="418" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i70_0_0_6 (phireg) "/>
</bind>
</comp>

<comp id="420" class="1004" name="i70_0_0_6_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="7" slack="0"/>
<pin id="424" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i70_0_0_6/26 "/>
</bind>
</comp>

<comp id="427" class="1005" name="i70_0_0_7_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="1"/>
<pin id="429" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i70_0_0_7 (phireg) "/>
</bind>
</comp>

<comp id="431" class="1004" name="i70_0_0_7_phi_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="7" slack="0"/>
<pin id="435" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i70_0_0_7/30 "/>
</bind>
</comp>

<comp id="438" class="1005" name="i70_0_0_8_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="1"/>
<pin id="440" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i70_0_0_8 (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="i70_0_0_8_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="7" slack="0"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i70_0_0_8/34 "/>
</bind>
</comp>

<comp id="449" class="1005" name="i70_0_0_9_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="1"/>
<pin id="451" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i70_0_0_9 (phireg) "/>
</bind>
</comp>

<comp id="453" class="1004" name="i70_0_0_9_phi_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="7" slack="0"/>
<pin id="457" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i70_0_0_9/38 "/>
</bind>
</comp>

<comp id="460" class="1005" name="i70_0_0_10_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="1"/>
<pin id="462" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i70_0_0_10 (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="i70_0_0_10_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="7" slack="0"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i70_0_0_10/42 "/>
</bind>
</comp>

<comp id="471" class="1005" name="i70_0_0_11_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="7" slack="1"/>
<pin id="473" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i70_0_0_11 (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="i70_0_0_11_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="7" slack="0"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i70_0_0_11/46 "/>
</bind>
</comp>

<comp id="482" class="1005" name="i70_0_0_12_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="1"/>
<pin id="484" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i70_0_0_12 (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="i70_0_0_12_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="7" slack="0"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i70_0_0_12/50 "/>
</bind>
</comp>

<comp id="493" class="1004" name="icmp_ln220_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="7" slack="0"/>
<pin id="495" dir="0" index="1" bw="7" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln220_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln222_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="7" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln177_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="7" slack="0"/>
<pin id="512" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln220_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="0" index="1" bw="7" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220_1/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln220_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220_1/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln222_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="0"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222_1/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln177_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_1/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp_ln220_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="0"/>
<pin id="539" dir="0" index="1" bw="7" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220_2/10 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln220_2_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="7" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220_2/10 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln222_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="7" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222_2/10 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln177_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_2/11 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln220_3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="7" slack="0"/>
<pin id="561" dir="0" index="1" bw="7" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220_3/14 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln220_3_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220_3/14 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln222_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222_3/14 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln177_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="0"/>
<pin id="578" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_3/15 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln220_4_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="0"/>
<pin id="583" dir="0" index="1" bw="7" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220_4/18 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln220_4_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="7" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220_4/18 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln222_4_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="7" slack="0"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222_4/18 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln177_4_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="7" slack="0"/>
<pin id="600" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_4/19 "/>
</bind>
</comp>

<comp id="603" class="1004" name="icmp_ln220_5_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="0" index="1" bw="7" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220_5/22 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln220_5_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="7" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220_5/22 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln222_5_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="7" slack="0"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222_5/22 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln177_5_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="7" slack="0"/>
<pin id="622" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_5/23 "/>
</bind>
</comp>

<comp id="625" class="1004" name="icmp_ln220_6_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="7" slack="0"/>
<pin id="627" dir="0" index="1" bw="7" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220_6/26 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln220_6_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="7" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220_6/26 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln222_6_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="7" slack="0"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222_6/26 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln177_6_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="7" slack="0"/>
<pin id="644" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_6/27 "/>
</bind>
</comp>

<comp id="647" class="1004" name="icmp_ln220_7_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="7" slack="0"/>
<pin id="649" dir="0" index="1" bw="7" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220_7/30 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln220_7_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="7" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220_7/30 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln222_7_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="7" slack="0"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222_7/30 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln177_7_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_7/31 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln220_8_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="7" slack="0"/>
<pin id="671" dir="0" index="1" bw="7" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220_8/34 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln220_8_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="7" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220_8/34 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln222_8_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="7" slack="0"/>
<pin id="683" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222_8/34 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln177_8_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="7" slack="0"/>
<pin id="688" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_8/35 "/>
</bind>
</comp>

<comp id="691" class="1004" name="icmp_ln220_9_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="7" slack="0"/>
<pin id="693" dir="0" index="1" bw="7" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220_9/38 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln220_9_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="7" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220_9/38 "/>
</bind>
</comp>

<comp id="703" class="1004" name="zext_ln222_9_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="7" slack="0"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222_9/38 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln177_9_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="7" slack="0"/>
<pin id="710" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_9/39 "/>
</bind>
</comp>

<comp id="713" class="1004" name="icmp_ln220_10_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="0"/>
<pin id="715" dir="0" index="1" bw="7" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220_10/42 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln220_10_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="7" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220_10/42 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln222_10_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="7" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222_10/42 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln177_10_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="7" slack="0"/>
<pin id="732" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_10/43 "/>
</bind>
</comp>

<comp id="735" class="1004" name="icmp_ln220_11_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="7" slack="0"/>
<pin id="737" dir="0" index="1" bw="7" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220_11/46 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln220_11_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="7" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220_11/46 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln222_11_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="7" slack="0"/>
<pin id="749" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222_11/46 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln177_11_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="7" slack="0"/>
<pin id="754" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_11/47 "/>
</bind>
</comp>

<comp id="757" class="1004" name="icmp_ln220_12_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="7" slack="0"/>
<pin id="759" dir="0" index="1" bw="7" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220_12/50 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln220_12_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="7" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220_12/50 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln222_12_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="7" slack="0"/>
<pin id="771" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222_12/50 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln177_12_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="7" slack="0"/>
<pin id="776" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_12/51 "/>
</bind>
</comp>

<comp id="779" class="1005" name="icmp_ln220_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln220 "/>
</bind>
</comp>

<comp id="783" class="1005" name="add_ln220_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="7" slack="0"/>
<pin id="785" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln220 "/>
</bind>
</comp>

<comp id="788" class="1005" name="layer11_out_0_addr_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="7" slack="1"/>
<pin id="790" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_0_addr "/>
</bind>
</comp>

<comp id="793" class="1005" name="zext_ln177_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="1"/>
<pin id="795" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177 "/>
</bind>
</comp>

<comp id="798" class="1005" name="icmp_ln220_1_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="1"/>
<pin id="800" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln220_1 "/>
</bind>
</comp>

<comp id="802" class="1005" name="add_ln220_1_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="7" slack="0"/>
<pin id="804" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln220_1 "/>
</bind>
</comp>

<comp id="807" class="1005" name="layer11_out_1_addr_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="7" slack="1"/>
<pin id="809" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_1_addr "/>
</bind>
</comp>

<comp id="812" class="1005" name="zext_ln177_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="1"/>
<pin id="814" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="icmp_ln220_2_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="1"/>
<pin id="819" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln220_2 "/>
</bind>
</comp>

<comp id="821" class="1005" name="add_ln220_2_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="7" slack="0"/>
<pin id="823" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln220_2 "/>
</bind>
</comp>

<comp id="826" class="1005" name="layer11_out_2_addr_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="7" slack="1"/>
<pin id="828" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_2_addr "/>
</bind>
</comp>

<comp id="831" class="1005" name="zext_ln177_2_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="1"/>
<pin id="833" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_2 "/>
</bind>
</comp>

<comp id="836" class="1005" name="icmp_ln220_3_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="1"/>
<pin id="838" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln220_3 "/>
</bind>
</comp>

<comp id="840" class="1005" name="add_ln220_3_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="7" slack="0"/>
<pin id="842" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln220_3 "/>
</bind>
</comp>

<comp id="845" class="1005" name="layer11_out_3_addr_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="7" slack="1"/>
<pin id="847" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_3_addr "/>
</bind>
</comp>

<comp id="850" class="1005" name="zext_ln177_3_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="1"/>
<pin id="852" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_3 "/>
</bind>
</comp>

<comp id="855" class="1005" name="icmp_ln220_4_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="1"/>
<pin id="857" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln220_4 "/>
</bind>
</comp>

<comp id="859" class="1005" name="add_ln220_4_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="7" slack="0"/>
<pin id="861" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln220_4 "/>
</bind>
</comp>

<comp id="864" class="1005" name="layer11_out_4_addr_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="7" slack="1"/>
<pin id="866" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_4_addr "/>
</bind>
</comp>

<comp id="869" class="1005" name="zext_ln177_4_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="1"/>
<pin id="871" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_4 "/>
</bind>
</comp>

<comp id="874" class="1005" name="icmp_ln220_5_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="1"/>
<pin id="876" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln220_5 "/>
</bind>
</comp>

<comp id="878" class="1005" name="add_ln220_5_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="7" slack="0"/>
<pin id="880" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln220_5 "/>
</bind>
</comp>

<comp id="883" class="1005" name="layer11_out_5_addr_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="7" slack="1"/>
<pin id="885" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_5_addr "/>
</bind>
</comp>

<comp id="888" class="1005" name="zext_ln177_5_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="1"/>
<pin id="890" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_5 "/>
</bind>
</comp>

<comp id="893" class="1005" name="icmp_ln220_6_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="1"/>
<pin id="895" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln220_6 "/>
</bind>
</comp>

<comp id="897" class="1005" name="add_ln220_6_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="7" slack="0"/>
<pin id="899" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln220_6 "/>
</bind>
</comp>

<comp id="902" class="1005" name="layer11_out_6_addr81_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="7" slack="1"/>
<pin id="904" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_6_addr81 "/>
</bind>
</comp>

<comp id="907" class="1005" name="zext_ln177_6_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="1"/>
<pin id="909" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_6 "/>
</bind>
</comp>

<comp id="912" class="1005" name="icmp_ln220_7_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="1"/>
<pin id="914" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln220_7 "/>
</bind>
</comp>

<comp id="916" class="1005" name="add_ln220_7_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="7" slack="0"/>
<pin id="918" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln220_7 "/>
</bind>
</comp>

<comp id="921" class="1005" name="layer11_out_7_addr_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="7" slack="1"/>
<pin id="923" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_7_addr "/>
</bind>
</comp>

<comp id="926" class="1005" name="zext_ln177_7_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="1"/>
<pin id="928" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_7 "/>
</bind>
</comp>

<comp id="931" class="1005" name="icmp_ln220_8_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="1"/>
<pin id="933" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln220_8 "/>
</bind>
</comp>

<comp id="935" class="1005" name="add_ln220_8_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="7" slack="0"/>
<pin id="937" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln220_8 "/>
</bind>
</comp>

<comp id="940" class="1005" name="layer11_out_8_addr_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="7" slack="1"/>
<pin id="942" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_8_addr "/>
</bind>
</comp>

<comp id="945" class="1005" name="zext_ln177_8_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="16" slack="1"/>
<pin id="947" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_8 "/>
</bind>
</comp>

<comp id="950" class="1005" name="icmp_ln220_9_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="1"/>
<pin id="952" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln220_9 "/>
</bind>
</comp>

<comp id="954" class="1005" name="add_ln220_9_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="7" slack="0"/>
<pin id="956" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln220_9 "/>
</bind>
</comp>

<comp id="959" class="1005" name="layer11_out_9_addr_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="7" slack="1"/>
<pin id="961" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_9_addr "/>
</bind>
</comp>

<comp id="964" class="1005" name="zext_ln177_9_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="16" slack="1"/>
<pin id="966" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_9 "/>
</bind>
</comp>

<comp id="969" class="1005" name="icmp_ln220_10_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="1"/>
<pin id="971" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln220_10 "/>
</bind>
</comp>

<comp id="973" class="1005" name="add_ln220_10_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="7" slack="0"/>
<pin id="975" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln220_10 "/>
</bind>
</comp>

<comp id="978" class="1005" name="layer11_out_10_addr_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="7" slack="1"/>
<pin id="980" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_10_addr "/>
</bind>
</comp>

<comp id="983" class="1005" name="zext_ln177_10_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="16" slack="1"/>
<pin id="985" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_10 "/>
</bind>
</comp>

<comp id="988" class="1005" name="icmp_ln220_11_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="1"/>
<pin id="990" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln220_11 "/>
</bind>
</comp>

<comp id="992" class="1005" name="add_ln220_11_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="7" slack="0"/>
<pin id="994" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln220_11 "/>
</bind>
</comp>

<comp id="997" class="1005" name="layer11_out_11_addr_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="7" slack="1"/>
<pin id="999" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_11_addr "/>
</bind>
</comp>

<comp id="1002" class="1005" name="zext_ln177_11_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="16" slack="1"/>
<pin id="1004" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_11 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="icmp_ln220_12_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="1"/>
<pin id="1009" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln220_12 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="add_ln220_12_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="7" slack="0"/>
<pin id="1013" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln220_12 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="layer11_out_12_addr_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="7" slack="1"/>
<pin id="1018" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_12_addr "/>
</bind>
</comp>

<comp id="1021" class="1005" name="zext_ln177_12_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="16" slack="1"/>
<pin id="1023" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="80" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="80" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="80" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="80" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="80" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="80" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="80" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="80" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="80" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="80" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="80" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="80" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="80" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="78" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="78" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="78" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="78" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="78" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="78" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="24" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="78" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="78" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="78" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="36" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="78" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="298" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="78" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="311" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="78" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="324" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="48" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="78" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="349"><net_src comp="337" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="68" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="68" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="68" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="68" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="68" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="68" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="68" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="68" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="68" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="68" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="68" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="68" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="497"><net_src comp="354" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="70" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="354" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="76" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="354" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="513"><net_src comp="188" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="519"><net_src comp="365" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="70" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="365" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="76" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="365" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="535"><net_src comp="201" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="541"><net_src comp="376" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="70" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="376" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="76" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="376" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="557"><net_src comp="214" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="563"><net_src comp="387" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="70" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="387" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="76" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="387" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="579"><net_src comp="227" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="585"><net_src comp="398" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="70" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="398" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="76" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="398" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="601"><net_src comp="240" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="607"><net_src comp="409" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="70" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="409" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="76" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="409" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="623"><net_src comp="253" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="629"><net_src comp="420" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="70" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="420" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="76" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="420" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="645"><net_src comp="266" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="651"><net_src comp="431" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="70" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="431" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="76" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="431" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="667"><net_src comp="279" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="673"><net_src comp="442" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="70" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="442" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="76" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="442" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="689"><net_src comp="292" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="695"><net_src comp="453" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="70" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="453" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="76" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="453" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="711"><net_src comp="305" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="717"><net_src comp="464" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="70" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="464" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="76" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="464" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="733"><net_src comp="318" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="739"><net_src comp="475" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="70" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="475" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="76" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="475" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="755"><net_src comp="331" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="761"><net_src comp="486" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="70" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="486" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="76" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="486" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="777"><net_src comp="344" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="782"><net_src comp="493" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="499" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="791"><net_src comp="181" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="796"><net_src comp="510" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="801"><net_src comp="515" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="521" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="810"><net_src comp="194" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="815"><net_src comp="532" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="820"><net_src comp="537" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="543" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="829"><net_src comp="207" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="834"><net_src comp="554" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="839"><net_src comp="559" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="565" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="848"><net_src comp="220" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="853"><net_src comp="576" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="858"><net_src comp="581" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="587" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="867"><net_src comp="233" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="872"><net_src comp="598" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="877"><net_src comp="603" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="609" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="886"><net_src comp="246" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="891"><net_src comp="620" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="896"><net_src comp="625" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="631" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="905"><net_src comp="259" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="910"><net_src comp="642" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="915"><net_src comp="647" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="653" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="924"><net_src comp="272" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="929"><net_src comp="664" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="934"><net_src comp="669" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="675" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="943"><net_src comp="285" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="948"><net_src comp="686" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="953"><net_src comp="691" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="697" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="962"><net_src comp="298" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="967"><net_src comp="708" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="972"><net_src comp="713" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="976"><net_src comp="719" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="981"><net_src comp="311" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="986"><net_src comp="730" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="991"><net_src comp="735" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="741" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1000"><net_src comp="324" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1005"><net_src comp="752" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="1010"><net_src comp="757" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1014"><net_src comp="763" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1019"><net_src comp="337" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1024"><net_src comp="774" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="174" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer11_out_s_0_V_V | {4 }
	Port: layer11_out_s_1_V_V | {8 }
	Port: layer11_out_s_2_V_V | {12 }
	Port: layer11_out_s_3_V_V | {16 }
	Port: layer11_out_s_4_V_V | {20 }
	Port: layer11_out_s_5_V_V | {24 }
	Port: layer11_out_s_6_V_V | {28 }
	Port: layer11_out_s_7_V_V | {32 }
	Port: layer11_out_s_8_V_V | {36 }
	Port: layer11_out_s_9_V_V | {40 }
	Port: layer11_out_s_10_V_V | {44 }
	Port: layer11_out_s_11_V_V | {48 }
	Port: layer11_out_s_12_V_V | {52 }
 - Input state : 
	Port: Block_edgeblock.exit : layer11_out_0 | {2 3 }
	Port: Block_edgeblock.exit : layer11_out_s_0_V_V | {}
	Port: Block_edgeblock.exit : layer11_out_1 | {6 7 }
	Port: Block_edgeblock.exit : layer11_out_s_1_V_V | {}
	Port: Block_edgeblock.exit : layer11_out_2 | {10 11 }
	Port: Block_edgeblock.exit : layer11_out_s_2_V_V | {}
	Port: Block_edgeblock.exit : layer11_out_3 | {14 15 }
	Port: Block_edgeblock.exit : layer11_out_s_3_V_V | {}
	Port: Block_edgeblock.exit : layer11_out_4 | {18 19 }
	Port: Block_edgeblock.exit : layer11_out_s_4_V_V | {}
	Port: Block_edgeblock.exit : layer11_out_5 | {22 23 }
	Port: Block_edgeblock.exit : layer11_out_s_5_V_V | {}
	Port: Block_edgeblock.exit : layer11_out_6 | {26 27 }
	Port: Block_edgeblock.exit : layer11_out_s_6_V_V | {}
	Port: Block_edgeblock.exit : layer11_out_7 | {30 31 }
	Port: Block_edgeblock.exit : layer11_out_s_7_V_V | {}
	Port: Block_edgeblock.exit : layer11_out_8 | {34 35 }
	Port: Block_edgeblock.exit : layer11_out_s_8_V_V | {}
	Port: Block_edgeblock.exit : layer11_out_9 | {38 39 }
	Port: Block_edgeblock.exit : layer11_out_s_9_V_V | {}
	Port: Block_edgeblock.exit : layer11_out_10 | {42 43 }
	Port: Block_edgeblock.exit : layer11_out_s_10_V_V | {}
	Port: Block_edgeblock.exit : layer11_out_11 | {46 47 }
	Port: Block_edgeblock.exit : layer11_out_s_11_V_V | {}
	Port: Block_edgeblock.exit : layer11_out_12 | {50 51 }
	Port: Block_edgeblock.exit : layer11_out_s_12_V_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln220 : 1
		add_ln220 : 1
		br_ln220 : 2
		zext_ln222 : 1
		layer11_out_0_addr : 2
		layer11_out_0_load : 3
	State 3
		zext_ln177 : 1
		write_ln222 : 2
	State 4
		empty_234 : 1
	State 5
	State 6
		icmp_ln220_1 : 1
		add_ln220_1 : 1
		br_ln220 : 2
		zext_ln222_1 : 1
		layer11_out_1_addr : 2
		layer11_out_1_load : 3
	State 7
		zext_ln177_1 : 1
		write_ln222 : 2
	State 8
		empty_237 : 1
	State 9
	State 10
		icmp_ln220_2 : 1
		add_ln220_2 : 1
		br_ln220 : 2
		zext_ln222_2 : 1
		layer11_out_2_addr : 2
		layer11_out_2_load : 3
	State 11
		zext_ln177_2 : 1
		write_ln222 : 2
	State 12
		empty_240 : 1
	State 13
	State 14
		icmp_ln220_3 : 1
		add_ln220_3 : 1
		br_ln220 : 2
		zext_ln222_3 : 1
		layer11_out_3_addr : 2
		layer11_out_3_load : 3
	State 15
		zext_ln177_3 : 1
		write_ln222 : 2
	State 16
		empty_243 : 1
	State 17
	State 18
		icmp_ln220_4 : 1
		add_ln220_4 : 1
		br_ln220 : 2
		zext_ln222_4 : 1
		layer11_out_4_addr : 2
		layer11_out_4_load : 3
	State 19
		zext_ln177_4 : 1
		write_ln222 : 2
	State 20
		empty_246 : 1
	State 21
	State 22
		icmp_ln220_5 : 1
		add_ln220_5 : 1
		br_ln220 : 2
		zext_ln222_5 : 1
		layer11_out_5_addr : 2
		layer11_out_5_load : 3
	State 23
		zext_ln177_5 : 1
		write_ln222 : 2
	State 24
		empty_249 : 1
	State 25
	State 26
		icmp_ln220_6 : 1
		add_ln220_6 : 1
		br_ln220 : 2
		zext_ln222_6 : 1
		layer11_out_6_addr81 : 2
		layer11_out_6_load : 3
	State 27
		zext_ln177_6 : 1
		write_ln222 : 2
	State 28
		empty_252 : 1
	State 29
	State 30
		icmp_ln220_7 : 1
		add_ln220_7 : 1
		br_ln220 : 2
		zext_ln222_7 : 1
		layer11_out_7_addr : 2
		layer11_out_7_load : 3
	State 31
		zext_ln177_7 : 1
		write_ln222 : 2
	State 32
		empty_255 : 1
	State 33
	State 34
		icmp_ln220_8 : 1
		add_ln220_8 : 1
		br_ln220 : 2
		zext_ln222_8 : 1
		layer11_out_8_addr : 2
		layer11_out_8_load : 3
	State 35
		zext_ln177_8 : 1
		write_ln222 : 2
	State 36
		empty_258 : 1
	State 37
	State 38
		icmp_ln220_9 : 1
		add_ln220_9 : 1
		br_ln220 : 2
		zext_ln222_9 : 1
		layer11_out_9_addr : 2
		layer11_out_9_load : 3
	State 39
		zext_ln177_9 : 1
		write_ln222 : 2
	State 40
		empty_261 : 1
	State 41
	State 42
		icmp_ln220_10 : 1
		add_ln220_10 : 1
		br_ln220 : 2
		zext_ln222_10 : 1
		layer11_out_10_addr : 2
		layer11_out_10_load : 3
	State 43
		zext_ln177_10 : 1
		write_ln222 : 2
	State 44
		empty_264 : 1
	State 45
	State 46
		icmp_ln220_11 : 1
		add_ln220_11 : 1
		br_ln220 : 2
		zext_ln222_11 : 1
		layer11_out_11_addr : 2
		layer11_out_11_load : 3
	State 47
		zext_ln177_11 : 1
		write_ln222 : 2
	State 48
		empty_267 : 1
	State 49
	State 50
		icmp_ln220_12 : 1
		add_ln220_12 : 1
		br_ln220 : 2
		zext_ln222_12 : 1
		layer11_out_12_addr : 2
		layer11_out_12_load : 3
	State 51
		zext_ln177_12 : 1
		write_ln222 : 2
	State 52
		empty_270 : 1
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   icmp_ln220_fu_493  |    0    |    11   |
|          |  icmp_ln220_1_fu_515 |    0    |    11   |
|          |  icmp_ln220_2_fu_537 |    0    |    11   |
|          |  icmp_ln220_3_fu_559 |    0    |    11   |
|          |  icmp_ln220_4_fu_581 |    0    |    11   |
|          |  icmp_ln220_5_fu_603 |    0    |    11   |
|   icmp   |  icmp_ln220_6_fu_625 |    0    |    11   |
|          |  icmp_ln220_7_fu_647 |    0    |    11   |
|          |  icmp_ln220_8_fu_669 |    0    |    11   |
|          |  icmp_ln220_9_fu_691 |    0    |    11   |
|          | icmp_ln220_10_fu_713 |    0    |    11   |
|          | icmp_ln220_11_fu_735 |    0    |    11   |
|          | icmp_ln220_12_fu_757 |    0    |    11   |
|----------|----------------------|---------|---------|
|          |   add_ln220_fu_499   |    0    |    7    |
|          |  add_ln220_1_fu_521  |    0    |    7    |
|          |  add_ln220_2_fu_543  |    0    |    7    |
|          |  add_ln220_3_fu_565  |    0    |    7    |
|          |  add_ln220_4_fu_587  |    0    |    7    |
|          |  add_ln220_5_fu_609  |    0    |    7    |
|    add   |  add_ln220_6_fu_631  |    0    |    7    |
|          |  add_ln220_7_fu_653  |    0    |    7    |
|          |  add_ln220_8_fu_675  |    0    |    7    |
|          |  add_ln220_9_fu_697  |    0    |    7    |
|          |  add_ln220_10_fu_719 |    0    |    7    |
|          |  add_ln220_11_fu_741 |    0    |    7    |
|          |  add_ln220_12_fu_763 |    0    |    7    |
|----------|----------------------|---------|---------|
|          |    grp_write_fu_90   |    0    |    0    |
|          |    grp_write_fu_97   |    0    |    0    |
|          |   grp_write_fu_104   |    0    |    0    |
|          |   grp_write_fu_111   |    0    |    0    |
|          |   grp_write_fu_118   |    0    |    0    |
|          |   grp_write_fu_125   |    0    |    0    |
|   write  |   grp_write_fu_132   |    0    |    0    |
|          |   grp_write_fu_139   |    0    |    0    |
|          |   grp_write_fu_146   |    0    |    0    |
|          |   grp_write_fu_153   |    0    |    0    |
|          |   grp_write_fu_160   |    0    |    0    |
|          |   grp_write_fu_167   |    0    |    0    |
|          |   grp_write_fu_174   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln222_fu_505  |    0    |    0    |
|          |   zext_ln177_fu_510  |    0    |    0    |
|          |  zext_ln222_1_fu_527 |    0    |    0    |
|          |  zext_ln177_1_fu_532 |    0    |    0    |
|          |  zext_ln222_2_fu_549 |    0    |    0    |
|          |  zext_ln177_2_fu_554 |    0    |    0    |
|          |  zext_ln222_3_fu_571 |    0    |    0    |
|          |  zext_ln177_3_fu_576 |    0    |    0    |
|          |  zext_ln222_4_fu_593 |    0    |    0    |
|          |  zext_ln177_4_fu_598 |    0    |    0    |
|          |  zext_ln222_5_fu_615 |    0    |    0    |
|          |  zext_ln177_5_fu_620 |    0    |    0    |
|   zext   |  zext_ln222_6_fu_637 |    0    |    0    |
|          |  zext_ln177_6_fu_642 |    0    |    0    |
|          |  zext_ln222_7_fu_659 |    0    |    0    |
|          |  zext_ln177_7_fu_664 |    0    |    0    |
|          |  zext_ln222_8_fu_681 |    0    |    0    |
|          |  zext_ln177_8_fu_686 |    0    |    0    |
|          |  zext_ln222_9_fu_703 |    0    |    0    |
|          |  zext_ln177_9_fu_708 |    0    |    0    |
|          | zext_ln222_10_fu_725 |    0    |    0    |
|          | zext_ln177_10_fu_730 |    0    |    0    |
|          | zext_ln222_11_fu_747 |    0    |    0    |
|          | zext_ln177_11_fu_752 |    0    |    0    |
|          | zext_ln222_12_fu_769 |    0    |    0    |
|          | zext_ln177_12_fu_774 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   234   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    add_ln220_10_reg_973    |    7   |
|    add_ln220_11_reg_992    |    7   |
|    add_ln220_12_reg_1011   |    7   |
|     add_ln220_1_reg_802    |    7   |
|     add_ln220_2_reg_821    |    7   |
|     add_ln220_3_reg_840    |    7   |
|     add_ln220_4_reg_859    |    7   |
|     add_ln220_5_reg_878    |    7   |
|     add_ln220_6_reg_897    |    7   |
|     add_ln220_7_reg_916    |    7   |
|     add_ln220_8_reg_935    |    7   |
|     add_ln220_9_reg_954    |    7   |
|      add_ln220_reg_783     |    7   |
|      i70_0_0_0_reg_350     |    7   |
|     i70_0_0_10_reg_460     |    7   |
|     i70_0_0_11_reg_471     |    7   |
|     i70_0_0_12_reg_482     |    7   |
|      i70_0_0_1_reg_361     |    7   |
|      i70_0_0_2_reg_372     |    7   |
|      i70_0_0_3_reg_383     |    7   |
|      i70_0_0_4_reg_394     |    7   |
|      i70_0_0_5_reg_405     |    7   |
|      i70_0_0_6_reg_416     |    7   |
|      i70_0_0_7_reg_427     |    7   |
|      i70_0_0_8_reg_438     |    7   |
|      i70_0_0_9_reg_449     |    7   |
|    icmp_ln220_10_reg_969   |    1   |
|    icmp_ln220_11_reg_988   |    1   |
|   icmp_ln220_12_reg_1007   |    1   |
|    icmp_ln220_1_reg_798    |    1   |
|    icmp_ln220_2_reg_817    |    1   |
|    icmp_ln220_3_reg_836    |    1   |
|    icmp_ln220_4_reg_855    |    1   |
|    icmp_ln220_5_reg_874    |    1   |
|    icmp_ln220_6_reg_893    |    1   |
|    icmp_ln220_7_reg_912    |    1   |
|    icmp_ln220_8_reg_931    |    1   |
|    icmp_ln220_9_reg_950    |    1   |
|     icmp_ln220_reg_779     |    1   |
| layer11_out_0_addr_reg_788 |    7   |
| layer11_out_10_addr_reg_978|    7   |
| layer11_out_11_addr_reg_997|    7   |
|layer11_out_12_addr_reg_1016|    7   |
| layer11_out_1_addr_reg_807 |    7   |
| layer11_out_2_addr_reg_826 |    7   |
| layer11_out_3_addr_reg_845 |    7   |
| layer11_out_4_addr_reg_864 |    7   |
| layer11_out_5_addr_reg_883 |    7   |
|layer11_out_6_addr81_reg_902|    7   |
| layer11_out_7_addr_reg_921 |    7   |
| layer11_out_8_addr_reg_940 |    7   |
| layer11_out_9_addr_reg_959 |    7   |
|    zext_ln177_10_reg_983   |   16   |
|   zext_ln177_11_reg_1002   |   16   |
|   zext_ln177_12_reg_1021   |   16   |
|    zext_ln177_1_reg_812    |   16   |
|    zext_ln177_2_reg_831    |   16   |
|    zext_ln177_3_reg_850    |   16   |
|    zext_ln177_4_reg_869    |   16   |
|    zext_ln177_5_reg_888    |   16   |
|    zext_ln177_6_reg_907    |   16   |
|    zext_ln177_7_reg_926    |   16   |
|    zext_ln177_8_reg_945    |   16   |
|    zext_ln177_9_reg_964    |   16   |
|     zext_ln177_reg_793     |   16   |
+----------------------------+--------+
|            Total           |   494  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_90  |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_97  |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_104 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_111 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_118 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_125 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_132 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_139 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_146 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_153 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_160 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_167 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_174 |  p2  |   2  |   7  |   14   ||    9    |
| grp_access_fu_188 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_201 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_214 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_227 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_240 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_253 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_266 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_279 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_292 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_305 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_318 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_331 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_344 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   364  ||  15.678 ||   234   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   234  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   15   |    -   |   234  |
|  Register |    -   |   494  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |   494  |   468  |
+-----------+--------+--------+--------+
