

================================================================
== Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_97_6'
================================================================
* Date:           Fri Jul 14 14:26:34 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fpga
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      103|      103|  1.030 us|  1.030 us|  103|  103|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_97_6  |      101|      101|        50|          4|          1|    14|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 50


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 1
  Pipeline-0 : II = 4, D = 50, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 53 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ix = alloca i32 1"   --->   Operation 54 'alloca' 'ix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%indvar20 = alloca i32 1"   --->   Operation 55 'alloca' 'indvar20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln65_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln65"   --->   Operation 56 'read' 'sext_ln65_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln97_1_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln97_1"   --->   Operation 57 'read' 'sext_ln97_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 58 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln97_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln97"   --->   Operation 59 'read' 'sext_ln97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%w_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %w_3_reload"   --->   Operation 60 'read' 'w_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln65_cast = sext i61 %sext_ln65_read"   --->   Operation 61 'sext' 'sext_ln65_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln97_1_cast = sext i61 %sext_ln97_1_read"   --->   Operation 62 'sext' 'sext_ln97_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln97_cast = sext i61 %sext_ln97_read"   --->   Operation 63 'sext' 'sext_ln97_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 256, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar20"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %ix"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %w_3_reload_read, i64 %w"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc102"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ix_1 = load i4 %ix" [fpga/kernel.cpp:97]   --->   Operation 69 'load' 'ix_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%indvar20_load = load i4 %indvar20" [fpga/kernel.cpp:97]   --->   Operation 70 'load' 'indvar20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 72 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.79ns)   --->   "%icmp_ln97 = icmp_eq  i4 %ix_1, i4 15" [fpga/kernel.cpp:97]   --->   Operation 73 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.79ns)   --->   "%add_ln97_1 = add i4 %indvar20_load, i4 1" [fpga/kernel.cpp:97]   --->   Operation 74 'add' 'add_ln97_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %for.inc102.split, void %for.inc136.preheader.exitStub" [fpga/kernel.cpp:97]   --->   Operation 75 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%indvar20_cast = zext i4 %indvar20_load" [fpga/kernel.cpp:97]   --->   Operation 76 'zext' 'indvar20_cast' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.08ns)   --->   "%add_ln99 = add i62 %indvar20_cast, i62 %sext_ln97_cast" [fpga/kernel.cpp:99]   --->   Operation 77 'add' 'add_ln99' <Predicate = (!icmp_ln97)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.79ns)   --->   "%add_ln97 = add i4 %ix_1, i4 1" [fpga/kernel.cpp:97]   --->   Operation 78 'add' 'add_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln97 = store i4 %add_ln97_1, i4 %indvar20" [fpga/kernel.cpp:97]   --->   Operation 79 'store' 'store_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln97 = store i4 %add_ln97, i4 %ix" [fpga/kernel.cpp:97]   --->   Operation 80 'store' 'store_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln99_1 = sext i62 %add_ln99" [fpga/kernel.cpp:99]   --->   Operation 81 'sext' 'sext_ln99_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln99_1" [fpga/kernel.cpp:99]   --->   Operation 82 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 83 [8/8] (7.30ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:99]   --->   Operation 83 'readreq' 'gmem0_load_2_req' <Predicate = (!icmp_ln97)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 84 [7/8] (7.30ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:99]   --->   Operation 84 'readreq' 'gmem0_load_2_req' <Predicate = (!icmp_ln97)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 85 [6/8] (7.30ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:99]   --->   Operation 85 'readreq' 'gmem0_load_2_req' <Predicate = (!icmp_ln97)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 86 [5/8] (7.30ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:99]   --->   Operation 86 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 87 [4/8] (7.30ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:99]   --->   Operation 87 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 88 [3/8] (7.30ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:99]   --->   Operation 88 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 89 [2/8] (7.30ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:99]   --->   Operation 89 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 90 [1/8] (7.30ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:99]   --->   Operation 90 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %ix_1, i3 0" [fpga/kernel.cpp:99]   --->   Operation 91 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i7 %shl_ln3" [fpga/kernel.cpp:99]   --->   Operation 92 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.08ns)   --->   "%add_ln99_1 = add i64 %zext_ln99, i64 %v_read" [fpga/kernel.cpp:99]   --->   Operation 93 'add' 'add_ln99_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln99_1, i32 3, i32 63" [fpga/kernel.cpp:99]   --->   Operation 94 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 95 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem0_addr" [fpga/kernel.cpp:99]   --->   Operation 95 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln99 = sext i61 %trunc_ln9" [fpga/kernel.cpp:99]   --->   Operation 96 'sext' 'sext_ln99' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i64 %gmem0, i64 %sext_ln99" [fpga/kernel.cpp:99]   --->   Operation 97 'getelementptr' 'gmem0_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (7.30ns)   --->   "%gmem0_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1" [fpga/kernel.cpp:99]   --->   Operation 98 'writereq' 'gmem0_addr_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 99 [1/1] (7.30ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem0_addr_1, i64 %gmem0_addr_read, i8 255" [fpga/kernel.cpp:99]   --->   Operation 99 'write' 'write_ln99' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 100 [5/5] (7.30ns)   --->   "%gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_1" [fpga/kernel.cpp:99]   --->   Operation 100 'writeresp' 'gmem0_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 101 [4/5] (7.30ns)   --->   "%gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_1" [fpga/kernel.cpp:99]   --->   Operation 101 'writeresp' 'gmem0_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 102 [3/5] (7.30ns)   --->   "%gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_1" [fpga/kernel.cpp:99]   --->   Operation 102 'writeresp' 'gmem0_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 103 [2/5] (7.30ns)   --->   "%gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_1" [fpga/kernel.cpp:99]   --->   Operation 103 'writeresp' 'gmem0_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 104 [1/5] (7.30ns)   --->   "%gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_1" [fpga/kernel.cpp:99]   --->   Operation 104 'writeresp' 'gmem0_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 105 [1/1] (1.08ns)   --->   "%add_ln100 = add i62 %indvar20_cast, i62 %sext_ln97_1_cast" [fpga/kernel.cpp:100]   --->   Operation 105 'add' 'add_ln100' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 106 [1/1] (1.08ns)   --->   "%add_ln100_1 = add i62 %indvar20_cast, i62 %sext_ln65_cast" [fpga/kernel.cpp:100]   --->   Operation 106 'add' 'add_ln100_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i62 %add_ln100" [fpga/kernel.cpp:100]   --->   Operation 107 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i64 %gmem0, i64 %sext_ln100" [fpga/kernel.cpp:100]   --->   Operation 108 'getelementptr' 'gmem0_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [8/8] (7.30ns)   --->   "%data_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1" [fpga/kernel.cpp:100]   --->   Operation 109 'readreq' 'data_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 110 [7/8] (7.30ns)   --->   "%data_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1" [fpga/kernel.cpp:100]   --->   Operation 110 'readreq' 'data_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 111 [6/8] (7.30ns)   --->   "%data_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1" [fpga/kernel.cpp:100]   --->   Operation 111 'readreq' 'data_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 112 [5/8] (7.30ns)   --->   "%data_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1" [fpga/kernel.cpp:100]   --->   Operation 112 'readreq' 'data_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 113 [4/8] (7.30ns)   --->   "%data_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1" [fpga/kernel.cpp:100]   --->   Operation 113 'readreq' 'data_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 114 [3/8] (7.30ns)   --->   "%data_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1" [fpga/kernel.cpp:100]   --->   Operation 114 'readreq' 'data_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 115 [2/8] (7.30ns)   --->   "%data_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1" [fpga/kernel.cpp:100]   --->   Operation 115 'readreq' 'data_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 116 [1/8] (7.30ns)   --->   "%data_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1" [fpga/kernel.cpp:100]   --->   Operation 116 'readreq' 'data_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 117 [1/1] (7.30ns)   --->   "%data_1 = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem0_addr_2" [fpga/kernel.cpp:100]   --->   Operation 117 'read' 'data_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i62 %add_ln100_1" [fpga/kernel.cpp:100]   --->   Operation 118 'sext' 'sext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 119 [1/1] (0.00ns)   --->   "%gmem0_addr_3 = getelementptr i64 %gmem0, i64 %sext_ln100_1" [fpga/kernel.cpp:100]   --->   Operation 119 'getelementptr' 'gmem0_addr_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 120 [1/1] (7.30ns)   --->   "%gmem0_addr_7_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1" [fpga/kernel.cpp:100]   --->   Operation 120 'writereq' 'gmem0_addr_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln508_1 = trunc i64 %data_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:101]   --->   Operation 121 'trunc' 'trunc_ln508_1' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 122 [1/1] (7.30ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem0_addr_3, i64 %data_1, i8 255" [fpga/kernel.cpp:100]   --->   Operation 122 'write' 'write_ln100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 123 [5/5] (7.30ns)   --->   "%gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_3" [fpga/kernel.cpp:100]   --->   Operation 123 'writeresp' 'gmem0_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 124 [4/5] (7.30ns)   --->   "%gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_3" [fpga/kernel.cpp:100]   --->   Operation 124 'writeresp' 'gmem0_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 125 [3/5] (7.30ns)   --->   "%gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_3" [fpga/kernel.cpp:100]   --->   Operation 125 'writeresp' 'gmem0_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 126 [2/5] (7.30ns)   --->   "%gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_3" [fpga/kernel.cpp:100]   --->   Operation 126 'writeresp' 'gmem0_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 127 [1/5] (7.30ns)   --->   "%gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_3" [fpga/kernel.cpp:100]   --->   Operation 127 'writeresp' 'gmem0_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 128 [8/8] (7.30ns)   --->   "%data_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1" [fpga/kernel.cpp:101]   --->   Operation 128 'readreq' 'data_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 129 [7/8] (7.30ns)   --->   "%data_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1" [fpga/kernel.cpp:101]   --->   Operation 129 'readreq' 'data_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 130 [6/8] (7.30ns)   --->   "%data_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1" [fpga/kernel.cpp:101]   --->   Operation 130 'readreq' 'data_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 131 [5/8] (7.30ns)   --->   "%data_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1" [fpga/kernel.cpp:101]   --->   Operation 131 'readreq' 'data_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 132 [4/8] (7.30ns)   --->   "%data_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1" [fpga/kernel.cpp:101]   --->   Operation 132 'readreq' 'data_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 133 [3/8] (7.30ns)   --->   "%data_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1" [fpga/kernel.cpp:101]   --->   Operation 133 'readreq' 'data_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 134 [2/8] (7.30ns)   --->   "%data_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1" [fpga/kernel.cpp:101]   --->   Operation 134 'readreq' 'data_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 135 [1/8] (7.30ns)   --->   "%data_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1" [fpga/kernel.cpp:101]   --->   Operation 135 'readreq' 'data_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 136 [1/1] (7.30ns)   --->   "%data = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem0_addr_1" [fpga/kernel.cpp:101]   --->   Operation 136 'read' 'data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln508 = trunc i64 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:101]   --->   Operation 137 'trunc' 'trunc_ln508' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 5.06>
ST_41 : Operation 138 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:101]   --->   Operation 138 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln526 = bitcast i64 %t" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:526->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:101]   --->   Operation 139 'bitcast' 'bitcast_ln526' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 140 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:101]   --->   Operation 140 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln526_1 = bitcast i64 %t_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:526->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:101]   --->   Operation 141 'bitcast' 'bitcast_ln526_1' <Predicate = true> <Delay = 0.00>
ST_41 : [1/1] (0.72ns)   --->   Input mux for Operation 142 '%add3 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_1'
ST_41 : Operation 142 [5/5] (4.34ns)   --->   "%add3 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_1" [fpga/kernel.cpp:101]   --->   Operation 142 'dadd' 'add3' <Predicate = true> <Delay = 4.34> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.06>
ST_42 : Operation 143 [4/5] (5.06ns)   --->   "%add3 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_1" [fpga/kernel.cpp:101]   --->   Operation 143 'dadd' 'add3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.06>
ST_43 : Operation 144 [3/5] (5.06ns)   --->   "%add3 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_1" [fpga/kernel.cpp:101]   --->   Operation 144 'dadd' 'add3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.06>
ST_44 : Operation 145 [2/5] (5.06ns)   --->   "%add3 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_1" [fpga/kernel.cpp:101]   --->   Operation 145 'dadd' 'add3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.06>
ST_45 : Operation 146 [1/5] (5.06ns)   --->   "%add3 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_1" [fpga/kernel.cpp:101]   --->   Operation 146 'dadd' 'add3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.06>
ST_46 : Operation 147 [1/1] (0.00ns)   --->   "%w_load_1 = load i64 %w" [fpga/kernel.cpp:101]   --->   Operation 147 'load' 'w_load_1' <Predicate = true> <Delay = 0.00>
ST_46 : [1/1] (0.72ns)   --->   Input mux for Operation 148 '%w_1 = dadd i64 %w_load_1, i64 %add3'
ST_46 : Operation 148 [5/5] (4.34ns)   --->   "%w_1 = dadd i64 %w_load_1, i64 %add3" [fpga/kernel.cpp:101]   --->   Operation 148 'dadd' 'w_1' <Predicate = true> <Delay = 4.34> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 157 [1/1] (0.00ns)   --->   "%w_load = load i64 %w"   --->   Operation 157 'load' 'w_load' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 158 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %w_1_out, i64 %w_load"   --->   Operation 158 'write' 'write_ln0' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 159 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 159 'ret' 'ret_ln0' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 5.06>
ST_47 : Operation 149 [4/5] (5.06ns)   --->   "%w_1 = dadd i64 %w_load_1, i64 %add3" [fpga/kernel.cpp:101]   --->   Operation 149 'dadd' 'w_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.06>
ST_48 : Operation 150 [3/5] (5.06ns)   --->   "%w_1 = dadd i64 %w_load_1, i64 %add3" [fpga/kernel.cpp:101]   --->   Operation 150 'dadd' 'w_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.06>
ST_49 : Operation 151 [2/5] (5.06ns)   --->   "%w_1 = dadd i64 %w_load_1, i64 %add3" [fpga/kernel.cpp:101]   --->   Operation 151 'dadd' 'w_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.49>
ST_50 : Operation 152 [1/1] (0.00ns)   --->   "%speclooptripcount_ln86 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [fpga/kernel.cpp:86]   --->   Operation 152 'speclooptripcount' 'speclooptripcount_ln86' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [fpga/kernel.cpp:97]   --->   Operation 153 'specloopname' 'specloopname_ln97' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 154 [1/5] (5.06ns)   --->   "%w_1 = dadd i64 %w_load_1, i64 %add3" [fpga/kernel.cpp:101]   --->   Operation 154 'dadd' 'w_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln97 = store i64 %w_1, i64 %w" [fpga/kernel.cpp:97]   --->   Operation 155 'store' 'store_ln97' <Predicate = true> <Delay = 0.42>
ST_50 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.inc102" [fpga/kernel.cpp:97]   --->   Operation 156 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.224ns
The critical path consists of the following:
	'alloca' operation ('indvar20') [10]  (0.000 ns)
	'load' operation ('indvar20_load', fpga/kernel.cpp:97) on local variable 'indvar20' [26]  (0.000 ns)
	'add' operation ('add_ln97_1', fpga/kernel.cpp:97) [30]  (0.797 ns)
	'store' operation ('store_ln97', fpga/kernel.cpp:97) of variable 'add_ln97_1', fpga/kernel.cpp:97 on local variable 'indvar20' [73]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', fpga/kernel.cpp:99) [39]  (0.000 ns)
	bus request operation ('gmem0_load_2_req', fpga/kernel.cpp:99) on port 'gmem0' (fpga/kernel.cpp:99) [40]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_2_req', fpga/kernel.cpp:99) on port 'gmem0' (fpga/kernel.cpp:99) [40]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_2_req', fpga/kernel.cpp:99) on port 'gmem0' (fpga/kernel.cpp:99) [40]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_2_req', fpga/kernel.cpp:99) on port 'gmem0' (fpga/kernel.cpp:99) [40]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_2_req', fpga/kernel.cpp:99) on port 'gmem0' (fpga/kernel.cpp:99) [40]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_2_req', fpga/kernel.cpp:99) on port 'gmem0' (fpga/kernel.cpp:99) [40]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_2_req', fpga/kernel.cpp:99) on port 'gmem0' (fpga/kernel.cpp:99) [40]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_2_req', fpga/kernel.cpp:99) on port 'gmem0' (fpga/kernel.cpp:99) [40]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', fpga/kernel.cpp:99) on port 'gmem0' (fpga/kernel.cpp:99) [41]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln99', fpga/kernel.cpp:99) on port 'gmem0' (fpga/kernel.cpp:99) [49]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_5_resp', fpga/kernel.cpp:99) on port 'gmem0' (fpga/kernel.cpp:99) [50]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_5_resp', fpga/kernel.cpp:99) on port 'gmem0' (fpga/kernel.cpp:99) [50]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_5_resp', fpga/kernel.cpp:99) on port 'gmem0' (fpga/kernel.cpp:99) [50]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_5_resp', fpga/kernel.cpp:99) on port 'gmem0' (fpga/kernel.cpp:99) [50]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_5_resp', fpga/kernel.cpp:99) on port 'gmem0' (fpga/kernel.cpp:99) [50]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr_2', fpga/kernel.cpp:100) [53]  (0.000 ns)
	bus request operation ('data_7_req', fpga/kernel.cpp:100) on port 'gmem0' (fpga/kernel.cpp:100) [54]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_7_req', fpga/kernel.cpp:100) on port 'gmem0' (fpga/kernel.cpp:100) [54]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_7_req', fpga/kernel.cpp:100) on port 'gmem0' (fpga/kernel.cpp:100) [54]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_7_req', fpga/kernel.cpp:100) on port 'gmem0' (fpga/kernel.cpp:100) [54]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_7_req', fpga/kernel.cpp:100) on port 'gmem0' (fpga/kernel.cpp:100) [54]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_7_req', fpga/kernel.cpp:100) on port 'gmem0' (fpga/kernel.cpp:100) [54]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_7_req', fpga/kernel.cpp:100) on port 'gmem0' (fpga/kernel.cpp:100) [54]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_7_req', fpga/kernel.cpp:100) on port 'gmem0' (fpga/kernel.cpp:100) [54]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('data', fpga/kernel.cpp:100) on port 'gmem0' (fpga/kernel.cpp:100) [55]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln100', fpga/kernel.cpp:100) on port 'gmem0' (fpga/kernel.cpp:100) [60]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_7_resp', fpga/kernel.cpp:100) on port 'gmem0' (fpga/kernel.cpp:100) [61]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_7_resp', fpga/kernel.cpp:100) on port 'gmem0' (fpga/kernel.cpp:100) [61]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_7_resp', fpga/kernel.cpp:100) on port 'gmem0' (fpga/kernel.cpp:100) [61]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_7_resp', fpga/kernel.cpp:100) on port 'gmem0' (fpga/kernel.cpp:100) [61]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_7_resp', fpga/kernel.cpp:100) on port 'gmem0' (fpga/kernel.cpp:100) [61]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_6_req', fpga/kernel.cpp:101) on port 'gmem0' (fpga/kernel.cpp:101) [62]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_6_req', fpga/kernel.cpp:101) on port 'gmem0' (fpga/kernel.cpp:101) [62]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_6_req', fpga/kernel.cpp:101) on port 'gmem0' (fpga/kernel.cpp:101) [62]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_6_req', fpga/kernel.cpp:101) on port 'gmem0' (fpga/kernel.cpp:101) [62]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_6_req', fpga/kernel.cpp:101) on port 'gmem0' (fpga/kernel.cpp:101) [62]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_6_req', fpga/kernel.cpp:101) on port 'gmem0' (fpga/kernel.cpp:101) [62]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_6_req', fpga/kernel.cpp:101) on port 'gmem0' (fpga/kernel.cpp:101) [62]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_6_req', fpga/kernel.cpp:101) on port 'gmem0' (fpga/kernel.cpp:101) [62]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus read operation ('data', fpga/kernel.cpp:101) on port 'gmem0' (fpga/kernel.cpp:101) [63]  (7.300 ns)

 <State 41>: 5.069ns
The critical path consists of the following:
	multiplexor before operation 'dadd' with delay (0.721 ns)
'dadd' operation ('add3', fpga/kernel.cpp:101) [70]  (4.348 ns)

 <State 42>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add3', fpga/kernel.cpp:101) [70]  (5.069 ns)

 <State 43>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add3', fpga/kernel.cpp:101) [70]  (5.069 ns)

 <State 44>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add3', fpga/kernel.cpp:101) [70]  (5.069 ns)

 <State 45>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add3', fpga/kernel.cpp:101) [70]  (5.069 ns)

 <State 46>: 5.069ns
The critical path consists of the following:
	'load' operation ('w_load_1', fpga/kernel.cpp:101) on local variable 'w' [33]  (0.000 ns)
	multiplexor before operation 'dadd' with delay (0.721 ns)
'dadd' operation ('w', fpga/kernel.cpp:101) [71]  (4.348 ns)

 <State 47>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('w', fpga/kernel.cpp:101) [71]  (5.069 ns)

 <State 48>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('w', fpga/kernel.cpp:101) [71]  (5.069 ns)

 <State 49>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('w', fpga/kernel.cpp:101) [71]  (5.069 ns)

 <State 50>: 5.496ns
The critical path consists of the following:
	'dadd' operation ('w', fpga/kernel.cpp:101) [71]  (5.069 ns)
	'store' operation ('store_ln97', fpga/kernel.cpp:97) of variable 'w', fpga/kernel.cpp:101 on local variable 'w' [75]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
