Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 14 04:41:17 2023
| Host         : LAPTOP-NUP5ASSV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.321    -1156.727                    356                 3686        0.115        0.000                      0                 3686        4.500        0.000                       0                  1275  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -5.321    -1156.727                    356                 3686        0.115        0.000                      0                 3686        4.500        0.000                       0                  1275  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          356  Failing Endpoints,  Worst Slack       -5.321ns,  Total Violation    -1156.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.321ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.294ns  (logic 6.115ns (39.982%)  route 9.179ns (60.018%))
  Logic Levels:           13  (DSP48E1=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.551     5.135    man/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  man/FSM_onehot_M_phase_q_reg[36]/Q
                         net (fo=5, routed)           0.937     6.591    man/regfile/Q[36]
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  man/regfile/FSM_onehot_M_phase_q[78]_i_12/O
                         net (fo=2, routed)           0.655     7.370    man/regfile/FSM_onehot_M_phase_q[78]_i_12_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  man/regfile/out0_i_264/O
                         net (fo=3, routed)           0.358     7.852    man/regfile/out0_i_264_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.976 r  man/regfile/out0_i_161/O
                         net (fo=64, routed)          1.094     9.070    man/regfile/M_regfile_ra[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.194 r  man/regfile/out0_i_155/O
                         net (fo=1, routed)           0.000     9.194    man/regfile/out0_i_155_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     9.411 r  man/regfile/out0_i_63/O
                         net (fo=1, routed)           0.570     9.980    man/sel_mux/out0_10
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.299    10.279 r  man/sel_mux/out0_i_20/O
                         net (fo=25, routed)          1.054    11.334    man/alu16/mult/A[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    15.175 f  man/alu16/mult/out0/P[15]
                         net (fo=1, routed)           0.966    16.141    man/alu16/add/P[6]
    SLICE_X55Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.265 f  man/alu16/add/M_reg_current_position_q[15]_i_38/O
                         net (fo=1, routed)           0.154    16.419    man/regfile/M_reg_temp_q_reg[15]_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124    16.543 f  man/regfile/M_reg_current_position_q[15]_i_11/O
                         net (fo=2, routed)           0.522    17.065    man/regfile/M_reg_current_position_q[15]_i_11_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    17.189 f  man/regfile/M_reg_current_position_q[15]_i_2/O
                         net (fo=19, routed)          0.928    18.117    man/regfile/M_alu16_out[15]
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.124    18.241 f  man/regfile/FSM_onehot_M_phase_q[52]_i_3_comp/O
                         net (fo=10, routed)          0.819    19.060    man/regfile/FSM_onehot_M_phase_q[52]_i_3_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124    19.184 r  man/regfile/M_phase_q_rep[4]_i_11/O
                         net (fo=1, routed)           1.121    20.306    man/regfile/M_phase_q_rep[4]_i_11_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I1_O)        0.124    20.430 r  man/regfile/M_phase_q_rep[4]_i_1_comp_2/O
                         net (fo=1, routed)           0.000    20.430    man/M_phase_d__0[4]
    SLICE_X53Y26         FDRE                                         r  man/M_phase_q_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.437    14.842    man/clk_IBUF_BUFG
    SLICE_X53Y26         FDRE                                         r  man/M_phase_q_reg_rep[4]/C
                         clock pessimism              0.273    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X53Y26         FDRE (Setup_fdre_C_D)        0.029    15.109    man/M_phase_q_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -20.430    
  -------------------------------------------------------------------
                         slack                                 -5.321    

Slack (VIOLATED) :        -5.231ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.208ns  (logic 6.115ns (40.209%)  route 9.093ns (59.791%))
  Logic Levels:           13  (DSP48E1=1 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.551     5.135    man/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  man/FSM_onehot_M_phase_q_reg[36]/Q
                         net (fo=5, routed)           0.937     6.591    man/regfile/Q[36]
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  man/regfile/FSM_onehot_M_phase_q[78]_i_12/O
                         net (fo=2, routed)           0.655     7.370    man/regfile/FSM_onehot_M_phase_q[78]_i_12_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  man/regfile/out0_i_264/O
                         net (fo=3, routed)           0.358     7.852    man/regfile/out0_i_264_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.976 r  man/regfile/out0_i_161/O
                         net (fo=64, routed)          1.094     9.070    man/regfile/M_regfile_ra[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.194 r  man/regfile/out0_i_155/O
                         net (fo=1, routed)           0.000     9.194    man/regfile/out0_i_155_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     9.411 r  man/regfile/out0_i_63/O
                         net (fo=1, routed)           0.570     9.980    man/sel_mux/out0_10
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.299    10.279 r  man/sel_mux/out0_i_20/O
                         net (fo=25, routed)          1.054    11.334    man/alu16/mult/A[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841    15.175 r  man/alu16/mult/out0/P[4]
                         net (fo=2, routed)           0.729    15.904    man/regfile/P[4]_alias
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.028 r  man/regfile/M_reg_current_position_q[4]_i_1_comp_replica/O
                         net (fo=1, routed)           0.751    16.778    man/regfile/M_alu16_out[4]_repN
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.902 r  man/regfile/M_reg_current_position_q[3]_i_1_comp/O
                         net (fo=1, routed)           0.799    17.701    man/regfile/M_alu16_out[3]_repN_1
    SLICE_X51Y25         LUT6 (Prop_lut6_I3_O)        0.124    17.825 r  man/regfile/FSM_onehot_M_phase_q[52]_i_2_comp_1/O
                         net (fo=17, routed)          0.895    18.721    man/regfile/FSM_onehot_M_phase_q[52]_i_2_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.845 r  man/regfile/FSM_onehot_M_phase_q[16]_i_2/O
                         net (fo=7, routed)           0.697    19.542    man/regfile/FSM_onehot_M_phase_q[16]_i_2_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I3_O)        0.124    19.666 r  man/regfile/M_phase_q_rep[5]_i_4_comp/O
                         net (fo=1, routed)           0.553    20.219    man/regfile/M_phase_q_rep[5]_i_4_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    20.343 r  man/regfile/M_phase_q_rep[5]_i_1_comp_2/O
                         net (fo=1, routed)           0.000    20.343    man/M_phase_d__0[5]
    SLICE_X51Y27         FDRE                                         r  man/M_phase_q_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.438    14.843    man/clk_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  man/M_phase_q_reg_rep[5]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X51Y27         FDRE (Setup_fdre_C_D)        0.031    15.112    man/M_phase_q_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -20.343    
  -------------------------------------------------------------------
                         slack                                 -5.231    

Slack (VIOLATED) :        -5.214ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.134ns  (logic 5.991ns (39.587%)  route 9.143ns (60.413%))
  Logic Levels:           12  (DSP48E1=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.551     5.135    man/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  man/FSM_onehot_M_phase_q_reg[36]/Q
                         net (fo=5, routed)           0.937     6.591    man/regfile/Q[36]
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  man/regfile/FSM_onehot_M_phase_q[78]_i_12/O
                         net (fo=2, routed)           0.655     7.370    man/regfile/FSM_onehot_M_phase_q[78]_i_12_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  man/regfile/out0_i_264/O
                         net (fo=3, routed)           0.358     7.852    man/regfile/out0_i_264_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.976 r  man/regfile/out0_i_161/O
                         net (fo=64, routed)          1.094     9.070    man/regfile/M_regfile_ra[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.194 r  man/regfile/out0_i_155/O
                         net (fo=1, routed)           0.000     9.194    man/regfile/out0_i_155_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     9.411 r  man/regfile/out0_i_63/O
                         net (fo=1, routed)           0.570     9.980    man/sel_mux/out0_10
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.299    10.279 r  man/sel_mux/out0_i_20/O
                         net (fo=25, routed)          1.054    11.334    man/alu16/mult/A[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841    15.175 r  man/alu16/mult/out0/P[4]
                         net (fo=2, routed)           0.729    15.904    man/regfile/P[4]_alias
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.028 r  man/regfile/M_reg_current_position_q[4]_i_1_comp_replica/O
                         net (fo=1, routed)           0.751    16.778    man/regfile/M_alu16_out[4]_repN
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.902 r  man/regfile/M_reg_current_position_q[3]_i_1_comp/O
                         net (fo=1, routed)           0.799    17.701    man/regfile/M_alu16_out[3]_repN_1
    SLICE_X51Y25         LUT6 (Prop_lut6_I3_O)        0.124    17.825 r  man/regfile/FSM_onehot_M_phase_q[52]_i_2_comp_1/O
                         net (fo=17, routed)          0.895    18.721    man/regfile/FSM_onehot_M_phase_q[52]_i_2_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.845 r  man/regfile/FSM_onehot_M_phase_q[16]_i_2/O
                         net (fo=7, routed)           0.977    19.822    man/regfile/FSM_onehot_M_phase_q[16]_i_2_n_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I3_O)        0.124    19.946 r  man/regfile/FSM_onehot_M_phase_q[16]_i_1/O
                         net (fo=1, routed)           0.323    20.269    man/regfile_n_67
    SLICE_X50Y28         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.440    14.845    man/clk_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[16]/C
                         clock pessimism              0.273    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X50Y28         FDRE (Setup_fdre_C_D)       -0.028    15.055    man/FSM_onehot_M_phase_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -20.269    
  -------------------------------------------------------------------
                         slack                                 -5.214    

Slack (VIOLATED) :        -5.199ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.220ns  (logic 6.115ns (40.176%)  route 9.105ns (59.824%))
  Logic Levels:           13  (DSP48E1=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.551     5.135    man/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  man/FSM_onehot_M_phase_q_reg[36]/Q
                         net (fo=5, routed)           0.937     6.591    man/regfile/Q[36]
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  man/regfile/FSM_onehot_M_phase_q[78]_i_12/O
                         net (fo=2, routed)           0.655     7.370    man/regfile/FSM_onehot_M_phase_q[78]_i_12_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  man/regfile/out0_i_264/O
                         net (fo=3, routed)           0.358     7.852    man/regfile/out0_i_264_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.976 r  man/regfile/out0_i_161/O
                         net (fo=64, routed)          1.094     9.070    man/regfile/M_regfile_ra[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.194 r  man/regfile/out0_i_155/O
                         net (fo=1, routed)           0.000     9.194    man/regfile/out0_i_155_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     9.411 r  man/regfile/out0_i_63/O
                         net (fo=1, routed)           0.570     9.980    man/sel_mux/out0_10
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.299    10.279 r  man/sel_mux/out0_i_20/O
                         net (fo=25, routed)          1.054    11.334    man/alu16/mult/A[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841    15.175 f  man/alu16/mult/out0/P[4]
                         net (fo=2, routed)           0.729    15.904    man/regfile/P[4]_alias
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.028 f  man/regfile/M_reg_current_position_q[4]_i_1_comp_replica/O
                         net (fo=1, routed)           0.751    16.778    man/regfile/M_alu16_out[4]_repN
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.902 f  man/regfile/M_reg_current_position_q[3]_i_1_comp/O
                         net (fo=1, routed)           0.799    17.701    man/regfile/M_alu16_out[3]_repN_1
    SLICE_X51Y25         LUT6 (Prop_lut6_I3_O)        0.124    17.825 f  man/regfile/FSM_onehot_M_phase_q[52]_i_2_comp_1/O
                         net (fo=17, routed)          0.895    18.721    man/regfile/FSM_onehot_M_phase_q[52]_i_2_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.845 f  man/regfile/FSM_onehot_M_phase_q[16]_i_2/O
                         net (fo=7, routed)           0.675    19.520    man/regfile/FSM_onehot_M_phase_q[16]_i_2_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    19.644 r  man/regfile/M_phase_q_rep[1]_i_4_comp/O
                         net (fo=1, routed)           0.588    20.232    man/regfile/M_phase_q_rep[1]_i_4_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I1_O)        0.124    20.356 r  man/regfile/M_phase_q_rep[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.356    man/M_phase_d__0[1]
    SLICE_X52Y26         FDRE                                         r  man/M_phase_q_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.437    14.842    man/clk_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  man/M_phase_q_reg_rep[1]/C
                         clock pessimism              0.273    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X52Y26         FDRE (Setup_fdre_C_D)        0.077    15.157    man/M_phase_q_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -20.356    
  -------------------------------------------------------------------
                         slack                                 -5.199    

Slack (VIOLATED) :        -5.049ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.073ns  (logic 6.115ns (40.570%)  route 8.958ns (59.430%))
  Logic Levels:           13  (DSP48E1=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.551     5.135    man/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  man/FSM_onehot_M_phase_q_reg[36]/Q
                         net (fo=5, routed)           0.937     6.591    man/regfile/Q[36]
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  man/regfile/FSM_onehot_M_phase_q[78]_i_12/O
                         net (fo=2, routed)           0.655     7.370    man/regfile/FSM_onehot_M_phase_q[78]_i_12_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  man/regfile/out0_i_264/O
                         net (fo=3, routed)           0.358     7.852    man/regfile/out0_i_264_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.976 r  man/regfile/out0_i_161/O
                         net (fo=64, routed)          1.094     9.070    man/regfile/M_regfile_ra[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.194 r  man/regfile/out0_i_155/O
                         net (fo=1, routed)           0.000     9.194    man/regfile/out0_i_155_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     9.411 r  man/regfile/out0_i_63/O
                         net (fo=1, routed)           0.570     9.980    man/sel_mux/out0_10
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.299    10.279 r  man/sel_mux/out0_i_20/O
                         net (fo=25, routed)          1.054    11.334    man/alu16/mult/A[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841    15.175 f  man/alu16/mult/out0/P[4]
                         net (fo=2, routed)           0.729    15.904    man/regfile/P[4]_alias
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.028 f  man/regfile/M_reg_current_position_q[4]_i_1_comp_replica/O
                         net (fo=1, routed)           0.751    16.778    man/regfile/M_alu16_out[4]_repN
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.902 f  man/regfile/M_reg_current_position_q[3]_i_1_comp/O
                         net (fo=1, routed)           0.799    17.701    man/regfile/M_alu16_out[3]_repN_1
    SLICE_X51Y25         LUT6 (Prop_lut6_I3_O)        0.124    17.825 f  man/regfile/FSM_onehot_M_phase_q[52]_i_2_comp_1/O
                         net (fo=17, routed)          0.895    18.721    man/regfile/FSM_onehot_M_phase_q[52]_i_2_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.845 f  man/regfile/FSM_onehot_M_phase_q[16]_i_2/O
                         net (fo=7, routed)           0.509    19.353    man/regfile/FSM_onehot_M_phase_q[16]_i_2_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I3_O)        0.124    19.477 r  man/regfile/M_phase_q_rep[0]_i_5_comp_1/O
                         net (fo=1, routed)           0.607    20.084    man/regfile/M_phase_q_rep[0]_i_5_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    20.208 r  man/regfile/M_phase_q_rep[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    20.208    man/M_phase_d__0[0]
    SLICE_X52Y26         FDRE                                         r  man/M_phase_q_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.437    14.842    man/clk_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  man/M_phase_q_reg_rep[0]/C
                         clock pessimism              0.273    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X52Y26         FDRE (Setup_fdre_C_D)        0.079    15.159    man/M_phase_q_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -20.208    
  -------------------------------------------------------------------
                         slack                                 -5.049    

Slack (VIOLATED) :        -5.022ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_q_reg[54]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.751ns  (logic 5.991ns (40.615%)  route 8.760ns (59.385%))
  Logic Levels:           12  (DSP48E1=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.551     5.135    man/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  man/FSM_onehot_M_phase_q_reg[36]/Q
                         net (fo=5, routed)           0.937     6.591    man/regfile/Q[36]
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  man/regfile/FSM_onehot_M_phase_q[78]_i_12/O
                         net (fo=2, routed)           0.655     7.370    man/regfile/FSM_onehot_M_phase_q[78]_i_12_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  man/regfile/out0_i_264/O
                         net (fo=3, routed)           0.358     7.852    man/regfile/out0_i_264_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.976 r  man/regfile/out0_i_161/O
                         net (fo=64, routed)          1.094     9.070    man/regfile/M_regfile_ra[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.194 r  man/regfile/out0_i_155/O
                         net (fo=1, routed)           0.000     9.194    man/regfile/out0_i_155_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     9.411 r  man/regfile/out0_i_63/O
                         net (fo=1, routed)           0.570     9.980    man/sel_mux/out0_10
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.299    10.279 r  man/sel_mux/out0_i_20/O
                         net (fo=25, routed)          1.054    11.334    man/alu16/mult/A[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    15.175 f  man/alu16/mult/out0/P[15]
                         net (fo=1, routed)           0.966    16.141    man/alu16/add/P[6]
    SLICE_X55Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.265 f  man/alu16/add/M_reg_current_position_q[15]_i_38/O
                         net (fo=1, routed)           0.154    16.419    man/regfile/M_reg_temp_q_reg[15]_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124    16.543 f  man/regfile/M_reg_current_position_q[15]_i_11/O
                         net (fo=2, routed)           0.522    17.065    man/regfile/M_reg_current_position_q[15]_i_11_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    17.189 f  man/regfile/M_reg_current_position_q[15]_i_2/O
                         net (fo=19, routed)          1.275    18.464    man/regfile/M_alu16_out[15]
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124    18.588 r  man/regfile/FSM_onehot_M_phase_q[16]_i_2_comp_1/O
                         net (fo=1, routed)           0.149    18.737    man/slow_clock/FSM_onehot_M_phase_q[16]_i_2_n_0_repN_alias
    SLICE_X49Y28         LUT6 (Prop_lut6_I5_O)        0.124    18.861 r  man/slow_clock/FSM_onehot_M_phase_q[78]_i_1_comp_1/O
                         net (fo=88, routed)          1.025    19.886    man/slow_clock_n_1
    SLICE_X51Y21         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[54]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.440    14.845    man/clk_IBUF_BUFG
    SLICE_X51Y21         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[54]_replica/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X51Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.864    man/FSM_onehot_M_phase_q_reg[54]_replica
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -19.886    
  -------------------------------------------------------------------
                         slack                                 -5.022    

Slack (VIOLATED) :        -5.016ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.978ns  (logic 5.991ns (40.000%)  route 8.987ns (60.000%))
  Logic Levels:           12  (DSP48E1=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.551     5.135    man/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  man/FSM_onehot_M_phase_q_reg[36]/Q
                         net (fo=5, routed)           0.937     6.591    man/regfile/Q[36]
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  man/regfile/FSM_onehot_M_phase_q[78]_i_12/O
                         net (fo=2, routed)           0.655     7.370    man/regfile/FSM_onehot_M_phase_q[78]_i_12_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  man/regfile/out0_i_264/O
                         net (fo=3, routed)           0.358     7.852    man/regfile/out0_i_264_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.976 r  man/regfile/out0_i_161/O
                         net (fo=64, routed)          1.094     9.070    man/regfile/M_regfile_ra[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.194 r  man/regfile/out0_i_155/O
                         net (fo=1, routed)           0.000     9.194    man/regfile/out0_i_155_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     9.411 r  man/regfile/out0_i_63/O
                         net (fo=1, routed)           0.570     9.980    man/sel_mux/out0_10
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.299    10.279 r  man/sel_mux/out0_i_20/O
                         net (fo=25, routed)          1.054    11.334    man/alu16/mult/A[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841    15.175 f  man/alu16/mult/out0/P[4]
                         net (fo=2, routed)           0.729    15.904    man/regfile/P[4]_alias
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.028 f  man/regfile/M_reg_current_position_q[4]_i_1_comp_replica/O
                         net (fo=1, routed)           0.751    16.778    man/regfile/M_alu16_out[4]_repN
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.902 f  man/regfile/M_reg_current_position_q[3]_i_1_comp/O
                         net (fo=1, routed)           0.799    17.701    man/regfile/M_alu16_out[3]_repN_1
    SLICE_X51Y25         LUT6 (Prop_lut6_I3_O)        0.124    17.825 f  man/regfile/FSM_onehot_M_phase_q[52]_i_2_comp_1/O
                         net (fo=17, routed)          0.895    18.721    man/regfile/FSM_onehot_M_phase_q[52]_i_2_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.845 f  man/regfile/FSM_onehot_M_phase_q[16]_i_2/O
                         net (fo=7, routed)           1.144    19.989    man/regfile/FSM_onehot_M_phase_q[16]_i_2_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    20.113 r  man/regfile/M_phase_q_rep[3]_i_1_comp_2/O
                         net (fo=1, routed)           0.000    20.113    man/M_phase_d__0[3]
    SLICE_X48Y27         FDRE                                         r  man/M_phase_q_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.437    14.842    man/clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  man/M_phase_q_reg_rep[3]/C
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.031    15.097    man/M_phase_q_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -20.113    
  -------------------------------------------------------------------
                         slack                                 -5.016    

Slack (VIOLATED) :        -4.948ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.924ns  (logic 6.115ns (40.974%)  route 8.809ns (59.026%))
  Logic Levels:           13  (DSP48E1=1 LUT2=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.551     5.135    man/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  man/FSM_onehot_M_phase_q_reg[36]/Q
                         net (fo=5, routed)           0.937     6.591    man/regfile/Q[36]
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  man/regfile/FSM_onehot_M_phase_q[78]_i_12/O
                         net (fo=2, routed)           0.655     7.370    man/regfile/FSM_onehot_M_phase_q[78]_i_12_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  man/regfile/out0_i_264/O
                         net (fo=3, routed)           0.358     7.852    man/regfile/out0_i_264_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.976 r  man/regfile/out0_i_161/O
                         net (fo=64, routed)          1.094     9.070    man/regfile/M_regfile_ra[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.194 r  man/regfile/out0_i_155/O
                         net (fo=1, routed)           0.000     9.194    man/regfile/out0_i_155_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     9.411 r  man/regfile/out0_i_63/O
                         net (fo=1, routed)           0.570     9.980    man/sel_mux/out0_10
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.299    10.279 r  man/sel_mux/out0_i_20/O
                         net (fo=25, routed)          1.054    11.334    man/alu16/mult/A[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    15.175 r  man/alu16/mult/out0/P[15]
                         net (fo=1, routed)           0.966    16.141    man/alu16/add/P[6]
    SLICE_X55Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  man/alu16/add/M_reg_current_position_q[15]_i_38/O
                         net (fo=1, routed)           0.154    16.419    man/regfile/M_reg_temp_q_reg[15]_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124    16.543 r  man/regfile/M_reg_current_position_q[15]_i_11/O
                         net (fo=2, routed)           0.522    17.065    man/regfile/M_reg_current_position_q[15]_i_11_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    17.189 r  man/regfile/M_reg_current_position_q[15]_i_2/O
                         net (fo=19, routed)          0.928    18.117    man/regfile/M_alu16_out[15]
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.124    18.241 r  man/regfile/FSM_onehot_M_phase_q[52]_i_3_comp/O
                         net (fo=10, routed)          0.918    19.159    man/regfile/FSM_onehot_M_phase_q[52]_i_3_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.124    19.283 r  man/regfile/FSM_onehot_M_phase_q[78]_i_9/O
                         net (fo=4, routed)           0.653    19.936    man/regfile/FSM_onehot_M_phase_q[78]_i_9_n_0
    SLICE_X53Y28         LUT2 (Prop_lut2_I0_O)        0.124    20.060 r  man/regfile/FSM_onehot_M_phase_q[20]_i_1/O
                         net (fo=1, routed)           0.000    20.060    man/regfile_n_65
    SLICE_X53Y28         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.440    14.845    man/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[20]/C
                         clock pessimism              0.273    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.029    15.112    man/FSM_onehot_M_phase_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                 -4.948    

Slack (VIOLATED) :        -4.911ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.938ns  (logic 6.115ns (40.936%)  route 8.823ns (59.064%))
  Logic Levels:           13  (DSP48E1=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.551     5.135    man/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  man/FSM_onehot_M_phase_q_reg[36]/Q
                         net (fo=5, routed)           0.937     6.591    man/regfile/Q[36]
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  man/regfile/FSM_onehot_M_phase_q[78]_i_12/O
                         net (fo=2, routed)           0.655     7.370    man/regfile/FSM_onehot_M_phase_q[78]_i_12_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  man/regfile/out0_i_264/O
                         net (fo=3, routed)           0.358     7.852    man/regfile/out0_i_264_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.976 r  man/regfile/out0_i_161/O
                         net (fo=64, routed)          1.094     9.070    man/regfile/M_regfile_ra[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.194 r  man/regfile/out0_i_155/O
                         net (fo=1, routed)           0.000     9.194    man/regfile/out0_i_155_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     9.411 r  man/regfile/out0_i_63/O
                         net (fo=1, routed)           0.570     9.980    man/sel_mux/out0_10
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.299    10.279 r  man/sel_mux/out0_i_20/O
                         net (fo=25, routed)          1.054    11.334    man/alu16/mult/A[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    15.175 f  man/alu16/mult/out0/P[15]
                         net (fo=1, routed)           0.966    16.141    man/alu16/add/P[6]
    SLICE_X55Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.265 f  man/alu16/add/M_reg_current_position_q[15]_i_38/O
                         net (fo=1, routed)           0.154    16.419    man/regfile/M_reg_temp_q_reg[15]_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124    16.543 f  man/regfile/M_reg_current_position_q[15]_i_11/O
                         net (fo=2, routed)           0.522    17.065    man/regfile/M_reg_current_position_q[15]_i_11_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    17.189 f  man/regfile/M_reg_current_position_q[15]_i_2/O
                         net (fo=19, routed)          0.928    18.117    man/regfile/M_alu16_out[15]
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.124    18.241 f  man/regfile/FSM_onehot_M_phase_q[52]_i_3_comp/O
                         net (fo=10, routed)          0.918    19.159    man/regfile/FSM_onehot_M_phase_q[52]_i_3_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.124    19.283 f  man/regfile/FSM_onehot_M_phase_q[78]_i_9/O
                         net (fo=4, routed)           0.667    19.949    man/regfile/FSM_onehot_M_phase_q[78]_i_9_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124    20.073 r  man/regfile/FSM_onehot_M_phase_q[8]_i_1/O
                         net (fo=1, routed)           0.000    20.073    man/regfile_n_71
    SLICE_X52Y27         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.438    14.843    man/clk_IBUF_BUFG
    SLICE_X52Y27         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[8]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X52Y27         FDRE (Setup_fdre_C_D)        0.081    15.162    man/FSM_onehot_M_phase_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -20.073    
  -------------------------------------------------------------------
                         slack                                 -4.911    

Slack (VIOLATED) :        -4.910ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_q_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.934ns  (logic 6.115ns (40.947%)  route 8.819ns (59.053%))
  Logic Levels:           13  (DSP48E1=1 LUT2=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.551     5.135    man/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  man/FSM_onehot_M_phase_q_reg[36]/Q
                         net (fo=5, routed)           0.937     6.591    man/regfile/Q[36]
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  man/regfile/FSM_onehot_M_phase_q[78]_i_12/O
                         net (fo=2, routed)           0.655     7.370    man/regfile/FSM_onehot_M_phase_q[78]_i_12_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  man/regfile/out0_i_264/O
                         net (fo=3, routed)           0.358     7.852    man/regfile/out0_i_264_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.976 r  man/regfile/out0_i_161/O
                         net (fo=64, routed)          1.094     9.070    man/regfile/M_regfile_ra[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.194 r  man/regfile/out0_i_155/O
                         net (fo=1, routed)           0.000     9.194    man/regfile/out0_i_155_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     9.411 r  man/regfile/out0_i_63/O
                         net (fo=1, routed)           0.570     9.980    man/sel_mux/out0_10
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.299    10.279 r  man/sel_mux/out0_i_20/O
                         net (fo=25, routed)          1.054    11.334    man/alu16/mult/A[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    15.175 r  man/alu16/mult/out0/P[15]
                         net (fo=1, routed)           0.966    16.141    man/alu16/add/P[6]
    SLICE_X55Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  man/alu16/add/M_reg_current_position_q[15]_i_38/O
                         net (fo=1, routed)           0.154    16.419    man/regfile/M_reg_temp_q_reg[15]_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124    16.543 r  man/regfile/M_reg_current_position_q[15]_i_11/O
                         net (fo=2, routed)           0.522    17.065    man/regfile/M_reg_current_position_q[15]_i_11_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    17.189 r  man/regfile/M_reg_current_position_q[15]_i_2/O
                         net (fo=19, routed)          0.928    18.117    man/regfile/M_alu16_out[15]
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.124    18.241 r  man/regfile/FSM_onehot_M_phase_q[52]_i_3_comp/O
                         net (fo=10, routed)          0.918    19.159    man/regfile/FSM_onehot_M_phase_q[52]_i_3_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.124    19.283 r  man/regfile/FSM_onehot_M_phase_q[78]_i_9/O
                         net (fo=4, routed)           0.663    19.945    man/regfile/FSM_onehot_M_phase_q[78]_i_9_n_0
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.124    20.069 r  man/regfile/FSM_onehot_M_phase_q[78]_i_2/O
                         net (fo=1, routed)           0.000    20.069    man/regfile_n_50
    SLICE_X52Y26         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.437    14.842    man/clk_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[78]/C
                         clock pessimism              0.273    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X52Y26         FDRE (Setup_fdre_C_D)        0.079    15.159    man/FSM_onehot_M_phase_q_reg[78]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -20.069    
  -------------------------------------------------------------------
                         slack                                 -4.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[11].led_out/led_strip/M_rst_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[11].led_out/led_strip/M_rst_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.565     1.509    man/led_out_gen_0[11].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  man/led_out_gen_0[11].led_out/led_strip/M_rst_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  man/led_out_gen_0[11].led_out/led_strip/M_rst_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.133     1.782    man/led_out_gen_0[11].led_out/M_rst_ctr_q_reg[10]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  man/led_out_gen_0[11].led_out/M_rst_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    man/led_out_gen_0[11].led_out/M_rst_ctr_q_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  man/led_out_gen_0[11].led_out/M_rst_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.997    man/led_out_gen_0[11].led_out/led_strip/M_rst_ctr_q_reg[12]_1[0]
    SLICE_X44Y50         FDRE                                         r  man/led_out_gen_0[11].led_out/led_strip/M_rst_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.833     2.022    man/led_out_gen_0[11].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  man/led_out_gen_0[11].led_out/led_strip/M_rst_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    man/led_out_gen_0[11].led_out/led_strip/M_rst_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.557     1.501    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[13]/Q
                         net (fo=1, routed)           0.053     1.695    man/led_out_gen_0[1].led_out/M_temp_encoding_q[13]
    SLICE_X41Y32         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.825     2.015    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[13]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.047     1.561    man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[8].led_out/led_strip/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[8].led_out/led_strip/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.562     1.506    man/led_out_gen_0[8].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  man/led_out_gen_0[8].led_out/led_strip/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  man/led_out_gen_0[8].led_out/led_strip/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.099     1.745    man/led_out_gen_0[8].led_out/led_strip/M_ctr_q[0]
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.790 r  man/led_out_gen_0[8].led_out/led_strip/M_ctr_q[4]_i_1__7/O
                         net (fo=1, routed)           0.000     1.790    man/led_out_gen_0[8].led_out/led_strip/M_ctr_q[4]_i_1__7_n_0
    SLICE_X42Y42         FDRE                                         r  man/led_out_gen_0[8].led_out/led_strip/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.832     2.022    man/led_out_gen_0[8].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  man/led_out_gen_0[8].led_out/led_strip/M_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.121     1.640    man/led_out_gen_0[8].led_out/led_strip/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.557     1.501    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[8]/Q
                         net (fo=1, routed)           0.059     1.688    man/led_out_gen_0[1].led_out/M_temp_encoding_q[8]
    SLICE_X41Y32         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.825     2.015    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[8]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.022     1.536    man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[7].led_out/M_temp_encoding_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[7].led_out/M_led_encoding_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.555     1.499    man/led_out_gen_0[7].led_out/clk_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  man/led_out_gen_0[7].led_out/M_temp_encoding_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  man/led_out_gen_0[7].led_out/M_temp_encoding_q_reg[4]/Q
                         net (fo=1, routed)           0.117     1.756    man/led_out_gen_0[7].led_out/M_temp_encoding_q[4]
    SLICE_X44Y30         FDRE                                         r  man/led_out_gen_0[7].led_out/M_led_encoding_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.824     2.014    man/led_out_gen_0[7].led_out/clk_IBUF_BUFG
    SLICE_X44Y30         FDRE                                         r  man/led_out_gen_0[7].led_out/M_led_encoding_q_reg[4]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X44Y30         FDRE (Hold_fdre_C_D)         0.070     1.604    man/led_out_gen_0[7].led_out/M_led_encoding_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[7].led_out/M_temp_encoding_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[7].led_out/M_led_encoding_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.088%)  route 0.120ns (45.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.555     1.499    man/led_out_gen_0[7].led_out/clk_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  man/led_out_gen_0[7].led_out/M_temp_encoding_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  man/led_out_gen_0[7].led_out/M_temp_encoding_q_reg[8]/Q
                         net (fo=1, routed)           0.120     1.759    man/led_out_gen_0[7].led_out/M_temp_encoding_q[8]
    SLICE_X44Y30         FDRE                                         r  man/led_out_gen_0[7].led_out/M_led_encoding_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.824     2.014    man/led_out_gen_0[7].led_out/clk_IBUF_BUFG
    SLICE_X44Y30         FDRE                                         r  man/led_out_gen_0[7].led_out/M_led_encoding_q_reg[8]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X44Y30         FDRE (Hold_fdre_C_D)         0.072     1.606    man/led_out_gen_0[7].led_out/M_led_encoding_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[10].led_out/led_strip/M_rst_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[10].led_out/led_strip/M_rst_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.371ns (66.662%)  route 0.186ns (33.338%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.565     1.509    man/led_out_gen_0[10].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  man/led_out_gen_0[10].led_out/led_strip/M_rst_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  man/led_out_gen_0[10].led_out/led_strip/M_rst_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.185     1.858    man/led_out_gen_0[10].led_out/M_rst_ctr_q_reg[3]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.012 r  man/led_out_gen_0[10].led_out/M_rst_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.012    man/led_out_gen_0[10].led_out/M_rst_ctr_q_reg[0]_i_3_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.065 r  man/led_out_gen_0[10].led_out/M_rst_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.065    man/led_out_gen_0[10].led_out/led_strip/M_rst_ctr_q_reg[7]_0[0]
    SLICE_X46Y50         FDRE                                         r  man/led_out_gen_0[10].led_out/led_strip/M_rst_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.833     2.022    man/led_out_gen_0[10].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  man/led_out_gen_0[10].led_out/led_strip/M_rst_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.911    man/led_out_gen_0[10].led_out/led_strip/M_rst_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.560     1.504    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[6]/Q
                         net (fo=1, routed)           0.119     1.764    man/led_out_gen_0[2].led_out/M_temp_encoding_q[6]
    SLICE_X43Y34         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.827     2.017    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[6]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.072     1.609    man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[8].led_out/M_temp_encoding_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[8].led_out/M_led_encoding_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.747%)  route 0.121ns (46.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.562     1.506    man/led_out_gen_0[8].led_out/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  man/led_out_gen_0[8].led_out/M_temp_encoding_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  man/led_out_gen_0[8].led_out/M_temp_encoding_q_reg[9]/Q
                         net (fo=1, routed)           0.121     1.768    man/led_out_gen_0[8].led_out/M_temp_encoding_q[9]
    SLICE_X39Y41         FDRE                                         r  man/led_out_gen_0[8].led_out/M_led_encoding_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.831     2.021    man/led_out_gen_0[8].led_out/clk_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  man/led_out_gen_0[8].led_out/M_led_encoding_q_reg[9]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X39Y41         FDRE (Hold_fdre_C_D)         0.072     1.613    man/led_out_gen_0[8].led_out/M_led_encoding_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[10].led_out/M_temp_encoding_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[10].led_out/M_led_encoding_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.566     1.510    man/led_out_gen_0[10].led_out/clk_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  man/led_out_gen_0[10].led_out/M_temp_encoding_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  man/led_out_gen_0[10].led_out/M_temp_encoding_q_reg[9]/Q
                         net (fo=1, routed)           0.059     1.697    man/led_out_gen_0[10].led_out/M_temp_encoding_q[9]
    SLICE_X48Y46         FDRE                                         r  man/led_out_gen_0[10].led_out/M_led_encoding_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.836     2.026    man/led_out_gen_0[10].led_out/clk_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  man/led_out_gen_0[10].led_out/M_led_encoding_q_reg[9]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.018     1.541    man/led_out_gen_0[10].led_out/M_led_encoding_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y36   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y38   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y38   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y39   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y39   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y39   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y39   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y40   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y34   man/led_out_gen_0[2].led_out/led_strip/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y43   man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y43   man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y43   man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y43   man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   man/led_out_gen_0[2].led_out/led_strip/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34   man/led_out_gen_0[2].led_out/led_strip/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34   man/led_out_gen_0[2].led_out/led_strip/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34   man/led_out_gen_0[2].led_out/led_strip/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34   man/led_out_gen_0[2].led_out/led_strip/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   man/led_out_gen_0[2].led_out/led_strip/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   man/led_out_gen_0[2].led_out/led_strip/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   man/FSM_onehot_M_phase_q_reg[54]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/C



