
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.254 ; gain = 96.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/top_level.vhd:42]
	Parameter f_in bound to: 100000000 - type: integer 
	Parameter f_out bound to: 9600 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/imports/new/clock_divider.vhd:35' bound to instance 'pulse_gen' of component 'clock_divider' [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/top_level.vhd:77]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/imports/new/clock_divider.vhd:43]
	Parameter f_in bound to: 100000000 - type: integer 
	Parameter f_out bound to: 9600 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/imports/new/clock_divider.vhd:43]
INFO: [Synth 8-3491] module 'uart_tx' declared at 'H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/uart_tx.vhd:37' bound to instance 'transmitter' of component 'uart_tx' [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/top_level.vhd:82]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/uart_tx.vhd:48]
WARNING: [Synth 8-614] signal 'isBusy' is read in the process but is not in the sensitivity list [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/uart_tx.vhd:60]
WARNING: [Synth 8-614] signal 'index' is read in the process but is not in the sensitivity list [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/uart_tx.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/uart_tx.vhd:48]
INFO: [Synth 8-3491] module 'shift_register' declared at 'H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/shift_register.vhd:36' bound to instance 'receiver' of component 'shift_register' [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/top_level.vhd:90]
INFO: [Synth 8-638] synthesizing module 'shift_register' [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/shift_register.vhd:44]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/flip_flop.vhd:28' bound to instance 'Di' of component 'flip_flop' [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/shift_register.vhd:62]
INFO: [Synth 8-638] synthesizing module 'flip_flop' [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/flip_flop.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'flip_flop' (3#1) [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/flip_flop.vhd:37]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/flip_flop.vhd:28' bound to instance 'Di' of component 'flip_flop' [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/shift_register.vhd:62]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/flip_flop.vhd:28' bound to instance 'Di' of component 'flip_flop' [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/shift_register.vhd:62]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/flip_flop.vhd:28' bound to instance 'Di' of component 'flip_flop' [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/shift_register.vhd:62]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/flip_flop.vhd:28' bound to instance 'Di' of component 'flip_flop' [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/shift_register.vhd:62]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/flip_flop.vhd:28' bound to instance 'Di' of component 'flip_flop' [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/shift_register.vhd:62]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/flip_flop.vhd:28' bound to instance 'Di' of component 'flip_flop' [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/shift_register.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (4#1) [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/shift_register.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'top_level' (5#1) [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/top_level.vhd:42]
WARNING: [Synth 8-3331] design shift_register has unconnected port input
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 467.004 ; gain = 151.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin D0[0].Di:d to constant 0 [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/shift_register.vhd:62]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 467.004 ; gain = 151.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 467.004 ; gain = 151.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/EECS_443/UART_Controller/UART_Controller.srcs/constrs_1/imports/Nexys4_Board_Material/Nexys4_Master.xdc]
Finished Parsing XDC File [H:/EECS_443/UART_Controller/UART_Controller.srcs/constrs_1/imports/Nexys4_Board_Material/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/EECS_443/UART_Controller/UART_Controller.srcs/constrs_1/imports/Nexys4_Board_Material/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 785.082 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 785.082 ; gain = 469.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 785.082 ; gain = 469.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 785.082 ; gain = 469.902
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'isBusy_reg' [H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/uart_tx.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 785.082 ; gain = 469.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module flip_flop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "clk0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top_level has unconnected port RsRx
INFO: [Synth 8-3886] merging instance 'transmitter/output_reg[10]' (FD) to 'transmitter/output_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\transmitter/output_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\transmitter/output_reg[0] )
WARNING: [Synth 8-3332] Sequential element (transmitter/output_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (transmitter/output_reg[0]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 785.082 ; gain = 469.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 804.766 ; gain = 489.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 824.664 ; gain = 509.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (receiver/D0[0].Di/q_reg) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (receiver/D0[1].Di/q_reg) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (receiver/D0[2].Di/q_reg) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (receiver/D0[3].Di/q_reg) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (receiver/D0[4].Di/q_reg) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (receiver/D0[5].Di/q_reg) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (receiver/D0[6].Di/q_reg) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (transmitter/output_reg[9]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (transmitter/output_reg[8]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (transmitter/output_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (transmitter/output_reg[6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (transmitter/output_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (transmitter/output_reg[4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (transmitter/output_reg[3]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (transmitter/output_reg[2]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 825.430 ; gain = 510.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 825.430 ; gain = 510.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 825.430 ; gain = 510.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 825.430 ; gain = 510.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 825.430 ; gain = 510.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 825.430 ; gain = 510.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 825.430 ; gain = 510.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |     1|
|6     |LUT4   |     6|
|7     |LUT6   |     4|
|8     |FDCE   |     5|
|9     |FDRE   |    15|
|10    |LDP    |     1|
|11    |IBUF   |     2|
|12    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+--------------+--------------+------+
|      |Instance      |Module        |Cells |
+------+--------------+--------------+------+
|1     |top           |              |    46|
|2     |  pulse_gen   |clock_divider |    27|
|3     |  transmitter |uart_tx       |    13|
+------+--------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 825.430 ; gain = 510.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 825.430 ; gain = 192.172
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 825.430 ; gain = 510.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 825.859 ; gain = 523.504
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'H:/EECS_443/UART_Controller/UART_Controller.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 825.859 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May  7 16:44:50 2019...
