[INF:CM0023] Creating log file ../../build/regression/FuncDefaultVal/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<178> s<177> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<5> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<5> s<4> l<1:8> el<1:11>
n<> u<3> t<Port> p<4> l<1:12> el<1:12>
n<> u<4> t<List_of_ports> p<5> c<3> l<1:11> el<1:13>
n<> u<5> t<Module_nonansi_header> p<175> c<1> s<44> l<1:1> el<1:14>
n<> u<6> t<IntVec_TypeBit> p<27> s<16> l<3:1> el<3:4>
n<31> u<7> t<IntConst> p<8> l<3:5> el<3:7>
n<> u<8> t<Primary_literal> p<9> c<7> l<3:5> el<3:7>
n<> u<9> t<Constant_primary> p<10> c<8> l<3:5> el<3:7>
n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<3:5> el<3:7>
n<0> u<11> t<IntConst> p<12> l<3:8> el<3:9>
n<> u<12> t<Primary_literal> p<13> c<11> l<3:8> el<3:9>
n<> u<13> t<Constant_primary> p<14> c<12> l<3:8> el<3:9>
n<> u<14> t<Constant_expression> p<15> c<13> l<3:8> el<3:9>
n<> u<15> t<Constant_range> p<16> c<10> l<3:5> el<3:9>
n<> u<16> t<Packed_dimension> p<27> c<15> s<26> l<3:4> el<3:10>
n<31> u<17> t<IntConst> p<18> l<3:12> el<3:14>
n<> u<18> t<Primary_literal> p<19> c<17> l<3:12> el<3:14>
n<> u<19> t<Constant_primary> p<20> c<18> l<3:12> el<3:14>
n<> u<20> t<Constant_expression> p<25> c<19> s<24> l<3:12> el<3:14>
n<0> u<21> t<IntConst> p<22> l<3:15> el<3:16>
n<> u<22> t<Primary_literal> p<23> c<21> l<3:15> el<3:16>
n<> u<23> t<Constant_primary> p<24> c<22> l<3:15> el<3:16>
n<> u<24> t<Constant_expression> p<25> c<23> l<3:15> el<3:16>
n<> u<25> t<Constant_range> p<26> c<20> l<3:12> el<3:16>
n<> u<26> t<Packed_dimension> p<27> c<25> l<3:11> el<3:17>
n<> u<27> t<Data_type> p<37> c<6> s<36> l<3:1> el<3:17>
n<gpr> u<28> t<StringConst> p<35> s<34> l<3:18> el<3:21>
n<2> u<29> t<IntConst> p<30> l<3:22> el<3:23>
n<> u<30> t<Primary_literal> p<31> c<29> l<3:22> el<3:23>
n<> u<31> t<Constant_primary> p<32> c<30> l<3:22> el<3:23>
n<> u<32> t<Constant_expression> p<33> c<31> l<3:22> el<3:23>
n<> u<33> t<Unpacked_dimension> p<34> c<32> l<3:21> el<3:24>
n<> u<34> t<Variable_dimension> p<35> c<33> l<3:21> el<3:24>
n<> u<35> t<Variable_decl_assignment> p<36> c<28> l<3:18> el<3:24>
n<> u<36> t<List_of_variable_decl_assignments> p<37> c<35> l<3:18> el<3:24>
n<> u<37> t<Variable_declaration> p<38> c<27> l<3:1> el<3:25>
n<> u<38> t<Data_declaration> p<39> c<37> l<3:1> el<3:25>
n<> u<39> t<Package_or_generate_item_declaration> p<40> c<38> l<3:1> el<3:25>
n<> u<40> t<Module_or_generate_item_declaration> p<41> c<39> l<3:1> el<3:25>
n<> u<41> t<Module_common_item> p<42> c<40> l<3:1> el<3:25>
n<> u<42> t<Module_or_generate_item> p<43> c<41> l<3:1> el<3:25>
n<> u<43> t<Non_port_module_item> p<44> c<42> l<3:1> el<3:25>
n<> u<44> t<Module_item> p<175> c<43> s<174> l<3:1> el<3:25>
n<> u<45> t<String_type> p<46> l<5:10> el<5:16>
n<> u<46> t<Data_type> p<47> c<45> l<5:10> el<5:16>
n<> u<47> t<Function_data_type> p<48> c<46> l<5:10> el<5:16>
n<> u<48> t<Function_data_type_or_implicit> p<167> c<47> s<49> l<5:10> el<5:16>
n<dasm> u<49> t<StringConst> p<167> s<58> l<5:17> el<5:21>
n<> u<50> t<TfPortDir_Inp> p<57> s<51> l<5:23> el<5:28>
n<> u<51> t<Data_type_or_implicit> p<57> s<52> l<5:29> el<5:29>
n<tid> u<52> t<StringConst> p<57> s<56> l<5:29> el<5:32>
n<0> u<53> t<IntConst> p<54> l<5:33> el<5:34>
n<> u<54> t<Primary_literal> p<55> c<53> l<5:33> el<5:34>
n<> u<55> t<Primary> p<56> c<54> l<5:33> el<5:34>
n<> u<56> t<Expression> p<57> c<55> l<5:33> el<5:34>
n<> u<57> t<Tf_port_item> p<58> c<50> l<5:23> el<5:34>
n<> u<58> t<Tf_port_list> p<167> c<57> s<132> l<5:23> el<5:34>
n<dasm> u<59> t<StringConst> p<60> l<6:5> el<6:9>
n<> u<60> t<Ps_or_hierarchical_identifier> p<63> c<59> s<62> l<6:5> el<6:9>
n<> u<61> t<Bit_select> p<62> l<6:10> el<6:10>
n<> u<62> t<Select> p<63> c<61> l<6:10> el<6:10>
n<> u<63> t<Variable_lvalue> p<128> c<60> s<64> l<6:5> el<6:9>
n<> u<64> t<AssignOp_Assign> p<128> s<127> l<6:10> el<6:11>
n<opcode> u<65> t<StringConst> p<78> s<77> l<6:13> el<6:19>
n<> u<66> t<Bit_select> p<77> s<76> l<6:19> el<6:19>
n<1> u<67> t<IntConst> p<68> l<6:20> el<6:21>
n<> u<68> t<Primary_literal> p<69> c<67> l<6:20> el<6:21>
n<> u<69> t<Constant_primary> p<70> c<68> l<6:20> el<6:21>
n<> u<70> t<Constant_expression> p<75> c<69> s<74> l<6:20> el<6:21>
n<0> u<71> t<IntConst> p<72> l<6:22> el<6:23>
n<> u<72> t<Primary_literal> p<73> c<71> l<6:22> el<6:23>
n<> u<73> t<Constant_primary> p<74> c<72> l<6:22> el<6:23>
n<> u<74> t<Constant_expression> p<75> c<73> l<6:22> el<6:23>
n<> u<75> t<Constant_range> p<76> c<70> l<6:20> el<6:23>
n<> u<76> t<Part_select_range> p<77> c<75> l<6:20> el<6:23>
n<> u<77> t<Select> p<78> c<66> l<6:19> el<6:24>
n<> u<78> t<Complex_func_call> p<79> c<65> l<6:13> el<6:24>
n<> u<79> t<Primary> p<80> c<78> l<6:13> el<6:24>
n<> u<80> t<Expression> p<86> c<79> s<85> l<6:13> el<6:24>
n<2'b11> u<81> t<IntConst> p<82> l<6:28> el<6:33>
n<> u<82> t<Primary_literal> p<83> c<81> l<6:28> el<6:33>
n<> u<83> t<Primary> p<84> c<82> l<6:28> el<6:33>
n<> u<84> t<Expression> p<86> c<83> l<6:28> el<6:33>
n<> u<85> t<BinOp_Equiv> p<86> s<84> l<6:25> el<6:27>
n<> u<86> t<Expression> p<87> c<80> l<6:13> el<6:33>
n<> u<87> t<Expression> p<127> c<86> s<126> l<6:12> el<6:34>
n<dasm32> u<88> t<StringConst> p<104> s<103> l<6:37> el<6:43>
n<opcode> u<89> t<StringConst> p<90> l<6:44> el<6:50>
n<> u<90> t<Primary_literal> p<91> c<89> l<6:44> el<6:50>
n<> u<91> t<Primary> p<92> c<90> l<6:44> el<6:50>
n<> u<92> t<Expression> p<103> c<91> s<97> l<6:44> el<6:50>
n<pc> u<93> t<StringConst> p<94> l<6:52> el<6:54>
n<> u<94> t<Primary_literal> p<95> c<93> l<6:52> el<6:54>
n<> u<95> t<Primary> p<96> c<94> l<6:52> el<6:54>
n<> u<96> t<Expression> p<97> c<95> l<6:52> el<6:54>
n<> u<97> t<Argument> p<103> c<96> s<102> l<6:52> el<6:54>
n<tid> u<98> t<StringConst> p<99> l<6:56> el<6:59>
n<> u<99> t<Primary_literal> p<100> c<98> l<6:56> el<6:59>
n<> u<100> t<Primary> p<101> c<99> l<6:56> el<6:59>
n<> u<101> t<Expression> p<102> c<100> l<6:56> el<6:59>
n<> u<102> t<Argument> p<103> c<101> l<6:56> el<6:59>
n<> u<103> t<List_of_arguments> p<104> c<92> l<6:44> el<6:59>
n<> u<104> t<Complex_func_call> p<105> c<88> l<6:37> el<6:60>
n<> u<105> t<Primary> p<106> c<104> l<6:37> el<6:60>
n<> u<106> t<Expression> p<127> c<105> s<125> l<6:37> el<6:60>
n<dasm16> u<107> t<StringConst> p<123> s<122> l<6:63> el<6:69>
n<opcode> u<108> t<StringConst> p<109> l<6:70> el<6:76>
n<> u<109> t<Primary_literal> p<110> c<108> l<6:70> el<6:76>
n<> u<110> t<Primary> p<111> c<109> l<6:70> el<6:76>
n<> u<111> t<Expression> p<122> c<110> s<116> l<6:70> el<6:76>
n<pc> u<112> t<StringConst> p<113> l<6:78> el<6:80>
n<> u<113> t<Primary_literal> p<114> c<112> l<6:78> el<6:80>
n<> u<114> t<Primary> p<115> c<113> l<6:78> el<6:80>
n<> u<115> t<Expression> p<116> c<114> l<6:78> el<6:80>
n<> u<116> t<Argument> p<122> c<115> s<121> l<6:78> el<6:80>
n<tid> u<117> t<StringConst> p<118> l<6:82> el<6:85>
n<> u<118> t<Primary_literal> p<119> c<117> l<6:82> el<6:85>
n<> u<119> t<Primary> p<120> c<118> l<6:82> el<6:85>
n<> u<120> t<Expression> p<121> c<119> l<6:82> el<6:85>
n<> u<121> t<Argument> p<122> c<120> l<6:82> el<6:85>
n<> u<122> t<List_of_arguments> p<123> c<111> l<6:70> el<6:85>
n<> u<123> t<Complex_func_call> p<124> c<107> l<6:63> el<6:86>
n<> u<124> t<Primary> p<125> c<123> l<6:63> el<6:86>
n<> u<125> t<Expression> p<127> c<124> l<6:63> el<6:86>
n<> u<126> t<Qmark> p<127> s<106> l<6:35> el<6:36>
n<> u<127> t<Expression> p<128> c<87> l<6:12> el<6:86>
n<> u<128> t<Operator_assignment> p<129> c<63> l<6:5> el<6:86>
n<> u<129> t<Blocking_assignment> p<130> c<128> l<6:5> el<6:86>
n<> u<130> t<Statement_item> p<131> c<129> l<6:5> el<6:87>
n<> u<131> t<Statement> p<132> c<130> l<6:5> el<6:87>
n<> u<132> t<Function_statement_or_null> p<167> c<131> s<165> l<6:5> el<6:87>
n<regn> u<133> t<StringConst> p<134> l<7:8> el<7:12>
n<> u<134> t<Primary_literal> p<135> c<133> l<7:8> el<7:12>
n<> u<135> t<Primary> p<136> c<134> l<7:8> el<7:12>
n<> u<136> t<Expression> p<137> c<135> l<7:8> el<7:12>
n<> u<137> t<Expression_or_cond_pattern> p<138> c<136> l<7:8> el<7:12>
n<> u<138> t<Cond_predicate> p<162> c<137> s<161> l<7:8> el<7:12>
n<gpr> u<139> t<StringConst> p<140> l<7:14> el<7:17>
n<> u<140> t<Ps_or_hierarchical_identifier> p<151> c<139> s<150> l<7:14> el<7:17>
n<tid> u<141> t<StringConst> p<142> l<7:18> el<7:21>
n<> u<142> t<Primary_literal> p<143> c<141> l<7:18> el<7:21>
n<> u<143> t<Primary> p<144> c<142> l<7:18> el<7:21>
n<> u<144> t<Expression> p<149> c<143> s<148> l<7:18> el<7:21>
n<regn> u<145> t<StringConst> p<146> l<7:23> el<7:27>
n<> u<146> t<Primary_literal> p<147> c<145> l<7:23> el<7:27>
n<> u<147> t<Primary> p<148> c<146> l<7:23> el<7:27>
n<> u<148> t<Expression> p<149> c<147> l<7:23> el<7:27>
n<> u<149> t<Bit_select> p<150> c<144> l<7:17> el<7:28>
n<> u<150> t<Select> p<151> c<149> l<7:17> el<7:28>
n<> u<151> t<Variable_lvalue> p<157> c<140> s<152> l<7:14> el<7:28>
n<> u<152> t<AssignOp_Assign> p<157> s<156> l<7:29> el<7:30>
n<regv> u<153> t<StringConst> p<154> l<7:31> el<7:35>
n<> u<154> t<Primary_literal> p<155> c<153> l<7:31> el<7:35>
n<> u<155> t<Primary> p<156> c<154> l<7:31> el<7:35>
n<> u<156> t<Expression> p<157> c<155> l<7:31> el<7:35>
n<> u<157> t<Operator_assignment> p<158> c<151> l<7:14> el<7:35>
n<> u<158> t<Blocking_assignment> p<159> c<157> l<7:14> el<7:35>
n<> u<159> t<Statement_item> p<160> c<158> l<7:14> el<7:36>
n<> u<160> t<Statement> p<161> c<159> l<7:14> el<7:36>
n<> u<161> t<Statement_or_null> p<162> c<160> l<7:14> el<7:36>
n<> u<162> t<Conditional_statement> p<163> c<138> l<7:5> el<7:36>
n<> u<163> t<Statement_item> p<164> c<162> l<7:5> el<7:36>
n<> u<164> t<Statement> p<165> c<163> l<7:5> el<7:36>
n<> u<165> t<Function_statement_or_null> p<167> c<164> s<166> l<7:5> el<7:36>
n<> u<166> t<Endfunction> p<167> l<8:1> el<8:12>
n<> u<167> t<Function_body_declaration> p<168> c<48> l<5:10> el<8:12>
n<> u<168> t<Function_declaration> p<169> c<167> l<5:1> el<8:12>
n<> u<169> t<Package_or_generate_item_declaration> p<170> c<168> l<5:1> el<8:12>
n<> u<170> t<Module_or_generate_item_declaration> p<171> c<169> l<5:1> el<8:12>
n<> u<171> t<Module_common_item> p<172> c<170> l<5:1> el<8:12>
n<> u<172> t<Module_or_generate_item> p<173> c<171> l<5:1> el<8:12>
n<> u<173> t<Non_port_module_item> p<174> c<172> l<5:1> el<8:12>
n<> u<174> t<Module_item> p<175> c<173> l<5:1> el<8:12>
n<> u<175> t<Module_declaration> p<176> c<5> l<1:1> el<10:10>
n<> u<176> t<Description> p<177> c<175> l<1:1> el<10:10>
n<> u<177> t<Source_text> p<178> c<176> l<1:1> el<10:10>
n<> u<178> t<Top_level_rule> l<1:1> el<11:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/FuncDefaultVal/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/FuncDefaultVal/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/FuncDefaultVal/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:10:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.dasm), line:5:1, endln:8:12, parent:work@top
    |vpiName:dasm
    |vpiFullName:work@top.dasm
    |vpiVisibility:1
    |vpiReturn:
    \_string_var: , line:5:10, endln:5:16
    |vpiIODecl:
    \_io_decl: (tid), line:5:29, endln:5:32
      |vpiDirection:1
      |vpiName:tid
      |vpiExpr:
      \_constant: , line:5:33, endln:5:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top.dasm), parent:work@top.dasm
      |vpiFullName:work@top.dasm
      |vpiStmt:
      \_assignment: , line:6:5, endln:6:86, parent:work@top.dasm
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:6:12, endln:6:86, parent:work@top.dasm
          |vpiOpType:32
          |vpiOperand:
          \_operation: , line:6:13, endln:6:33, parent:work@top.dasm
            |vpiOpType:14
            |vpiOperand:
            \_part_select: , line:6:20, endln:6:23, parent:work@top.dasm.opcode
              |vpiParent:
              \_ref_obj: opcode (work@top.dasm.opcode)
                |vpiName:opcode
                |vpiFullName:work@top.dasm.opcode
                |vpiDefName:opcode
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , line:6:20, endln:6:21
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:6:22, endln:6:23
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_constant: , line:6:28, endln:6:33
              |vpiDecompile:2'b11
              |vpiSize:2
              |BIN:11
              |vpiConstType:3
          |vpiOperand:
          \_func_call: (dasm32), line:6:37, endln:6:60
            |vpiArgument:
            \_ref_obj: (work@top.dasm.opcode), line:6:44, endln:6:50, parent:dasm32
              |vpiName:opcode
              |vpiFullName:work@top.dasm.opcode
              |vpiActual:
              \_logic_net: (opcode)
                |vpiName:opcode
                |vpiNetType:1
            |vpiArgument:
            \_ref_obj: (work@top.dasm.pc), line:6:52, endln:6:54, parent:dasm32
              |vpiName:pc
              |vpiFullName:work@top.dasm.pc
              |vpiActual:
              \_logic_net: (pc)
                |vpiName:pc
                |vpiNetType:1
            |vpiArgument:
            \_ref_obj: (work@top.dasm.tid), line:6:56, endln:6:59, parent:dasm32
              |vpiName:tid
              |vpiFullName:work@top.dasm.tid
              |vpiActual:
              \_io_decl: (tid), line:5:29, endln:5:32
            |vpiName:dasm32
          |vpiOperand:
          \_func_call: (dasm16), line:6:63, endln:6:86
            |vpiArgument:
            \_ref_obj: (work@top.dasm.opcode), line:6:70, endln:6:76, parent:dasm16
              |vpiName:opcode
              |vpiFullName:work@top.dasm.opcode
              |vpiActual:
              \_logic_net: (opcode)
            |vpiArgument:
            \_ref_obj: (work@top.dasm.pc), line:6:78, endln:6:80, parent:dasm16
              |vpiName:pc
              |vpiFullName:work@top.dasm.pc
              |vpiActual:
              \_logic_net: (pc)
            |vpiArgument:
            \_ref_obj: (work@top.dasm.tid), line:6:82, endln:6:85, parent:dasm16
              |vpiName:tid
              |vpiFullName:work@top.dasm.tid
              |vpiActual:
              \_io_decl: (tid), line:5:29, endln:5:32
            |vpiName:dasm16
        |vpiLhs:
        \_ref_obj: (work@top.dasm.dasm), line:6:5, endln:6:9, parent:work@top.dasm
          |vpiName:dasm
          |vpiFullName:work@top.dasm.dasm
          |vpiActual:
          \_string_var: (dasm), line:5:10, endln:5:16
            |vpiName:dasm
      |vpiStmt:
      \_if_stmt: , line:7:5, endln:7:36, parent:work@top.dasm
        |vpiCondition:
        \_ref_obj: (work@top.dasm.regn), line:7:8, endln:7:12
          |vpiName:regn
          |vpiFullName:work@top.dasm.regn
          |vpiActual:
          \_logic_net: (regn)
            |vpiName:regn
            |vpiNetType:1
        |vpiStmt:
        \_assignment: , line:7:14, endln:7:35
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@top.dasm.regv), line:7:31, endln:7:35
            |vpiName:regv
            |vpiFullName:work@top.dasm.regv
            |vpiActual:
            \_logic_net: (regv)
              |vpiName:regv
              |vpiNetType:1
          |vpiLhs:
          \_var_select: (work@top.dasm.gpr), line:7:14, endln:7:28
            |vpiParent:
            \_assignment: , line:7:14, endln:7:35
            |vpiName:gpr
            |vpiFullName:work@top.dasm.gpr
            |vpiIndex:
            \_ref_obj: (work@top.dasm.tid), line:7:18, endln:7:21
              |vpiName:tid
              |vpiFullName:work@top.dasm.tid
              |vpiActual:
              \_io_decl: (tid), line:5:29, endln:5:32
            |vpiIndex:
            \_ref_obj: (work@top.dasm.regn), line:7:23, endln:7:27
              |vpiName:regn
              |vpiFullName:work@top.dasm.regn
              |vpiActual:
              \_logic_net: (regn)
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:10:10, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.gpr), line:3:18, endln:3:21, parent:work@top
    |vpiName:gpr
    |vpiFullName:work@top.gpr
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:10:10
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.gpr), line:3:18, endln:3:24, parent:work@top
    |vpiSize:2
    |vpiName:gpr
    |vpiFullName:work@top.gpr
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_range: , line:3:22, endln:3:23
      |vpiLeftRange:
      \_constant: , line:3:22, endln:3:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: 
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:3:22, endln:3:23
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiReg:
    \_bit_var: (work@top.gpr), line:3:18, endln:3:21, parent:work@top.gpr
      |vpiTypespec:
      \_bit_typespec: , line:3:1, endln:3:4
        |vpiRange:
        \_range: , line:3:5, endln:3:9
          |vpiLeftRange:
          \_constant: , line:3:5, endln:3:7
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:8, endln:3:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiRange:
        \_range: , line:3:12, endln:3:16
          |vpiLeftRange:
          \_constant: , line:3:12, endln:3:14
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:15, endln:3:16
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiFullName:work@top.gpr
      |vpiRange:
      \_range: , line:3:22, endln:3:23
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@top.dasm), line:5:1, endln:8:12, parent:work@top
    |vpiName:dasm
    |vpiFullName:work@top.dasm
    |vpiVisibility:1
    |vpiReturn:
    \_string_var: , line:5:10, endln:5:16
    |vpiIODecl:
    \_io_decl: (tid), line:5:29, endln:5:32, parent:work@top.dasm
      |vpiDirection:1
      |vpiName:tid
      |vpiExpr:
      \_constant: , line:5:33, endln:5:34
    |vpiStmt:
    \_begin: (work@top.dasm), parent:work@top.dasm
      |vpiFullName:work@top.dasm
      |vpiStmt:
      \_assignment: , line:6:5, endln:6:86, parent:work@top.dasm
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:6:12, endln:6:86
          |vpiOpType:32
          |vpiOperand:
          \_operation: , line:6:13, endln:6:33
            |vpiOpType:14
            |vpiOperand:
            \_part_select: , line:6:20, endln:6:23, parent:work@top.dasm.opcode
              |vpiParent:
              \_ref_obj: (work@top.dasm.opcode), parent:work@top.dasm.opcode
                |vpiName:opcode
                |vpiFullName:work@top.dasm.opcode
                |vpiActual:
                \_logic_net: (opcode)
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , line:6:20, endln:6:21
              |vpiRightRange:
              \_constant: , line:6:22, endln:6:23
            |vpiOperand:
            \_constant: , line:6:28, endln:6:33
          |vpiOperand:
          \_func_call: (dasm32), line:6:37, endln:6:60
            |vpiArgument:
            \_ref_obj: (work@top.dasm.opcode), line:6:44, endln:6:50, parent:dasm32
              |vpiName:opcode
              |vpiFullName:work@top.dasm.opcode
              |vpiActual:
              \_logic_net: (opcode)
            |vpiArgument:
            \_ref_obj: (work@top.dasm.pc), line:6:52, endln:6:54, parent:dasm32
              |vpiName:pc
              |vpiFullName:work@top.dasm.pc
              |vpiActual:
              \_logic_net: (pc)
            |vpiArgument:
            \_ref_obj: (work@top.dasm.tid), line:6:56, endln:6:59, parent:dasm32
              |vpiName:tid
              |vpiFullName:work@top.dasm.tid
              |vpiActual:
              \_io_decl: (tid), line:5:29, endln:5:32, parent:work@top.dasm
            |vpiName:dasm32
          |vpiOperand:
          \_func_call: (dasm16), line:6:63, endln:6:86
            |vpiArgument:
            \_ref_obj: (work@top.dasm.opcode), line:6:70, endln:6:76, parent:dasm16
              |vpiName:opcode
              |vpiFullName:work@top.dasm.opcode
              |vpiActual:
              \_logic_net: (opcode)
            |vpiArgument:
            \_ref_obj: (work@top.dasm.pc), line:6:78, endln:6:80, parent:dasm16
              |vpiName:pc
              |vpiFullName:work@top.dasm.pc
              |vpiActual:
              \_logic_net: (pc)
            |vpiArgument:
            \_ref_obj: (work@top.dasm.tid), line:6:82, endln:6:85, parent:dasm16
              |vpiName:tid
              |vpiFullName:work@top.dasm.tid
              |vpiActual:
              \_io_decl: (tid), line:5:29, endln:5:32, parent:work@top.dasm
            |vpiName:dasm16
        |vpiLhs:
        \_ref_obj: (work@top.dasm.dasm), line:6:5, endln:6:9
          |vpiName:dasm
          |vpiFullName:work@top.dasm.dasm
          |vpiActual:
          \_string_var: , line:5:10, endln:5:16
      |vpiStmt:
      \_if_stmt: , line:7:5, endln:7:36, parent:work@top.dasm
        |vpiCondition:
        \_ref_obj: (work@top.dasm.regn), line:7:8, endln:7:12
          |vpiName:regn
          |vpiFullName:work@top.dasm.regn
          |vpiActual:
          \_logic_net: (regn)
        |vpiStmt:
        \_assignment: , line:7:14, endln:7:35
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@top.dasm.regv), line:7:31, endln:7:35
            |vpiName:regv
            |vpiFullName:work@top.dasm.regv
            |vpiActual:
            \_logic_net: (regv)
          |vpiLhs:
          \_var_select: (work@top.dasm.gpr), line:7:14, endln:7:28
            |vpiParent:
            \_assignment: , line:7:14, endln:7:35
            |vpiName:gpr
            |vpiFullName:work@top.dasm.gpr
            |vpiIndex:
            \_ref_obj: (work@top.dasm.gpr.tid), line:7:18, endln:7:21, parent:work@top.dasm.gpr
              |vpiName:tid
              |vpiFullName:work@top.dasm.gpr.tid
              |vpiActual:
              \_io_decl: (tid), line:5:29, endln:5:32, parent:work@top.dasm
            |vpiIndex:
            \_ref_obj: (work@top.dasm.gpr.regn), line:7:23, endln:7:27, parent:work@top.dasm.gpr
              |vpiName:regn
              |vpiFullName:work@top.dasm.gpr.regn
              |vpiActual:
              \_logic_net: (regn)
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:10:10
  |vpiNet:
  \_logic_net: (opcode)
  |vpiNet:
  \_logic_net: (pc)
  |vpiNet:
  \_logic_net: (regn)
  |vpiNet:
  \_logic_net: (regv)
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/FuncDefaultVal/dut.sv | ${SURELOG_DIR}/build/regression/FuncDefaultVal/roundtrip/dut_000.sv | 4 | 10 | 

