#ifndef __LOG_TOP_REG_H
#define __LOG_TOP_REG_H
// base address
#define LOG_TOP_DSP_BASE_ADDR BASE_ADDR_LOGTOP
#define LOG_TOP_MCU_BASE_ADDR BASE_ADDR_LOGTOP+0x100


// DSP LS register offset
#define DSP_LS_EMI_SIZE                       (LOG_TOP_DSP_BASE_ADDR + 0x00)
#define DSP_LS_EMI_BASE_ADDR                  (LOG_TOP_DSP_BASE_ADDR + 0x04)
#define DSP_LS_EMI_WRITE_ADDR                 (LOG_TOP_DSP_BASE_ADDR + 0x08)
#define DSP_LS_EMI_WRITE_PACKET_ALIGNED_ADDR  (LOG_TOP_DSP_BASE_ADDR + 0x0C)
#define DSP_LS_EMI_REMAIN_SIZE                (LOG_TOP_DSP_BASE_ADDR + 0x10)
#define DSP_LS_EMI_RELEASE_SIZE               (LOG_TOP_DSP_BASE_ADDR + 0x14)
#define DSP_LS_EMI_THRESHOLD_COUNT            (LOG_TOP_DSP_BASE_ADDR + 0x18)
#define DSP_LS_EMI_THRESHOLD_RELEASE          (LOG_TOP_DSP_BASE_ADDR + 0x1C)
#define DSP_LS_CON_LOCK_MARKER                (LOG_TOP_DSP_BASE_ADDR + 0x20)
#define DSP_LS_CON0_BEFORE_START              (LOG_TOP_DSP_BASE_ADDR + 0x24)
#define DSP_LS_CON1_BEFORE_START              (LOG_TOP_DSP_BASE_ADDR + 0x28)
#define DSP_LS_CON2_BEFORE_START              (LOG_TOP_DSP_BASE_ADDR + 0x2C)
#define DSP_LS_CON3_BEFORE_START              (LOG_TOP_DSP_BASE_ADDR + 0x30)
#define DSP_LS_RUN_TIME_MANAGE                (LOG_TOP_DSP_BASE_ADDR + 0x34)
#define DSP_LS_EMI_STATUS                     (LOG_TOP_DSP_BASE_ADDR + 0x38)
#define DSP_LS_L2_STATUS                      (LOG_TOP_DSP_BASE_ADDR + 0x3C)
#define DSP_LS_FLUSH_ABORT_STATUS             (LOG_TOP_DSP_BASE_ADDR + 0x40)
#define DSP_LS_L2_WRITE_ADDR                  (LOG_TOP_DSP_BASE_ADDR + 0x44)
#define DSP_LS_L2_READ_ADDR                   (LOG_TOP_DSP_BASE_ADDR + 0x48)
#define DSP_LS_DBG_INFO                       (LOG_TOP_DSP_BASE_ADDR + 0x4C)
#define DSP_LS_BUF_DBG_READ_ADDR              (LOG_TOP_DSP_BASE_ADDR + 0x50)
#define DSP_LS_BUF_DBG_READ_DATA_L            (LOG_TOP_DSP_BASE_ADDR + 0x54)
#define DSP_LS_BUF_DBG_READ_DATA_H            (LOG_TOP_DSP_BASE_ADDR + 0x58)
#define DSP_LS_SW_TEST_DATA                   (LOG_TOP_DSP_BASE_ADDR + 0x5C)
#define DSP_LS_L2_PKT_ALIGNED_PTR_0           (LOG_TOP_DSP_BASE_ADDR + 0x60)
#define DSP_LS_L2_PKT_ALIGNED_PTR_1           (LOG_TOP_DSP_BASE_ADDR + 0x64)
#define DSP_LS_L2_PKT_ALIGNED_PTR_2           (LOG_TOP_DSP_BASE_ADDR + 0x68)
#define DSP_LS_L2_PKT_ALIGNED_PTR_3           (LOG_TOP_DSP_BASE_ADDR + 0x6C)
#define DSP_LS_L2_PKT_ALIGNED_PTR_4           (LOG_TOP_DSP_BASE_ADDR + 0x70)
#define DSP_LS_L2_PKT_ALIGNED_PTR_5           (LOG_TOP_DSP_BASE_ADDR + 0x74)
#define DSP_LS_L2_PKT_ALIGNED_PTR_6           (LOG_TOP_DSP_BASE_ADDR + 0x78)
#define DSP_LS_L2_PKT_ALIGNED_PTR_7           (LOG_TOP_DSP_BASE_ADDR + 0x7C)
#define DSP_LS_L2_GLB_FLUSH_STATUS            (LOG_TOP_DSP_BASE_ADDR + 0x80)
#if defined(__MD95__)
#define DSP_LS_L1_FLUSH_ABORT_STATUS		  (LOG_TOP_DSP_BASE_ADDR + 0x80)
#define DSP_LS_INTERNAL_BUF_FULL_CNT		  (LOG_TOP_DSP_BASE_ADDR + 0x84)
#define DSP_LS_ARB_SEL_PORT					  (LOG_TOP_DSP_BASE_ADDR + 0x90)
#endif

// MCU LS register offset
#define MCU_LS_EMI_SIZE                       (LOG_TOP_MCU_BASE_ADDR + 0x00)
#define MCU_LS_EMI_BASE_ADDR                  (LOG_TOP_MCU_BASE_ADDR + 0x04)
#define MCU_LS_EMI_WRITE_ADDR                 (LOG_TOP_MCU_BASE_ADDR + 0x08)
#define MCU_LS_EMI_WRITE_PACKET_ALIGNED_ADDR  (LOG_TOP_MCU_BASE_ADDR + 0x0C)
#define MCU_LS_EMI_REMAIN_SIZE                (LOG_TOP_MCU_BASE_ADDR + 0x10)
#define MCU_LS_EMI_RELEASE_SIZE               (LOG_TOP_MCU_BASE_ADDR + 0x14)
#define MCU_LS_EMI_THRESHOLD_COUNT            (LOG_TOP_MCU_BASE_ADDR + 0x18)
#define MCU_LS_EMI_THRESHOLD_RELEASE          (LOG_TOP_MCU_BASE_ADDR + 0x1C)
#define MCU_LS_CON_LOCK_MARKER                (LOG_TOP_MCU_BASE_ADDR + 0x20)
#define MCU_LS_CON0_BEFORE_START              (LOG_TOP_MCU_BASE_ADDR + 0x24)
#define MCU_LS_CON1_BEFORE_START              (LOG_TOP_MCU_BASE_ADDR + 0x28)
#define MCU_LS_CON2_BEFORE_START              (LOG_TOP_MCU_BASE_ADDR + 0x2C)
#define MCU_LS_CON3_BEFORE_START              (LOG_TOP_MCU_BASE_ADDR + 0x30)
#define MCU_LS_RUN_TIME_MANAGE                (LOG_TOP_MCU_BASE_ADDR + 0x34)
#define MCU_LS_EMI_STATUS                     (LOG_TOP_MCU_BASE_ADDR + 0x38)
#define MCU_LS_L2_STATUS                      (LOG_TOP_MCU_BASE_ADDR + 0x3C)
#define MCU_LS_FLUSH_ABORT_STATUS             (LOG_TOP_MCU_BASE_ADDR + 0x40)
#define MCU_LS_L2_WRITE_ADDR                  (LOG_TOP_MCU_BASE_ADDR + 0x44)
#define MCU_LS_L2_READ_ADDR                   (LOG_TOP_MCU_BASE_ADDR + 0x48)
#define MCU_LS_DBG_INFO                       (LOG_TOP_MCU_BASE_ADDR + 0x4C)
#define MCU_LS_BUF_DBG_READ_ADDR              (LOG_TOP_MCU_BASE_ADDR + 0x50)
#define MCU_LS_BUF_DBG_READ_DATA_L            (LOG_TOP_MCU_BASE_ADDR + 0x54)
#define MCU_LS_BUF_DBG_READ_DATA_H            (LOG_TOP_MCU_BASE_ADDR + 0x58)
#define MCU_LS_SW_TEST_DATA                   (LOG_TOP_MCU_BASE_ADDR + 0x5C)
#define MCU_LS_L2_PKT_ALIGNED_PTR_0           (LOG_TOP_MCU_BASE_ADDR + 0x60)
#define MCU_LS_L2_PKT_ALIGNED_PTR_1           (LOG_TOP_MCU_BASE_ADDR + 0x64)
#define MCU_LS_L2_PKT_ALIGNED_PTR_2           (LOG_TOP_MCU_BASE_ADDR + 0x68)
#define MCU_LS_L2_PKT_ALIGNED_PTR_3           (LOG_TOP_MCU_BASE_ADDR + 0x6C)
#define MCU_LS_L2_PKT_ALIGNED_PTR_4           (LOG_TOP_MCU_BASE_ADDR + 0x70)
#define MCU_LS_L2_PKT_ALIGNED_PTR_5           (LOG_TOP_MCU_BASE_ADDR + 0x74)
#define MCU_LS_L2_PKT_ALIGNED_PTR_6           (LOG_TOP_MCU_BASE_ADDR + 0x78)
#define MCU_LS_L2_PKT_ALIGNED_PTR_7           (LOG_TOP_MCU_BASE_ADDR + 0x7C)
#define MCU_LS_L2_GLB_FLUSH_STATUS            (LOG_TOP_MCU_BASE_ADDR + 0x80)
#if defined(__MD95__)
#define MCU_LS_L1_FLUSH_ABORT_STATUS		  (LOG_TOP_MCU_BASE_ADDR + 0x80)
#define MCU_LS_INTERNAL_BUF_FULL_CNT		  (LOG_TOP_MCU_BASE_ADDR + 0x84)
#define MCU_LS_ARB_SEL_PORT					  (LOG_TOP_MCU_BASE_ADDR + 0x90)
#endif

#endif
