#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xc51660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xc517f0 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0xc3ca40 .functor NOT 1, L_0xc89a60, C4<0>, C4<0>, C4<0>;
L_0xc89840 .functor XOR 10, L_0xc895b0, L_0xc89770, C4<0000000000>, C4<0000000000>;
L_0xc89950 .functor XOR 10, L_0xc89840, L_0xc898b0, C4<0000000000>, C4<0000000000>;
v0xc87050_0 .net *"_ivl_10", 9 0, L_0xc89840;  1 drivers
v0xc87150_0 .net *"_ivl_12", 9 0, L_0xc898b0;  1 drivers
v0xc87230_0 .net *"_ivl_14", 9 0, L_0xc89950;  1 drivers
v0xc872f0_0 .net *"_ivl_4", 9 0, L_0xc89510;  1 drivers
v0xc873d0_0 .net *"_ivl_6", 9 0, L_0xc895b0;  1 drivers
v0xc87500_0 .net *"_ivl_8", 9 0, L_0xc89770;  1 drivers
v0xc875e0_0 .var "clk", 0 0;
v0xc87680_0 .net "in", 3 0, v0xc85980_0;  1 drivers
v0xc87720_0 .net "out_any_dut", 3 1, L_0xc89420;  1 drivers
v0xc87890_0 .net "out_any_ref", 3 1, L_0xc3d040;  1 drivers
v0xc87950_0 .net "out_both_dut", 2 0, L_0xc3d560;  1 drivers
v0xc87a20_0 .net "out_both_ref", 2 0, L_0xc3cd50;  1 drivers
v0xc87af0_0 .net "out_different_dut", 3 0, L_0xc484a0;  1 drivers
v0xc87bc0_0 .net "out_different_ref", 3 0, L_0xc3d310;  1 drivers
v0xc87c90_0 .var/2u "stats1", 287 0;
v0xc87d50_0 .var/2u "strobe", 0 0;
v0xc87e10_0 .net "tb_match", 0 0, L_0xc89a60;  1 drivers
v0xc87ee0_0 .net "tb_mismatch", 0 0, L_0xc3ca40;  1 drivers
v0xc87f80_0 .net "wavedrom_enable", 0 0, v0xc85ae0_0;  1 drivers
v0xc88050_0 .net "wavedrom_title", 511 0, v0xc85b80_0;  1 drivers
E_0xc4b5e0/0 .event negedge, v0xc858c0_0;
E_0xc4b5e0/1 .event posedge, v0xc858c0_0;
E_0xc4b5e0 .event/or E_0xc4b5e0/0, E_0xc4b5e0/1;
L_0xc89420 .part L_0xc525c0, 0, 3;
L_0xc89510 .concat [ 4 3 3 0], L_0xc3d310, L_0xc3d040, L_0xc3cd50;
L_0xc895b0 .concat [ 4 3 3 0], L_0xc3d310, L_0xc3d040, L_0xc3cd50;
L_0xc89770 .concat [ 4 3 3 0], L_0xc484a0, L_0xc89420, L_0xc3d560;
L_0xc898b0 .concat [ 4 3 3 0], L_0xc3d310, L_0xc3d040, L_0xc3cd50;
L_0xc89a60 .cmp/eeq 10, L_0xc89510, L_0xc89950;
S_0xc51980 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0xc517f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0xc3cd50 .functor AND 3, L_0xc88150, L_0xc881f0, C4<111>, C4<111>;
L_0xc3d040 .functor OR 3, L_0xc88380, L_0xc88420, C4<000>, C4<000>;
L_0xc3d310 .functor XOR 4, v0xc85980_0, L_0xc88870, C4<0000>, C4<0000>;
v0xc3c540_0 .net *"_ivl_1", 2 0, L_0xc88150;  1 drivers
v0xc3c880_0 .net *"_ivl_13", 0 0, L_0xc885e0;  1 drivers
v0xc3cb50_0 .net *"_ivl_15", 2 0, L_0xc88790;  1 drivers
v0xc3ce60_0 .net *"_ivl_16", 3 0, L_0xc88870;  1 drivers
v0xc3d150_0 .net *"_ivl_3", 2 0, L_0xc881f0;  1 drivers
v0xc3d420_0 .net *"_ivl_7", 2 0, L_0xc88380;  1 drivers
v0xc3d630_0 .net *"_ivl_9", 2 0, L_0xc88420;  1 drivers
v0xc84c90_0 .net "in", 3 0, v0xc85980_0;  alias, 1 drivers
v0xc84d70_0 .net "out_any", 3 1, L_0xc3d040;  alias, 1 drivers
v0xc84ee0_0 .net "out_both", 2 0, L_0xc3cd50;  alias, 1 drivers
v0xc84fc0_0 .net "out_different", 3 0, L_0xc3d310;  alias, 1 drivers
L_0xc88150 .part v0xc85980_0, 0, 3;
L_0xc881f0 .part v0xc85980_0, 1, 3;
L_0xc88380 .part v0xc85980_0, 0, 3;
L_0xc88420 .part v0xc85980_0, 1, 3;
L_0xc885e0 .part v0xc85980_0, 0, 1;
L_0xc88790 .part v0xc85980_0, 1, 3;
L_0xc88870 .concat [ 3 1 0 0], L_0xc88790, L_0xc885e0;
S_0xc85120 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0xc517f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0xc858c0_0 .net "clk", 0 0, v0xc875e0_0;  1 drivers
v0xc85980_0 .var "in", 3 0;
v0xc85a40_0 .net "tb_match", 0 0, L_0xc89a60;  alias, 1 drivers
v0xc85ae0_0 .var "wavedrom_enable", 0 0;
v0xc85b80_0 .var "wavedrom_title", 511 0;
E_0xc4b170 .event posedge, v0xc858c0_0;
E_0xc4ba60 .event negedge, v0xc858c0_0;
S_0xc853c0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xc85120;
 .timescale -12 -12;
v0xc855c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc856c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xc85120;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc85d50 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0xc517f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 4 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0xc3d560 .functor AND 3, L_0xc88a50, L_0xc88af0, C4<111>, C4<111>;
L_0xc525c0 .functor OR 4, L_0xc88d20, L_0xc88f30, C4<0000>, C4<0000>;
L_0xc484a0 .functor XOR 4, v0xc85980_0, L_0xc891f0, C4<0000>, C4<0000>;
v0xc85fc0_0 .net *"_ivl_1", 2 0, L_0xc88a50;  1 drivers
L_0x7f7a8497b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xc860a0_0 .net *"_ivl_11", 0 0, L_0x7f7a8497b018;  1 drivers
v0xc86180_0 .net *"_ivl_13", 2 0, L_0xc88e90;  1 drivers
v0xc86270_0 .net *"_ivl_14", 3 0, L_0xc88f30;  1 drivers
L_0x7f7a8497b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xc86350_0 .net *"_ivl_17", 0 0, L_0x7f7a8497b060;  1 drivers
v0xc86480_0 .net *"_ivl_21", 2 0, L_0xc89150;  1 drivers
v0xc86560_0 .net *"_ivl_22", 3 0, L_0xc891f0;  1 drivers
L_0x7f7a8497b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xc86640_0 .net *"_ivl_25", 0 0, L_0x7f7a8497b0a8;  1 drivers
v0xc86720_0 .net *"_ivl_3", 2 0, L_0xc88af0;  1 drivers
v0xc86890_0 .net *"_ivl_7", 2 0, L_0xc88c80;  1 drivers
v0xc86970_0 .net *"_ivl_8", 3 0, L_0xc88d20;  1 drivers
v0xc86a50_0 .net "in", 3 0, v0xc85980_0;  alias, 1 drivers
v0xc86b10_0 .net "out_any", 3 0, L_0xc525c0;  1 drivers
v0xc86bf0_0 .net "out_both", 2 0, L_0xc3d560;  alias, 1 drivers
v0xc86cd0_0 .net "out_different", 3 0, L_0xc484a0;  alias, 1 drivers
L_0xc88a50 .part v0xc85980_0, 0, 3;
L_0xc88af0 .part v0xc85980_0, 1, 3;
L_0xc88c80 .part v0xc85980_0, 0, 3;
L_0xc88d20 .concat [ 3 1 0 0], L_0xc88c80, L_0x7f7a8497b018;
L_0xc88e90 .part v0xc85980_0, 1, 3;
L_0xc88f30 .concat [ 3 1 0 0], L_0xc88e90, L_0x7f7a8497b060;
L_0xc89150 .part v0xc85980_0, 1, 3;
L_0xc891f0 .concat [ 3 1 0 0], L_0xc89150, L_0x7f7a8497b0a8;
S_0xc86e30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0xc517f0;
 .timescale -12 -12;
E_0xc35a20 .event anyedge, v0xc87d50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc87d50_0;
    %nor/r;
    %assign/vec4 v0xc87d50_0, 0;
    %wait E_0xc35a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc85120;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0xc85980_0, 0;
    %wait E_0xc4ba60;
    %wait E_0xc4b170;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0xc85980_0, 0;
    %wait E_0xc4b170;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0xc85980_0, 0;
    %wait E_0xc4b170;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0xc85980_0, 0;
    %wait E_0xc4b170;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0xc85980_0, 0;
    %wait E_0xc4b170;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0xc85980_0, 0;
    %wait E_0xc4ba60;
    %fork TD_tb.stim1.wavedrom_stop, S_0xc856c0;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0xc85980_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc4ba60;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0xc85980_0, 0;
    %wait E_0xc4b170;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0xc85980_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xc517f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc875e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc87d50_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xc517f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xc875e0_0;
    %inv;
    %store/vec4 v0xc875e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xc517f0;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc858c0_0, v0xc87ee0_0, v0xc87680_0, v0xc87a20_0, v0xc87950_0, v0xc87890_0, v0xc87720_0, v0xc87bc0_0, v0xc87af0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xc517f0;
T_7 ;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xc517f0;
T_8 ;
    %wait E_0xc4b5e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc87c90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc87c90_0, 4, 32;
    %load/vec4 v0xc87e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc87c90_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc87c90_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc87c90_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xc87a20_0;
    %load/vec4 v0xc87a20_0;
    %load/vec4 v0xc87950_0;
    %xor;
    %load/vec4 v0xc87a20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc87c90_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc87c90_0, 4, 32;
T_8.4 ;
    %load/vec4 v0xc87890_0;
    %load/vec4 v0xc87890_0;
    %load/vec4 v0xc87720_0;
    %xor;
    %load/vec4 v0xc87890_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc87c90_0, 4, 32;
T_8.10 ;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc87c90_0, 4, 32;
T_8.8 ;
    %load/vec4 v0xc87bc0_0;
    %load/vec4 v0xc87bc0_0;
    %load/vec4 v0xc87af0_0;
    %xor;
    %load/vec4 v0xc87bc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc87c90_0, 4, 32;
T_8.14 ;
    %load/vec4 v0xc87c90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc87c90_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/machine/gatesv/iter0/response2/top_module.sv";
