<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2024.2.b.23.0" title="u23_lifcl_nx33u_evalbd_ibd" device="LIFCL-33U-7CTG104C" performance_grade="7_High-Performance_1.0V" family_int="je5d00" device_int="jd5u27a" package_int="FCCSP104" operation_int="COM" speed_int="10" default_implementation="impl_1">
    <Options VerilogStandard="Verilog 2001" hdl_sort="on"/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="Strategy1">
        <Options VerilogStandard="System Verilog" def_top="u23_lifcl_nx33u_evalbd_ibd" hdl_sort="off" top="u23_lifcl_nx33u_evalbd_ibd"/>
        <Source name="rtl/u23_lifcl_nx33u_evalbd_ibd.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="u23_lifcl_nx33u_evalbd_ibd"/>
        </Source>
        <Source name="rtl/clock_debug.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="rtl/resetn_sync.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr_des.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="rtl/pll/pll_60m/pll_60m.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/cpu0.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/sysmem0/2.3.0/sysmem0.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/ahbl0.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl2apb0/1.1.2/ahbl2apb0.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/apb0.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/uart0/1.3.0/uart0.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/u23_config_intf_feedthrough/1.0.0/u23_config_intf_feedthrough.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="remote_files/sources/documents/development_doc/lattice_example/verilog_modules/AHBL_to_LMMI_converter.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="remote_files/sources/rtl/source/axi64_to_ahbl32_conv/axi64_to_ahbl32_conv.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_to_ahbl_bridge/1.1.1/rtl/axi4_to_ahbl_bridge.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/lscc_i2cm1.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_spim1/2.1.0/lscc_spim1.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/HW_ver_gpio/1.6.2/HW_ver_gpio.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/gpio0/1.6.2/gpio0.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="pdc/u23_lifcl_nx33u_evalbd_ibd.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="nx33u_u23_jediD9_board_des1.sty"/>
</RadiantProject>
