`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: Auburn University ELEC4200 Lab 4
// Engineer: Courtney Stewart
// 
// Create Date: 09/19/2023 08:19:54 PM
// Design Name: Lab 4 Task 4
// Module Name: DFlipFlop
//////////////////////////////////////////////////////////////////////////////////


module DFlipFlop(
    input D,
    input Clk,
    output reg Q
    );
    
always @ (posedge Clk)
    if(Clk)
    begin
     Q <= D;
    end
    
endmodule
