#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5dbc738e8b90 .scope module, "tb" "tb" 2 2;
 .timescale -9 -11;
P_0x5dbc738e87d0 .param/l "ADD_WIDTH" 0 2 9, +C4<00000000000000000000000000000100>;
P_0x5dbc738e8810 .param/l "DATA_WIDTH" 0 2 4, +C4<00000000000000000000000000010000>;
P_0x5dbc738e8850 .param/l "FIFO_SIZE" 0 2 8, +C4<00000000000000000000000000001010>;
P_0x5dbc738e8890 .param/l "IFM_WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
P_0x5dbc738e88d0 .param/l "KERNEL_SIZE" 0 2 7, +C4<00000000000000000000000000000011>;
P_0x5dbc738e8910 .param/l "WEIGHT_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
v0x5dbc7394e120_0 .var "clk1", 0 0;
v0x5dbc7394e1e0_0 .var "clk2", 0 0;
v0x5dbc7394e2a0_0 .var "cnt", 8 0;
v0x5dbc7394e340_0 .net "data_out", 15 0, L_0x5dbc73960230;  1 drivers
v0x5dbc7394e400_0 .var "ifm", 7 0;
v0x5dbc7394e560_0 .var "rd_clr", 0 0;
v0x5dbc7394e600_0 .var "rd_en", 2 0;
v0x5dbc7394e6c0_0 .var "rst_n", 0 0;
v0x5dbc7394e760_0 .var "set_ifm", 0 0;
v0x5dbc7394e890_0 .var "set_reg_pe", 0 0;
v0x5dbc7394e930_0 .var "set_wgt", 0 0;
v0x5dbc7394e9d0_0 .var "wgt", 71 0;
v0x5dbc7394ea70_0 .var "wr_clr", 0 0;
v0x5dbc7394eba0_0 .var "wr_en", 2 0;
E_0x5dbc7387e8e0/0 .event negedge, v0x5dbc73933860_0;
E_0x5dbc7387e8e0/1 .event posedge, v0x5dbc738e7bc0_0;
E_0x5dbc7387e8e0 .event/or E_0x5dbc7387e8e0/0, E_0x5dbc7387e8e0/1;
E_0x5dbc7387ed00 .event edge, v0x5dbc738e8110_0;
S_0x5dbc738e5750 .scope module, "top_module" "TOP" 2 42, 3 1 0, S_0x5dbc738e8b90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "set_reg";
    .port_info 4 /INPUT 1 "set_wgt";
    .port_info 5 /INPUT 1 "set_ifm";
    .port_info 6 /INPUT 1 "rd_clr";
    .port_info 7 /INPUT 1 "wr_clr";
    .port_info 8 /INPUT 3 "wr_en";
    .port_info 9 /INPUT 3 "rd_en";
    .port_info 10 /INPUT 8 "ifm";
    .port_info 11 /INPUT 72 "wgt";
    .port_info 12 /OUTPUT 16 "data_output";
P_0x5dbc738e8d20 .param/l "DATA_WIDTH" 0 3 1, +C4<00000000000000000000000000010000>;
P_0x5dbc738e8d60 .param/l "FIFO_SIZE" 0 3 1, +C4<00000000000000000000000000001010>;
P_0x5dbc738e8da0 .param/l "IFM_WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5dbc738e8de0 .param/l "INDEX_WIDTH" 0 3 1, +C4<00000000000000000000000000000100>;
P_0x5dbc738e8e20 .param/l "KERNEL_SIZE" 0 3 1, +C4<00000000000000000000000000000011>;
P_0x5dbc738e8e60 .param/l "WEIGHT_WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
v0x5dbc7394ccb0_0 .net "clk1", 0 0, v0x5dbc7394e120_0;  1 drivers
v0x5dbc7394cd70_0 .net "clk2", 0 0, v0x5dbc7394e1e0_0;  1 drivers
v0x5dbc7394ce30_0 .net "data_output", 15 0, L_0x5dbc73960230;  alias, 1 drivers
v0x5dbc7394cf00_0 .net "ifm", 7 0, v0x5dbc7394e400_0;  1 drivers
v0x5dbc7394cfd0_0 .net "ifm_wire", 7 0, L_0x5dbc739605f0;  1 drivers
L_0x7da70f132138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dbc7394d0c0 .array "psum", 11 0;
v0x5dbc7394d0c0_0 .net v0x5dbc7394d0c0 0, 15 0, L_0x7da70f132138; 1 drivers
v0x5dbc7394d0c0_1 .net v0x5dbc7394d0c0 1, 15 0, L_0x5dbc738e6840; 1 drivers
v0x5dbc7394d0c0_2 .net v0x5dbc7394d0c0 2, 15 0, L_0x5dbc738e5a00; 1 drivers
v0x5dbc7394d0c0_3 .net v0x5dbc7394d0c0 3, 15 0, L_0x5dbc7394ed50; 1 drivers
v0x5dbc7394d0c0_4 .net v0x5dbc7394d0c0 4, 15 0, L_0x5dbc7394f760; 1 drivers
v0x5dbc7394d0c0_5 .net v0x5dbc7394d0c0 5, 15 0, L_0x5dbc7394eee0; 1 drivers
v0x5dbc7394d0c0_6 .net v0x5dbc7394d0c0 6, 15 0, L_0x5dbc7394f070; 1 drivers
v0x5dbc7394d0c0_7 .net v0x5dbc7394d0c0 7, 15 0, L_0x5dbc7394f200; 1 drivers
v0x5dbc7394d0c0_8 .net v0x5dbc7394d0c0 8, 15 0, L_0x5dbc7394f9d0; 1 drivers
v0x5dbc7394d0c0_9 .net v0x5dbc7394d0c0 9, 15 0, L_0x5dbc7394f390; 1 drivers
v0x5dbc7394d0c0_10 .net v0x5dbc7394d0c0 10, 15 0, L_0x5dbc7394f520; 1 drivers
v0x5dbc7394d0c0_11 .net v0x5dbc7394d0c0 11, 15 0, L_0x5dbc7394f6b0; 1 drivers
v0x5dbc7394d4d0_0 .net "rd_clr", 0 0, v0x5dbc7394e560_0;  1 drivers
v0x5dbc7394d570_0 .net "rd_en", 2 0, v0x5dbc7394e600_0;  1 drivers
v0x5dbc7394d630_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  1 drivers
v0x5dbc7394d6d0_0 .net "set_ifm", 0 0, v0x5dbc7394e760_0;  1 drivers
v0x5dbc7394d770_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  1 drivers
v0x5dbc7394d810_0 .net "set_wgt", 0 0, v0x5dbc7394e930_0;  1 drivers
v0x5dbc7394d8b0 .array "weight", 0 8, 7 0;
v0x5dbc7394d950_0 .net "wgt", 71 0, v0x5dbc7394e9d0_0;  1 drivers
v0x5dbc7394d9f0 .array "wgt_wire", 0 8;
v0x5dbc7394d9f0_0 .net v0x5dbc7394d9f0 0, 7 0, L_0x5dbc7394fbb0; 1 drivers
v0x5dbc7394d9f0_1 .net v0x5dbc7394d9f0 1, 7 0, L_0x5dbc7394fc20; 1 drivers
v0x5dbc7394d9f0_2 .net v0x5dbc7394d9f0 2, 7 0, L_0x5dbc7394fcc0; 1 drivers
v0x5dbc7394d9f0_3 .net v0x5dbc7394d9f0 3, 7 0, L_0x5dbc7394fd60; 1 drivers
v0x5dbc7394d9f0_4 .net v0x5dbc7394d9f0 4, 7 0, L_0x5dbc7394fe00; 1 drivers
v0x5dbc7394d9f0_5 .net v0x5dbc7394d9f0 5, 7 0, L_0x5dbc7394fea0; 1 drivers
v0x5dbc7394d9f0_6 .net v0x5dbc7394d9f0 6, 7 0, L_0x5dbc7394ff40; 1 drivers
v0x5dbc7394d9f0_7 .net v0x5dbc7394d9f0 7, 7 0, L_0x5dbc7394ffe0; 1 drivers
v0x5dbc7394d9f0_8 .net v0x5dbc7394d9f0 8, 7 0, L_0x5dbc739500a0; 1 drivers
v0x5dbc7394ddb0_0 .net "wr_clr", 0 0, v0x5dbc7394ea70_0;  1 drivers
v0x5dbc7394de50_0 .net "wr_en", 2 0, v0x5dbc7394eba0_0;  1 drivers
L_0x5dbc7394f7f0 .part v0x5dbc7394eba0_0, 0, 1;
L_0x5dbc7394f8e0 .part v0x5dbc7394e600_0, 0, 1;
L_0x5dbc7394fa40 .part v0x5dbc7394eba0_0, 1, 1;
L_0x5dbc7394fae0 .part v0x5dbc7394e600_0, 1, 1;
L_0x5dbc739602f0 .part v0x5dbc7394eba0_0, 2, 1;
L_0x5dbc73960450 .part v0x5dbc7394e600_0, 2, 1;
S_0x5dbc738e5b50 .scope module, "fifo_end" "FIFO_ASYNCH" 3 71, 4 1 0, S_0x5dbc738e5750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "rd_clr";
    .port_info 3 /INPUT 1 "wr_clr";
    .port_info 4 /INPUT 1 "rd_inc";
    .port_info 5 /INPUT 1 "wr_inc";
    .port_info 6 /INPUT 1 "wr_en";
    .port_info 7 /INPUT 1 "rd_en";
    .port_info 8 /INPUT 16 "data_in_fifo";
    .port_info 9 /OUTPUT 16 "data_out_fifo";
    .port_info 10 /NODIR 0 "";
P_0x5dbc73846a20 .param/l "ADD_WIDTH" 0 4 1, +C4<00000000000000000000000000000100>;
P_0x5dbc73846a60 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
P_0x5dbc73846aa0 .param/l "FIFO_SIZE" 0 4 1, +C4<00000000000000000000000000001010>;
L_0x5dbc73960230 .functor BUFZ 16, v0x5dbc738e6bb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5dbc738e8110_0 .net "clk1", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc738e7bc0_0 .net "clk2", 0 0, v0x5dbc7394e1e0_0;  alias, 1 drivers
v0x5dbc738e7690_0 .net "data_in_fifo", 15 0, L_0x5dbc7394f6b0;  alias, 1 drivers
v0x5dbc738e70e0_0 .net "data_out_fifo", 15 0, L_0x5dbc73960230;  alias, 1 drivers
v0x5dbc738e6bb0_0 .var "data_read", 15 0;
v0x5dbc738e6620 .array "fifo_data", 0 9, 15 0;
v0x5dbc738e5eb0_0 .net "rd_clr", 0 0, v0x5dbc7394e560_0;  alias, 1 drivers
v0x5dbc73930510_0 .net "rd_en", 0 0, L_0x5dbc73960450;  1 drivers
L_0x7da70f132180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dbc739305d0_0 .net "rd_inc", 0 0, L_0x7da70f132180;  1 drivers
v0x5dbc73930690_0 .var "rd_ptr", 3 0;
v0x5dbc73930770_0 .var "reg_re", 0 0;
v0x5dbc73930830_0 .var "reg_we", 0 0;
v0x5dbc739308f0_0 .net "wr_clr", 0 0, v0x5dbc7394ea70_0;  alias, 1 drivers
v0x5dbc739309b0_0 .net "wr_en", 0 0, L_0x5dbc739602f0;  1 drivers
L_0x7da70f1321c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dbc73930a70_0 .net "wr_inc", 0 0, L_0x7da70f1321c8;  1 drivers
v0x5dbc73930b30_0 .var "wr_ptr", 3 0;
E_0x5dbc7387eba0 .event posedge, v0x5dbc739308f0_0, v0x5dbc738e7bc0_0;
E_0x5dbc738803b0 .event posedge, v0x5dbc738e5eb0_0, v0x5dbc738e7bc0_0;
E_0x5dbc73868df0 .event edge, v0x5dbc73930510_0, v0x5dbc739309b0_0;
S_0x5dbc738e5d20 .scope generate, "genblk1[0]" "genblk1[0]" 3 24, 3 24 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc73930df0 .param/l "i" 0 3 24, +C4<00>;
E_0x5dbc73921650 .event edge, v0x5dbc7394d950_0;
S_0x5dbc73930ed0 .scope generate, "genblk1[1]" "genblk1[1]" 3 24, 3 24 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc739310d0 .param/l "i" 0 3 24, +C4<01>;
S_0x5dbc73931190 .scope generate, "genblk1[2]" "genblk1[2]" 3 24, 3 24 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc73931370 .param/l "i" 0 3 24, +C4<010>;
S_0x5dbc73931450 .scope generate, "genblk1[3]" "genblk1[3]" 3 24, 3 24 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc73931680 .param/l "i" 0 3 24, +C4<011>;
S_0x5dbc73931760 .scope generate, "genblk1[4]" "genblk1[4]" 3 24, 3 24 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc73931940 .param/l "i" 0 3 24, +C4<0100>;
S_0x5dbc73931a20 .scope generate, "genblk1[5]" "genblk1[5]" 3 24, 3 24 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc73931c00 .param/l "i" 0 3 24, +C4<0101>;
S_0x5dbc73931ce0 .scope generate, "genblk1[6]" "genblk1[6]" 3 24, 3 24 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc73931ec0 .param/l "i" 0 3 24, +C4<0110>;
S_0x5dbc73931fa0 .scope generate, "genblk1[7]" "genblk1[7]" 3 24, 3 24 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc73931630 .param/l "i" 0 3 24, +C4<0111>;
S_0x5dbc73932210 .scope generate, "genblk1[8]" "genblk1[8]" 3 24, 3 24 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc739323f0 .param/l "i" 0 3 24, +C4<01000>;
S_0x5dbc739324d0 .scope generate, "genblk2[0]" "genblk2[0]" 3 37, 3 37 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc739326b0 .param/l "arr_i" 0 3 37, +C4<00>;
S_0x5dbc73932790 .scope generate, "genblk3[0]" "genblk3[0]" 3 38, 3 38 0, S_0x5dbc739324d0;
 .timescale -9 -11;
P_0x5dbc73932990 .param/l "arr_j" 0 3 38, +C4<00>;
S_0x5dbc73932a70 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5dbc73932790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5dbc7386bea0 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc7386bee0 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5dbc7386bf20 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc7386bf60 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5dbc738e6840 .functor BUFZ 16, v0x5dbc739334a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5dbc73933a80_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc73933b90_0 .net/s "ifm", 7 0, L_0x5dbc739605f0;  alias, 1 drivers
v0x5dbc73933c70_0 .var/s "psum", 15 0;
v0x5dbc73933d10_0 .net/s "psum_in", 15 0, L_0x7da70f132138;  alias, 1 drivers
v0x5dbc73933dd0_0 .net/s "psum_out", 15 0, L_0x5dbc738e6840;  alias, 1 drivers
v0x5dbc73933f00_0 .net/s "psum_out_wire", 15 0, v0x5dbc739334a0_0;  1 drivers
v0x5dbc73933fc0_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc73934090_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
v0x5dbc73934160_0 .net/s "wgt", 7 0, L_0x5dbc7394fbb0;  alias, 1 drivers
E_0x5dbc73932f10 .event edge, v0x5dbc73933d10_0, v0x5dbc73934160_0, v0x5dbc73933b90_0;
S_0x5dbc73932f90 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5dbc73932a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5dbc73933190 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5dbc739333b0_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc739334a0_0 .var/s "internal_data", 15 0;
v0x5dbc73933560_0 .var/s "internal_signal", 15 0;
v0x5dbc73933650_0 .net/s "reg_in", 15 0, v0x5dbc73933c70_0;  1 drivers
v0x5dbc73933730_0 .net/s "reg_out", 15 0, v0x5dbc739334a0_0;  alias, 1 drivers
v0x5dbc73933860_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc73933920_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
E_0x5dbc739332d0 .event edge, v0x5dbc73933920_0, v0x5dbc73933650_0, v0x5dbc739334a0_0;
E_0x5dbc73933350/0 .event negedge, v0x5dbc73933860_0;
E_0x5dbc73933350/1 .event posedge, v0x5dbc738e8110_0;
E_0x5dbc73933350 .event/or E_0x5dbc73933350/0, E_0x5dbc73933350/1;
S_0x5dbc73934300 .scope generate, "genblk3[1]" "genblk3[1]" 3 38, 3 38 0, S_0x5dbc739324d0;
 .timescale -9 -11;
P_0x5dbc739344d0 .param/l "arr_j" 0 3 38, +C4<01>;
S_0x5dbc73934590 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5dbc73934300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5dbc7386bc30 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc7386bc70 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5dbc7386bcb0 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc7386bcf0 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5dbc738e5a00 .functor BUFZ 16, v0x5dbc73935010_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5dbc73935670_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc73935730_0 .net/s "ifm", 7 0, L_0x5dbc739605f0;  alias, 1 drivers
v0x5dbc739357f0_0 .var/s "psum", 15 0;
v0x5dbc73935890_0 .net/s "psum_in", 15 0, L_0x5dbc738e6840;  alias, 1 drivers
v0x5dbc73935960_0 .net/s "psum_out", 15 0, L_0x5dbc738e5a00;  alias, 1 drivers
v0x5dbc73935a00_0 .net/s "psum_out_wire", 15 0, v0x5dbc73935010_0;  1 drivers
v0x5dbc73935ac0_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc73935b60_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
v0x5dbc73935c00_0 .net/s "wgt", 7 0, L_0x5dbc7394fc20;  alias, 1 drivers
E_0x5dbc73934ab0 .event edge, v0x5dbc73933dd0_0, v0x5dbc73935c00_0, v0x5dbc73933b90_0;
S_0x5dbc73934b30 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5dbc73934590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5dbc73934d30 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5dbc73934f50_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc73935010_0 .var/s "internal_data", 15 0;
v0x5dbc739350f0_0 .var/s "internal_signal", 15 0;
v0x5dbc739351e0_0 .net/s "reg_in", 15 0, v0x5dbc739357f0_0;  1 drivers
v0x5dbc739352c0_0 .net/s "reg_out", 15 0, v0x5dbc73935010_0;  alias, 1 drivers
v0x5dbc739353f0_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc739354e0_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
E_0x5dbc73934ed0 .event edge, v0x5dbc73933920_0, v0x5dbc739351e0_0, v0x5dbc73935010_0;
S_0x5dbc73935e70 .scope generate, "genblk3[2]" "genblk3[2]" 3 38, 3 38 0, S_0x5dbc739324d0;
 .timescale -9 -11;
P_0x5dbc73936050 .param/l "arr_j" 0 3 38, +C4<010>;
S_0x5dbc73936110 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5dbc73935e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5dbc7386bfb0 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc7386bff0 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5dbc7386c030 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc7386c070 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5dbc7394ed50 .functor BUFZ 16, v0x5dbc73936b90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5dbc739371e0_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc739372a0_0 .net/s "ifm", 7 0, L_0x5dbc739605f0;  alias, 1 drivers
v0x5dbc73937360_0 .var/s "psum", 15 0;
v0x5dbc73937400_0 .net/s "psum_in", 15 0, L_0x5dbc738e5a00;  alias, 1 drivers
v0x5dbc739374d0_0 .net/s "psum_out", 15 0, L_0x5dbc7394ed50;  alias, 1 drivers
v0x5dbc73937590_0 .net/s "psum_out_wire", 15 0, v0x5dbc73936b90_0;  1 drivers
v0x5dbc73937650_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc739376f0_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
v0x5dbc73937790_0 .net/s "wgt", 7 0, L_0x5dbc7394fcc0;  alias, 1 drivers
E_0x5dbc73936630 .event edge, v0x5dbc73935960_0, v0x5dbc73937790_0, v0x5dbc73933b90_0;
S_0x5dbc739366b0 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5dbc73936110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5dbc739368b0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5dbc73936ad0_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc73936b90_0 .var/s "internal_data", 15 0;
v0x5dbc73936c70_0 .var/s "internal_signal", 15 0;
v0x5dbc73936d60_0 .net/s "reg_in", 15 0, v0x5dbc73937360_0;  1 drivers
v0x5dbc73936e40_0 .net/s "reg_out", 15 0, v0x5dbc73936b90_0;  alias, 1 drivers
v0x5dbc73936f70_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc73937010_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
E_0x5dbc73936a50 .event edge, v0x5dbc73933920_0, v0x5dbc73936d60_0, v0x5dbc73936b90_0;
S_0x5dbc73937a00 .scope generate, "genblk2[1]" "genblk2[1]" 3 37, 3 37 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc73937bb0 .param/l "arr_i" 0 3 37, +C4<01>;
S_0x5dbc73937c90 .scope generate, "genblk3[0]" "genblk3[0]" 3 38, 3 38 0, S_0x5dbc73937a00;
 .timescale -9 -11;
P_0x5dbc73937e90 .param/l "arr_j" 0 3 38, +C4<00>;
S_0x5dbc73937f70 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5dbc73937c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5dbc73938150 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc73938190 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5dbc739381d0 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc73938210 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5dbc7394eee0 .functor BUFZ 16, v0x5dbc73938b00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5dbc739390c0_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc73939290_0 .net/s "ifm", 7 0, L_0x5dbc739605f0;  alias, 1 drivers
v0x5dbc73939350_0 .var/s "psum", 15 0;
v0x5dbc73939420_0 .net/s "psum_in", 15 0, L_0x5dbc7394f760;  alias, 1 drivers
v0x5dbc739394e0_0 .net/s "psum_out", 15 0, L_0x5dbc7394eee0;  alias, 1 drivers
v0x5dbc73939610_0 .net/s "psum_out_wire", 15 0, v0x5dbc73938b00_0;  1 drivers
v0x5dbc739396d0_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc73939770_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
v0x5dbc73939810_0 .net/s "wgt", 7 0, L_0x5dbc7394fd60;  alias, 1 drivers
E_0x5dbc739385a0 .event edge, v0x5dbc73939420_0, v0x5dbc73939810_0, v0x5dbc73933b90_0;
S_0x5dbc73938620 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5dbc73937f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5dbc73938820 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5dbc73938a40_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc73938b00_0 .var/s "internal_data", 15 0;
v0x5dbc73938be0_0 .var/s "internal_signal", 15 0;
v0x5dbc73938cd0_0 .net/s "reg_in", 15 0, v0x5dbc73939350_0;  1 drivers
v0x5dbc73938db0_0 .net/s "reg_out", 15 0, v0x5dbc73938b00_0;  alias, 1 drivers
v0x5dbc73938ee0_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc73938f80_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
E_0x5dbc739389c0 .event edge, v0x5dbc73933920_0, v0x5dbc73938cd0_0, v0x5dbc73938b00_0;
S_0x5dbc739399f0 .scope generate, "genblk3[1]" "genblk3[1]" 3 38, 3 38 0, S_0x5dbc73937a00;
 .timescale -9 -11;
P_0x5dbc73939bc0 .param/l "arr_j" 0 3 38, +C4<01>;
S_0x5dbc73939c80 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5dbc739399f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5dbc73939e60 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc73939ea0 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5dbc73939ee0 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc73939f20 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5dbc7394f070 .functor BUFZ 16, v0x5dbc7393a780_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5dbc7393af60_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc7393b020_0 .net/s "ifm", 7 0, L_0x5dbc739605f0;  alias, 1 drivers
v0x5dbc7393b0e0_0 .var/s "psum", 15 0;
v0x5dbc7393b1b0_0 .net/s "psum_in", 15 0, L_0x5dbc7394eee0;  alias, 1 drivers
v0x5dbc7393b280_0 .net/s "psum_out", 15 0, L_0x5dbc7394f070;  alias, 1 drivers
v0x5dbc7393b340_0 .net/s "psum_out_wire", 15 0, v0x5dbc7393a780_0;  1 drivers
v0x5dbc7393b400_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc7393b4a0_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
v0x5dbc7393b540_0 .net/s "wgt", 7 0, L_0x5dbc7394fe00;  alias, 1 drivers
E_0x5dbc7393a220 .event edge, v0x5dbc739394e0_0, v0x5dbc7393b540_0, v0x5dbc73933b90_0;
S_0x5dbc7393a2a0 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5dbc73939c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5dbc7393a4a0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5dbc7393a6c0_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc7393a780_0 .var/s "internal_data", 15 0;
v0x5dbc7393a860_0 .var/s "internal_signal", 15 0;
v0x5dbc7393a950_0 .net/s "reg_in", 15 0, v0x5dbc7393b0e0_0;  1 drivers
v0x5dbc7393aa30_0 .net/s "reg_out", 15 0, v0x5dbc7393a780_0;  alias, 1 drivers
v0x5dbc7393ab60_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc7393ad10_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
E_0x5dbc7393a640 .event edge, v0x5dbc73933920_0, v0x5dbc7393a950_0, v0x5dbc7393a780_0;
S_0x5dbc7393b720 .scope generate, "genblk3[2]" "genblk3[2]" 3 38, 3 38 0, S_0x5dbc73937a00;
 .timescale -9 -11;
P_0x5dbc7393b900 .param/l "arr_j" 0 3 38, +C4<010>;
S_0x5dbc7393b9c0 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5dbc7393b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5dbc7393bba0 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc7393bbe0 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5dbc7393bc20 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc7393bc60 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5dbc7394f200 .functor BUFZ 16, v0x5dbc7393c4c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5dbc7393ca80_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc7393cb40_0 .net/s "ifm", 7 0, L_0x5dbc739605f0;  alias, 1 drivers
v0x5dbc7393cc00_0 .var/s "psum", 15 0;
v0x5dbc7393ccd0_0 .net/s "psum_in", 15 0, L_0x5dbc7394f070;  alias, 1 drivers
v0x5dbc7393cda0_0 .net/s "psum_out", 15 0, L_0x5dbc7394f200;  alias, 1 drivers
v0x5dbc7393ceb0_0 .net/s "psum_out_wire", 15 0, v0x5dbc7393c4c0_0;  1 drivers
v0x5dbc7393cf70_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc7393d010_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
v0x5dbc7393d0b0_0 .net/s "wgt", 7 0, L_0x5dbc7394fea0;  alias, 1 drivers
E_0x5dbc7393bf60 .event edge, v0x5dbc7393b280_0, v0x5dbc7393d0b0_0, v0x5dbc73933b90_0;
S_0x5dbc7393bfe0 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5dbc7393b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5dbc7393c1e0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5dbc7393c400_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc7393c4c0_0 .var/s "internal_data", 15 0;
v0x5dbc7393c5a0_0 .var/s "internal_signal", 15 0;
v0x5dbc7393c690_0 .net/s "reg_in", 15 0, v0x5dbc7393cc00_0;  1 drivers
v0x5dbc7393c770_0 .net/s "reg_out", 15 0, v0x5dbc7393c4c0_0;  alias, 1 drivers
v0x5dbc7393c8a0_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc7393c940_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
E_0x5dbc7393c380 .event edge, v0x5dbc73933920_0, v0x5dbc7393c690_0, v0x5dbc7393c4c0_0;
S_0x5dbc7393d290 .scope generate, "genblk2[2]" "genblk2[2]" 3 37, 3 37 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc7393d440 .param/l "arr_i" 0 3 37, +C4<010>;
S_0x5dbc7393d520 .scope generate, "genblk3[0]" "genblk3[0]" 3 38, 3 38 0, S_0x5dbc7393d290;
 .timescale -9 -11;
P_0x5dbc7393d720 .param/l "arr_j" 0 3 38, +C4<00>;
S_0x5dbc7393d800 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5dbc7393d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5dbc7393d9e0 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc7393da20 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5dbc7393da60 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc7393daa0 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5dbc7394f390 .functor BUFZ 16, v0x5dbc7393e390_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5dbc7393e950_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc7393ea10_0 .net/s "ifm", 7 0, L_0x5dbc739605f0;  alias, 1 drivers
v0x5dbc7393ead0_0 .var/s "psum", 15 0;
v0x5dbc7393eba0_0 .net/s "psum_in", 15 0, L_0x5dbc7394f9d0;  alias, 1 drivers
v0x5dbc7393ec60_0 .net/s "psum_out", 15 0, L_0x5dbc7394f390;  alias, 1 drivers
v0x5dbc7393ed90_0 .net/s "psum_out_wire", 15 0, v0x5dbc7393e390_0;  1 drivers
v0x5dbc7393ee50_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc7393eef0_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
v0x5dbc7393ef90_0 .net/s "wgt", 7 0, L_0x5dbc7394ff40;  alias, 1 drivers
E_0x5dbc7393de30 .event edge, v0x5dbc7393eba0_0, v0x5dbc7393ef90_0, v0x5dbc73933b90_0;
S_0x5dbc7393deb0 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5dbc7393d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5dbc7393e0b0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5dbc7393e2d0_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc7393e390_0 .var/s "internal_data", 15 0;
v0x5dbc7393e470_0 .var/s "internal_signal", 15 0;
v0x5dbc7393e560_0 .net/s "reg_in", 15 0, v0x5dbc7393ead0_0;  1 drivers
v0x5dbc7393e640_0 .net/s "reg_out", 15 0, v0x5dbc7393e390_0;  alias, 1 drivers
v0x5dbc7393e770_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc7393e810_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
E_0x5dbc7393e250 .event edge, v0x5dbc73933920_0, v0x5dbc7393e560_0, v0x5dbc7393e390_0;
S_0x5dbc7393f170 .scope generate, "genblk3[1]" "genblk3[1]" 3 38, 3 38 0, S_0x5dbc7393d290;
 .timescale -9 -11;
P_0x5dbc7393f340 .param/l "arr_j" 0 3 38, +C4<01>;
S_0x5dbc7393f400 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5dbc7393f170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5dbc7393f5e0 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc7393f620 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5dbc7393f660 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc7393f6a0 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5dbc7394f520 .functor BUFZ 16, v0x5dbc7393ff90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5dbc73940550_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc73940610_0 .net/s "ifm", 7 0, L_0x5dbc739605f0;  alias, 1 drivers
v0x5dbc739406d0_0 .var/s "psum", 15 0;
v0x5dbc739407a0_0 .net/s "psum_in", 15 0, L_0x5dbc7394f390;  alias, 1 drivers
v0x5dbc73940870_0 .net/s "psum_out", 15 0, L_0x5dbc7394f520;  alias, 1 drivers
v0x5dbc73940980_0 .net/s "psum_out_wire", 15 0, v0x5dbc7393ff90_0;  1 drivers
v0x5dbc73940a40_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc73940ae0_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
v0x5dbc73940b80_0 .net/s "wgt", 7 0, L_0x5dbc7394ffe0;  alias, 1 drivers
E_0x5dbc7393fa30 .event edge, v0x5dbc7393ec60_0, v0x5dbc73940b80_0, v0x5dbc73933b90_0;
S_0x5dbc7393fab0 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5dbc7393f400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5dbc7393fcb0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5dbc7393fed0_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc7393ff90_0 .var/s "internal_data", 15 0;
v0x5dbc73940070_0 .var/s "internal_signal", 15 0;
v0x5dbc73940160_0 .net/s "reg_in", 15 0, v0x5dbc739406d0_0;  1 drivers
v0x5dbc73940240_0 .net/s "reg_out", 15 0, v0x5dbc7393ff90_0;  alias, 1 drivers
v0x5dbc73940370_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc73940410_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
E_0x5dbc7393fe50 .event edge, v0x5dbc73933920_0, v0x5dbc73940160_0, v0x5dbc7393ff90_0;
S_0x5dbc73940d60 .scope generate, "genblk3[2]" "genblk3[2]" 3 38, 3 38 0, S_0x5dbc7393d290;
 .timescale -9 -11;
P_0x5dbc73940f40 .param/l "arr_j" 0 3 38, +C4<010>;
S_0x5dbc73941000 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5dbc73940d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5dbc73939180 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc739391c0 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5dbc73939200 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5dbc73939240 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5dbc7394f6b0 .functor BUFZ 16, v0x5dbc73941a80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5dbc73942460_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc73942520_0 .net/s "ifm", 7 0, L_0x5dbc739605f0;  alias, 1 drivers
v0x5dbc739425e0_0 .var/s "psum", 15 0;
v0x5dbc739426b0_0 .net/s "psum_in", 15 0, L_0x5dbc7394f520;  alias, 1 drivers
v0x5dbc73942780_0 .net/s "psum_out", 15 0, L_0x5dbc7394f6b0;  alias, 1 drivers
v0x5dbc73942870_0 .net/s "psum_out_wire", 15 0, v0x5dbc73941a80_0;  1 drivers
v0x5dbc73942940_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc739429e0_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
v0x5dbc73942a80_0 .net/s "wgt", 7 0, L_0x5dbc739500a0;  alias, 1 drivers
E_0x5dbc73941520 .event edge, v0x5dbc73940870_0, v0x5dbc73942a80_0, v0x5dbc73933b90_0;
S_0x5dbc739415a0 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5dbc73941000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5dbc739417a0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5dbc739419c0_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc73941a80_0 .var/s "internal_data", 15 0;
v0x5dbc73941b60_0 .var/s "internal_signal", 15 0;
v0x5dbc73941c50_0 .net/s "reg_in", 15 0, v0x5dbc739425e0_0;  1 drivers
v0x5dbc73941d30_0 .net/s "reg_out", 15 0, v0x5dbc73941a80_0;  alias, 1 drivers
v0x5dbc73941e60_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc73942110_0 .net "set_reg", 0 0, v0x5dbc7394e890_0;  alias, 1 drivers
E_0x5dbc73941940 .event edge, v0x5dbc73933920_0, v0x5dbc73941c50_0, v0x5dbc73941a80_0;
S_0x5dbc73942c60 .scope generate, "genblk4[0]" "genblk4[0]" 3 54, 3 54 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc73942e10 .param/l "fifo_i" 0 3 54, +C4<00>;
S_0x5dbc73942ef0 .scope module, "fifo" "FIFO_ASYNCH" 3 56, 4 1 0, S_0x5dbc73942c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "rd_clr";
    .port_info 3 /INPUT 1 "wr_clr";
    .port_info 4 /INPUT 1 "rd_inc";
    .port_info 5 /INPUT 1 "wr_inc";
    .port_info 6 /INPUT 1 "wr_en";
    .port_info 7 /INPUT 1 "rd_en";
    .port_info 8 /INPUT 16 "data_in_fifo";
    .port_info 9 /OUTPUT 16 "data_out_fifo";
    .port_info 10 /NODIR 0 "";
P_0x5dbc739430d0 .param/l "ADD_WIDTH" 0 4 1, +C4<00000000000000000000000000000100>;
P_0x5dbc73943110 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
P_0x5dbc73943150 .param/l "FIFO_SIZE" 0 4 1, +C4<00000000000000000000000000001010>;
L_0x5dbc7394f760 .functor BUFZ 16, v0x5dbc739436e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5dbc73943360_0 .net "clk1", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc73943420_0 .net "clk2", 0 0, v0x5dbc7394e1e0_0;  alias, 1 drivers
v0x5dbc73943510_0 .net "data_in_fifo", 15 0, L_0x5dbc7394ed50;  alias, 1 drivers
v0x5dbc73943610_0 .net "data_out_fifo", 15 0, L_0x5dbc7394f760;  alias, 1 drivers
v0x5dbc739436e0_0 .var "data_read", 15 0;
v0x5dbc739437d0 .array "fifo_data", 0 9, 15 0;
v0x5dbc73943870_0 .net "rd_clr", 0 0, v0x5dbc7394e560_0;  alias, 1 drivers
v0x5dbc73943910_0 .net "rd_en", 0 0, L_0x5dbc7394f8e0;  1 drivers
L_0x7da70f132018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dbc739439b0_0 .net "rd_inc", 0 0, L_0x7da70f132018;  1 drivers
v0x5dbc73943a70_0 .var "rd_ptr", 3 0;
v0x5dbc73943b50_0 .var "reg_re", 0 0;
v0x5dbc73943c10_0 .var "reg_we", 0 0;
v0x5dbc73943cd0_0 .net "wr_clr", 0 0, v0x5dbc7394ea70_0;  alias, 1 drivers
v0x5dbc73943da0_0 .net "wr_en", 0 0, L_0x5dbc7394f7f0;  1 drivers
L_0x7da70f132060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dbc73943e40_0 .net "wr_inc", 0 0, L_0x7da70f132060;  1 drivers
v0x5dbc73943f00_0 .var "wr_ptr", 3 0;
E_0x5dbc73932e20 .event edge, v0x5dbc73943910_0, v0x5dbc73943da0_0;
S_0x5dbc73944180 .scope generate, "genblk4[1]" "genblk4[1]" 3 54, 3 54 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc73944330 .param/l "fifo_i" 0 3 54, +C4<01>;
S_0x5dbc73944410 .scope module, "fifo" "FIFO_ASYNCH" 3 56, 4 1 0, S_0x5dbc73944180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "rd_clr";
    .port_info 3 /INPUT 1 "wr_clr";
    .port_info 4 /INPUT 1 "rd_inc";
    .port_info 5 /INPUT 1 "wr_inc";
    .port_info 6 /INPUT 1 "wr_en";
    .port_info 7 /INPUT 1 "rd_en";
    .port_info 8 /INPUT 16 "data_in_fifo";
    .port_info 9 /OUTPUT 16 "data_out_fifo";
    .port_info 10 /NODIR 0 "";
P_0x5dbc739445f0 .param/l "ADD_WIDTH" 0 4 1, +C4<00000000000000000000000000000100>;
P_0x5dbc73944630 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
P_0x5dbc73944670 .param/l "FIFO_SIZE" 0 4 1, +C4<00000000000000000000000000001010>;
L_0x5dbc7394f9d0 .functor BUFZ 16, v0x5dbc73944dd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5dbc73944a60_0 .net "clk1", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc73944b20_0 .net "clk2", 0 0, v0x5dbc7394e1e0_0;  alias, 1 drivers
v0x5dbc73944c30_0 .net "data_in_fifo", 15 0, L_0x5dbc7394f200;  alias, 1 drivers
v0x5dbc73944d00_0 .net "data_out_fifo", 15 0, L_0x5dbc7394f9d0;  alias, 1 drivers
v0x5dbc73944dd0_0 .var "data_read", 15 0;
v0x5dbc73944ec0 .array "fifo_data", 0 9, 15 0;
v0x5dbc73944f80_0 .net "rd_clr", 0 0, v0x5dbc7394e560_0;  alias, 1 drivers
v0x5dbc73945070_0 .net "rd_en", 0 0, L_0x5dbc7394fae0;  1 drivers
L_0x7da70f1320a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dbc73945130_0 .net "rd_inc", 0 0, L_0x7da70f1320a8;  1 drivers
v0x5dbc739451f0_0 .var "rd_ptr", 3 0;
v0x5dbc739452d0_0 .var "reg_re", 0 0;
v0x5dbc73945390_0 .var "reg_we", 0 0;
v0x5dbc73945450_0 .net "wr_clr", 0 0, v0x5dbc7394ea70_0;  alias, 1 drivers
v0x5dbc739454f0_0 .net "wr_en", 0 0, L_0x5dbc7394fa40;  1 drivers
L_0x7da70f1320f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dbc739455b0_0 .net "wr_inc", 0 0, L_0x7da70f1320f0;  1 drivers
v0x5dbc73945670_0 .var "wr_ptr", 3 0;
E_0x5dbc739449e0 .event edge, v0x5dbc73945070_0, v0x5dbc739454f0_0;
S_0x5dbc739458f0 .scope generate, "genblk5[0]" "genblk5[0]" 3 86, 3 86 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc73945af0 .param/l "wgt_i" 0 3 86, +C4<00>;
S_0x5dbc73945bd0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5dbc739458f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5dbc73945db0 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5dbc7394fbb0 .functor BUFZ 8, v0x5dbc73946180_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5dbc73945f60_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc73946020_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc739460e0_0 .net "set_wgt", 0 0, v0x5dbc7394e930_0;  alias, 1 drivers
v0x5dbc73946180_0 .var "weight", 7 0;
v0x5dbc7394d8b0_0 .array/port v0x5dbc7394d8b0, 0;
v0x5dbc73946240_0 .net "wgt_in", 7 0, v0x5dbc7394d8b0_0;  1 drivers
v0x5dbc73946370_0 .net "wgt_out", 7 0, L_0x5dbc7394fbb0;  alias, 1 drivers
S_0x5dbc739464e0 .scope generate, "genblk5[1]" "genblk5[1]" 3 86, 3 86 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc739467f0 .param/l "wgt_i" 0 3 86, +C4<01>;
S_0x5dbc739468d0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5dbc739464e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5dbc73946ab0 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5dbc7394fc20 .functor BUFZ 8, v0x5dbc73946e80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5dbc73946c00_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc73946cc0_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc73946d80_0 .net "set_wgt", 0 0, v0x5dbc7394e930_0;  alias, 1 drivers
v0x5dbc73946e80_0 .var "weight", 7 0;
v0x5dbc7394d8b0_1 .array/port v0x5dbc7394d8b0, 1;
v0x5dbc73946f20_0 .net "wgt_in", 7 0, v0x5dbc7394d8b0_1;  1 drivers
v0x5dbc73947030_0 .net "wgt_out", 7 0, L_0x5dbc7394fc20;  alias, 1 drivers
S_0x5dbc739471a0 .scope generate, "genblk5[2]" "genblk5[2]" 3 86, 3 86 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc739473a0 .param/l "wgt_i" 0 3 86, +C4<010>;
S_0x5dbc73947480 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5dbc739471a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5dbc73947660 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5dbc7394fcc0 .functor BUFZ 8, v0x5dbc73947a50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5dbc739477b0_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc73947870_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc73947930_0 .net "set_wgt", 0 0, v0x5dbc7394e930_0;  alias, 1 drivers
v0x5dbc73947a50_0 .var "weight", 7 0;
v0x5dbc7394d8b0_2 .array/port v0x5dbc7394d8b0, 2;
v0x5dbc73947af0_0 .net "wgt_in", 7 0, v0x5dbc7394d8b0_2;  1 drivers
v0x5dbc73947c20_0 .net "wgt_out", 7 0, L_0x5dbc7394fcc0;  alias, 1 drivers
S_0x5dbc73947d60 .scope generate, "genblk5[3]" "genblk5[3]" 3 86, 3 86 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc73947f60 .param/l "wgt_i" 0 3 86, +C4<011>;
S_0x5dbc73948040 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5dbc73947d60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5dbc73948220 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5dbc7394fd60 .functor BUFZ 8, v0x5dbc739485c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5dbc73948370_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc73948430_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc739484f0_0 .net "set_wgt", 0 0, v0x5dbc7394e930_0;  alias, 1 drivers
v0x5dbc739485c0_0 .var "weight", 7 0;
v0x5dbc7394d8b0_3 .array/port v0x5dbc7394d8b0, 3;
v0x5dbc73948660_0 .net "wgt_in", 7 0, v0x5dbc7394d8b0_3;  1 drivers
v0x5dbc73948790_0 .net "wgt_out", 7 0, L_0x5dbc7394fd60;  alias, 1 drivers
S_0x5dbc73948900 .scope generate, "genblk5[4]" "genblk5[4]" 3 86, 3 86 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc73948b00 .param/l "wgt_i" 0 3 86, +C4<0100>;
S_0x5dbc73948be0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5dbc73948900;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5dbc73948dc0 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5dbc7394fe00 .functor BUFZ 8, v0x5dbc73949160_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5dbc73948f10_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc73948fd0_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc73949090_0 .net "set_wgt", 0 0, v0x5dbc7394e930_0;  alias, 1 drivers
v0x5dbc73949160_0 .var "weight", 7 0;
v0x5dbc7394d8b0_4 .array/port v0x5dbc7394d8b0, 4;
v0x5dbc73949200_0 .net "wgt_in", 7 0, v0x5dbc7394d8b0_4;  1 drivers
v0x5dbc739492e0_0 .net "wgt_out", 7 0, L_0x5dbc7394fe00;  alias, 1 drivers
S_0x5dbc73949450 .scope generate, "genblk5[5]" "genblk5[5]" 3 86, 3 86 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc73949650 .param/l "wgt_i" 0 3 86, +C4<0101>;
S_0x5dbc73949730 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5dbc73949450;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5dbc73949910 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5dbc7394fea0 .functor BUFZ 8, v0x5dbc73949cb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5dbc73949a60_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc73949b20_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc73949be0_0 .net "set_wgt", 0 0, v0x5dbc7394e930_0;  alias, 1 drivers
v0x5dbc73949cb0_0 .var "weight", 7 0;
v0x5dbc7394d8b0_5 .array/port v0x5dbc7394d8b0, 5;
v0x5dbc73949d50_0 .net "wgt_in", 7 0, v0x5dbc7394d8b0_5;  1 drivers
v0x5dbc73949e80_0 .net "wgt_out", 7 0, L_0x5dbc7394fea0;  alias, 1 drivers
S_0x5dbc73949ff0 .scope generate, "genblk5[6]" "genblk5[6]" 3 86, 3 86 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc7394a1f0 .param/l "wgt_i" 0 3 86, +C4<0110>;
S_0x5dbc7394a2d0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5dbc73949ff0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5dbc7394a4b0 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5dbc7394ff40 .functor BUFZ 8, v0x5dbc7394a850_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5dbc7394a600_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc7394a6c0_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc7394a780_0 .net "set_wgt", 0 0, v0x5dbc7394e930_0;  alias, 1 drivers
v0x5dbc7394a850_0 .var "weight", 7 0;
v0x5dbc7394d8b0_6 .array/port v0x5dbc7394d8b0, 6;
v0x5dbc7394a8f0_0 .net "wgt_in", 7 0, v0x5dbc7394d8b0_6;  1 drivers
v0x5dbc7394aa20_0 .net "wgt_out", 7 0, L_0x5dbc7394ff40;  alias, 1 drivers
S_0x5dbc7394ab90 .scope generate, "genblk5[7]" "genblk5[7]" 3 86, 3 86 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc7394ad90 .param/l "wgt_i" 0 3 86, +C4<0111>;
S_0x5dbc7394ae70 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5dbc7394ab90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5dbc7394b050 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5dbc7394ffe0 .functor BUFZ 8, v0x5dbc7394b3f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5dbc7394b1a0_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc7394b260_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc7394b320_0 .net "set_wgt", 0 0, v0x5dbc7394e930_0;  alias, 1 drivers
v0x5dbc7394b3f0_0 .var "weight", 7 0;
v0x5dbc7394d8b0_7 .array/port v0x5dbc7394d8b0, 7;
v0x5dbc7394b490_0 .net "wgt_in", 7 0, v0x5dbc7394d8b0_7;  1 drivers
v0x5dbc7394b5c0_0 .net "wgt_out", 7 0, L_0x5dbc7394ffe0;  alias, 1 drivers
S_0x5dbc7394b730 .scope generate, "genblk5[8]" "genblk5[8]" 3 86, 3 86 0, S_0x5dbc738e5750;
 .timescale -9 -11;
P_0x5dbc7394b930 .param/l "wgt_i" 0 3 86, +C4<01000>;
S_0x5dbc7394ba10 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5dbc7394b730;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5dbc7394bbf0 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5dbc739500a0 .functor BUFZ 8, v0x5dbc7394c0a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5dbc7394bd40_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc7394be00_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc7394bec0_0 .net "set_wgt", 0 0, v0x5dbc7394e930_0;  alias, 1 drivers
v0x5dbc7394c0a0_0 .var "weight", 7 0;
v0x5dbc7394d8b0_8 .array/port v0x5dbc7394d8b0, 8;
v0x5dbc7394c140_0 .net "wgt_in", 7 0, v0x5dbc7394d8b0_8;  1 drivers
v0x5dbc7394c270_0 .net "wgt_out", 7 0, L_0x5dbc739500a0;  alias, 1 drivers
S_0x5dbc7394c3e0 .scope module, "ifm_buf" "IFM_BUFF" 3 98, 8 1 0, S_0x5dbc738e5750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_ifm";
    .port_info 3 /INPUT 8 "ifm_in";
    .port_info 4 /OUTPUT 8 "ifm_out";
P_0x5dbc7394c5c0 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
L_0x5dbc739605f0 .functor BUFZ 8, v0x5dbc7394c7d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5dbc7394c710_0 .net "clk", 0 0, v0x5dbc7394e120_0;  alias, 1 drivers
v0x5dbc7394c7d0_0 .var "ifm", 7 0;
v0x5dbc7394c8b0_0 .net "ifm_in", 7 0, v0x5dbc7394e400_0;  alias, 1 drivers
v0x5dbc7394c9a0_0 .net "ifm_out", 7 0, L_0x5dbc739605f0;  alias, 1 drivers
v0x5dbc7394ca60_0 .net "rst_n", 0 0, v0x5dbc7394e6c0_0;  alias, 1 drivers
v0x5dbc7394cb50_0 .net "set_ifm", 0 0, v0x5dbc7394e760_0;  alias, 1 drivers
    .scope S_0x5dbc738e5d20;
T_0 ;
    %wait E_0x5dbc73921650;
    %load/vec4 v0x5dbc7394d950_0;
    %parti/s 8, 64, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dbc7394d8b0, 4, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5dbc73930ed0;
T_1 ;
    %wait E_0x5dbc73921650;
    %load/vec4 v0x5dbc7394d950_0;
    %parti/s 8, 56, 7;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dbc7394d8b0, 4, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5dbc73931190;
T_2 ;
    %wait E_0x5dbc73921650;
    %load/vec4 v0x5dbc7394d950_0;
    %parti/s 8, 48, 7;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dbc7394d8b0, 4, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5dbc73931450;
T_3 ;
    %wait E_0x5dbc73921650;
    %load/vec4 v0x5dbc7394d950_0;
    %parti/s 8, 40, 7;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dbc7394d8b0, 4, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5dbc73931760;
T_4 ;
    %wait E_0x5dbc73921650;
    %load/vec4 v0x5dbc7394d950_0;
    %parti/s 8, 32, 7;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dbc7394d8b0, 4, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5dbc73931a20;
T_5 ;
    %wait E_0x5dbc73921650;
    %load/vec4 v0x5dbc7394d950_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dbc7394d8b0, 4, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5dbc73931ce0;
T_6 ;
    %wait E_0x5dbc73921650;
    %load/vec4 v0x5dbc7394d950_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dbc7394d8b0, 4, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5dbc73931fa0;
T_7 ;
    %wait E_0x5dbc73921650;
    %load/vec4 v0x5dbc7394d950_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dbc7394d8b0, 4, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5dbc73932210;
T_8 ;
    %wait E_0x5dbc73921650;
    %load/vec4 v0x5dbc7394d950_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dbc7394d8b0, 4, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5dbc73932f90;
T_9 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc73933860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dbc739334a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5dbc73933560_0;
    %assign/vec4 v0x5dbc739334a0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5dbc73932f90;
T_10 ;
    %wait E_0x5dbc739332d0;
    %load/vec4 v0x5dbc73933920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5dbc73933650_0;
    %store/vec4 v0x5dbc73933560_0, 0, 16;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5dbc739334a0_0;
    %store/vec4 v0x5dbc73933560_0, 0, 16;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5dbc73932a70;
T_11 ;
    %wait E_0x5dbc73932f10;
    %load/vec4 v0x5dbc73934160_0;
    %pad/s 16;
    %load/vec4 v0x5dbc73933b90_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5dbc73933d10_0;
    %add;
    %store/vec4 v0x5dbc73933c70_0, 0, 16;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5dbc73934b30;
T_12 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc739353f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dbc73935010_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5dbc739350f0_0;
    %assign/vec4 v0x5dbc73935010_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5dbc73934b30;
T_13 ;
    %wait E_0x5dbc73934ed0;
    %load/vec4 v0x5dbc739354e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5dbc739351e0_0;
    %store/vec4 v0x5dbc739350f0_0, 0, 16;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5dbc73935010_0;
    %store/vec4 v0x5dbc739350f0_0, 0, 16;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5dbc73934590;
T_14 ;
    %wait E_0x5dbc73934ab0;
    %load/vec4 v0x5dbc73935c00_0;
    %pad/s 16;
    %load/vec4 v0x5dbc73935730_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5dbc73935890_0;
    %add;
    %store/vec4 v0x5dbc739357f0_0, 0, 16;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5dbc739366b0;
T_15 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc73936f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dbc73936b90_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5dbc73936c70_0;
    %assign/vec4 v0x5dbc73936b90_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5dbc739366b0;
T_16 ;
    %wait E_0x5dbc73936a50;
    %load/vec4 v0x5dbc73937010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5dbc73936d60_0;
    %store/vec4 v0x5dbc73936c70_0, 0, 16;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5dbc73936b90_0;
    %store/vec4 v0x5dbc73936c70_0, 0, 16;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5dbc73936110;
T_17 ;
    %wait E_0x5dbc73936630;
    %load/vec4 v0x5dbc73937790_0;
    %pad/s 16;
    %load/vec4 v0x5dbc739372a0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5dbc73937400_0;
    %add;
    %store/vec4 v0x5dbc73937360_0, 0, 16;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5dbc73938620;
T_18 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc73938ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dbc73938b00_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5dbc73938be0_0;
    %assign/vec4 v0x5dbc73938b00_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5dbc73938620;
T_19 ;
    %wait E_0x5dbc739389c0;
    %load/vec4 v0x5dbc73938f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x5dbc73938cd0_0;
    %store/vec4 v0x5dbc73938be0_0, 0, 16;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5dbc73938b00_0;
    %store/vec4 v0x5dbc73938be0_0, 0, 16;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5dbc73937f70;
T_20 ;
    %wait E_0x5dbc739385a0;
    %load/vec4 v0x5dbc73939810_0;
    %pad/s 16;
    %load/vec4 v0x5dbc73939290_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5dbc73939420_0;
    %add;
    %store/vec4 v0x5dbc73939350_0, 0, 16;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5dbc7393a2a0;
T_21 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc7393ab60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dbc7393a780_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5dbc7393a860_0;
    %assign/vec4 v0x5dbc7393a780_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5dbc7393a2a0;
T_22 ;
    %wait E_0x5dbc7393a640;
    %load/vec4 v0x5dbc7393ad10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5dbc7393a950_0;
    %store/vec4 v0x5dbc7393a860_0, 0, 16;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5dbc7393a780_0;
    %store/vec4 v0x5dbc7393a860_0, 0, 16;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5dbc73939c80;
T_23 ;
    %wait E_0x5dbc7393a220;
    %load/vec4 v0x5dbc7393b540_0;
    %pad/s 16;
    %load/vec4 v0x5dbc7393b020_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5dbc7393b1b0_0;
    %add;
    %store/vec4 v0x5dbc7393b0e0_0, 0, 16;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5dbc7393bfe0;
T_24 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc7393c8a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dbc7393c4c0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5dbc7393c5a0_0;
    %assign/vec4 v0x5dbc7393c4c0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5dbc7393bfe0;
T_25 ;
    %wait E_0x5dbc7393c380;
    %load/vec4 v0x5dbc7393c940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x5dbc7393c690_0;
    %store/vec4 v0x5dbc7393c5a0_0, 0, 16;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5dbc7393c4c0_0;
    %store/vec4 v0x5dbc7393c5a0_0, 0, 16;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5dbc7393b9c0;
T_26 ;
    %wait E_0x5dbc7393bf60;
    %load/vec4 v0x5dbc7393d0b0_0;
    %pad/s 16;
    %load/vec4 v0x5dbc7393cb40_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5dbc7393ccd0_0;
    %add;
    %store/vec4 v0x5dbc7393cc00_0, 0, 16;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5dbc7393deb0;
T_27 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc7393e770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dbc7393e390_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5dbc7393e470_0;
    %assign/vec4 v0x5dbc7393e390_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5dbc7393deb0;
T_28 ;
    %wait E_0x5dbc7393e250;
    %load/vec4 v0x5dbc7393e810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x5dbc7393e560_0;
    %store/vec4 v0x5dbc7393e470_0, 0, 16;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5dbc7393e390_0;
    %store/vec4 v0x5dbc7393e470_0, 0, 16;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x5dbc7393d800;
T_29 ;
    %wait E_0x5dbc7393de30;
    %load/vec4 v0x5dbc7393ef90_0;
    %pad/s 16;
    %load/vec4 v0x5dbc7393ea10_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5dbc7393eba0_0;
    %add;
    %store/vec4 v0x5dbc7393ead0_0, 0, 16;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5dbc7393fab0;
T_30 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc73940370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dbc7393ff90_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5dbc73940070_0;
    %assign/vec4 v0x5dbc7393ff90_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5dbc7393fab0;
T_31 ;
    %wait E_0x5dbc7393fe50;
    %load/vec4 v0x5dbc73940410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x5dbc73940160_0;
    %store/vec4 v0x5dbc73940070_0, 0, 16;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5dbc7393ff90_0;
    %store/vec4 v0x5dbc73940070_0, 0, 16;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5dbc7393f400;
T_32 ;
    %wait E_0x5dbc7393fa30;
    %load/vec4 v0x5dbc73940b80_0;
    %pad/s 16;
    %load/vec4 v0x5dbc73940610_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5dbc739407a0_0;
    %add;
    %store/vec4 v0x5dbc739406d0_0, 0, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5dbc739415a0;
T_33 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc73941e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dbc73941a80_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5dbc73941b60_0;
    %assign/vec4 v0x5dbc73941a80_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5dbc739415a0;
T_34 ;
    %wait E_0x5dbc73941940;
    %load/vec4 v0x5dbc73942110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x5dbc73941c50_0;
    %store/vec4 v0x5dbc73941b60_0, 0, 16;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5dbc73941a80_0;
    %store/vec4 v0x5dbc73941b60_0, 0, 16;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x5dbc73941000;
T_35 ;
    %wait E_0x5dbc73941520;
    %load/vec4 v0x5dbc73942a80_0;
    %pad/s 16;
    %load/vec4 v0x5dbc73942520_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5dbc739426b0_0;
    %add;
    %store/vec4 v0x5dbc739425e0_0, 0, 16;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x5dbc73942ef0;
T_36 ;
    %wait E_0x5dbc73932e20;
    %load/vec4 v0x5dbc73943910_0;
    %store/vec4 v0x5dbc73943b50_0, 0, 1;
    %load/vec4 v0x5dbc73943da0_0;
    %store/vec4 v0x5dbc73943c10_0, 0, 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x5dbc73942ef0;
T_37 ;
    %wait E_0x5dbc738803b0;
    %load/vec4 v0x5dbc73943870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dbc73943a70_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5dbc73943b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x5dbc73943a70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5dbc739437d0, 4;
    %assign/vec4 v0x5dbc739436e0_0, 0;
    %load/vec4 v0x5dbc73943a70_0;
    %load/vec4 v0x5dbc739439b0_0;
    %pad/u 4;
    %add;
    %assign/vec4 v0x5dbc73943a70_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dbc739436e0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5dbc73942ef0;
T_38 ;
    %wait E_0x5dbc7387eba0;
    %load/vec4 v0x5dbc73943cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dbc73943f00_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x5dbc73943c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x5dbc73943510_0;
    %load/vec4 v0x5dbc73943f00_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dbc739437d0, 0, 4;
    %load/vec4 v0x5dbc73943f00_0;
    %load/vec4 v0x5dbc73943e40_0;
    %pad/u 4;
    %add;
    %assign/vec4 v0x5dbc73943f00_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x5dbc73943f00_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5dbc739437d0, 4;
    %load/vec4 v0x5dbc73943f00_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dbc739437d0, 0, 4;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5dbc73944410;
T_39 ;
    %wait E_0x5dbc739449e0;
    %load/vec4 v0x5dbc73945070_0;
    %store/vec4 v0x5dbc739452d0_0, 0, 1;
    %load/vec4 v0x5dbc739454f0_0;
    %store/vec4 v0x5dbc73945390_0, 0, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x5dbc73944410;
T_40 ;
    %wait E_0x5dbc738803b0;
    %load/vec4 v0x5dbc73944f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dbc739451f0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x5dbc739452d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x5dbc739451f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5dbc73944ec0, 4;
    %assign/vec4 v0x5dbc73944dd0_0, 0;
    %load/vec4 v0x5dbc739451f0_0;
    %load/vec4 v0x5dbc73945130_0;
    %pad/u 4;
    %add;
    %assign/vec4 v0x5dbc739451f0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dbc73944dd0_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5dbc73944410;
T_41 ;
    %wait E_0x5dbc7387eba0;
    %load/vec4 v0x5dbc73945450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dbc73945670_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x5dbc73945390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x5dbc73944c30_0;
    %load/vec4 v0x5dbc73945670_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dbc73944ec0, 0, 4;
    %load/vec4 v0x5dbc73945670_0;
    %load/vec4 v0x5dbc739455b0_0;
    %pad/u 4;
    %add;
    %assign/vec4 v0x5dbc73945670_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x5dbc73945670_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5dbc73944ec0, 4;
    %load/vec4 v0x5dbc73945670_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dbc73944ec0, 0, 4;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5dbc73945bd0;
T_42 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc73946020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dbc73946180_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x5dbc739460e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x5dbc73946240_0;
    %assign/vec4 v0x5dbc73946180_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x5dbc73946180_0;
    %assign/vec4 v0x5dbc73946180_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5dbc739468d0;
T_43 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc73946cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dbc73946e80_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x5dbc73946d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x5dbc73946f20_0;
    %assign/vec4 v0x5dbc73946e80_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x5dbc73946e80_0;
    %assign/vec4 v0x5dbc73946e80_0, 0;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5dbc73947480;
T_44 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc73947870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dbc73947a50_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5dbc73947930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x5dbc73947af0_0;
    %assign/vec4 v0x5dbc73947a50_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x5dbc73947a50_0;
    %assign/vec4 v0x5dbc73947a50_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5dbc73948040;
T_45 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc73948430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dbc739485c0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5dbc739484f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x5dbc73948660_0;
    %assign/vec4 v0x5dbc739485c0_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x5dbc739485c0_0;
    %assign/vec4 v0x5dbc739485c0_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5dbc73948be0;
T_46 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc73948fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dbc73949160_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x5dbc73949090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x5dbc73949200_0;
    %assign/vec4 v0x5dbc73949160_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x5dbc73949160_0;
    %assign/vec4 v0x5dbc73949160_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5dbc73949730;
T_47 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc73949b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dbc73949cb0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x5dbc73949be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x5dbc73949d50_0;
    %assign/vec4 v0x5dbc73949cb0_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x5dbc73949cb0_0;
    %assign/vec4 v0x5dbc73949cb0_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5dbc7394a2d0;
T_48 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc7394a6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dbc7394a850_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5dbc7394a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x5dbc7394a8f0_0;
    %assign/vec4 v0x5dbc7394a850_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x5dbc7394a850_0;
    %assign/vec4 v0x5dbc7394a850_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5dbc7394ae70;
T_49 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc7394b260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dbc7394b3f0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5dbc7394b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x5dbc7394b490_0;
    %assign/vec4 v0x5dbc7394b3f0_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x5dbc7394b3f0_0;
    %assign/vec4 v0x5dbc7394b3f0_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5dbc7394ba10;
T_50 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc7394be00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dbc7394c0a0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x5dbc7394bec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x5dbc7394c140_0;
    %assign/vec4 v0x5dbc7394c0a0_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x5dbc7394c0a0_0;
    %assign/vec4 v0x5dbc7394c0a0_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5dbc738e5b50;
T_51 ;
    %wait E_0x5dbc73868df0;
    %load/vec4 v0x5dbc73930510_0;
    %store/vec4 v0x5dbc73930770_0, 0, 1;
    %load/vec4 v0x5dbc739309b0_0;
    %store/vec4 v0x5dbc73930830_0, 0, 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x5dbc738e5b50;
T_52 ;
    %wait E_0x5dbc738803b0;
    %load/vec4 v0x5dbc738e5eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dbc73930690_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x5dbc73930770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x5dbc73930690_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5dbc738e6620, 4;
    %assign/vec4 v0x5dbc738e6bb0_0, 0;
    %load/vec4 v0x5dbc73930690_0;
    %load/vec4 v0x5dbc739305d0_0;
    %pad/u 4;
    %add;
    %assign/vec4 v0x5dbc73930690_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dbc738e6bb0_0, 0;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5dbc738e5b50;
T_53 ;
    %wait E_0x5dbc7387eba0;
    %load/vec4 v0x5dbc739308f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dbc73930b30_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5dbc73930830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x5dbc738e7690_0;
    %load/vec4 v0x5dbc73930b30_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dbc738e6620, 0, 4;
    %load/vec4 v0x5dbc73930b30_0;
    %load/vec4 v0x5dbc73930a70_0;
    %pad/u 4;
    %add;
    %assign/vec4 v0x5dbc73930b30_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x5dbc73930b30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5dbc738e6620, 4;
    %load/vec4 v0x5dbc73930b30_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dbc738e6620, 0, 4;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5dbc7394c3e0;
T_54 ;
    %wait E_0x5dbc73933350;
    %load/vec4 v0x5dbc7394ca60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dbc7394c7d0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x5dbc7394cb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x5dbc7394c8b0_0;
    %assign/vec4 v0x5dbc7394c7d0_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x5dbc7394c7d0_0;
    %assign/vec4 v0x5dbc7394c7d0_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5dbc738e8b90;
T_55 ;
    %wait E_0x5dbc7387e8e0;
    %load/vec4 v0x5dbc7394e6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5dbc7394e2a0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x5dbc7394e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x5dbc7394e2a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5dbc7394e2a0_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5dbc738e8b90;
T_56 ;
    %vpi_call 2 38 "$dumpfile", "CONV_ACC.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5dbc738e8b90 {0 0 0};
    %end;
    .thread T_56;
    .scope S_0x5dbc738e8b90;
T_57 ;
    %delay 500, 0;
    %load/vec4 v0x5dbc7394e120_0;
    %inv;
    %store/vec4 v0x5dbc7394e120_0, 0, 1;
    %jmp T_57;
    .thread T_57;
    .scope S_0x5dbc738e8b90;
T_58 ;
    %wait E_0x5dbc7387ed00;
    %load/vec4 v0x5dbc7394e120_0;
    %inv;
    %store/vec4 v0x5dbc7394e1e0_0, 0, 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x5dbc738e8b90;
T_59 ;
    %wait E_0x5dbc7387e8e0;
    %load/vec4 v0x5dbc7394e6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dbc7394e890_0, 0, 1;
    %jmp T_59.1;
T_59.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e890_0, 0, 1;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5dbc738e8b90;
T_60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dbc7394e1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394ea70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5dbc7394eba0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5dbc7394e600_0, 0, 3;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dbc7394e6c0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dbc7394e560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dbc7394ea70_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 2164359297, 0, 39;
    %concati/vec4 50397699, 0, 33;
    %store/vec4 v0x5dbc7394e9d0_0, 0, 72;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5dbc7394eba0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5dbc7394e600_0, 0, 3;
    %delay 1000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394eba0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394e600_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 2164359297, 0, 39;
    %concati/vec4 50397699, 0, 33;
    %store/vec4 v0x5dbc7394e9d0_0, 0, 72;
    %delay 1000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 2164359297, 0, 39;
    %concati/vec4 50397699, 0, 33;
    %store/vec4 v0x5dbc7394e9d0_0, 0, 72;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394eba0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394e600_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394eba0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394e600_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394eba0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394e600_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394eba0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394eba0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394e600_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394e600_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 2164359297, 0, 39;
    %concati/vec4 50397699, 0, 33;
    %store/vec4 v0x5dbc7394e9d0_0, 0, 72;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 2164359297, 0, 39;
    %concati/vec4 50397699, 0, 33;
    %store/vec4 v0x5dbc7394e9d0_0, 0, 72;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394eba0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394eba0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394e600_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394eba0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394eba0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394e600_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394eba0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394e600_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394eba0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394e600_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394e600_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x5dbc7394e400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dbc7394e760_0, 0, 1;
    %delay 2000, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394eba0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394e600_0, 4, 1;
    %delay 7000, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbc7394e600_0, 4, 1;
    %delay 30000, 0;
    %vpi_call 2 207 "$finish" {0 0 0};
    %end;
    .thread T_60;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb.v";
    "TOP_parameterized.v";
    "FIFO_ASYNCH.v";
    "PE.v";
    "REGISTER.v";
    "WEIGHT_BUFF.v";
    "IFM_BUFF.v";
