{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592722685063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592722685079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 13:58:04 2020 " "Processing started: Sun Jun 21 13:58:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592722685079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592722685079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FixedpointUnit -c FixedpointUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off FixedpointUnit -c FixedpointUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592722685079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592722686360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592722686360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ducvu/onedrive/desktop/project/inhouse/fixedpointunit/src/queue.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ducvu/onedrive/desktop/project/inhouse/fixedpointunit/src/queue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Queue-behavior " "Found design unit 1: Queue-behavior" {  } { { "../src/Queue.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/Queue.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714505 ""} { "Info" "ISGN_ENTITY_NAME" "1 Queue " "Found entity 1: Queue" {  } { { "../src/Queue.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/Queue.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592722714505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ducvu/onedrive/desktop/project/inhouse/fixedpointunit/src/fpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ducvu/onedrive/desktop/project/inhouse/fixedpointunit/src/fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPU-behavior " "Found design unit 1: FPU-behavior" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714521 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPU " "Found entity 1: FPU" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592722714521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ducvu/onedrive/desktop/project/inhouse/fixedpointunit/src/fixedpt.vhd 9 4 " "Found 9 design units, including 4 entities, in source file /users/ducvu/onedrive/desktop/project/inhouse/fixedpointunit/src/fixedpt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixedPt " "Found design unit 1: fixedPt" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714521 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FPP_ADD-behavior " "Found design unit 2: FPP_ADD-behavior" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714521 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FPP_SUB-behavior " "Found design unit 3: FPP_SUB-behavior" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714521 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 FPP_MUL-behavior " "Found design unit 4: FPP_MUL-behavior" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714521 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 FPP_DIV-behavior " "Found design unit 5: FPP_DIV-behavior" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714521 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPP_ADD " "Found entity 1: FPP_ADD" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714521 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPP_SUB " "Found entity 2: FPP_SUB" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714521 ""} { "Info" "ISGN_ENTITY_NAME" "3 FPP_MUL " "Found entity 3: FPP_MUL" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714521 ""} { "Info" "ISGN_ENTITY_NAME" "4 FPP_DIV " "Found entity 4: FPP_DIV" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592722714521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ducvu/onedrive/desktop/project/inhouse/fixedpointunit/src/d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ducvu/onedrive/desktop/project/inhouse/fixedpointunit/src/d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-behavior " "Found design unit 1: D_FF-behavior" {  } { { "../src/D_FF.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/D_FF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714521 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "../src/D_FF.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/D_FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592722714521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ducvu/onedrive/desktop/project/inhouse/fixedpointunit/src/core_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ducvu/onedrive/desktop/project/inhouse/fixedpointunit/src/core_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Core_2-behavior " "Found design unit 1: Core_2-behavior" {  } { { "../src/Core_2.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/Core_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714537 ""} { "Info" "ISGN_ENTITY_NAME" "1 Core_2 " "Found entity 1: Core_2" {  } { { "../src/Core_2.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/Core_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592722714537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ducvu/onedrive/desktop/project/inhouse/fixedpointunit/src/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ducvu/onedrive/desktop/project/inhouse/fixedpointunit/src/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Core-behavior " "Found design unit 1: Core-behavior" {  } { { "../src/Core.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/Core.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714537 ""} { "Info" "ISGN_ENTITY_NAME" "1 Core " "Found entity 1: Core" {  } { { "../src/Core.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/Core.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722714537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592722714537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Core_2 " "Elaborating entity \"Core_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592722714708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Core Core:Core_0 " "Elaborating entity \"Core\" for hierarchy \"Core:Core_0\"" {  } { { "../src/Core_2.vhd" "Core_0" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/Core_2.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592722714708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF Core:Core_0\|D_FF:DFF_A " "Elaborating entity \"D_FF\" for hierarchy \"Core:Core_0\|D_FF:DFF_A\"" {  } { { "../src/Core.vhd" "DFF_A" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/Core.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592722714724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU Core:Core_0\|FPU:FPUcore " "Elaborating entity \"FPU\" for hierarchy \"Core:Core_0\|FPU:FPUcore\"" {  } { { "../src/Core.vhd" "FPUcore" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/Core.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592722714724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPP_ADD Core:Core_0\|FPU:FPUcore\|FPP_ADD:add " "Elaborating entity \"FPP_ADD\" for hierarchy \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\"" {  } { { "../src/FPU.vhd" "add" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592722714740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPP_SUB Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub " "Elaborating entity \"FPP_SUB\" for hierarchy \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\"" {  } { { "../src/FPU.vhd" "sub" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592722714740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPP_MUL Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul " "Elaborating entity \"FPP_MUL\" for hierarchy \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\"" {  } { { "../src/FPU.vhd" "mul" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592722714740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPP_DIV Core:Core_0\|FPU:FPUcore\|FPP_DIV:div " "Elaborating entity \"FPP_DIV\" for hierarchy \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\"" {  } { { "../src/FPU.vhd" "div" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592722714755 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[0\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[0\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[1\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[1\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[2\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[2\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[3\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[3\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[4\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[4\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[5\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[5\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[6\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[6\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[7\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[7\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[8\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[8\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[9\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[9\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[10\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[10\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[11\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[11\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[12\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[12\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[13\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[13\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[14\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[14\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[15\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[15\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[16\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[16\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[17\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[17\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[18\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[18\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[19\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[19\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[20\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[20\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[21\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[21\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[22\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[22\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[23\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[23\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[24\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[24\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[25\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[25\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[26\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[26\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[27\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[27\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[28\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[28\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[29\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[29\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[30\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[30\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[31\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[31\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[32\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[32\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[33\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[33\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[34\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[34\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[35\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[35\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[36\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[36\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[37\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[37\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[38\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[38\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[39\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[39\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[40\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[40\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[41\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[41\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[42\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[42\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[43\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[43\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[44\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[44\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[45\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[45\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[46\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[46\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[47\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[47\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[48\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[48\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[49\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[49\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[50\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[50\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[51\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[51\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[52\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[52\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[53\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[53\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[54\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[54\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[55\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[55\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[56\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[56\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[57\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[57\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[58\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[58\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[59\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[59\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[60\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[60\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[61\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[61\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[62\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[62\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[63\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_B\[63\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[0\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[0\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[1\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[1\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[2\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[2\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[3\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[3\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[4\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[4\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[5\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[5\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[6\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[6\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[7\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[7\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[8\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[8\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[9\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[9\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[10\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[10\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[11\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[11\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[12\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[12\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[13\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[13\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[14\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[14\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[15\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[15\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[16\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[16\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[17\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[17\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[18\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[18\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[19\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[19\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[20\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[20\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[21\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[21\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[22\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[22\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[23\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[23\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[24\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[24\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[25\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[25\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[26\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[26\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[27\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[27\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[28\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[28\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[29\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[29\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[30\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[30\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[31\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[31\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[32\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[32\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[33\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[33\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[34\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[34\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[35\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[35\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[36\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[36\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[37\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[37\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[38\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[38\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[39\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[39\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[40\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[40\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[41\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[41\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[42\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[42\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[43\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[43\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[44\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[44\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[45\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[45\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[46\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[46\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[47\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[47\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[48\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[48\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[49\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[49\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[50\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[50\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[51\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[51\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[52\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[52\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[53\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[53\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[54\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[54\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[55\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[55\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[56\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[56\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[57\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[57\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[58\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[58\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[59\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[59\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[60\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[60\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[61\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[61\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[62\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[62\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[63\] " "Converted tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_A\[63\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[0\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[0\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[1\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[1\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[2\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[2\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[3\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[3\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[4\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[4\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[5\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[5\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[6\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[6\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[7\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[7\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[8\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[8\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[9\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[9\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[10\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[10\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[11\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[11\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[12\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[12\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[13\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[13\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[14\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[14\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[15\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[15\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[16\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[16\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[17\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[17\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[18\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[18\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[19\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[19\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[20\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[20\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[21\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[21\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[22\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[22\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[23\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[23\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[24\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[24\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[25\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[25\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[26\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[26\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[27\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[27\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[28\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[28\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[29\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[29\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[30\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[30\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[31\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[31\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[32\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[32\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[33\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[33\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[34\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[34\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[35\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[35\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[36\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[36\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[37\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[37\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[38\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[38\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[39\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[39\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[40\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[40\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[41\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[41\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[42\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[42\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[43\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[43\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[44\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[44\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[45\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[45\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[46\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[46\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[47\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[47\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[48\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[48\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[49\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[49\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[50\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[50\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[51\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[51\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[52\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[52\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[53\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[53\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[54\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[54\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[55\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[55\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[56\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[56\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[57\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[57\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[58\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[58\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[59\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[59\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[60\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[60\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[61\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[61\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[62\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[62\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[63\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_B\[63\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[0\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[0\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[1\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[1\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[2\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[2\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[3\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[3\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[4\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[4\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[5\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[5\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[6\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[6\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[7\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[7\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[8\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[8\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[9\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[9\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[10\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[10\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[11\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[11\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[12\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[12\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[13\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[13\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[14\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[14\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[15\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[15\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[16\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[16\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[17\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[17\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[18\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[18\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[19\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[19\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[20\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[20\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[21\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[21\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[22\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[22\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[23\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[23\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[24\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[24\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[25\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[25\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[26\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[26\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[27\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[27\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[28\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[28\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[29\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[29\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[30\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[30\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[31\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[31\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[32\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[32\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[33\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[33\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[34\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[34\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[35\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[35\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[36\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[36\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[37\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[37\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[38\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[38\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[39\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[39\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[40\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[40\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[41\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[41\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[42\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[42\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[43\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[43\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[44\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[44\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[45\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[45\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[46\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[46\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[47\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[47\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[48\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[48\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[49\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[49\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[50\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[50\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[51\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[51\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[52\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[52\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[53\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[53\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[54\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[54\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[55\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[55\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[56\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[56\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[57\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[57\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[58\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[58\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[59\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[59\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[60\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[60\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[61\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[61\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[62\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[62\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[63\] " "Converted tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_A\[63\]\" feeding internal logic into a wire" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1592722715505 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1592722715505 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|Div0\"" {  } { { "../src/fixedPt.vhd" "Div0" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592722716396 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|Div0\"" {  } { { "../src/fixedPt.vhd" "Div0" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592722716396 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|Mult0\"" {  } { { "../src/fixedPt.vhd" "Mult0" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592722716396 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|Mult0\"" {  } { { "../src/fixedPt.vhd" "Mult0" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592722716396 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1592722716396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|lpm_divide:Div0\"" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592722716521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|lpm_divide:Div0 " "Instantiated megafunction \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592722716521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 64 " "Parameter \"LPM_WIDTHD\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592722716521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592722716521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592722716521 ""}  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592722716521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rkm " "Found entity 1: lpm_divide_rkm" {  } { { "db/lpm_divide_rkm.tdf" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/quartus/db/lpm_divide_rkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722716646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592722716646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/quartus/db/sign_div_unsign_jnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722716693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592722716693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qaf " "Found entity 1: alt_u_div_qaf" {  } { { "db/alt_u_div_qaf.tdf" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/quartus/db/alt_u_div_qaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722717600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592722717600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722717944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592722717944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722718069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592722718069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|lpm_mult:Mult0\"" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 106 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592722718272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|lpm_mult:Mult0 " "Instantiated megafunction \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592722718272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592722718272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592722718272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592722718272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592722718272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592722718272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592722718272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592722718272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592722718272 ""}  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 106 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592722718272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/quartus/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592722718412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592722718412 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "408 " "Ignored 408 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "408 " "Ignored 408 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1592722723132 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1592722723132 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[0\] dataOut_1\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[0\]\" to the node \"dataOut_1\[0\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[1\] dataOut_1\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[1\]\" to the node \"dataOut_1\[1\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[2\] dataOut_1\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[2\]\" to the node \"dataOut_1\[2\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[3\] dataOut_1\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[3\]\" to the node \"dataOut_1\[3\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[4\] dataOut_1\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[4\]\" to the node \"dataOut_1\[4\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[5\] dataOut_1\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[5\]\" to the node \"dataOut_1\[5\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[6\] dataOut_1\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[6\]\" to the node \"dataOut_1\[6\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[7\] dataOut_1\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[7\]\" to the node \"dataOut_1\[7\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[8\] dataOut_1\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[8\]\" to the node \"dataOut_1\[8\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[9\] dataOut_1\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[9\]\" to the node \"dataOut_1\[9\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[10\] dataOut_1\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[10\]\" to the node \"dataOut_1\[10\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[11\] dataOut_1\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[11\]\" to the node \"dataOut_1\[11\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[12\] dataOut_1\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[12\]\" to the node \"dataOut_1\[12\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[13\] dataOut_1\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[13\]\" to the node \"dataOut_1\[13\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[14\] dataOut_1\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[14\]\" to the node \"dataOut_1\[14\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[15\] dataOut_1\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[15\]\" to the node \"dataOut_1\[15\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[16\] dataOut_1\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[16\]\" to the node \"dataOut_1\[16\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[17\] dataOut_1\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[17\]\" to the node \"dataOut_1\[17\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[18\] dataOut_1\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[18\]\" to the node \"dataOut_1\[18\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[19\] dataOut_1\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[19\]\" to the node \"dataOut_1\[19\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[20\] dataOut_1\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[20\]\" to the node \"dataOut_1\[20\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[21\] dataOut_1\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[21\]\" to the node \"dataOut_1\[21\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[22\] dataOut_1\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[22\]\" to the node \"dataOut_1\[22\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[23\] dataOut_1\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[23\]\" to the node \"dataOut_1\[23\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[24\] dataOut_1\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[24\]\" to the node \"dataOut_1\[24\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[25\] dataOut_1\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[25\]\" to the node \"dataOut_1\[25\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[26\] dataOut_1\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[26\]\" to the node \"dataOut_1\[26\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[27\] dataOut_1\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[27\]\" to the node \"dataOut_1\[27\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[28\] dataOut_1\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[28\]\" to the node \"dataOut_1\[28\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[29\] dataOut_1\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[29\]\" to the node \"dataOut_1\[29\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[30\] dataOut_1\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[30\]\" to the node \"dataOut_1\[30\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_0\|FPU:FPUcore\|result\[31\] dataOut_1\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[31\]\" to the node \"dataOut_1\[31\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[0\] dataOut_2\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[0\]\" to the node \"dataOut_2\[0\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[1\] dataOut_2\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[1\]\" to the node \"dataOut_2\[1\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[2\] dataOut_2\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[2\]\" to the node \"dataOut_2\[2\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[3\] dataOut_2\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[3\]\" to the node \"dataOut_2\[3\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[4\] dataOut_2\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[4\]\" to the node \"dataOut_2\[4\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[5\] dataOut_2\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[5\]\" to the node \"dataOut_2\[5\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[6\] dataOut_2\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[6\]\" to the node \"dataOut_2\[6\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[7\] dataOut_2\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[7\]\" to the node \"dataOut_2\[7\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[8\] dataOut_2\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[8\]\" to the node \"dataOut_2\[8\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[9\] dataOut_2\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[9\]\" to the node \"dataOut_2\[9\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[10\] dataOut_2\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[10\]\" to the node \"dataOut_2\[10\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[11\] dataOut_2\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[11\]\" to the node \"dataOut_2\[11\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[12\] dataOut_2\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[12\]\" to the node \"dataOut_2\[12\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[13\] dataOut_2\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[13\]\" to the node \"dataOut_2\[13\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[14\] dataOut_2\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[14\]\" to the node \"dataOut_2\[14\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[15\] dataOut_2\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[15\]\" to the node \"dataOut_2\[15\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[16\] dataOut_2\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[16\]\" to the node \"dataOut_2\[16\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[17\] dataOut_2\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[17\]\" to the node \"dataOut_2\[17\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[18\] dataOut_2\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[18\]\" to the node \"dataOut_2\[18\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[19\] dataOut_2\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[19\]\" to the node \"dataOut_2\[19\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[20\] dataOut_2\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[20\]\" to the node \"dataOut_2\[20\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[21\] dataOut_2\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[21\]\" to the node \"dataOut_2\[21\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[22\] dataOut_2\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[22\]\" to the node \"dataOut_2\[22\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[23\] dataOut_2\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[23\]\" to the node \"dataOut_2\[23\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[24\] dataOut_2\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[24\]\" to the node \"dataOut_2\[24\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[25\] dataOut_2\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[25\]\" to the node \"dataOut_2\[25\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[26\] dataOut_2\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[26\]\" to the node \"dataOut_2\[26\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[27\] dataOut_2\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[27\]\" to the node \"dataOut_2\[27\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[28\] dataOut_2\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[28\]\" to the node \"dataOut_2\[28\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[29\] dataOut_2\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[29\]\" to the node \"dataOut_2\[29\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[30\] dataOut_2\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[30\]\" to the node \"dataOut_2\[30\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Core:Core_1\|FPU:FPUcore\|result\[31\] dataOut_2\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[31\]\" to the node \"dataOut_2\[31\]\" into a wire" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1592722723352 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1592722723352 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[0\] Core:Core_0\|FPU:FPUcore\|result\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[0\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[0\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[0\] Core:Core_0\|FPU:FPUcore\|result\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[0\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[0\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[0\] Core:Core_0\|FPU:FPUcore\|result\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[0\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[0\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[0\] Core:Core_0\|FPU:FPUcore\|result\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[0\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[0\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[1\] Core:Core_0\|FPU:FPUcore\|result\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[1\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[1\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[1\] Core:Core_0\|FPU:FPUcore\|result\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[1\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[1\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[1\] Core:Core_0\|FPU:FPUcore\|result\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[1\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[1\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[1\] Core:Core_0\|FPU:FPUcore\|result\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[1\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[1\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[2\] Core:Core_0\|FPU:FPUcore\|result\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[2\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[2\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[2\] Core:Core_0\|FPU:FPUcore\|result\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[2\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[2\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[2\] Core:Core_0\|FPU:FPUcore\|result\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[2\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[2\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[2\] Core:Core_0\|FPU:FPUcore\|result\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[2\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[2\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[3\] Core:Core_0\|FPU:FPUcore\|result\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[3\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[3\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[3\] Core:Core_0\|FPU:FPUcore\|result\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[3\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[3\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[3\] Core:Core_0\|FPU:FPUcore\|result\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[3\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[3\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[3\] Core:Core_0\|FPU:FPUcore\|result\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[3\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[3\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[4\] Core:Core_0\|FPU:FPUcore\|result\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[4\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[4\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[4\] Core:Core_0\|FPU:FPUcore\|result\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[4\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[4\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[4\] Core:Core_0\|FPU:FPUcore\|result\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[4\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[4\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[4\] Core:Core_0\|FPU:FPUcore\|result\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[4\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[4\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[5\] Core:Core_0\|FPU:FPUcore\|result\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[5\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[5\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[5\] Core:Core_0\|FPU:FPUcore\|result\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[5\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[5\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[5\] Core:Core_0\|FPU:FPUcore\|result\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[5\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[5\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[5\] Core:Core_0\|FPU:FPUcore\|result\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[5\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[5\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[6\] Core:Core_0\|FPU:FPUcore\|result\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[6\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[6\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[6\] Core:Core_0\|FPU:FPUcore\|result\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[6\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[6\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[6\] Core:Core_0\|FPU:FPUcore\|result\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[6\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[6\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[6\] Core:Core_0\|FPU:FPUcore\|result\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[6\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[6\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[7\] Core:Core_0\|FPU:FPUcore\|result\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[7\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[7\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[7\] Core:Core_0\|FPU:FPUcore\|result\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[7\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[7\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[7\] Core:Core_0\|FPU:FPUcore\|result\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[7\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[7\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[7\] Core:Core_0\|FPU:FPUcore\|result\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[7\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[7\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[8\] Core:Core_0\|FPU:FPUcore\|result\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[8\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[8\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[8\] Core:Core_0\|FPU:FPUcore\|result\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[8\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[8\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[8\] Core:Core_0\|FPU:FPUcore\|result\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[8\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[8\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[8\] Core:Core_0\|FPU:FPUcore\|result\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[8\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[8\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[9\] Core:Core_0\|FPU:FPUcore\|result\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[9\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[9\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[9\] Core:Core_0\|FPU:FPUcore\|result\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[9\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[9\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[9\] Core:Core_0\|FPU:FPUcore\|result\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[9\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[9\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[9\] Core:Core_0\|FPU:FPUcore\|result\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[9\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[9\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[10\] Core:Core_0\|FPU:FPUcore\|result\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[10\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[10\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[10\] Core:Core_0\|FPU:FPUcore\|result\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[10\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[10\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[10\] Core:Core_0\|FPU:FPUcore\|result\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[10\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[10\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[10\] Core:Core_0\|FPU:FPUcore\|result\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[10\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[10\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[11\] Core:Core_0\|FPU:FPUcore\|result\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[11\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[11\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[11\] Core:Core_0\|FPU:FPUcore\|result\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[11\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[11\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[11\] Core:Core_0\|FPU:FPUcore\|result\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[11\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[11\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[11\] Core:Core_0\|FPU:FPUcore\|result\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[11\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[11\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[12\] Core:Core_0\|FPU:FPUcore\|result\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[12\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[12\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[12\] Core:Core_0\|FPU:FPUcore\|result\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[12\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[12\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[12\] Core:Core_0\|FPU:FPUcore\|result\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[12\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[12\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[12\] Core:Core_0\|FPU:FPUcore\|result\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[12\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[12\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[13\] Core:Core_0\|FPU:FPUcore\|result\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[13\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[13\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[13\] Core:Core_0\|FPU:FPUcore\|result\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[13\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[13\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[13\] Core:Core_0\|FPU:FPUcore\|result\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[13\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[13\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[13\] Core:Core_0\|FPU:FPUcore\|result\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[13\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[13\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[14\] Core:Core_0\|FPU:FPUcore\|result\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[14\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[14\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[14\] Core:Core_0\|FPU:FPUcore\|result\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[14\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[14\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[14\] Core:Core_0\|FPU:FPUcore\|result\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[14\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[14\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[14\] Core:Core_0\|FPU:FPUcore\|result\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[14\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[14\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[15\] Core:Core_0\|FPU:FPUcore\|result\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[15\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[15\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[15\] Core:Core_0\|FPU:FPUcore\|result\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[15\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[15\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[15\] Core:Core_0\|FPU:FPUcore\|result\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[15\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[15\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[15\] Core:Core_0\|FPU:FPUcore\|result\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[15\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[15\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[16\] Core:Core_0\|FPU:FPUcore\|result\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[16\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[16\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[16\] Core:Core_0\|FPU:FPUcore\|result\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[16\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[16\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[16\] Core:Core_0\|FPU:FPUcore\|result\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[16\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[16\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[16\] Core:Core_0\|FPU:FPUcore\|result\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[16\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[16\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[17\] Core:Core_0\|FPU:FPUcore\|result\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[17\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[17\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[17\] Core:Core_0\|FPU:FPUcore\|result\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[17\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[17\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[17\] Core:Core_0\|FPU:FPUcore\|result\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[17\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[17\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[17\] Core:Core_0\|FPU:FPUcore\|result\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[17\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[17\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[18\] Core:Core_0\|FPU:FPUcore\|result\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[18\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[18\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[18\] Core:Core_0\|FPU:FPUcore\|result\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[18\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[18\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[18\] Core:Core_0\|FPU:FPUcore\|result\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[18\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[18\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[18\] Core:Core_0\|FPU:FPUcore\|result\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[18\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[18\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[19\] Core:Core_0\|FPU:FPUcore\|result\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[19\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[19\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[19\] Core:Core_0\|FPU:FPUcore\|result\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[19\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[19\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[19\] Core:Core_0\|FPU:FPUcore\|result\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[19\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[19\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[19\] Core:Core_0\|FPU:FPUcore\|result\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[19\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[19\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[20\] Core:Core_0\|FPU:FPUcore\|result\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[20\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[20\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[20\] Core:Core_0\|FPU:FPUcore\|result\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[20\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[20\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[20\] Core:Core_0\|FPU:FPUcore\|result\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[20\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[20\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[20\] Core:Core_0\|FPU:FPUcore\|result\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[20\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[20\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[21\] Core:Core_0\|FPU:FPUcore\|result\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[21\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[21\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[21\] Core:Core_0\|FPU:FPUcore\|result\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[21\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[21\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[21\] Core:Core_0\|FPU:FPUcore\|result\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[21\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[21\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[21\] Core:Core_0\|FPU:FPUcore\|result\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[21\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[21\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[22\] Core:Core_0\|FPU:FPUcore\|result\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[22\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[22\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[22\] Core:Core_0\|FPU:FPUcore\|result\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[22\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[22\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[22\] Core:Core_0\|FPU:FPUcore\|result\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[22\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[22\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[22\] Core:Core_0\|FPU:FPUcore\|result\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[22\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[22\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[23\] Core:Core_0\|FPU:FPUcore\|result\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[23\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[23\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[23\] Core:Core_0\|FPU:FPUcore\|result\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[23\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[23\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[23\] Core:Core_0\|FPU:FPUcore\|result\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[23\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[23\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[23\] Core:Core_0\|FPU:FPUcore\|result\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[23\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[23\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[24\] Core:Core_0\|FPU:FPUcore\|result\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[24\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[24\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[24\] Core:Core_0\|FPU:FPUcore\|result\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[24\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[24\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[24\] Core:Core_0\|FPU:FPUcore\|result\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[24\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[24\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[24\] Core:Core_0\|FPU:FPUcore\|result\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[24\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[24\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[25\] Core:Core_0\|FPU:FPUcore\|result\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[25\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[25\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[25\] Core:Core_0\|FPU:FPUcore\|result\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[25\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[25\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[25\] Core:Core_0\|FPU:FPUcore\|result\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[25\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[25\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[25\] Core:Core_0\|FPU:FPUcore\|result\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[25\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[25\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[26\] Core:Core_0\|FPU:FPUcore\|result\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[26\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[26\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[26\] Core:Core_0\|FPU:FPUcore\|result\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[26\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[26\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[26\] Core:Core_0\|FPU:FPUcore\|result\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[26\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[26\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[26\] Core:Core_0\|FPU:FPUcore\|result\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[26\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[26\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[27\] Core:Core_0\|FPU:FPUcore\|result\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[27\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[27\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[27\] Core:Core_0\|FPU:FPUcore\|result\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[27\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[27\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[27\] Core:Core_0\|FPU:FPUcore\|result\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[27\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[27\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[27\] Core:Core_0\|FPU:FPUcore\|result\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[27\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[27\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[28\] Core:Core_0\|FPU:FPUcore\|result\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[28\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[28\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[28\] Core:Core_0\|FPU:FPUcore\|result\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[28\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[28\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[28\] Core:Core_0\|FPU:FPUcore\|result\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[28\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[28\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[28\] Core:Core_0\|FPU:FPUcore\|result\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[28\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[28\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[29\] Core:Core_0\|FPU:FPUcore\|result\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[29\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[29\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[29\] Core:Core_0\|FPU:FPUcore\|result\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[29\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[29\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[29\] Core:Core_0\|FPU:FPUcore\|result\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[29\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[29\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[29\] Core:Core_0\|FPU:FPUcore\|result\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[29\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[29\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[30\] Core:Core_0\|FPU:FPUcore\|result\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[30\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[30\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[30\] Core:Core_0\|FPU:FPUcore\|result\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[30\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[30\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[30\] Core:Core_0\|FPU:FPUcore\|result\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[30\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[30\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[30\] Core:Core_0\|FPU:FPUcore\|result\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[30\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[30\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[31\] Core:Core_0\|FPU:FPUcore\|result\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[31\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[31\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[31\] Core:Core_0\|FPU:FPUcore\|result\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[31\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[31\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[31\] Core:Core_0\|FPU:FPUcore\|result\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[31\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[31\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[31\] Core:Core_0\|FPU:FPUcore\|result\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[31\]\" to the node \"Core:Core_0\|FPU:FPUcore\|result\[31\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[0\] Core:Core_1\|FPU:FPUcore\|result\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[0\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[0\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[0\] Core:Core_1\|FPU:FPUcore\|result\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[0\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[0\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[0\] Core:Core_1\|FPU:FPUcore\|result\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[0\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[0\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[0\] Core:Core_1\|FPU:FPUcore\|result\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[0\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[0\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[1\] Core:Core_1\|FPU:FPUcore\|result\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[1\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[1\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[1\] Core:Core_1\|FPU:FPUcore\|result\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[1\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[1\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[1\] Core:Core_1\|FPU:FPUcore\|result\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[1\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[1\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[1\] Core:Core_1\|FPU:FPUcore\|result\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[1\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[1\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[2\] Core:Core_1\|FPU:FPUcore\|result\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[2\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[2\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[2\] Core:Core_1\|FPU:FPUcore\|result\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[2\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[2\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[2\] Core:Core_1\|FPU:FPUcore\|result\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[2\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[2\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[2\] Core:Core_1\|FPU:FPUcore\|result\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[2\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[2\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[3\] Core:Core_1\|FPU:FPUcore\|result\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[3\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[3\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[3\] Core:Core_1\|FPU:FPUcore\|result\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[3\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[3\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[3\] Core:Core_1\|FPU:FPUcore\|result\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[3\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[3\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[3\] Core:Core_1\|FPU:FPUcore\|result\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[3\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[3\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[4\] Core:Core_1\|FPU:FPUcore\|result\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[4\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[4\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[4\] Core:Core_1\|FPU:FPUcore\|result\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[4\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[4\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[4\] Core:Core_1\|FPU:FPUcore\|result\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[4\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[4\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[4\] Core:Core_1\|FPU:FPUcore\|result\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[4\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[4\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[5\] Core:Core_1\|FPU:FPUcore\|result\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[5\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[5\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[5\] Core:Core_1\|FPU:FPUcore\|result\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[5\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[5\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[5\] Core:Core_1\|FPU:FPUcore\|result\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[5\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[5\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[5\] Core:Core_1\|FPU:FPUcore\|result\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[5\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[5\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[6\] Core:Core_1\|FPU:FPUcore\|result\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[6\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[6\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[6\] Core:Core_1\|FPU:FPUcore\|result\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[6\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[6\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[6\] Core:Core_1\|FPU:FPUcore\|result\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[6\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[6\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[6\] Core:Core_1\|FPU:FPUcore\|result\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[6\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[6\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[7\] Core:Core_1\|FPU:FPUcore\|result\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[7\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[7\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[7\] Core:Core_1\|FPU:FPUcore\|result\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[7\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[7\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[7\] Core:Core_1\|FPU:FPUcore\|result\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[7\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[7\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[7\] Core:Core_1\|FPU:FPUcore\|result\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[7\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[7\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[8\] Core:Core_1\|FPU:FPUcore\|result\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[8\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[8\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[8\] Core:Core_1\|FPU:FPUcore\|result\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[8\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[8\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[8\] Core:Core_1\|FPU:FPUcore\|result\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[8\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[8\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[8\] Core:Core_1\|FPU:FPUcore\|result\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[8\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[8\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[9\] Core:Core_1\|FPU:FPUcore\|result\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[9\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[9\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[9\] Core:Core_1\|FPU:FPUcore\|result\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[9\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[9\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[9\] Core:Core_1\|FPU:FPUcore\|result\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[9\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[9\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[9\] Core:Core_1\|FPU:FPUcore\|result\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[9\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[9\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[10\] Core:Core_1\|FPU:FPUcore\|result\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[10\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[10\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[10\] Core:Core_1\|FPU:FPUcore\|result\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[10\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[10\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[10\] Core:Core_1\|FPU:FPUcore\|result\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[10\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[10\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[10\] Core:Core_1\|FPU:FPUcore\|result\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[10\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[10\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[11\] Core:Core_1\|FPU:FPUcore\|result\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[11\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[11\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[11\] Core:Core_1\|FPU:FPUcore\|result\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[11\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[11\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[11\] Core:Core_1\|FPU:FPUcore\|result\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[11\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[11\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[11\] Core:Core_1\|FPU:FPUcore\|result\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[11\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[11\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[12\] Core:Core_1\|FPU:FPUcore\|result\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[12\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[12\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[12\] Core:Core_1\|FPU:FPUcore\|result\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[12\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[12\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[12\] Core:Core_1\|FPU:FPUcore\|result\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[12\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[12\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[12\] Core:Core_1\|FPU:FPUcore\|result\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[12\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[12\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[13\] Core:Core_1\|FPU:FPUcore\|result\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[13\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[13\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[13\] Core:Core_1\|FPU:FPUcore\|result\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[13\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[13\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[13\] Core:Core_1\|FPU:FPUcore\|result\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[13\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[13\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[13\] Core:Core_1\|FPU:FPUcore\|result\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[13\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[13\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[14\] Core:Core_1\|FPU:FPUcore\|result\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[14\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[14\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[14\] Core:Core_1\|FPU:FPUcore\|result\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[14\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[14\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[14\] Core:Core_1\|FPU:FPUcore\|result\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[14\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[14\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[14\] Core:Core_1\|FPU:FPUcore\|result\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[14\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[14\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[15\] Core:Core_1\|FPU:FPUcore\|result\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[15\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[15\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[15\] Core:Core_1\|FPU:FPUcore\|result\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[15\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[15\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[15\] Core:Core_1\|FPU:FPUcore\|result\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[15\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[15\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[15\] Core:Core_1\|FPU:FPUcore\|result\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[15\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[15\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[16\] Core:Core_1\|FPU:FPUcore\|result\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[16\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[16\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[16\] Core:Core_1\|FPU:FPUcore\|result\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[16\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[16\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[16\] Core:Core_1\|FPU:FPUcore\|result\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[16\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[16\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[16\] Core:Core_1\|FPU:FPUcore\|result\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[16\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[16\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[17\] Core:Core_1\|FPU:FPUcore\|result\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[17\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[17\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[17\] Core:Core_1\|FPU:FPUcore\|result\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[17\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[17\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[17\] Core:Core_1\|FPU:FPUcore\|result\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[17\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[17\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[17\] Core:Core_1\|FPU:FPUcore\|result\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[17\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[17\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[18\] Core:Core_1\|FPU:FPUcore\|result\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[18\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[18\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[18\] Core:Core_1\|FPU:FPUcore\|result\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[18\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[18\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[18\] Core:Core_1\|FPU:FPUcore\|result\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[18\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[18\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[18\] Core:Core_1\|FPU:FPUcore\|result\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[18\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[18\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[19\] Core:Core_1\|FPU:FPUcore\|result\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[19\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[19\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[19\] Core:Core_1\|FPU:FPUcore\|result\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[19\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[19\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[19\] Core:Core_1\|FPU:FPUcore\|result\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[19\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[19\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[19\] Core:Core_1\|FPU:FPUcore\|result\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[19\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[19\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[20\] Core:Core_1\|FPU:FPUcore\|result\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[20\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[20\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[20\] Core:Core_1\|FPU:FPUcore\|result\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[20\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[20\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[20\] Core:Core_1\|FPU:FPUcore\|result\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[20\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[20\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[20\] Core:Core_1\|FPU:FPUcore\|result\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[20\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[20\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[21\] Core:Core_1\|FPU:FPUcore\|result\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[21\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[21\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[21\] Core:Core_1\|FPU:FPUcore\|result\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[21\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[21\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[21\] Core:Core_1\|FPU:FPUcore\|result\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[21\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[21\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[21\] Core:Core_1\|FPU:FPUcore\|result\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[21\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[21\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[22\] Core:Core_1\|FPU:FPUcore\|result\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[22\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[22\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[22\] Core:Core_1\|FPU:FPUcore\|result\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[22\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[22\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[22\] Core:Core_1\|FPU:FPUcore\|result\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[22\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[22\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[22\] Core:Core_1\|FPU:FPUcore\|result\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[22\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[22\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[23\] Core:Core_1\|FPU:FPUcore\|result\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[23\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[23\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[23\] Core:Core_1\|FPU:FPUcore\|result\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[23\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[23\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[23\] Core:Core_1\|FPU:FPUcore\|result\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[23\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[23\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[23\] Core:Core_1\|FPU:FPUcore\|result\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[23\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[23\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[24\] Core:Core_1\|FPU:FPUcore\|result\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[24\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[24\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[24\] Core:Core_1\|FPU:FPUcore\|result\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[24\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[24\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[24\] Core:Core_1\|FPU:FPUcore\|result\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[24\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[24\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[24\] Core:Core_1\|FPU:FPUcore\|result\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[24\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[24\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[25\] Core:Core_1\|FPU:FPUcore\|result\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[25\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[25\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[25\] Core:Core_1\|FPU:FPUcore\|result\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[25\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[25\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[25\] Core:Core_1\|FPU:FPUcore\|result\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[25\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[25\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[25\] Core:Core_1\|FPU:FPUcore\|result\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[25\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[25\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[26\] Core:Core_1\|FPU:FPUcore\|result\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[26\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[26\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[26\] Core:Core_1\|FPU:FPUcore\|result\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[26\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[26\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[26\] Core:Core_1\|FPU:FPUcore\|result\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[26\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[26\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[26\] Core:Core_1\|FPU:FPUcore\|result\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[26\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[26\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[27\] Core:Core_1\|FPU:FPUcore\|result\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[27\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[27\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[27\] Core:Core_1\|FPU:FPUcore\|result\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[27\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[27\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[27\] Core:Core_1\|FPU:FPUcore\|result\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[27\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[27\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[27\] Core:Core_1\|FPU:FPUcore\|result\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[27\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[27\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[28\] Core:Core_1\|FPU:FPUcore\|result\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[28\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[28\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[28\] Core:Core_1\|FPU:FPUcore\|result\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[28\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[28\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[28\] Core:Core_1\|FPU:FPUcore\|result\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[28\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[28\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[28\] Core:Core_1\|FPU:FPUcore\|result\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[28\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[28\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[29\] Core:Core_1\|FPU:FPUcore\|result\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[29\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[29\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[29\] Core:Core_1\|FPU:FPUcore\|result\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[29\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[29\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[29\] Core:Core_1\|FPU:FPUcore\|result\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[29\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[29\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[29\] Core:Core_1\|FPU:FPUcore\|result\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[29\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[29\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[30\] Core:Core_1\|FPU:FPUcore\|result\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[30\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[30\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[30\] Core:Core_1\|FPU:FPUcore\|result\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[30\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[30\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[30\] Core:Core_1\|FPU:FPUcore\|result\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[30\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[30\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[30\] Core:Core_1\|FPU:FPUcore\|result\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[30\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[30\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[31\] Core:Core_1\|FPU:FPUcore\|result\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[31\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[31\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 76 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[31\] Core:Core_1\|FPU:FPUcore\|result\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[31\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[31\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[31\] Core:Core_1\|FPU:FPUcore\|result\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[31\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[31\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[31\] Core:Core_1\|FPU:FPUcore\|result\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[31\]\" to the node \"Core:Core_1\|FPU:FPUcore\|result\[31\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 124 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[0\] Core:Core_0\|D_FF:DFF_R\|Q_out\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[0\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[0\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[1\] Core:Core_0\|D_FF:DFF_R\|Q_out\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[1\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[1\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[2\] Core:Core_0\|D_FF:DFF_R\|Q_out\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[2\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[2\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[3\] Core:Core_0\|D_FF:DFF_R\|Q_out\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[3\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[3\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[4\] Core:Core_0\|D_FF:DFF_R\|Q_out\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[4\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[4\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[5\] Core:Core_0\|D_FF:DFF_R\|Q_out\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[5\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[5\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[6\] Core:Core_0\|D_FF:DFF_R\|Q_out\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[6\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[6\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[7\] Core:Core_0\|D_FF:DFF_R\|Q_out\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[7\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[7\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[8\] Core:Core_0\|D_FF:DFF_R\|Q_out\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[8\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[8\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[9\] Core:Core_0\|D_FF:DFF_R\|Q_out\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[9\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[9\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[10\] Core:Core_0\|D_FF:DFF_R\|Q_out\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[10\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[10\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[11\] Core:Core_0\|D_FF:DFF_R\|Q_out\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[11\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[11\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[12\] Core:Core_0\|D_FF:DFF_R\|Q_out\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[12\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[12\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[13\] Core:Core_0\|D_FF:DFF_R\|Q_out\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[13\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[13\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[14\] Core:Core_0\|D_FF:DFF_R\|Q_out\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[14\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[14\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[15\] Core:Core_0\|D_FF:DFF_R\|Q_out\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[15\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[15\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[16\] Core:Core_0\|D_FF:DFF_R\|Q_out\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[16\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[16\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[17\] Core:Core_0\|D_FF:DFF_R\|Q_out\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[17\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[17\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[18\] Core:Core_0\|D_FF:DFF_R\|Q_out\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[18\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[18\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[19\] Core:Core_0\|D_FF:DFF_R\|Q_out\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[19\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[19\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[20\] Core:Core_0\|D_FF:DFF_R\|Q_out\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[20\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[20\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[21\] Core:Core_0\|D_FF:DFF_R\|Q_out\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[21\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[21\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[22\] Core:Core_0\|D_FF:DFF_R\|Q_out\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[22\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[22\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[23\] Core:Core_0\|D_FF:DFF_R\|Q_out\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[23\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[23\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[24\] Core:Core_0\|D_FF:DFF_R\|Q_out\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[24\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[24\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[25\] Core:Core_0\|D_FF:DFF_R\|Q_out\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[25\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[25\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[26\] Core:Core_0\|D_FF:DFF_R\|Q_out\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[26\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[26\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[27\] Core:Core_0\|D_FF:DFF_R\|Q_out\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[27\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[27\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[28\] Core:Core_0\|D_FF:DFF_R\|Q_out\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[28\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[28\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[29\] Core:Core_0\|D_FF:DFF_R\|Q_out\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[29\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[29\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[30\] Core:Core_0\|D_FF:DFF_R\|Q_out\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[30\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[30\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|result\[31\] Core:Core_0\|D_FF:DFF_R\|Q_out\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|result\[31\]\" to the node \"Core:Core_0\|D_FF:DFF_R\|Q_out\[31\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[0\] Core:Core_1\|D_FF:DFF_R\|Q_out\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[0\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[0\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[1\] Core:Core_1\|D_FF:DFF_R\|Q_out\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[1\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[1\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[2\] Core:Core_1\|D_FF:DFF_R\|Q_out\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[2\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[2\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[3\] Core:Core_1\|D_FF:DFF_R\|Q_out\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[3\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[3\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[4\] Core:Core_1\|D_FF:DFF_R\|Q_out\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[4\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[4\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[5\] Core:Core_1\|D_FF:DFF_R\|Q_out\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[5\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[5\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[6\] Core:Core_1\|D_FF:DFF_R\|Q_out\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[6\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[6\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[7\] Core:Core_1\|D_FF:DFF_R\|Q_out\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[7\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[7\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[8\] Core:Core_1\|D_FF:DFF_R\|Q_out\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[8\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[8\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[9\] Core:Core_1\|D_FF:DFF_R\|Q_out\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[9\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[9\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[10\] Core:Core_1\|D_FF:DFF_R\|Q_out\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[10\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[10\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[11\] Core:Core_1\|D_FF:DFF_R\|Q_out\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[11\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[11\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[12\] Core:Core_1\|D_FF:DFF_R\|Q_out\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[12\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[12\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[13\] Core:Core_1\|D_FF:DFF_R\|Q_out\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[13\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[13\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[14\] Core:Core_1\|D_FF:DFF_R\|Q_out\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[14\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[14\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[15\] Core:Core_1\|D_FF:DFF_R\|Q_out\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[15\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[15\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[16\] Core:Core_1\|D_FF:DFF_R\|Q_out\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[16\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[16\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[17\] Core:Core_1\|D_FF:DFF_R\|Q_out\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[17\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[17\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[18\] Core:Core_1\|D_FF:DFF_R\|Q_out\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[18\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[18\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[19\] Core:Core_1\|D_FF:DFF_R\|Q_out\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[19\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[19\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[20\] Core:Core_1\|D_FF:DFF_R\|Q_out\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[20\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[20\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[21\] Core:Core_1\|D_FF:DFF_R\|Q_out\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[21\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[21\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[22\] Core:Core_1\|D_FF:DFF_R\|Q_out\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[22\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[22\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[23\] Core:Core_1\|D_FF:DFF_R\|Q_out\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[23\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[23\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[24\] Core:Core_1\|D_FF:DFF_R\|Q_out\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[24\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[24\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[25\] Core:Core_1\|D_FF:DFF_R\|Q_out\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[25\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[25\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[26\] Core:Core_1\|D_FF:DFF_R\|Q_out\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[26\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[26\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[27\] Core:Core_1\|D_FF:DFF_R\|Q_out\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[27\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[27\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[28\] Core:Core_1\|D_FF:DFF_R\|Q_out\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[28\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[28\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[29\] Core:Core_1\|D_FF:DFF_R\|Q_out\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[29\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[29\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[30\] Core:Core_1\|D_FF:DFF_R\|Q_out\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[30\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[30\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|result\[31\] Core:Core_1\|D_FF:DFF_R\|Q_out\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|result\[31\]\" to the node \"Core:Core_1\|D_FF:DFF_R\|Q_out\[31\]\" into an OR gate" {  } { { "../src/FPU.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/FPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[0\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[0\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[0\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[0\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[0\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[0\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[0\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[0\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[0\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[0\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[0\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[0\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[1\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[1\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[1\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[1\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[1\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[1\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[1\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[1\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[1\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[1\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[1\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[1\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[2\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[2\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[2\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[2\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[2\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[2\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[2\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[2\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[2\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[2\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[2\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[2\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[3\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[3\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[3\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[3\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[3\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[3\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[3\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[3\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[3\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[3\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[3\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[3\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[4\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[4\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[4\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[4\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[4\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[4\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[4\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[4\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[4\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[4\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[4\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[4\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[5\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[5\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[5\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[5\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[5\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[5\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[5\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[5\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[5\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[5\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[5\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[5\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[6\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[6\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[6\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[6\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[6\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[6\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[6\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[6\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[6\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[6\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[6\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[6\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[7\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[7\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[7\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[7\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[7\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[7\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[7\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[7\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[7\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[7\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[7\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[7\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[8\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[8\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[8\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[8\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[8\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[8\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[8\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[8\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[8\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[8\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[8\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[8\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[9\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[9\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[9\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[9\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[9\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[9\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[9\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[9\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[9\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[9\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[9\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[9\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[10\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[10\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[10\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[10\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[10\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[10\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[10\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[10\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[10\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[10\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[10\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[10\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[11\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[11\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[11\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[11\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[11\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[11\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[11\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[11\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[11\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[11\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[11\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[11\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[12\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[12\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[12\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[12\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[12\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[12\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[12\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[12\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[12\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[12\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[12\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[12\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[13\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[13\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[13\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[13\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[13\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[13\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[13\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[13\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[13\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[13\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[13\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[13\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[14\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[14\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[14\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[14\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[14\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[14\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[14\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[14\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[14\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[14\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[14\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[14\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[15\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[15\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[15\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[15\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[15\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[15\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[15\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[15\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[15\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[15\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[15\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[15\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[16\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[16\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[16\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[16\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[16\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[16\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[16\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[16\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[16\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[16\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[16\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[16\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[17\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[17\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[17\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[17\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[17\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[17\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[17\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[17\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[17\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[17\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[17\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[17\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[18\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[18\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[18\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[18\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[18\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[18\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[18\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[18\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[18\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[18\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[18\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[18\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[19\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[19\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[19\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[19\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[19\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[19\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[19\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[19\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[19\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[19\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[19\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[19\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[20\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[20\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[20\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[20\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[20\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[20\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[20\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[20\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[20\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[20\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[20\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[20\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[21\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[21\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[21\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[21\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[21\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[21\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[21\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[21\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[21\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[21\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[21\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[21\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[22\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[22\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[22\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[22\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[22\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[22\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[22\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[22\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[22\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[22\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[22\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[22\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[23\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[23\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[23\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[23\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[23\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[23\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[23\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[23\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[23\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[23\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[23\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[23\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[24\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[24\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[24\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[24\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[24\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[24\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[24\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[24\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[24\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[24\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[24\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[24\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[25\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[25\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[25\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[25\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[25\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[25\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[25\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[25\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[25\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[25\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[25\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[25\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[26\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[26\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[26\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[26\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[26\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[26\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[26\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[26\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[26\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[26\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[26\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[26\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[27\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[27\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[27\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[27\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[27\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[27\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[27\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[27\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[27\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[27\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[27\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[27\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[28\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[28\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[28\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[28\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[28\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[28\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[28\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[28\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[28\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[28\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[28\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[28\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[29\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[29\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[29\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[29\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[29\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[29\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[29\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[29\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[29\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[29\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[29\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[29\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[30\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[30\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[30\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[30\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[30\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[30\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[30\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[30\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[30\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[30\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[30\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[30\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[31\] Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[31\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_SUB:sub\|result\[31\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[31\] Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[31\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_MUL:mul\|result\[31\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[31\] Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|t_result\[31\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_ADD:add\|result\[31\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[31\] Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|t_div\[31\]\" to the node \"Core:Core_0\|FPU:FPUcore\|FPP_DIV:div\|result\[31\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[0\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[0\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[0\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[0\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[0\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[0\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[0\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[0\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[0\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[0\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[0\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[0\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[0\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[1\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[1\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[1\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[1\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[1\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[1\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[1\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[1\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[1\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[1\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[1\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[1\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[1\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[2\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[2\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[2\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[2\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[2\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[2\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[2\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[2\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[2\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[2\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[2\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[2\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[2\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[3\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[3\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[3\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[3\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[3\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[3\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[3\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[3\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[3\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[3\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[3\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[3\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[3\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[4\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[4\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[4\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[4\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[4\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[4\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[4\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[4\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[4\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[4\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[4\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[4\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[4\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[5\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[5\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[5\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[5\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[5\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[5\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[5\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[5\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[5\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[5\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[5\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[5\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[5\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[6\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[6\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[6\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[6\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[6\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[6\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[6\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[6\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[6\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[6\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[6\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[6\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[6\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[7\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[7\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[7\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[7\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[7\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[7\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[7\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[7\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[7\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[7\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[7\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[7\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[7\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[8\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[8\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[8\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[8\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[8\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[8\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[8\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[8\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[8\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[8\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[8\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[8\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[8\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[9\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[9\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[9\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[9\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[9\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[9\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[9\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[9\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[9\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[9\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[9\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[9\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[9\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[10\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[10\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[10\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[10\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[10\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[10\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[10\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[10\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[10\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[10\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[10\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[10\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[10\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[11\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[11\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[11\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[11\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[11\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[11\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[11\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[11\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[11\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[11\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[11\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[11\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[11\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[12\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[12\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[12\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[12\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[12\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[12\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[12\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[12\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[12\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[12\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[12\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[12\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[12\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[13\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[13\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[13\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[13\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[13\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[13\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[13\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[13\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[13\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[13\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[13\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[13\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[13\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[14\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[14\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[14\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[14\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[14\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[14\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[14\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[14\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[14\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[14\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[14\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[14\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[14\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[15\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[15\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[15\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[15\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[15\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[15\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[15\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[15\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[15\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[15\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[15\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[15\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[15\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[16\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[16\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[16\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[16\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[16\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[16\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[16\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[16\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[16\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[16\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[16\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[16\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[16\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[17\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[17\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[17\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[17\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[17\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[17\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[17\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[17\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[17\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[17\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[17\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[17\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[17\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[18\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[18\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[18\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[18\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[18\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[18\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[18\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[18\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[18\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[18\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[18\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[18\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[18\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[19\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[19\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[19\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[19\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[19\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[19\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[19\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[19\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[19\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[19\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[19\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[19\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[19\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[20\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[20\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[20\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[20\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[20\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[20\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[20\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[20\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[20\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[20\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[20\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[20\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[20\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[21\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[21\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[21\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[21\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[21\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[21\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[21\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[21\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[21\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[21\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[21\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[21\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[21\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[22\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[22\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[22\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[22\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[22\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[22\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[22\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[22\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[22\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[22\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[22\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[22\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[22\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[23\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[23\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[23\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[23\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[23\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[23\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[23\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[23\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[23\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[23\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[23\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[23\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[23\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[24\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[24\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[24\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[24\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[24\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[24\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[24\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[24\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[24\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[24\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[24\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[24\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[24\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[25\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[25\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[25\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[25\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[25\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[25\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[25\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[25\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[25\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[25\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[25\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[25\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[25\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[26\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[26\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[26\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[26\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[26\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[26\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[26\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[26\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[26\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[26\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[26\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[26\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[26\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[27\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[27\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[27\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[27\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[27\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[27\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[27\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[27\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[27\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[27\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[27\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[27\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[27\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[28\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[28\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[28\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[28\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[28\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[28\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[28\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[28\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[28\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[28\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[28\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[28\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[28\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[29\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[29\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[29\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[29\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[29\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[29\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[29\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[29\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[29\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[29\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[29\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[29\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[29\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[30\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[30\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[30\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[30\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[30\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[30\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[30\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[30\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[30\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[30\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[30\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[30\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[30\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[31\] Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|t_result\[31\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_SUB:sub\|result\[31\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[31\] Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|t_result\[31\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_MUL:mul\|result\[31\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 104 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[31\] Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|t_result\[31\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_ADD:add\|result\[31\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[31\] Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[31\] " "Converted the fan-out from the tri-state buffer \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|t_div\[31\]\" to the node \"Core:Core_1\|FPU:FPUcore\|FPP_DIV:div\|result\[31\]\" into an OR gate" {  } { { "../src/fixedPt.vhd" "" { Text "C:/Users/ducvu/OneDrive/Desktop/Project/InHouse/FixedpointUnit/src/fixedPt.vhd" 131 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1592722723367 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1592722723367 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592722762895 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592722774995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592722774995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10273 " "Implemented 10273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "135 " "Implemented 135 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592722776667 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592722776667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10056 " "Implemented 10056 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592722776667 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1592722776667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592722776667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 900 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 900 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592722776886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 13:59:36 2020 " "Processing ended: Sun Jun 21 13:59:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592722776886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592722776886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:11 " "Total CPU time (on all processors): 00:02:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592722776886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592722776886 ""}
