#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 07:17:00 2020
# Process ID: 13700
# Current directory: D:/summer project/improve/UART_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9632 D:\summer project\improve\UART_Demo\UART_Demo.xpr
# Log file: D:/summer project/improve/UART_Demo/vivado.log
# Journal file: D:/summer project/improve/UART_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/summer project/improve/UART_Demo/UART_Demo.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 760.887 ; gain = 183.621
update_compile_order -fileset sources_1
close [ open {D:/summer project/improve/UART_Demo/UART_Demo.srcs/sources_1/new/BCD.v} w ]
add_files {{D:/summer project/improve/UART_Demo/UART_Demo.srcs/sources_1/new/BCD.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/summer project/improve/UART_Demo/UART_Demo.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xci' is already up-to-date
[Fri Jul 31 08:13:25 2020] Launched synth_1...
Run output will be captured here: D:/summer project/improve/UART_Demo/UART_Demo.runs/synth_1/runme.log
[Fri Jul 31 08:13:25 2020] Launched impl_1...
Run output will be captured here: D:/summer project/improve/UART_Demo/UART_Demo.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{D:/summer project/improve/UART_Demo/UART_Demo.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xci}}] -no_script -reset -force -quiet
remove_files  {{D:/summer project/improve/UART_Demo/UART_Demo.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xci}}
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir {d:/summer project/improve/UART_Demo/UART_Demo.srcs/sources_1/ip}
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {10.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {100} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {209.588} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files {{d:/summer project/improve/UART_Demo/UART_Demo.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = 51fb114bd1c913df; cache size = 0.062 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/summer project/improve/UART_Demo/UART_Demo.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0.xci' is already up-to-date
[Fri Jul 31 08:16:01 2020] Launched synth_1...
Run output will be captured here: D:/summer project/improve/UART_Demo/UART_Demo.runs/synth_1/runme.log
[Fri Jul 31 08:16:01 2020] Launched impl_1...
Run output will be captured here: D:/summer project/improve/UART_Demo/UART_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/summer project/improve/UART_Demo/UART_Demo.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0.xci' is already up-to-date
[Fri Jul 31 08:18:21 2020] Launched synth_1...
Run output will be captured here: D:/summer project/improve/UART_Demo/UART_Demo.runs/synth_1/runme.log
[Fri Jul 31 08:18:21 2020] Launched impl_1...
Run output will be captured here: D:/summer project/improve/UART_Demo/UART_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/summer project/improve/UART_Demo/UART_Demo.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0.xci' is already up-to-date
[Fri Jul 31 08:31:39 2020] Launched synth_1...
Run output will be captured here: D:/summer project/improve/UART_Demo/UART_Demo.runs/synth_1/runme.log
[Fri Jul 31 08:31:39 2020] Launched impl_1...
Run output will be captured here: D:/summer project/improve/UART_Demo/UART_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/summer project/improve/UART_Demo/UART_Demo.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0.xci' is already up-to-date
[Fri Jul 31 09:00:17 2020] Launched synth_1...
Run output will be captured here: D:/summer project/improve/UART_Demo/UART_Demo.runs/synth_1/runme.log
[Fri Jul 31 09:00:18 2020] Launched impl_1...
Run output will be captured here: D:/summer project/improve/UART_Demo/UART_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/summer project/improve/UART_Demo/UART_Demo.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0.xci' is already up-to-date
[Fri Jul 31 09:15:42 2020] Launched synth_1...
Run output will be captured here: D:/summer project/improve/UART_Demo/UART_Demo.runs/synth_1/runme.log
[Fri Jul 31 09:15:42 2020] Launched impl_1...
Run output will be captured here: D:/summer project/improve/UART_Demo/UART_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/summer project/improve/UART_Demo/UART_Demo.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0.xci' is already up-to-date
[Fri Jul 31 09:43:37 2020] Launched synth_1...
Run output will be captured here: D:/summer project/improve/UART_Demo/UART_Demo.runs/synth_1/runme.log
[Fri Jul 31 09:43:37 2020] Launched impl_1...
Run output will be captured here: D:/summer project/improve/UART_Demo/UART_Demo.runs/impl_1/runme.log
