xst -intstyle ise -ifn "C:/LOGIC/ready-20191109_2/full_adder_4b.xst" -ofn "C:/LOGIC/ready-20191109_2/full_adder_4b.syr" 
xst -intstyle ise -ifn "C:/LOGIC/ready-20191109_2/full_adder_4b.xst" -ofn "C:/LOGIC/ready-20191109_2/full_adder_4b.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc full_adder_4b.ucf -p xc3s1000-fg676-5 full_adder_4b.ngc full_adder_4b.ngd  
map -intstyle ise -p xc3s1000-fg676-5 -cm area -ir off -pr off -c 100 -o full_adder_4b_map.ncd full_adder_4b.ngd full_adder_4b.pcf 
par -w -intstyle ise -ol high -t 1 full_adder_4b_map.ncd full_adder_4b.ncd full_adder_4b.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml full_adder_4b.twx full_adder_4b.ncd -o full_adder_4b.twr full_adder_4b.pcf -ucf full_adder_4b.ucf 
bitgen -intstyle ise -f full_adder_4b.ut full_adder_4b.ncd 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim full_adder_4b.ngc full_adder_4b_synthesis.v 
