and r0, r1, r0, ror 8
mvn r2, r0
lsr r2, r2, 8
mov r3, r2, ror 2
