Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 27 16:58:29 2024
| Host         : LAPTOP-54TG6O0D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SRT_top_timing_summary_routed.rpt -pb SRT_top_timing_summary_routed.pb -rpx SRT_top_timing_summary_routed.rpx -warn_on_violation
| Design       : SRT_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     3           
TIMING-18  Warning           Missing input or output delay   11          
TIMING-20  Warning           Non-clocked latch               6           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: my_seg/Fren_divider2/yp_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.390        0.000                      0                  412        0.095        0.000                      0                  412        3.750        0.000                       0                   191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.390        0.000                      0                  412        0.095        0.000                      0                  412        3.750        0.000                       0                   191  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 my_srt/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 1.583ns (33.509%)  route 3.141ns (66.491%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.717     5.320    my_srt/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  my_srt/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  my_srt/data1_reg[8]/Q
                         net (fo=3, routed)           1.276     7.014    my_srt/alu/res2_carry__1_1[8]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299     7.313 r  my_srt/alu/res2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.313    my_srt/alu/res2_carry__0_i_8_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.826 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.826    my_srt/alu/res2_carry__0_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.943    my_srt/alu/res2_carry__1_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.060 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.955     9.015    my_srt/alu/data2
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     9.133 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.910    10.044    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/WE
    SLICE_X10Y86         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.522    14.945    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/WCLK
    SLICE_X10Y86         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y86         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    14.433    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 my_srt/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_14_14/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 1.583ns (33.509%)  route 3.141ns (66.491%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.717     5.320    my_srt/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  my_srt/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  my_srt/data1_reg[8]/Q
                         net (fo=3, routed)           1.276     7.014    my_srt/alu/res2_carry__1_1[8]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299     7.313 r  my_srt/alu/res2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.313    my_srt/alu/res2_carry__0_i_8_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.826 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.826    my_srt/alu/res2_carry__0_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.943    my_srt/alu/res2_carry__1_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.060 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.955     9.015    my_srt/alu/data2
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     9.133 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.910    10.044    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_14_14/WE
    SLICE_X10Y86         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_14_14/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.522    14.945    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_14_14/WCLK
    SLICE_X10Y86         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_14_14/SP/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y86         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    14.433    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 my_srt/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 1.583ns (33.509%)  route 3.141ns (66.491%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.717     5.320    my_srt/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  my_srt/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  my_srt/data1_reg[8]/Q
                         net (fo=3, routed)           1.276     7.014    my_srt/alu/res2_carry__1_1[8]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299     7.313 r  my_srt/alu/res2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.313    my_srt/alu/res2_carry__0_i_8_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.826 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.826    my_srt/alu/res2_carry__0_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.943    my_srt/alu/res2_carry__1_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.060 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.955     9.015    my_srt/alu/data2
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     9.133 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.910    10.044    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/WE
    SLICE_X10Y86         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.522    14.945    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/WCLK
    SLICE_X10Y86         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y86         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    14.433    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 my_srt/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_16_16/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 1.583ns (33.509%)  route 3.141ns (66.491%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.717     5.320    my_srt/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  my_srt/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  my_srt/data1_reg[8]/Q
                         net (fo=3, routed)           1.276     7.014    my_srt/alu/res2_carry__1_1[8]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299     7.313 r  my_srt/alu/res2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.313    my_srt/alu/res2_carry__0_i_8_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.826 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.826    my_srt/alu/res2_carry__0_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.943    my_srt/alu/res2_carry__1_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.060 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.955     9.015    my_srt/alu/data2
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     9.133 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.910    10.044    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_16_16/WE
    SLICE_X10Y86         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_16_16/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.522    14.945    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_16_16/WCLK
    SLICE_X10Y86         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_16_16/SP/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y86         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    14.433    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_16_16/SP
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 my_srt/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.583ns (34.311%)  route 3.031ns (65.689%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.717     5.320    my_srt/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  my_srt/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  my_srt/data1_reg[8]/Q
                         net (fo=3, routed)           1.276     7.014    my_srt/alu/res2_carry__1_1[8]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299     7.313 r  my_srt/alu/res2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.313    my_srt/alu/res2_carry__0_i_8_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.826 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.826    my_srt/alu/res2_carry__0_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.943    my_srt/alu/res2_carry__1_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.060 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.955     9.015    my_srt/alu/data2
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     9.133 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.800     9.933    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/WE
    SLICE_X10Y85         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.522    14.945    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/WCLK
    SLICE_X10Y85         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y85         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    14.433    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 my_srt/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.583ns (34.311%)  route 3.031ns (65.689%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.717     5.320    my_srt/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  my_srt/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  my_srt/data1_reg[8]/Q
                         net (fo=3, routed)           1.276     7.014    my_srt/alu/res2_carry__1_1[8]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299     7.313 r  my_srt/alu/res2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.313    my_srt/alu/res2_carry__0_i_8_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.826 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.826    my_srt/alu/res2_carry__0_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.943    my_srt/alu/res2_carry__1_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.060 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.955     9.015    my_srt/alu/data2
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     9.133 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.800     9.933    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/WE
    SLICE_X10Y85         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.522    14.945    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/WCLK
    SLICE_X10Y85         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y85         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    14.433    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 my_srt/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.583ns (34.311%)  route 3.031ns (65.689%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.717     5.320    my_srt/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  my_srt/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  my_srt/data1_reg[8]/Q
                         net (fo=3, routed)           1.276     7.014    my_srt/alu/res2_carry__1_1[8]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299     7.313 r  my_srt/alu/res2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.313    my_srt/alu/res2_carry__0_i_8_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.826 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.826    my_srt/alu/res2_carry__0_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.943    my_srt/alu/res2_carry__1_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.060 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.955     9.015    my_srt/alu/data2
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     9.133 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.800     9.933    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/WE
    SLICE_X10Y85         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.522    14.945    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/WCLK
    SLICE_X10Y85         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y85         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    14.433    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 my_srt/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.583ns (34.311%)  route 3.031ns (65.689%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.717     5.320    my_srt/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  my_srt/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  my_srt/data1_reg[8]/Q
                         net (fo=3, routed)           1.276     7.014    my_srt/alu/res2_carry__1_1[8]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299     7.313 r  my_srt/alu/res2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.313    my_srt/alu/res2_carry__0_i_8_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.826 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.826    my_srt/alu/res2_carry__0_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.943    my_srt/alu/res2_carry__1_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.060 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.955     9.015    my_srt/alu/data2
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     9.133 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.800     9.933    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/WE
    SLICE_X10Y85         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.522    14.945    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/WCLK
    SLICE_X10Y85         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y85         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    14.433    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 my_srt/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.583ns (34.531%)  route 3.001ns (65.469%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.717     5.320    my_srt/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  my_srt/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  my_srt/data1_reg[8]/Q
                         net (fo=3, routed)           1.276     7.014    my_srt/alu/res2_carry__1_1[8]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299     7.313 r  my_srt/alu/res2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.313    my_srt/alu/res2_carry__0_i_8_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.826 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.826    my_srt/alu/res2_carry__0_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.943    my_srt/alu/res2_carry__1_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.060 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.955     9.015    my_srt/alu/data2
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     9.133 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.770     9.904    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/WE
    SLICE_X10Y87         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.523    14.946    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/WCLK
    SLICE_X10Y87         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X10Y87         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    14.434    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 my_srt/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.583ns (34.531%)  route 3.001ns (65.469%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.717     5.320    my_srt/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  my_srt/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  my_srt/data1_reg[8]/Q
                         net (fo=3, routed)           1.276     7.014    my_srt/alu/res2_carry__1_1[8]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299     7.313 r  my_srt/alu/res2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.313    my_srt/alu/res2_carry__0_i_8_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.826 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.826    my_srt/alu/res2_carry__0_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.943    my_srt/alu/res2_carry__1_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.060 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.955     9.015    my_srt/alu/data2
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     9.133 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.770     9.904    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/WE
    SLICE_X10Y87         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.523    14.946    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/WCLK
    SLICE_X10Y87         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/SP/CLK
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X10Y87         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    14.434    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  4.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 my_srt/din_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.571     1.490    my_srt/clk_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  my_srt/din_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  my_srt/din_reg[11]/Q
                         net (fo=1, routed)           0.114     1.746    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/D
    SLICE_X10Y85         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.841     2.006    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/WCLK
    SLICE_X10Y85         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
                         clock pessimism             -0.479     1.526    
    SLICE_X10Y85         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.650    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 my_srt/din_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.573     1.492    my_srt/clk_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  my_srt/din_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  my_srt/din_reg[28]/Q
                         net (fo=1, routed)           0.117     1.750    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_28_28/D
    SLICE_X10Y88         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.844     2.009    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_28_28/WCLK
    SLICE_X10Y88         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_28_28/SP/CLK
                         clock pessimism             -0.479     1.529    
    SLICE_X10Y88         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.650    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_28_28/SP
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 my_srt/din_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.571     1.490    my_srt/clk_IBUF_BUFG
    SLICE_X11Y86         FDRE                                         r  my_srt/din_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  my_srt/din_reg[13]/Q
                         net (fo=1, routed)           0.110     1.741    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/D
    SLICE_X10Y86         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.841     2.006    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/WCLK
    SLICE_X10Y86         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.502     1.503    
    SLICE_X10Y86         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.624    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 my_srt/data1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.599     1.518    my_srt/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  my_srt/data1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  my_srt/data1_reg[3]/Q
                         net (fo=3, routed)           0.066     1.726    my_srt/data1_reg_n_0_[3]
    SLICE_X6Y84          LUT4 (Prop_lut4_I1_O)        0.045     1.771 r  my_srt/din[3]_i_1/O
                         net (fo=1, routed)           0.000     1.771    my_srt/din[3]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  my_srt/din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.868     2.033    my_srt/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  my_srt/din_reg[3]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.121     1.652    my_srt/din_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_srt/data1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/din_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.601     1.520    my_srt/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  my_srt/data1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  my_srt/data1_reg[25]/Q
                         net (fo=3, routed)           0.068     1.730    my_srt/data1_reg_n_0_[25]
    SLICE_X6Y89          LUT4 (Prop_lut4_I1_O)        0.045     1.775 r  my_srt/din[25]_i_1/O
                         net (fo=1, routed)           0.000     1.775    my_srt/din[25]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  my_srt/din_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.872     2.037    my_srt/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  my_srt/din_reg[25]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.120     1.653    my_srt/din_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_srt/din_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.600     1.519    my_srt/clk_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  my_srt/din_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  my_srt/din_reg[31]/Q
                         net (fo=1, routed)           0.115     1.776    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/D
    SLICE_X6Y85          RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.869     2.034    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/WCLK
    SLICE_X6Y85          RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y85          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.654    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_srt/din_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.573     1.492    my_srt/clk_IBUF_BUFG
    SLICE_X11Y88         FDRE                                         r  my_srt/din_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  my_srt/din_reg[17]/Q
                         net (fo=1, routed)           0.116     1.749    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/D
    SLICE_X10Y87         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.842     2.007    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/WCLK
    SLICE_X10Y87         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism             -0.500     1.506    
    SLICE_X10Y87         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.627    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 my_srt/din_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.601     1.520    my_srt/clk_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  my_srt/din_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  my_srt/din_reg[24]/Q
                         net (fo=1, routed)           0.116     1.777    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_24_24/D
    SLICE_X6Y88          RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.872     2.037    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_24_24/WCLK
    SLICE_X6Y88          RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_24_24/SP/CLK
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y88          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.654    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_24_24/SP
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 my_srt/din_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.571     1.490    my_srt/clk_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  my_srt/din_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  my_srt/din_reg[12]/Q
                         net (fo=1, routed)           0.110     1.741    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/D
    SLICE_X10Y85         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.841     2.006    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/WCLK
    SLICE_X10Y85         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
                         clock pessimism             -0.502     1.503    
    SLICE_X10Y85         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.617    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 my_srt/din_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.216%)  route 0.113ns (40.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.573     1.492    my_srt/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  my_srt/din_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  my_srt/din_reg[30]/Q
                         net (fo=1, routed)           0.113     1.769    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/D
    SLICE_X10Y88         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.844     2.009    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/WCLK
    SLICE_X10Y88         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism             -0.479     1.529    
    SLICE_X10Y88         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.643    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y83     my_seg/Fren_divider2/q_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y85     my_seg/Fren_divider2/q_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y85     my_seg/Fren_divider2/q_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y86     my_seg/Fren_divider2/q_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y86     my_seg/Fren_divider2/q_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y86     my_seg/Fren_divider2/q_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y86     my_seg/Fren_divider2/q_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y87     my_seg/Fren_divider2/q_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y87     my_seg/Fren_divider2/q_reg[17]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y85    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y85    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y85    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y85    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y85    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y85    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y85    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y85    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y86    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y86    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y85    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y85    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y85    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y85    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y85    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y85    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y85    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y85    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y86    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y86    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.374ns  (logic 5.529ns (41.342%)  route 7.845ns (58.658%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sel_IBUF[0]_inst/O
                         net (fo=10, routed)          2.390     3.868    my_seg/counter_8_1/sel_IBUF[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     3.992 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.811     4.803    my_srt/seg_OBUF[6]_inst_i_3_1
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     4.927 r  my_srt/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.799     5.726    my_srt/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.124     5.850 r  my_srt/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.719     6.570    my_seg/counter_8_1/seg[5]
    SLICE_X2Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.694 r  my_seg/counter_8_1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.125     9.819    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.374 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.374    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.085ns  (logic 5.534ns (42.294%)  route 7.551ns (57.706%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sel_IBUF[0]_inst/O
                         net (fo=10, routed)          2.390     3.868    my_seg/counter_8_1/sel_IBUF[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     3.992 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.811     4.803    my_srt/seg_OBUF[6]_inst_i_3_1
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     4.927 r  my_srt/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.799     5.726    my_srt/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.124     5.850 r  my_srt/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.873     6.724    my_seg/counter_8_1/seg[5]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.848 r  my_seg/counter_8_1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.677     9.525    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.085 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.085    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.864ns  (logic 5.751ns (44.703%)  route 7.113ns (55.297%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sel_IBUF[0]_inst/O
                         net (fo=10, routed)          2.390     3.868    my_seg/counter_8_1/sel_IBUF[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     3.992 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.811     4.803    my_srt/seg_OBUF[6]_inst_i_3_1
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     4.927 r  my_srt/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.799     5.726    my_srt/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.124     5.850 r  my_srt/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.475     6.326    my_seg/counter_8_1/seg[5]
    SLICE_X2Y86          LUT4 (Prop_lut4_I1_O)        0.117     6.443 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.637     9.080    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.784    12.864 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.864    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.824ns  (logic 5.697ns (44.420%)  route 7.128ns (55.580%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sel_IBUF[0]_inst/O
                         net (fo=10, routed)          2.390     3.868    my_seg/counter_8_1/sel_IBUF[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     3.992 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.811     4.803    my_srt/seg_OBUF[6]_inst_i_3_1
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     4.927 f  my_srt/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.799     5.726    my_srt/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.124     5.850 f  my_srt/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.873     6.724    my_seg/counter_8_1/seg[5]
    SLICE_X2Y86          LUT4 (Prop_lut4_I1_O)        0.150     6.874 r  my_seg/counter_8_1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.254     9.127    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.697    12.824 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.824    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.811ns  (logic 5.524ns (43.119%)  route 7.287ns (56.881%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sel_IBUF[0]_inst/O
                         net (fo=10, routed)          2.390     3.868    my_seg/counter_8_1/sel_IBUF[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     3.992 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.811     4.803    my_srt/seg_OBUF[6]_inst_i_3_1
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     4.927 r  my_srt/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.799     5.726    my_srt/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.124     5.850 r  my_srt/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.475     6.326    my_seg/counter_8_1/seg[5]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.450 r  my_seg/counter_8_1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.811     9.260    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.811 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.811    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.494ns  (logic 5.763ns (46.125%)  route 6.731ns (53.875%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sel_IBUF[0]_inst/O
                         net (fo=10, routed)          2.390     3.868    my_seg/counter_8_1/sel_IBUF[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     3.992 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.811     4.803    my_srt/seg_OBUF[6]_inst_i_3_1
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     4.927 r  my_srt/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.799     5.726    my_srt/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.124     5.850 r  my_srt/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.863     6.714    my_seg/counter_8_1/seg[5]
    SLICE_X2Y86          LUT4 (Prop_lut4_I1_O)        0.152     6.866 r  my_seg/counter_8_1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.867     8.733    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.761    12.494 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.494    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.472ns  (logic 5.507ns (44.157%)  route 6.965ns (55.843%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sel_IBUF[0]_inst/O
                         net (fo=10, routed)          2.390     3.868    my_seg/counter_8_1/sel_IBUF[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     3.992 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.811     4.803    my_srt/seg_OBUF[6]_inst_i_3_1
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     4.927 r  my_srt/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.799     5.726    my_srt/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.124     5.850 r  my_srt/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.863     6.714    my_seg/counter_8_1/seg[5]
    SLICE_X2Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.838 r  my_seg/counter_8_1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.100     8.938    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.472 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.472    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_seg/counter_8_1/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.709ns  (logic 4.098ns (42.202%)  route 5.612ns (57.798%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDCE                         0.000     0.000 r  my_seg/counter_8_1/q_reg[0]/C
    SLICE_X4Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  my_seg/counter_8_1/q_reg[0]/Q
                         net (fo=31, routed)          1.052     1.508    my_seg/counter_8_1/Q[0]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.632 r  my_seg/counter_8_1/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.559     6.192    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.709 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.709    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_seg/counter_8_1/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.092ns  (logic 4.312ns (53.280%)  route 3.781ns (46.720%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDCE                         0.000     0.000 r  my_seg/counter_8_1/q_reg[0]/C
    SLICE_X4Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  my_seg/counter_8_1/q_reg[0]/Q
                         net (fo=31, routed)          1.488     1.944    my_seg/counter_8_1/Q[0]
    SLICE_X7Y88          LUT3 (Prop_lut3_I0_O)        0.118     2.062 r  my_seg/counter_8_1/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.293     4.355    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738     8.092 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.092    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_seg/counter_8_1/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.054ns  (logic 4.133ns (51.322%)  route 3.920ns (48.678%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDCE                         0.000     0.000 r  my_seg/counter_8_1/q_reg[0]/C
    SLICE_X4Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  my_seg/counter_8_1/q_reg[0]/Q
                         net (fo=31, routed)          1.044     1.500    my_seg/counter_8_1/Q[0]
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.124     1.624 r  my_seg/counter_8_1/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.876     4.500    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.054 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.054    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_seg/counter_8_1/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_seg/counter_8_1/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDCE                         0.000     0.000 r  my_seg/counter_8_1/q_reg[0]/C
    SLICE_X4Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_seg/counter_8_1/q_reg[0]/Q
                         net (fo=31, routed)          0.196     0.337    my_seg/counter_8_1/Q[0]
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.042     0.379 r  my_seg/counter_8_1/q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    my_seg/counter_8_1/q[1]_i_1_n_0
    SLICE_X4Y84          FDCE                                         r  my_seg/counter_8_1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_seg/counter_8_1/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_seg/counter_8_1/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDCE                         0.000     0.000 r  my_seg/counter_8_1/q_reg[0]/C
    SLICE_X4Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  my_seg/counter_8_1/q_reg[0]/Q
                         net (fo=31, routed)          0.196     0.337    my_seg/counter_8_1/Q[0]
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.045     0.382 r  my_seg/counter_8_1/q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.382    my_seg/counter_8_1/q[0]_i_1__0_n_0
    SLICE_X4Y84          FDCE                                         r  my_seg/counter_8_1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_seg/counter_8_1/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_seg/counter_8_1/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.273%)  route 0.207ns (52.727%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE                         0.000     0.000 r  my_seg/counter_8_1/q_reg[2]/C
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_seg/counter_8_1/q_reg[2]/Q
                         net (fo=22, routed)          0.146     0.287    my_seg/counter_8_1/Q[2]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.045     0.332 r  my_seg/counter_8_1/q[2]_i_1/O
                         net (fo=1, routed)           0.061     0.393    my_seg/counter_8_1/q[2]_i_1_n_0
    SLICE_X4Y85          FDCE                                         r  my_seg/counter_8_1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            my_srt/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.768ns  (logic 0.289ns (37.707%)  route 0.478ns (62.293%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  start_IBUF_inst/O
                         net (fo=2, routed)           0.478     0.723    my_srt/start_IBUF
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.045     0.768 r  my_srt/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.768    my_srt/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X4Y88          LDCE                                         r  my_srt/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            my_srt/FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.857ns  (logic 0.298ns (34.753%)  route 0.559ns (65.247%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  up_IBUF_inst/O
                         net (fo=5, routed)           0.559     0.812    my_srt/alu/up_IBUF
    SLICE_X4Y88          LUT3 (Prop_lut3_I1_O)        0.045     0.857 r  my_srt/alu/FSM_onehot_next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.857    my_srt/alu_n_1
    SLICE_X4Y88          LDCE                                         r  my_srt/FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            my_srt/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.890ns  (logic 0.292ns (32.858%)  route 0.598ns (67.142%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.478     0.723    my_srt/alu/start_IBUF
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.048     0.771 r  my_srt/alu/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     0.890    my_srt/alu_n_3
    SLICE_X4Y88          LDCE                                         r  my_srt/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            my_srt/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.298ns (30.157%)  route 0.690ns (69.843%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  up_IBUF_inst/O
                         net (fo=5, routed)           0.562     0.815    my_srt/alu/up_IBUF
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.045     0.860 r  my_srt/alu/FSM_onehot_next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.128     0.988    my_srt/alu_n_2
    SLICE_X5Y88          LDCE                                         r  my_srt/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_seg/counter_8_1/q_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 0.335ns (17.151%)  route 1.616ns (82.849%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.217     1.508    my_seg/Fren_divider2/rstn_IBUF
    SLICE_X3Y88          LUT1 (Prop_lut1_I0_O)        0.043     1.551 f  my_seg/Fren_divider2/FSM_onehot_current_state[5]_i_1/O
                         net (fo=56, routed)          0.399     1.950    my_seg/counter_8_1/q_reg[2]_0
    SLICE_X4Y85          FDCE                                         f  my_seg/counter_8_1/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_seg/counter_8_1/q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 0.335ns (16.698%)  route 1.669ns (83.302%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.217     1.508    my_seg/Fren_divider2/rstn_IBUF
    SLICE_X3Y88          LUT1 (Prop_lut1_I0_O)        0.043     1.551 f  my_seg/Fren_divider2/FSM_onehot_current_state[5]_i_1/O
                         net (fo=56, routed)          0.452     2.003    my_seg/counter_8_1/q_reg[2]_0
    SLICE_X4Y84          FDCE                                         f  my_seg/counter_8_1/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_seg/counter_8_1/q_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 0.335ns (16.698%)  route 1.669ns (83.302%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.217     1.508    my_seg/Fren_divider2/rstn_IBUF
    SLICE_X3Y88          LUT1 (Prop_lut1_I0_O)        0.043     1.551 f  my_seg/Fren_divider2/FSM_onehot_current_state[5]_i_1/O
                         net (fo=56, routed)          0.452     2.003    my_seg/counter_8_1/q_reg[2]_0
    SLICE_X4Y84          FDCE                                         f  my_seg/counter_8_1/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_srt/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.686ns  (logic 5.494ns (40.141%)  route 8.192ns (59.859%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.720     5.323    my_srt/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  my_srt/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  my_srt/addr_reg[1]/Q
                         net (fo=36, routed)          1.620     7.460    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/A1
    SLICE_X10Y86         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.683     8.143 r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/O
                         net (fo=3, routed)           1.061     9.205    my_seg/counter_8_1/D[13]
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.152     9.357 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.805    10.161    my_seg/counter_8_1/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.332    10.493 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.859    11.352    my_seg/counter_8_1/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124    11.476 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.170    12.647    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y86          LUT4 (Prop_lut4_I0_O)        0.124    12.771 r  my_seg/counter_8_1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.677    15.448    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    19.008 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.008    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.485ns  (logic 5.746ns (42.609%)  route 7.739ns (57.391%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.720     5.323    my_srt/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  my_srt/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  my_srt/addr_reg[1]/Q
                         net (fo=36, routed)          1.620     7.460    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/A1
    SLICE_X10Y86         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.683     8.143 r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/O
                         net (fo=3, routed)           1.061     9.205    my_seg/counter_8_1/D[13]
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.152     9.357 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.805    10.161    my_seg/counter_8_1/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.332    10.493 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.859    11.352    my_seg/counter_8_1/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124    11.476 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.757    12.234    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y86          LUT4 (Prop_lut4_I0_O)        0.153    12.387 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.637    15.024    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.784    18.808 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.808    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.437ns  (logic 5.488ns (40.844%)  route 7.949ns (59.156%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.720     5.323    my_srt/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  my_srt/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  my_srt/addr_reg[1]/Q
                         net (fo=36, routed)          1.620     7.460    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/A1
    SLICE_X10Y86         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.683     8.143 r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/O
                         net (fo=3, routed)           1.061     9.205    my_seg/counter_8_1/D[13]
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.152     9.357 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.805    10.161    my_seg/counter_8_1/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.332    10.493 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.859    11.352    my_seg/counter_8_1/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124    11.476 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.479    11.956    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124    12.080 r  my_seg/counter_8_1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.125    15.205    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    18.760 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.760    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.421ns  (logic 5.652ns (42.114%)  route 7.769ns (57.886%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.720     5.323    my_srt/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  my_srt/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  my_srt/addr_reg[1]/Q
                         net (fo=36, routed)          1.620     7.460    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/A1
    SLICE_X10Y86         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.683     8.143 r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/O
                         net (fo=3, routed)           1.061     9.205    my_seg/counter_8_1/D[13]
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.152     9.357 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.805    10.161    my_seg/counter_8_1/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.332    10.493 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.859    11.352    my_seg/counter_8_1/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124    11.476 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.170    12.647    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y86          LUT4 (Prop_lut4_I0_O)        0.146    12.793 r  my_seg/counter_8_1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.254    15.046    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.697    18.744 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.744    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.396ns  (logic 5.483ns (40.931%)  route 7.913ns (59.069%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.720     5.323    my_srt/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  my_srt/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  my_srt/addr_reg[1]/Q
                         net (fo=36, routed)          1.620     7.460    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/A1
    SLICE_X10Y86         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.683     8.143 f  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/O
                         net (fo=3, routed)           1.061     9.205    my_seg/counter_8_1/D[13]
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.152     9.357 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.805    10.161    my_seg/counter_8_1/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.332    10.493 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.859    11.352    my_seg/counter_8_1/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124    11.476 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.757    12.234    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y86          LUT4 (Prop_lut4_I0_O)        0.124    12.358 r  my_seg/counter_8_1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.811    15.169    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    18.719 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.719    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.097ns  (logic 5.722ns (43.693%)  route 7.374ns (56.307%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.720     5.323    my_srt/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  my_srt/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  my_srt/addr_reg[1]/Q
                         net (fo=36, routed)          1.620     7.460    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/A1
    SLICE_X10Y86         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.683     8.143 r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/O
                         net (fo=3, routed)           1.061     9.205    my_seg/counter_8_1/D[13]
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.152     9.357 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.805    10.161    my_seg/counter_8_1/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.332    10.493 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.859    11.352    my_seg/counter_8_1/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124    11.476 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.162    12.639    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y86          LUT4 (Prop_lut4_I0_O)        0.152    12.791 r  my_seg/counter_8_1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.867    14.658    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.761    18.419 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.419    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.074ns  (logic 5.466ns (41.812%)  route 7.608ns (58.188%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.720     5.323    my_srt/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  my_srt/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  my_srt/addr_reg[1]/Q
                         net (fo=36, routed)          1.620     7.460    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/A1
    SLICE_X10Y86         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.683     8.143 f  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/O
                         net (fo=3, routed)           1.061     9.205    my_seg/counter_8_1/D[13]
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.152     9.357 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.805    10.161    my_seg/counter_8_1/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.332    10.493 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.859    11.352    my_seg/counter_8_1/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124    11.476 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.162    12.639    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124    12.763 r  my_seg/counter_8_1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.100    14.863    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    18.397 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.397    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.857ns  (logic 1.739ns (35.801%)  route 3.118ns (64.199%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.717     5.320    my_srt/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  my_srt/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  my_srt/data1_reg[8]/Q
                         net (fo=3, routed)           1.276     7.014    my_srt/alu/res2_carry__1_1[8]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299     7.313 r  my_srt/alu/res2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.313    my_srt/alu/res2_carry__0_i_8_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.826 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.826    my_srt/alu/res2_carry__0_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.943    my_srt/alu/res2_carry__1_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.060 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.955     9.015    my_srt/alu/data2
    SLICE_X5Y88          LUT4 (Prop_lut4_I1_O)        0.124     9.139 f  my_srt/alu/FSM_onehot_next_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.505     9.645    my_srt/alu/FSM_onehot_next_state_reg[1]_i_2_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I2_O)        0.150     9.795 r  my_srt/alu/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.382    10.177    my_srt/alu_n_3
    SLICE_X4Y88          LDCE                                         r  my_srt/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.821ns  (logic 1.589ns (32.960%)  route 3.232ns (67.040%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.717     5.320    my_srt/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  my_srt/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  my_srt/data1_reg[8]/Q
                         net (fo=3, routed)           1.276     7.014    my_srt/alu/res2_carry__1_1[8]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299     7.313 r  my_srt/alu/res2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.313    my_srt/alu/res2_carry__0_i_8_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.826 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.826    my_srt/alu/res2_carry__0_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.943    my_srt/alu/res2_carry__1_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.060 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           1.558     9.619    my_srt/alu/data2
    SLICE_X4Y88          LUT6 (Prop_lut6_I2_O)        0.124     9.743 r  my_srt/alu/FSM_onehot_next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.398    10.141    my_srt/alu_n_2
    SLICE_X5Y88          LDCE                                         r  my_srt/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.921ns  (logic 1.589ns (40.525%)  route 2.332ns (59.475%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.717     5.320    my_srt/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  my_srt/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  my_srt/data1_reg[8]/Q
                         net (fo=3, routed)           1.276     7.014    my_srt/alu/res2_carry__1_1[8]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299     7.313 r  my_srt/alu/res2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.313    my_srt/alu/res2_carry__0_i_8_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.826 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.826    my_srt/alu/res2_carry__0_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.943    my_srt/alu/res2_carry__1_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.060 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           1.056     9.117    my_srt/alu/data2
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.124     9.241 r  my_srt/alu/FSM_onehot_next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.241    my_srt/alu_n_1
    SLICE_X4Y88          LDCE                                         r  my_srt/FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_srt/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.601     1.520    my_srt/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  my_srt/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  my_srt/FSM_onehot_current_state_reg[3]/Q
                         net (fo=2, routed)           0.124     1.785    my_srt/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X5Y88          LDCE                                         r  my_srt/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/Sup_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.390%)  route 0.198ns (48.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.602     1.521    my_srt/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  my_srt/Sup_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  my_srt/Sup_Index_reg[1]/Q
                         net (fo=6, routed)           0.084     1.769    my_srt/Sup_Index_reg_n_0_[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.045     1.814 r  my_srt/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.114     1.928    my_srt/FSM_onehot_next_state_reg[2]_i_1_n_0
    SLICE_X4Y88          LDCE                                         r  my_srt/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.186ns (44.695%)  route 0.230ns (55.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.600     1.519    my_srt/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  my_srt/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  my_srt/FSM_onehot_current_state_reg[4]/Q
                         net (fo=6, routed)           0.230     1.890    my_srt/alu/Q[1]
    SLICE_X4Y88          LUT3 (Prop_lut3_I0_O)        0.045     1.935 r  my_srt/alu/FSM_onehot_next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.935    my_srt/alu_n_1
    SLICE_X4Y88          LDCE                                         r  my_srt/FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.186ns (41.563%)  route 0.262ns (58.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.601     1.520    my_srt/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  my_srt/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  my_srt/FSM_onehot_current_state_reg[5]/Q
                         net (fo=5, routed)           0.134     1.795    my_srt/alu/Q[2]
    SLICE_X4Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  my_srt/alu/FSM_onehot_next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.128     1.968    my_srt/alu_n_2
    SLICE_X5Y88          LDCE                                         r  my_srt/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.186ns (33.272%)  route 0.373ns (66.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.600     1.519    my_srt/clk_IBUF_BUFG
    SLICE_X4Y87          FDSE                                         r  my_srt/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDSE (Prop_fdse_C_Q)         0.141     1.660 r  my_srt/FSM_onehot_current_state_reg[0]/Q
                         net (fo=6, routed)           0.373     2.033    my_srt/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X4Y88          LUT2 (Prop_lut2_I0_O)        0.045     2.078 r  my_srt/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.078    my_srt/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X4Y88          LDCE                                         r  my_srt/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.185ns (27.309%)  route 0.492ns (72.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.600     1.519    my_srt/clk_IBUF_BUFG
    SLICE_X4Y87          FDSE                                         r  my_srt/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDSE (Prop_fdse_C_Q)         0.141     1.660 r  my_srt/FSM_onehot_current_state_reg[0]/Q
                         net (fo=6, routed)           0.373     2.033    my_srt/alu/Q[0]
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.044     2.077 r  my_srt/alu/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     2.197    my_srt/alu_n_3
    SLICE_X4Y88          LDCE                                         r  my_srt/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.585ns (61.559%)  route 0.990ns (38.441%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.599     1.518    my_srt/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  my_srt/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  my_srt/count_reg[1]/Q
                         net (fo=7, routed)           0.162     1.822    my_srt/count_reg[1]
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.045     1.867 r  my_srt/seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.158     2.025    my_seg/counter_8_1/seg_OBUF[1]_inst_i_1_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.045     2.070 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.253     2.323    my_seg/counter_8_1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.043     2.366 r  my_seg/counter_8_1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.782    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.311     4.093 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.093    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.539ns (59.097%)  route 1.065ns (40.903%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.599     1.518    my_srt/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  my_srt/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  my_srt/count_reg[1]/Q
                         net (fo=7, routed)           0.162     1.822    my_srt/count_reg[1]
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.045     1.867 f  my_srt/seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.158     2.025    my_seg/counter_8_1/seg_OBUF[1]_inst_i_1_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.045     2.070 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.177     2.247    my_seg/counter_8_1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.048     2.295 r  my_seg/counter_8_1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.568     2.863    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.260     4.123 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.123    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.510ns (57.858%)  route 1.100ns (42.142%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.599     1.518    my_srt/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  my_srt/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  my_srt/count_reg[1]/Q
                         net (fo=7, routed)           0.162     1.822    my_srt/count_reg[1]
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.045     1.867 r  my_srt/seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.158     2.025    my_seg/counter_8_1/seg_OBUF[1]_inst_i_1_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.045     2.070 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.253     2.323    my_seg/counter_8_1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y86          LUT4 (Prop_lut4_I1_O)        0.045     2.368 r  my_seg/counter_8_1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.526     2.894    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.129 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.129    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.809ns  (logic 1.537ns (54.728%)  route 1.272ns (45.272%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.599     1.518    my_srt/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  my_srt/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  my_srt/count_reg[1]/Q
                         net (fo=7, routed)           0.162     1.822    my_srt/count_reg[1]
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.045     1.867 r  my_srt/seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.158     2.025    my_seg/counter_8_1/seg_OBUF[1]_inst_i_1_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.045     2.070 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.177     2.247    my_seg/counter_8_1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.045     2.292 r  my_seg/counter_8_1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.774     3.066    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.327 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.327    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           317 Endpoints
Min Delay           317 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_seg/Fren_divider2/q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.388ns  (logic 3.191ns (49.954%)  route 3.197ns (50.046%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          2.339     3.863    my_seg/Fren_divider2/rstn_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.124     3.987 r  my_seg/Fren_divider2/q[0]_i_3/O
                         net (fo=38, routed)          0.858     4.845    my_seg/Fren_divider2/q[0]_i_3_n_0
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.124     4.969 r  my_seg/Fren_divider2/q[0]_i_4/O
                         net (fo=1, routed)           0.000     4.969    my_seg/Fren_divider2/q[0]_i_4_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.370 r  my_seg/Fren_divider2/q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.370    my_seg/Fren_divider2/q_reg[0]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.484 r  my_seg/Fren_divider2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.484    my_seg/Fren_divider2/q_reg[4]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.598 r  my_seg/Fren_divider2/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.598    my_seg/Fren_divider2/q_reg[8]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.712 r  my_seg/Fren_divider2/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.712    my_seg/Fren_divider2/q_reg[12]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.826 r  my_seg/Fren_divider2/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.826    my_seg/Fren_divider2/q_reg[16]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.940 r  my_seg/Fren_divider2/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.940    my_seg/Fren_divider2/q_reg[20]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.054 r  my_seg/Fren_divider2/q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.054    my_seg/Fren_divider2/q_reg[24]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.388 r  my_seg/Fren_divider2/q_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.388    my_seg/Fren_divider2/q_reg[28]_i_1_n_6
    SLICE_X1Y90          FDCE                                         r  my_seg/Fren_divider2/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.603     5.026    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  my_seg/Fren_divider2/q_reg[29]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_seg/Fren_divider2/q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.367ns  (logic 3.170ns (49.788%)  route 3.197ns (50.212%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          2.339     3.863    my_seg/Fren_divider2/rstn_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.124     3.987 r  my_seg/Fren_divider2/q[0]_i_3/O
                         net (fo=38, routed)          0.858     4.845    my_seg/Fren_divider2/q[0]_i_3_n_0
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.124     4.969 r  my_seg/Fren_divider2/q[0]_i_4/O
                         net (fo=1, routed)           0.000     4.969    my_seg/Fren_divider2/q[0]_i_4_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.370 r  my_seg/Fren_divider2/q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.370    my_seg/Fren_divider2/q_reg[0]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.484 r  my_seg/Fren_divider2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.484    my_seg/Fren_divider2/q_reg[4]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.598 r  my_seg/Fren_divider2/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.598    my_seg/Fren_divider2/q_reg[8]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.712 r  my_seg/Fren_divider2/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.712    my_seg/Fren_divider2/q_reg[12]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.826 r  my_seg/Fren_divider2/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.826    my_seg/Fren_divider2/q_reg[16]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.940 r  my_seg/Fren_divider2/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.940    my_seg/Fren_divider2/q_reg[20]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.054 r  my_seg/Fren_divider2/q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.054    my_seg/Fren_divider2/q_reg[24]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.367 r  my_seg/Fren_divider2/q_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.367    my_seg/Fren_divider2/q_reg[28]_i_1_n_4
    SLICE_X1Y90          FDCE                                         r  my_seg/Fren_divider2/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.603     5.026    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  my_seg/Fren_divider2/q_reg[31]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_seg/Fren_divider2/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.293ns  (logic 3.096ns (49.198%)  route 3.197ns (50.802%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          2.339     3.863    my_seg/Fren_divider2/rstn_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.124     3.987 r  my_seg/Fren_divider2/q[0]_i_3/O
                         net (fo=38, routed)          0.858     4.845    my_seg/Fren_divider2/q[0]_i_3_n_0
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.124     4.969 r  my_seg/Fren_divider2/q[0]_i_4/O
                         net (fo=1, routed)           0.000     4.969    my_seg/Fren_divider2/q[0]_i_4_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.370 r  my_seg/Fren_divider2/q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.370    my_seg/Fren_divider2/q_reg[0]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.484 r  my_seg/Fren_divider2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.484    my_seg/Fren_divider2/q_reg[4]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.598 r  my_seg/Fren_divider2/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.598    my_seg/Fren_divider2/q_reg[8]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.712 r  my_seg/Fren_divider2/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.712    my_seg/Fren_divider2/q_reg[12]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.826 r  my_seg/Fren_divider2/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.826    my_seg/Fren_divider2/q_reg[16]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.940 r  my_seg/Fren_divider2/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.940    my_seg/Fren_divider2/q_reg[20]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.054 r  my_seg/Fren_divider2/q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.054    my_seg/Fren_divider2/q_reg[24]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.293 r  my_seg/Fren_divider2/q_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.293    my_seg/Fren_divider2/q_reg[28]_i_1_n_5
    SLICE_X1Y90          FDCE                                         r  my_seg/Fren_divider2/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.603     5.026    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  my_seg/Fren_divider2/q_reg[30]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_seg/Fren_divider2/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.277ns  (logic 3.080ns (49.069%)  route 3.197ns (50.931%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          2.339     3.863    my_seg/Fren_divider2/rstn_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.124     3.987 r  my_seg/Fren_divider2/q[0]_i_3/O
                         net (fo=38, routed)          0.858     4.845    my_seg/Fren_divider2/q[0]_i_3_n_0
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.124     4.969 r  my_seg/Fren_divider2/q[0]_i_4/O
                         net (fo=1, routed)           0.000     4.969    my_seg/Fren_divider2/q[0]_i_4_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.370 r  my_seg/Fren_divider2/q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.370    my_seg/Fren_divider2/q_reg[0]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.484 r  my_seg/Fren_divider2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.484    my_seg/Fren_divider2/q_reg[4]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.598 r  my_seg/Fren_divider2/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.598    my_seg/Fren_divider2/q_reg[8]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.712 r  my_seg/Fren_divider2/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.712    my_seg/Fren_divider2/q_reg[12]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.826 r  my_seg/Fren_divider2/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.826    my_seg/Fren_divider2/q_reg[16]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.940 r  my_seg/Fren_divider2/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.940    my_seg/Fren_divider2/q_reg[20]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.054 r  my_seg/Fren_divider2/q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.054    my_seg/Fren_divider2/q_reg[24]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.277 r  my_seg/Fren_divider2/q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.277    my_seg/Fren_divider2/q_reg[28]_i_1_n_7
    SLICE_X1Y90          FDCE                                         r  my_seg/Fren_divider2/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.603     5.026    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  my_seg/Fren_divider2/q_reg[28]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_seg/Fren_divider2/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.274ns  (logic 3.077ns (49.044%)  route 3.197ns (50.956%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          2.339     3.863    my_seg/Fren_divider2/rstn_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.124     3.987 r  my_seg/Fren_divider2/q[0]_i_3/O
                         net (fo=38, routed)          0.858     4.845    my_seg/Fren_divider2/q[0]_i_3_n_0
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.124     4.969 r  my_seg/Fren_divider2/q[0]_i_4/O
                         net (fo=1, routed)           0.000     4.969    my_seg/Fren_divider2/q[0]_i_4_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.370 r  my_seg/Fren_divider2/q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.370    my_seg/Fren_divider2/q_reg[0]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.484 r  my_seg/Fren_divider2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.484    my_seg/Fren_divider2/q_reg[4]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.598 r  my_seg/Fren_divider2/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.598    my_seg/Fren_divider2/q_reg[8]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.712 r  my_seg/Fren_divider2/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.712    my_seg/Fren_divider2/q_reg[12]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.826 r  my_seg/Fren_divider2/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.826    my_seg/Fren_divider2/q_reg[16]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.940 r  my_seg/Fren_divider2/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.940    my_seg/Fren_divider2/q_reg[20]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.274 r  my_seg/Fren_divider2/q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.274    my_seg/Fren_divider2/q_reg[24]_i_1_n_6
    SLICE_X1Y89          FDCE                                         r  my_seg/Fren_divider2/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.603     5.026    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  my_seg/Fren_divider2/q_reg[25]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_seg/Fren_divider2/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.253ns  (logic 3.056ns (48.873%)  route 3.197ns (51.127%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          2.339     3.863    my_seg/Fren_divider2/rstn_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.124     3.987 r  my_seg/Fren_divider2/q[0]_i_3/O
                         net (fo=38, routed)          0.858     4.845    my_seg/Fren_divider2/q[0]_i_3_n_0
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.124     4.969 r  my_seg/Fren_divider2/q[0]_i_4/O
                         net (fo=1, routed)           0.000     4.969    my_seg/Fren_divider2/q[0]_i_4_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.370 r  my_seg/Fren_divider2/q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.370    my_seg/Fren_divider2/q_reg[0]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.484 r  my_seg/Fren_divider2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.484    my_seg/Fren_divider2/q_reg[4]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.598 r  my_seg/Fren_divider2/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.598    my_seg/Fren_divider2/q_reg[8]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.712 r  my_seg/Fren_divider2/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.712    my_seg/Fren_divider2/q_reg[12]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.826 r  my_seg/Fren_divider2/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.826    my_seg/Fren_divider2/q_reg[16]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.940 r  my_seg/Fren_divider2/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.940    my_seg/Fren_divider2/q_reg[20]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.253 r  my_seg/Fren_divider2/q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.253    my_seg/Fren_divider2/q_reg[24]_i_1_n_4
    SLICE_X1Y89          FDCE                                         r  my_seg/Fren_divider2/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.603     5.026    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  my_seg/Fren_divider2/q_reg[27]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_seg/Fren_divider2/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.179ns  (logic 2.982ns (48.261%)  route 3.197ns (51.739%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          2.339     3.863    my_seg/Fren_divider2/rstn_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.124     3.987 r  my_seg/Fren_divider2/q[0]_i_3/O
                         net (fo=38, routed)          0.858     4.845    my_seg/Fren_divider2/q[0]_i_3_n_0
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.124     4.969 r  my_seg/Fren_divider2/q[0]_i_4/O
                         net (fo=1, routed)           0.000     4.969    my_seg/Fren_divider2/q[0]_i_4_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.370 r  my_seg/Fren_divider2/q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.370    my_seg/Fren_divider2/q_reg[0]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.484 r  my_seg/Fren_divider2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.484    my_seg/Fren_divider2/q_reg[4]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.598 r  my_seg/Fren_divider2/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.598    my_seg/Fren_divider2/q_reg[8]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.712 r  my_seg/Fren_divider2/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.712    my_seg/Fren_divider2/q_reg[12]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.826 r  my_seg/Fren_divider2/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.826    my_seg/Fren_divider2/q_reg[16]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.940 r  my_seg/Fren_divider2/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.940    my_seg/Fren_divider2/q_reg[20]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.179 r  my_seg/Fren_divider2/q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.179    my_seg/Fren_divider2/q_reg[24]_i_1_n_5
    SLICE_X1Y89          FDCE                                         r  my_seg/Fren_divider2/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.603     5.026    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  my_seg/Fren_divider2/q_reg[26]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_seg/Fren_divider2/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.163ns  (logic 2.966ns (48.127%)  route 3.197ns (51.874%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          2.339     3.863    my_seg/Fren_divider2/rstn_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.124     3.987 r  my_seg/Fren_divider2/q[0]_i_3/O
                         net (fo=38, routed)          0.858     4.845    my_seg/Fren_divider2/q[0]_i_3_n_0
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.124     4.969 r  my_seg/Fren_divider2/q[0]_i_4/O
                         net (fo=1, routed)           0.000     4.969    my_seg/Fren_divider2/q[0]_i_4_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.370 r  my_seg/Fren_divider2/q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.370    my_seg/Fren_divider2/q_reg[0]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.484 r  my_seg/Fren_divider2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.484    my_seg/Fren_divider2/q_reg[4]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.598 r  my_seg/Fren_divider2/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.598    my_seg/Fren_divider2/q_reg[8]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.712 r  my_seg/Fren_divider2/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.712    my_seg/Fren_divider2/q_reg[12]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.826 r  my_seg/Fren_divider2/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.826    my_seg/Fren_divider2/q_reg[16]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.940 r  my_seg/Fren_divider2/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.940    my_seg/Fren_divider2/q_reg[20]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.163 r  my_seg/Fren_divider2/q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.163    my_seg/Fren_divider2/q_reg[24]_i_1_n_7
    SLICE_X1Y89          FDCE                                         r  my_seg/Fren_divider2/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.603     5.026    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  my_seg/Fren_divider2/q_reg[24]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_seg/Fren_divider2/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.160ns  (logic 2.963ns (48.101%)  route 3.197ns (51.899%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          2.339     3.863    my_seg/Fren_divider2/rstn_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.124     3.987 r  my_seg/Fren_divider2/q[0]_i_3/O
                         net (fo=38, routed)          0.858     4.845    my_seg/Fren_divider2/q[0]_i_3_n_0
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.124     4.969 r  my_seg/Fren_divider2/q[0]_i_4/O
                         net (fo=1, routed)           0.000     4.969    my_seg/Fren_divider2/q[0]_i_4_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.370 r  my_seg/Fren_divider2/q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.370    my_seg/Fren_divider2/q_reg[0]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.484 r  my_seg/Fren_divider2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.484    my_seg/Fren_divider2/q_reg[4]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.598 r  my_seg/Fren_divider2/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.598    my_seg/Fren_divider2/q_reg[8]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.712 r  my_seg/Fren_divider2/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.712    my_seg/Fren_divider2/q_reg[12]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.826 r  my_seg/Fren_divider2/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.826    my_seg/Fren_divider2/q_reg[16]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.160 r  my_seg/Fren_divider2/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.160    my_seg/Fren_divider2/q_reg[20]_i_1_n_6
    SLICE_X1Y88          FDCE                                         r  my_seg/Fren_divider2/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.602     5.025    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  my_seg/Fren_divider2/q_reg[21]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_seg/Fren_divider2/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.139ns  (logic 2.942ns (47.924%)  route 3.197ns (52.076%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          2.339     3.863    my_seg/Fren_divider2/rstn_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.124     3.987 r  my_seg/Fren_divider2/q[0]_i_3/O
                         net (fo=38, routed)          0.858     4.845    my_seg/Fren_divider2/q[0]_i_3_n_0
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.124     4.969 r  my_seg/Fren_divider2/q[0]_i_4/O
                         net (fo=1, routed)           0.000     4.969    my_seg/Fren_divider2/q[0]_i_4_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.370 r  my_seg/Fren_divider2/q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.370    my_seg/Fren_divider2/q_reg[0]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.484 r  my_seg/Fren_divider2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.484    my_seg/Fren_divider2/q_reg[4]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.598 r  my_seg/Fren_divider2/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.598    my_seg/Fren_divider2/q_reg[8]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.712 r  my_seg/Fren_divider2/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.712    my_seg/Fren_divider2/q_reg[12]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.826 r  my_seg/Fren_divider2/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.826    my_seg/Fren_divider2/q_reg[16]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.139 r  my_seg/Fren_divider2/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.139    my_seg/Fren_divider2/q_reg[20]_i_1_n_4
    SLICE_X1Y88          FDCE                                         r  my_seg/Fren_divider2/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.602     5.025    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  my_seg/Fren_divider2/q_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_srt/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            my_srt/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.158ns (56.282%)  route 0.123ns (43.719%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          LDCE                         0.000     0.000 r  my_srt/FSM_onehot_next_state_reg[2]/G
    SLICE_X4Y88          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_srt/FSM_onehot_next_state_reg[2]/Q
                         net (fo=8, routed)           0.123     0.281    my_srt/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X4Y87          FDRE                                         r  my_srt/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.870     2.035    my_srt/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  my_srt/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 my_seg/Fren_divider2/ce_reg/Q
                            (internal pin)
  Destination:            my_seg/Fren_divider2/q_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.045ns (15.719%)  route 0.241ns (84.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  my_seg/Fren_divider2/ce_reg/Q
                         net (fo=1, routed)           0.162     0.162    my_seg/Fren_divider2/ce
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.207 r  my_seg/Fren_divider2/q[0]_i_1/O
                         net (fo=32, routed)          0.080     0.286    my_seg/Fren_divider2/q[0]_i_1_n_0
    SLICE_X1Y89          FDCE                                         r  my_seg/Fren_divider2/q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.875     2.040    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  my_seg/Fren_divider2/q_reg[24]/C

Slack:                    inf
  Source:                 my_seg/Fren_divider2/ce_reg/Q
                            (internal pin)
  Destination:            my_seg/Fren_divider2/q_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.045ns (15.719%)  route 0.241ns (84.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  my_seg/Fren_divider2/ce_reg/Q
                         net (fo=1, routed)           0.162     0.162    my_seg/Fren_divider2/ce
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.207 r  my_seg/Fren_divider2/q[0]_i_1/O
                         net (fo=32, routed)          0.080     0.286    my_seg/Fren_divider2/q[0]_i_1_n_0
    SLICE_X1Y89          FDCE                                         r  my_seg/Fren_divider2/q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.875     2.040    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  my_seg/Fren_divider2/q_reg[25]/C

Slack:                    inf
  Source:                 my_seg/Fren_divider2/ce_reg/Q
                            (internal pin)
  Destination:            my_seg/Fren_divider2/q_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.045ns (15.719%)  route 0.241ns (84.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  my_seg/Fren_divider2/ce_reg/Q
                         net (fo=1, routed)           0.162     0.162    my_seg/Fren_divider2/ce
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.207 r  my_seg/Fren_divider2/q[0]_i_1/O
                         net (fo=32, routed)          0.080     0.286    my_seg/Fren_divider2/q[0]_i_1_n_0
    SLICE_X1Y89          FDCE                                         r  my_seg/Fren_divider2/q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.875     2.040    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  my_seg/Fren_divider2/q_reg[26]/C

Slack:                    inf
  Source:                 my_seg/Fren_divider2/ce_reg/Q
                            (internal pin)
  Destination:            my_seg/Fren_divider2/q_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.045ns (15.719%)  route 0.241ns (84.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  my_seg/Fren_divider2/ce_reg/Q
                         net (fo=1, routed)           0.162     0.162    my_seg/Fren_divider2/ce
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.207 r  my_seg/Fren_divider2/q[0]_i_1/O
                         net (fo=32, routed)          0.080     0.286    my_seg/Fren_divider2/q[0]_i_1_n_0
    SLICE_X1Y89          FDCE                                         r  my_seg/Fren_divider2/q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.875     2.040    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  my_seg/Fren_divider2/q_reg[27]/C

Slack:                    inf
  Source:                 my_srt/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            my_srt/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.158ns (52.357%)  route 0.144ns (47.643%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          LDCE                         0.000     0.000 r  my_srt/FSM_onehot_next_state_reg[0]/G
    SLICE_X4Y88          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_srt/FSM_onehot_next_state_reg[0]/Q
                         net (fo=6, routed)           0.144     0.302    my_srt/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X4Y87          FDSE                                         r  my_srt/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.870     2.035    my_srt/clk_IBUF_BUFG
    SLICE_X4Y87          FDSE                                         r  my_srt/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 my_srt/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            my_srt/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.158ns (51.978%)  route 0.146ns (48.022%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          LDCE                         0.000     0.000 r  my_srt/FSM_onehot_next_state_reg[1]/G
    SLICE_X4Y88          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_srt/FSM_onehot_next_state_reg[1]/Q
                         net (fo=6, routed)           0.146     0.304    my_srt/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X4Y87          FDRE                                         r  my_srt/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.870     2.035    my_srt/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  my_srt/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 my_srt/FSM_onehot_next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_srt/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.158ns (50.900%)  route 0.152ns (49.100%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          LDCE                         0.000     0.000 r  my_srt/FSM_onehot_next_state_reg[4]/G
    SLICE_X5Y88          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_srt/FSM_onehot_next_state_reg[4]/Q
                         net (fo=39, routed)          0.152     0.310    my_srt/data1
    SLICE_X4Y87          FDRE                                         r  my_srt/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.870     2.035    my_srt/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  my_srt/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 my_srt/FSM_onehot_next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            my_srt/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.158ns (50.306%)  route 0.156ns (49.694%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          LDCE                         0.000     0.000 r  my_srt/FSM_onehot_next_state_reg[3]/G
    SLICE_X5Y88          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_srt/FSM_onehot_next_state_reg[3]/Q
                         net (fo=13, routed)          0.156     0.314    my_srt/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X5Y89          FDRE                                         r  my_srt/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.872     2.037    my_srt/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  my_srt/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 my_srt/FSM_onehot_next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            my_srt/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.158ns (46.573%)  route 0.181ns (53.427%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          LDCE                         0.000     0.000 r  my_srt/FSM_onehot_next_state_reg[5]/G
    SLICE_X4Y88          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_srt/FSM_onehot_next_state_reg[5]/Q
                         net (fo=40, routed)          0.181     0.339    my_srt/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X5Y89          FDRE                                         r  my_srt/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.872     2.037    my_srt/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  my_srt/FSM_onehot_current_state_reg[5]/C





