#include <cassert>
#include <fstream>
#include <iostream>

#include "Vtop_chip_verilator__Syms.h"
#include "verilated_toplevel.h"
#include "verilator_memutil.h"
#include "verilator_sim_ctrl.h"

class MochaSim {
 public:
  MochaSim(const char *ram_hier_path, int ram_size_words);
  virtual ~MochaSim() {}
  virtual int Main(int argc, char **argv);


 protected:
  top_chip_verilator _top;
  VerilatorMemUtil _memutil;
  MemArea _ram;

  virtual int Setup(int argc, char **argv, bool &exit_app);
  virtual void Run();
  virtual bool Finish();
};

MochaSim::MochaSim(const char *ram_hier_path, int ram_size_words)
    : _ram(ram_hier_path, ram_size_words, 4) {}

int MochaSim::Main(int argc, char **argv) {
  bool exit_app;
  int ret_code = Setup(argc, argv, exit_app);

  if (exit_app) {
    return ret_code;
  }

  Run();

  if (!Finish()) {
    return 1;
  }

  return 0;
}

int MochaSim::Setup(int argc, char **argv, bool &exit_app) {
  VerilatorSimCtrl &simctrl = VerilatorSimCtrl::GetInstance();

  simctrl.SetTop(&_top, &_top.clk_i, &_top.rst_ni,
                 VerilatorSimCtrlFlags::ResetPolarityNegative);

  _memutil.RegisterMemoryArea("ram", 0x100000, &_ram);
  simctrl.RegisterExtension(&_memutil);

  exit_app = false;
  return simctrl.ParseCommandArgs(argc, argv, exit_app);
}

void MochaSim::Run() {
  VerilatorSimCtrl &simctrl = VerilatorSimCtrl::GetInstance();

  std::cout << "Simulation of CHERI Mocha" << std::endl
            << "=========================" << std::endl
            << std::endl;

  simctrl.RunSimulation();
}

bool MochaSim::Finish() {
  VerilatorSimCtrl &simctrl = VerilatorSimCtrl::GetInstance();

  if (!simctrl.WasSimulationSuccessful()) {
    return false;
  }

  svSetScope(svGetScopeFromName("TOP.top_chip_verilator"));

  return true;
}

int main(int argc, char **argv) {
  MochaSim mocha_sim(
      "TOP.top_chip_verilator.u_top_chip_system.u_ram",
      32 * 1024 // 32k words = 128 KiB
  );

  return mocha_sim.Main(argc, argv);
}
