TOP.testbench.cg with cycle_time_p          10
TOP.testbench.ram1: depth_p is         16, width_p is          8

  ______          __  __                    __                                ___    ___                                   
 /_  __/__  _____/ /_/ /_  ___  ____  _____/ /_     _________ _____ ___      <  /___<  /      __     _______  ______  _____
  / / / _ \/ ___/ __/ __ \/ _ \/ __ \/ ___/ __ \   / ___/ __ `/ __ `__ \     / / ___/ / | /| / /    / ___/ / / / __ \/ ___/
 / / /  __(__  ) /_/ /_/ /  __/ / / / /__/ / / /  / /  / /_/ / / / / / /    / / /  / /| |/ |/ /    (__  ) /_/ / / / / /__  
/_/  \___/____/\__/_.___/\___/_/ /_/\___/_/ /_/  /_/   \__,_/_/ /_/ /_/____/_/_/  /_/ |__/|__/____/____/\__, /_/ /_/\___/  
                                                                     /_____/                /_____/    /____/              

Begin Test:
__________ ___________  _______________________________
\______   \\_   _____/ /   _____/\_   _____/\__    ___/
 |       _/ |    __)_  \_____  \  |    __)_   |    |   
 |    |   \ |        \ /        \ |        \  |    |  0->1 time =         10
 |____|_  //_______  //_______  //_______  /  |____|   
 ASYNC  \/         \/         \/         \/            
__________ ___________  _______________________________
\______   \\_   _____/ /   _____/\_   _____/\__    ___/
 |       _/ |    __)_  \_____  \  |    __)_   |    |   
 |    |   \ |        \ /        \ |        \  |    |  1->0 time =        110
 |____|_  //_______  //_______  //_______  /  |____|   
 ASYNC  \/         \/         \/         \/            
- testbench.sv:133: Verilog $finish
Simulation time is               620000
[0;32m    ____  ___   __________[0m
[0;32m   / __ \/   | / ___/ ___/[0m
[0;32m  / /_/ / /| | \__ \__  [0m
[0;32m / ____/ ___ |___/ /__/ / [0m
[0;32m/_/   /_/  |_/____/____/  [0m

Simulation Succeeded!
