module module_0 (
    input logic [id_1 : id_1] id_2,
    input id_3,
    output id_4,
    output [id_2[id_3] : id_1] id_5,
    output [id_2 : id_5] id_6
);
  logic id_7;
endmodule
