$date
	Sun Nov 16 19:40:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module basic_alu_tb $end
$var wire 4 ! alu_out [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 1 $ clk $end
$var reg 3 % op [2:0] $end
$scope module dut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 3 ( op [2:0] $end
$var reg 4 ) alu_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b111 )
b0 (
b11 '
b100 &
b0 %
x$
b11 #
b100 "
b111 !
$end
#10000
b1 !
b1 )
b1 %
b1 (
#20000
b0 !
b0 )
b10 %
b10 (
#30000
b111 !
b111 )
b11 %
b11 (
#40000
b1011 !
b1011 )
b100 %
b100 (
#50000
b1100 !
b1100 )
b101 %
b101 (
#60000
b111 !
b111 )
b110 %
b110 (
#70000
b1000 !
b1000 )
b111 %
b111 (
#80000
