<stg><name>FC<1u, 64u, 10u></name>


<trans_list>

<trans id="563" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="8" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="8" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="19" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="25" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="26" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="28" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="29" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="30" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:4  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:5  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:6  %tmp_V_305 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_305"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:7  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_305)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:8  %tmp_V_307 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_307"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:9  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_307)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:10  %tmp_V_309 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_309"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:11  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_309)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:12  %tmp_V_311 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_311"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:13  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_311)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:14  %tmp_V_313 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_313"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:15  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_313)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:16  %tmp_V_315 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_315"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:17  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_315)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="45" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str212, [1 x i8]* @p_str213, [1 x i8]* @p_str214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str215, [1 x i8]* @p_str216)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_a_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str204, i32 0, i32 0, [1 x i8]* @p_str205, [1 x i8]* @p_str206, [1 x i8]* @p_str207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str208, [1 x i8]* @p_str209)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @A_V_1_0, [4 x i16]* @A_V_1_1, [4 x i16]* @A_V_1_2, [4 x i16]* @A_V_1_3, [4 x i16]* @A_V_1_4, [4 x i16]* @A_V_1_5, [4 x i16]* @A_V_1_6, [4 x i16]* @A_V_1_7, [4 x i16]* @A_V_1_8, [4 x i16]* @A_V_1_9, [4 x i16]* @A_V_1_10, [4 x i16]* @A_V_1_11, [4 x i16]* @A_V_1_12, [4 x i16]* @A_V_1_13, [4 x i16]* @A_V_1_14, [4 x i16]* @A_V_1_15, [1 x i8]* @p_str1, [15 x i8]* @p_str13, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecMemCore([40 x i16]* @B_V_1_0, [40 x i16]* @B_V_1_1, [40 x i16]* @B_V_1_2, [40 x i16]* @B_V_1_3, [40 x i16]* @B_V_1_4, [40 x i16]* @B_V_1_5, [40 x i16]* @B_V_1_6, [40 x i16]* @B_V_1_7, [40 x i16]* @B_V_1_8, [40 x i16]* @B_V_1_9, [40 x i16]* @B_V_1_10, [40 x i16]* @B_V_1_11, [40 x i16]* @B_V_1_12, [40 x i16]* @B_V_1_13, [40 x i16]* @B_V_1_14, [40 x i16]* @B_V_1_15, [1 x i8]* @p_str1, [13 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:18  %tmp_V_317 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_317"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:19  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_317)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:20  %tmp_s = icmp eq i32 %tmp_V, 5

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:21  %B_COL_3_load = load i32* @B_COL_3, align 4

]]></Node>
<StgValue><ssdm name="B_COL_3_load"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:22  %B_ROW_3_load = load i32* @B_ROW_3, align 4

]]></Node>
<StgValue><ssdm name="B_ROW_3_load"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:23  br i1 %tmp_s, label %0, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_117 = icmp eq i32 %tmp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_117, label %.preheader320.preheader, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %KER_size_0 = mul i32 %tmp_V_313, %tmp_V_307

]]></Node>
<StgValue><ssdm name="KER_size_0"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
.preheader320.preheader:0  %tmp_138 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %B_COL_3_load, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
.preheader320.preheader:1  br label %.preheader320

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %tmp_V_313, i32* @B_COL_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp1 = mul i32 %tmp_V_307, %tmp_V_309

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %tmp_V_315, i32* @OFMDim_current_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="63" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %KER_size_1 = mul i32 %tmp_V_307, %KER_size_0

]]></Node>
<StgValue><ssdm name="KER_size_1"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %KER_bound = mul i32 %tmp_V_309, %KER_size_1

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i3 = phi i32 [ 0, %16 ], [ %i_13, %18 ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond3 = icmp eq i32 %i3, %KER_bound

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_13 = add i32 %i3, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond3, label %19, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_V_320 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_320"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_320)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty_150 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_87)

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_151 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.loopexit322

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0">
<![CDATA[
.loopexit322:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="84" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader320:0  %num_imag = phi i32 [ 0, %.preheader320.preheader ], [ %num_imag_4, %.preheader320.loopexit ]

]]></Node>
<StgValue><ssdm name="num_imag"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader320:1  %exitcond = icmp eq i32 %num_imag, %tmp_V_305

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader320:2  %num_imag_4 = add nsw i32 %num_imag, 1

]]></Node>
<StgValue><ssdm name="num_imag_4"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader320:3  br i1 %exitcond, label %.loopexit.loopexit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
:0  %OFMDim_current_3_loa = load i32* @OFMDim_current_3, align 4

]]></Node>
<StgValue><ssdm name="OFMDim_current_3_loa"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %A_COL_ITER = mul i32 %OFMDim_current_3_loa, %OFMDim_current_3_loa

]]></Node>
<StgValue><ssdm name="A_COL_ITER"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %B_ROW_3_load, i32* @A_ROW_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="93" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %iter = phi i31 [ 0, %7 ], [ %iter_4, %.critedge ]

]]></Node>
<StgValue><ssdm name="iter"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="31">
<![CDATA[
:1  %iter_cast = zext i31 %iter to i32

]]></Node>
<StgValue><ssdm name="iter_cast"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_121 = icmp slt i32 %iter_cast, %A_COL_ITER

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %iter_4 = add i31 %iter, 1

]]></Node>
<StgValue><ssdm name="iter_4"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_121, label %.preheader318.preheader, label %.preheader320.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.preheader318.preheader:0  br label %.preheader318

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
.preheader320.loopexit:0  br label %.preheader320

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="100" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader318:0  %j2 = phi i7 [ %j_11, %14 ], [ 0, %.preheader318.preheader ]

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader318:1  %tmp_122 = icmp eq i7 %j2, -64

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader318:2  %empty_146 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader318:3  %j_11 = add i7 %j2, 1

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader318:4  br i1 %tmp_122, label %.preheader.preheader.critedge, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="7">
<![CDATA[
:0  %j2_cast = zext i7 %j2 to i32

]]></Node>
<StgValue><ssdm name="j2_cast"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
:3  %A_ROW_3_load = load i32* @A_ROW_3, align 4

]]></Node>
<StgValue><ssdm name="A_ROW_3_load"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_123 = icmp ult i32 %j2_cast, %A_ROW_3_load

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_123, label %10, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %arrayNo12_cast = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %j2, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="arrayNo12_cast"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="7">
<![CDATA[
:1  %tmp_251 = trunc i7 %j2 to i2

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0">
<![CDATA[
:19  switch i5 %arrayNo12_cast, label %branch31 [
    i5 0, label %branch16
    i5 1, label %branch17
    i5 2, label %branch18
    i5 3, label %branch19
    i5 4, label %branch20
    i5 5, label %branch21
    i5 6, label %branch22
    i5 7, label %branch23
    i5 8, label %branch24
    i5 9, label %branch25
    i5 10, label %branch26
    i5 11, label %branch27
    i5 12, label %branch28
    i5 13, label %branch29
    i5 14, label %branch30
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="!0"/>
<literal name="arrayNo12_cast" val="!1"/>
<literal name="arrayNo12_cast" val="!2"/>
<literal name="arrayNo12_cast" val="!3"/>
<literal name="arrayNo12_cast" val="!4"/>
<literal name="arrayNo12_cast" val="!5"/>
<literal name="arrayNo12_cast" val="!6"/>
<literal name="arrayNo12_cast" val="!7"/>
<literal name="arrayNo12_cast" val="!8"/>
<literal name="arrayNo12_cast" val="!9"/>
<literal name="arrayNo12_cast" val="!10"/>
<literal name="arrayNo12_cast" val="!11"/>
<literal name="arrayNo12_cast" val="!12"/>
<literal name="arrayNo12_cast" val="!13"/>
<literal name="arrayNo12_cast" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %arrayNo_cast = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %j2, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="2" op_0_bw="7">
<![CDATA[
:3  %tmp_250 = trunc i7 %j2 to i2

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0">
<![CDATA[
:21  switch i5 %arrayNo_cast, label %branch15 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
<literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="!0"/>
<literal name="arrayNo_cast" val="!1"/>
<literal name="arrayNo_cast" val="!2"/>
<literal name="arrayNo_cast" val="!3"/>
<literal name="arrayNo_cast" val="!4"/>
<literal name="arrayNo_cast" val="!5"/>
<literal name="arrayNo_cast" val="!6"/>
<literal name="arrayNo_cast" val="!7"/>
<literal name="arrayNo_cast" val="!8"/>
<literal name="arrayNo_cast" val="!9"/>
<literal name="arrayNo_cast" val="!10"/>
<literal name="arrayNo_cast" val="!11"/>
<literal name="arrayNo_cast" val="!12"/>
<literal name="arrayNo_cast" val="!13"/>
<literal name="arrayNo_cast" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_90)

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader318

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="2">
<![CDATA[
:2  %newIndex7 = zext i2 %tmp_251 to i64

]]></Node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_V_1_0_addr_1 = getelementptr [4 x i16]* @A_V_1_0, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="A_V_1_0_addr_1"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_V_1_1_addr_1 = getelementptr [4 x i16]* @A_V_1_1, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="A_V_1_1_addr_1"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_V_1_10_addr_1 = getelementptr [4 x i16]* @A_V_1_10, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="A_V_1_10_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %A_V_1_11_addr_1 = getelementptr [4 x i16]* @A_V_1_11, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="A_V_1_11_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_V_1_12_addr_1 = getelementptr [4 x i16]* @A_V_1_12, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="A_V_1_12_addr_1"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_V_1_13_addr_1 = getelementptr [4 x i16]* @A_V_1_13, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="A_V_1_13_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_V_1_14_addr_1 = getelementptr [4 x i16]* @A_V_1_14, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="A_V_1_14_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_V_1_15_addr_1 = getelementptr [4 x i16]* @A_V_1_15, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="A_V_1_15_addr_1"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_V_1_2_addr_1 = getelementptr [4 x i16]* @A_V_1_2, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="A_V_1_2_addr_1"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_V_1_3_addr_1 = getelementptr [4 x i16]* @A_V_1_3, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="A_V_1_3_addr_1"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_V_1_4_addr_1 = getelementptr [4 x i16]* @A_V_1_4, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="A_V_1_4_addr_1"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_V_1_5_addr_1 = getelementptr [4 x i16]* @A_V_1_5, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="A_V_1_5_addr_1"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_V_1_6_addr_1 = getelementptr [4 x i16]* @A_V_1_6, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="A_V_1_6_addr_1"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_V_1_7_addr_1 = getelementptr [4 x i16]* @A_V_1_7, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="A_V_1_7_addr_1"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_V_1_8_addr_1 = getelementptr [4 x i16]* @A_V_1_8, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="A_V_1_8_addr_1"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_V_1_9_addr_1 = getelementptr [4 x i16]* @A_V_1_9, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="A_V_1_9_addr_1"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch30:0  store i16 0, i16* %A_V_1_14_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch29:0  store i16 0, i16* %A_V_1_13_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch28:0  store i16 0, i16* %A_V_1_12_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch27:0  store i16 0, i16* %A_V_1_11_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch26:0  store i16 0, i16* %A_V_1_10_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch25:0  store i16 0, i16* %A_V_1_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch24:0  store i16 0, i16* %A_V_1_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch23:0  store i16 0, i16* %A_V_1_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch22:0  store i16 0, i16* %A_V_1_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch21:0  store i16 0, i16* %A_V_1_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch20:0  store i16 0, i16* %A_V_1_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch19:0  store i16 0, i16* %A_V_1_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch18:0  store i16 0, i16* %A_V_1_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch17:0  store i16 0, i16* %A_V_1_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch16:0  store i16 0, i16* %A_V_1_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="arrayNo12_cast" val="!0"/>
<literal name="arrayNo12_cast" val="!1"/>
<literal name="arrayNo12_cast" val="!2"/>
<literal name="arrayNo12_cast" val="!3"/>
<literal name="arrayNo12_cast" val="!4"/>
<literal name="arrayNo12_cast" val="!5"/>
<literal name="arrayNo12_cast" val="!6"/>
<literal name="arrayNo12_cast" val="!7"/>
<literal name="arrayNo12_cast" val="!8"/>
<literal name="arrayNo12_cast" val="!9"/>
<literal name="arrayNo12_cast" val="!10"/>
<literal name="arrayNo12_cast" val="!11"/>
<literal name="arrayNo12_cast" val="!12"/>
<literal name="arrayNo12_cast" val="!13"/>
<literal name="arrayNo12_cast" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch31:0  store i16 0, i16* %A_V_1_15_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_325 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_325"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="32">
<![CDATA[
:1  %tmp_249 = trunc i32 %tmp_V_325 to i16

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="2">
<![CDATA[
:4  %newIndex6 = zext i2 %tmp_250 to i64

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_V_1_0_addr = getelementptr [4 x i16]* @A_V_1_0, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_1_0_addr"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %A_V_1_1_addr = getelementptr [4 x i16]* @A_V_1_1, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_1_1_addr"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_V_1_10_addr = getelementptr [4 x i16]* @A_V_1_10, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_1_10_addr"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_V_1_11_addr = getelementptr [4 x i16]* @A_V_1_11, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_1_11_addr"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_V_1_12_addr = getelementptr [4 x i16]* @A_V_1_12, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_1_12_addr"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_V_1_13_addr = getelementptr [4 x i16]* @A_V_1_13, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_1_13_addr"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_V_1_14_addr = getelementptr [4 x i16]* @A_V_1_14, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_1_14_addr"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_V_1_15_addr = getelementptr [4 x i16]* @A_V_1_15, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_1_15_addr"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_V_1_2_addr = getelementptr [4 x i16]* @A_V_1_2, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_1_2_addr"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_V_1_3_addr = getelementptr [4 x i16]* @A_V_1_3, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_1_3_addr"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_V_1_4_addr = getelementptr [4 x i16]* @A_V_1_4, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_1_4_addr"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_V_1_5_addr = getelementptr [4 x i16]* @A_V_1_5, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_1_5_addr"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_V_1_6_addr = getelementptr [4 x i16]* @A_V_1_6, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_1_6_addr"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_V_1_7_addr = getelementptr [4 x i16]* @A_V_1_7, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_1_7_addr"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_V_1_8_addr = getelementptr [4 x i16]* @A_V_1_8, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_1_8_addr"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_V_1_9_addr = getelementptr [4 x i16]* @A_V_1_9, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_1_9_addr"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch14:0  store i16 %tmp_249, i16* %A_V_1_14_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch13:0  store i16 %tmp_249, i16* %A_V_1_13_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch12:0  store i16 %tmp_249, i16* %A_V_1_12_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch11:0  store i16 %tmp_249, i16* %A_V_1_11_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch10:0  store i16 %tmp_249, i16* %A_V_1_10_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch9:0  store i16 %tmp_249, i16* %A_V_1_9_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch8:0  store i16 %tmp_249, i16* %A_V_1_8_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch7:0  store i16 %tmp_249, i16* %A_V_1_7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch6:0  store i16 %tmp_249, i16* %A_V_1_6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch5:0  store i16 %tmp_249, i16* %A_V_1_5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch4:0  store i16 %tmp_249, i16* %A_V_1_4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch3:0  store i16 %tmp_249, i16* %A_V_1_3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch2:0  store i16 %tmp_249, i16* %A_V_1_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch1:0  store i16 %tmp_249, i16* %A_V_1_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch0:0  store i16 %tmp_249, i16* %A_V_1_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="arrayNo_cast" val="!0"/>
<literal name="arrayNo_cast" val="!1"/>
<literal name="arrayNo_cast" val="!2"/>
<literal name="arrayNo_cast" val="!3"/>
<literal name="arrayNo_cast" val="!4"/>
<literal name="arrayNo_cast" val="!5"/>
<literal name="arrayNo_cast" val="!6"/>
<literal name="arrayNo_cast" val="!7"/>
<literal name="arrayNo_cast" val="!8"/>
<literal name="arrayNo_cast" val="!9"/>
<literal name="arrayNo_cast" val="!10"/>
<literal name="arrayNo_cast" val="!11"/>
<literal name="arrayNo_cast" val="!12"/>
<literal name="arrayNo_cast" val="!13"/>
<literal name="arrayNo_cast" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch15:0  store i16 %tmp_249, i16* %A_V_1_15_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader.critedge:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader.critedge:1  %tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.critedge:2  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="224" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="34" op_0_bw="34" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten6 = phi i34 [ 0, %.preheader.preheader.critedge ], [ %indvar_flatten_next7, %ifFalse ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %ib = phi i32 [ 0, %.preheader.preheader.critedge ], [ %tmp_142_mid2_v, %ifFalse ]

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %p_2 = phi i32 [ 0, %.preheader.preheader.critedge ], [ %sum_V_s, %ifFalse ]

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:3  %ic = phi i3 [ 0, %.preheader.preheader.critedge ], [ %ic_4, %ifFalse ]

]]></Node>
<StgValue><ssdm name="ic"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
:4  %exitcond_flatten8 = icmp eq i34 %indvar_flatten6, %tmp_138

]]></Node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %indvar_flatten_next7 = add i34 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_flatten8, label %.critedge, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:0  %ib_4 = add nsw i32 1, %ib

]]></Node>
<StgValue><ssdm name="ib_4"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:2  %exitcond10 = icmp eq i3 %ic, -4

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:4  %ic_mid2 = select i1 %exitcond10, i3 0, i3 %ic

]]></Node>
<StgValue><ssdm name="ic_mid2"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:5  %tmp_142_mid2_v = select i1 %exitcond10, i32 %ib_4, i32 %ib

]]></Node>
<StgValue><ssdm name="tmp_142_mid2_v"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="32">
<![CDATA[
.reset:6  %tmp_252 = trunc i32 %tmp_142_mid2_v to i5

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.reset:7  %tmp_154_cast = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_252, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_154_cast"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="3">
<![CDATA[
.reset:12  %ic4_cast = zext i3 %ic_mid2 to i7

]]></Node>
<StgValue><ssdm name="ic4_cast"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:29  %tmp_144 = add i7 %tmp_154_cast, %ic4_cast

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="7">
<![CDATA[
.reset:30  %tmp_155_cast = sext i7 %tmp_144 to i64

]]></Node>
<StgValue><ssdm name="tmp_155_cast"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:32  %B_V_1_1_addr_2 = getelementptr [40 x i16]* @B_V_1_1, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="B_V_1_1_addr_2"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:34  %B_V_1_11_addr_2 = getelementptr [40 x i16]* @B_V_1_11, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="B_V_1_11_addr_2"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:40  %B_V_1_3_addr_2 = getelementptr [40 x i16]* @B_V_1_3, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="B_V_1_3_addr_2"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:46  %B_V_1_9_addr_2 = getelementptr [40 x i16]* @B_V_1_9, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="B_V_1_9_addr_2"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="6">
<![CDATA[
.reset:54  %B_V_1_1_load = load i16* %B_V_1_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_1_load"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="6">
<![CDATA[
.reset:64  %B_V_1_3_load = load i16* %B_V_1_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_3_load"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="6">
<![CDATA[
.reset:94  %B_V_1_9_load = load i16* %B_V_1_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_9_load"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="6">
<![CDATA[
.reset:104  %B_V_1_11_load = load i16* %B_V_1_11_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_11_load"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:144  %ic_4 = add i3 1, %ic_mid2

]]></Node>
<StgValue><ssdm name="ic_4"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="3">
<![CDATA[
.reset:11  %ic4 = zext i3 %ic_mid2 to i64

]]></Node>
<StgValue><ssdm name="ic4"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:14  %A_V_1_1_addr_2 = getelementptr [4 x i16]* @A_V_1_1, i64 0, i64 %ic4

]]></Node>
<StgValue><ssdm name="A_V_1_1_addr_2"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:16  %A_V_1_11_addr_2 = getelementptr [4 x i16]* @A_V_1_11, i64 0, i64 %ic4

]]></Node>
<StgValue><ssdm name="A_V_1_11_addr_2"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:22  %A_V_1_3_addr_2 = getelementptr [4 x i16]* @A_V_1_3, i64 0, i64 %ic4

]]></Node>
<StgValue><ssdm name="A_V_1_3_addr_2"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:28  %A_V_1_9_addr_2 = getelementptr [4 x i16]* @A_V_1_9, i64 0, i64 %ic4

]]></Node>
<StgValue><ssdm name="A_V_1_9_addr_2"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:31  %B_V_1_0_addr_2 = getelementptr [40 x i16]* @B_V_1_0, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="B_V_1_0_addr_2"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:33  %B_V_1_10_addr_2 = getelementptr [40 x i16]* @B_V_1_10, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="B_V_1_10_addr_2"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:36  %B_V_1_13_addr_2 = getelementptr [40 x i16]* @B_V_1_13, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="B_V_1_13_addr_2"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:38  %B_V_1_15_addr_2 = getelementptr [40 x i16]* @B_V_1_15, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="B_V_1_15_addr_2"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:39  %B_V_1_2_addr_2 = getelementptr [40 x i16]* @B_V_1_2, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="B_V_1_2_addr_2"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:42  %B_V_1_5_addr_2 = getelementptr [40 x i16]* @B_V_1_5, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="B_V_1_5_addr_2"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:44  %B_V_1_7_addr_2 = getelementptr [40 x i16]* @B_V_1_7, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="B_V_1_7_addr_2"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:45  %B_V_1_8_addr_2 = getelementptr [40 x i16]* @B_V_1_8, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="B_V_1_8_addr_2"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="6">
<![CDATA[
.reset:49  %B_V_1_0_load = load i16* %B_V_1_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_0_load"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="2">
<![CDATA[
.reset:52  %A_V_1_1_load = load i16* %A_V_1_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_1_load"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="6">
<![CDATA[
.reset:54  %B_V_1_1_load = load i16* %B_V_1_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_1_load"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="6">
<![CDATA[
.reset:59  %B_V_1_2_load = load i16* %B_V_1_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_2_load"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="2">
<![CDATA[
.reset:62  %A_V_1_3_load = load i16* %A_V_1_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_3_load"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="6">
<![CDATA[
.reset:64  %B_V_1_3_load = load i16* %B_V_1_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_3_load"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="6">
<![CDATA[
.reset:74  %B_V_1_5_load = load i16* %B_V_1_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_5_load"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="6">
<![CDATA[
.reset:84  %B_V_1_7_load = load i16* %B_V_1_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_7_load"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="6">
<![CDATA[
.reset:89  %B_V_1_8_load = load i16* %B_V_1_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_8_load"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="2">
<![CDATA[
.reset:92  %A_V_1_9_load = load i16* %A_V_1_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_9_load"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="6">
<![CDATA[
.reset:94  %B_V_1_9_load = load i16* %B_V_1_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_9_load"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="6">
<![CDATA[
.reset:99  %B_V_1_10_load = load i16* %B_V_1_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_10_load"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="2">
<![CDATA[
.reset:102  %A_V_1_11_load = load i16* %A_V_1_11_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_11_load"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="6">
<![CDATA[
.reset:104  %B_V_1_11_load = load i16* %B_V_1_11_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_11_load"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="6">
<![CDATA[
.reset:114  %B_V_1_13_load = load i16* %B_V_1_13_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_13_load"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="6">
<![CDATA[
.reset:124  %B_V_1_15_load = load i16* %B_V_1_15_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_15_load"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:145  %ifzero = icmp eq i3 %ic_4, -4

]]></Node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:146  br i1 %ifzero, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="281" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:13  %A_V_1_0_addr_2 = getelementptr [4 x i16]* @A_V_1_0, i64 0, i64 %ic4

]]></Node>
<StgValue><ssdm name="A_V_1_0_addr_2"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:15  %A_V_1_10_addr_2 = getelementptr [4 x i16]* @A_V_1_10, i64 0, i64 %ic4

]]></Node>
<StgValue><ssdm name="A_V_1_10_addr_2"/></StgValue>
</operation>

<operation id="283" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:17  %A_V_1_12_addr_2 = getelementptr [4 x i16]* @A_V_1_12, i64 0, i64 %ic4

]]></Node>
<StgValue><ssdm name="A_V_1_12_addr_2"/></StgValue>
</operation>

<operation id="284" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:18  %A_V_1_13_addr_2 = getelementptr [4 x i16]* @A_V_1_13, i64 0, i64 %ic4

]]></Node>
<StgValue><ssdm name="A_V_1_13_addr_2"/></StgValue>
</operation>

<operation id="285" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:19  %A_V_1_14_addr_2 = getelementptr [4 x i16]* @A_V_1_14, i64 0, i64 %ic4

]]></Node>
<StgValue><ssdm name="A_V_1_14_addr_2"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:20  %A_V_1_15_addr_2 = getelementptr [4 x i16]* @A_V_1_15, i64 0, i64 %ic4

]]></Node>
<StgValue><ssdm name="A_V_1_15_addr_2"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:21  %A_V_1_2_addr_2 = getelementptr [4 x i16]* @A_V_1_2, i64 0, i64 %ic4

]]></Node>
<StgValue><ssdm name="A_V_1_2_addr_2"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:23  %A_V_1_4_addr_2 = getelementptr [4 x i16]* @A_V_1_4, i64 0, i64 %ic4

]]></Node>
<StgValue><ssdm name="A_V_1_4_addr_2"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:24  %A_V_1_5_addr_2 = getelementptr [4 x i16]* @A_V_1_5, i64 0, i64 %ic4

]]></Node>
<StgValue><ssdm name="A_V_1_5_addr_2"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:25  %A_V_1_6_addr_2 = getelementptr [4 x i16]* @A_V_1_6, i64 0, i64 %ic4

]]></Node>
<StgValue><ssdm name="A_V_1_6_addr_2"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:26  %A_V_1_7_addr_2 = getelementptr [4 x i16]* @A_V_1_7, i64 0, i64 %ic4

]]></Node>
<StgValue><ssdm name="A_V_1_7_addr_2"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:27  %A_V_1_8_addr_2 = getelementptr [4 x i16]* @A_V_1_8, i64 0, i64 %ic4

]]></Node>
<StgValue><ssdm name="A_V_1_8_addr_2"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:35  %B_V_1_12_addr_2 = getelementptr [40 x i16]* @B_V_1_12, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="B_V_1_12_addr_2"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:37  %B_V_1_14_addr_2 = getelementptr [40 x i16]* @B_V_1_14, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="B_V_1_14_addr_2"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:41  %B_V_1_4_addr_2 = getelementptr [40 x i16]* @B_V_1_4, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="B_V_1_4_addr_2"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:43  %B_V_1_6_addr_2 = getelementptr [40 x i16]* @B_V_1_6, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="B_V_1_6_addr_2"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="2">
<![CDATA[
.reset:47  %A_V_1_0_load = load i16* %A_V_1_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_0_load"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="6">
<![CDATA[
.reset:49  %B_V_1_0_load = load i16* %B_V_1_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_0_load"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="2">
<![CDATA[
.reset:52  %A_V_1_1_load = load i16* %A_V_1_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_1_load"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="16">
<![CDATA[
.reset:53  %lhs_V_1 = sext i16 %A_V_1_1_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="16">
<![CDATA[
.reset:55  %rhs_V_1 = sext i16 %B_V_1_1_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:56  %ret_V_1 = mul nsw i32 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="2">
<![CDATA[
.reset:57  %A_V_1_2_load = load i16* %A_V_1_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="6">
<![CDATA[
.reset:59  %B_V_1_2_load = load i16* %B_V_1_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_2_load"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="2">
<![CDATA[
.reset:62  %A_V_1_3_load = load i16* %A_V_1_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_3_load"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="16">
<![CDATA[
.reset:63  %lhs_V_3 = sext i16 %A_V_1_3_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="16">
<![CDATA[
.reset:65  %rhs_V_3 = sext i16 %B_V_1_3_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:66  %ret_V_3 = mul nsw i32 %lhs_V_3, %rhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="2">
<![CDATA[
.reset:67  %A_V_1_4_load = load i16* %A_V_1_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_4_load"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="6">
<![CDATA[
.reset:69  %B_V_1_4_load = load i16* %B_V_1_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_4_load"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="2">
<![CDATA[
.reset:72  %A_V_1_5_load = load i16* %A_V_1_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_5_load"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="6">
<![CDATA[
.reset:74  %B_V_1_5_load = load i16* %B_V_1_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_5_load"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="2">
<![CDATA[
.reset:77  %A_V_1_6_load = load i16* %A_V_1_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_6_load"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="6">
<![CDATA[
.reset:79  %B_V_1_6_load = load i16* %B_V_1_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_6_load"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="2">
<![CDATA[
.reset:82  %A_V_1_7_load = load i16* %A_V_1_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_7_load"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="6">
<![CDATA[
.reset:84  %B_V_1_7_load = load i16* %B_V_1_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_7_load"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="2">
<![CDATA[
.reset:87  %A_V_1_8_load = load i16* %A_V_1_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_8_load"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="6">
<![CDATA[
.reset:89  %B_V_1_8_load = load i16* %B_V_1_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_8_load"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="2">
<![CDATA[
.reset:92  %A_V_1_9_load = load i16* %A_V_1_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_9_load"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="16">
<![CDATA[
.reset:93  %lhs_V_9 = sext i16 %A_V_1_9_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_9"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="16">
<![CDATA[
.reset:95  %rhs_V_9 = sext i16 %B_V_1_9_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_9"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:96  %ret_V_9 = mul nsw i32 %lhs_V_9, %rhs_V_9

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="323" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="2">
<![CDATA[
.reset:97  %A_V_1_10_load = load i16* %A_V_1_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_10_load"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="6">
<![CDATA[
.reset:99  %B_V_1_10_load = load i16* %B_V_1_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_10_load"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="2">
<![CDATA[
.reset:102  %A_V_1_11_load = load i16* %A_V_1_11_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_11_load"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="16">
<![CDATA[
.reset:103  %lhs_V_11 = sext i16 %A_V_1_11_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_11"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="16">
<![CDATA[
.reset:105  %rhs_V_11 = sext i16 %B_V_1_11_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_11"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:106  %ret_V_11 = mul nsw i32 %lhs_V_11, %rhs_V_11

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="2">
<![CDATA[
.reset:107  %A_V_1_12_load = load i16* %A_V_1_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_12_load"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="6">
<![CDATA[
.reset:109  %B_V_1_12_load = load i16* %B_V_1_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_12_load"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="2">
<![CDATA[
.reset:112  %A_V_1_13_load = load i16* %A_V_1_13_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_13_load"/></StgValue>
</operation>

<operation id="332" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="6">
<![CDATA[
.reset:114  %B_V_1_13_load = load i16* %B_V_1_13_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_13_load"/></StgValue>
</operation>

<operation id="333" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="2">
<![CDATA[
.reset:117  %A_V_1_14_load = load i16* %A_V_1_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_14_load"/></StgValue>
</operation>

<operation id="334" st_id="21" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="6">
<![CDATA[
.reset:119  %B_V_1_14_load = load i16* %B_V_1_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_14_load"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="2">
<![CDATA[
.reset:122  %A_V_1_15_load = load i16* %A_V_1_15_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_15_load"/></StgValue>
</operation>

<operation id="336" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="6">
<![CDATA[
.reset:124  %B_V_1_15_load = load i16* %B_V_1_15_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_15_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="337" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="2">
<![CDATA[
.reset:47  %A_V_1_0_load = load i16* %A_V_1_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_0_load"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="16">
<![CDATA[
.reset:48  %lhs_V = sext i16 %A_V_1_0_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="16">
<![CDATA[
.reset:50  %rhs_V = sext i16 %B_V_1_0_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:51  %ret_V = mul nsw i32 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="341" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="2">
<![CDATA[
.reset:57  %A_V_1_2_load = load i16* %A_V_1_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load"/></StgValue>
</operation>

<operation id="342" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="16">
<![CDATA[
.reset:58  %lhs_V_2 = sext i16 %A_V_1_2_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="343" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="16">
<![CDATA[
.reset:60  %rhs_V_2 = sext i16 %B_V_1_2_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="344" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:61  %ret_V_2 = mul nsw i32 %lhs_V_2, %rhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="2">
<![CDATA[
.reset:67  %A_V_1_4_load = load i16* %A_V_1_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_4_load"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="6">
<![CDATA[
.reset:69  %B_V_1_4_load = load i16* %B_V_1_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_4_load"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="2">
<![CDATA[
.reset:72  %A_V_1_5_load = load i16* %A_V_1_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_5_load"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="16">
<![CDATA[
.reset:73  %lhs_V_5 = sext i16 %A_V_1_5_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="16">
<![CDATA[
.reset:75  %rhs_V_5 = sext i16 %B_V_1_5_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:76  %ret_V_5 = mul nsw i32 %lhs_V_5, %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="2">
<![CDATA[
.reset:77  %A_V_1_6_load = load i16* %A_V_1_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_6_load"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="6">
<![CDATA[
.reset:79  %B_V_1_6_load = load i16* %B_V_1_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_6_load"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="2">
<![CDATA[
.reset:82  %A_V_1_7_load = load i16* %A_V_1_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_7_load"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="16">
<![CDATA[
.reset:83  %lhs_V_7 = sext i16 %A_V_1_7_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="16">
<![CDATA[
.reset:85  %rhs_V_7 = sext i16 %B_V_1_7_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:86  %ret_V_7 = mul nsw i32 %lhs_V_7, %rhs_V_7

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="2">
<![CDATA[
.reset:87  %A_V_1_8_load = load i16* %A_V_1_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_8_load"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="16">
<![CDATA[
.reset:88  %lhs_V_8 = sext i16 %A_V_1_8_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="16">
<![CDATA[
.reset:90  %rhs_V_8 = sext i16 %B_V_1_8_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:91  %ret_V_8 = mul nsw i32 %lhs_V_8, %rhs_V_8

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="2">
<![CDATA[
.reset:97  %A_V_1_10_load = load i16* %A_V_1_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_10_load"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="16">
<![CDATA[
.reset:98  %lhs_V_10 = sext i16 %A_V_1_10_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_10"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="16">
<![CDATA[
.reset:100  %rhs_V_10 = sext i16 %B_V_1_10_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_10"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:101  %ret_V_10 = mul nsw i32 %lhs_V_10, %rhs_V_10

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="2">
<![CDATA[
.reset:107  %A_V_1_12_load = load i16* %A_V_1_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_12_load"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="6">
<![CDATA[
.reset:109  %B_V_1_12_load = load i16* %B_V_1_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_12_load"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="2">
<![CDATA[
.reset:112  %A_V_1_13_load = load i16* %A_V_1_13_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_13_load"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="16">
<![CDATA[
.reset:113  %lhs_V_13 = sext i16 %A_V_1_13_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_13"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="16">
<![CDATA[
.reset:115  %rhs_V_13 = sext i16 %B_V_1_13_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_13"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:116  %ret_V_13 = mul nsw i32 %lhs_V_13, %rhs_V_13

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="2">
<![CDATA[
.reset:117  %A_V_1_14_load = load i16* %A_V_1_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_14_load"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="6">
<![CDATA[
.reset:119  %B_V_1_14_load = load i16* %B_V_1_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_14_load"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="2">
<![CDATA[
.reset:122  %A_V_1_15_load = load i16* %A_V_1_15_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_15_load"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="16">
<![CDATA[
.reset:123  %lhs_V_15 = sext i16 %A_V_1_15_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_15"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="16">
<![CDATA[
.reset:125  %rhs_V_15 = sext i16 %B_V_1_15_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_15"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:126  %ret_V_15 = mul nsw i32 %lhs_V_15, %rhs_V_15

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:127  %tmp4 = add i32 %ret_V_1, %ret_V

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:128  %tmp5 = add i32 %ret_V_3, %ret_V_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:134  %tmp11 = add i32 %ret_V_9, %ret_V_8

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:135  %tmp12 = add i32 %ret_V_11, %ret_V_10

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="381" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="16">
<![CDATA[
.reset:68  %lhs_V_4 = sext i16 %A_V_1_4_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="382" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="16">
<![CDATA[
.reset:70  %rhs_V_4 = sext i16 %B_V_1_4_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="383" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:71  %ret_V_4 = mul nsw i32 %lhs_V_4, %rhs_V_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="384" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="16">
<![CDATA[
.reset:78  %lhs_V_6 = sext i16 %A_V_1_6_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="385" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="16">
<![CDATA[
.reset:80  %rhs_V_6 = sext i16 %B_V_1_6_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="386" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:81  %ret_V_6 = mul nsw i32 %lhs_V_6, %rhs_V_6

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="387" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="16">
<![CDATA[
.reset:108  %lhs_V_12 = sext i16 %A_V_1_12_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_12"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="16">
<![CDATA[
.reset:110  %rhs_V_12 = sext i16 %B_V_1_12_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_12"/></StgValue>
</operation>

<operation id="389" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:111  %ret_V_12 = mul nsw i32 %lhs_V_12, %rhs_V_12

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="390" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="16">
<![CDATA[
.reset:118  %lhs_V_14 = sext i16 %A_V_1_14_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_14"/></StgValue>
</operation>

<operation id="391" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="16">
<![CDATA[
.reset:120  %rhs_V_14 = sext i16 %B_V_1_14_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_14"/></StgValue>
</operation>

<operation id="392" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:121  %ret_V_14 = mul nsw i32 %lhs_V_14, %rhs_V_14

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="393" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:129  %tmp3 = add i32 %tmp4, %tmp5

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="394" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:130  %tmp7 = add i32 %ret_V_5, %ret_V_4

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="395" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:131  %tmp8 = add i32 %ret_V_7, %ret_V_6

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="396" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:132  %tmp6 = add i32 %tmp7, %tmp8

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="397" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:133  %tmp2 = add i32 %tmp3, %tmp6

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="398" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:136  %tmp10 = add i32 %tmp11, %tmp12

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="399" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:137  %tmp14 = add i32 %ret_V_13, %ret_V_12

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="400" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:138  %tmp15 = add i32 %ret_V_15, %ret_V_14

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:139  %tmp13 = add i32 %tmp14, %tmp15

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="402" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:140  %tmp9 = add i32 %tmp10, %tmp13

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="403" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L2_L3_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:3  %p_2_mid2 = select i1 %exitcond10, i32 0, i32 %p_2

]]></Node>
<StgValue><ssdm name="p_2_mid2"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:8  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:9  %tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:141  %tmp_28 = add nsw i32 %tmp2, %tmp9

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:142  %sum_V_s = add nsw i32 %tmp_28, %p_2_mid2

]]></Node>
<StgValue><ssdm name="sum_V_s"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:143  %empty_148 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str20, i32 %tmp_92)

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:1  %p_neg = sub i32 0, %sum_V_s

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="412" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:2  %tmp_145 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %p_neg, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="413" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ifTrue:0  %tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sum_V_s, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="414" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="18" op_0_bw="17">
<![CDATA[
ifTrue:3  %p_lshr_cast = zext i17 %tmp_145 to i18

]]></Node>
<StgValue><ssdm name="p_lshr_cast"/></StgValue>
</operation>

<operation id="415" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
ifTrue:4  %p_neg_t = sub i18 0, %p_lshr_cast

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="416" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:5  %tmp_146 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %sum_V_s, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="417" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="18" op_0_bw="17">
<![CDATA[
ifTrue:6  %p_lshr_f_cast = zext i17 %tmp_146 to i18

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="418" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
ifTrue:7  %output_data = select i1 %tmp_253, i18 %p_neg_t, i18 %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="output_data"/></StgValue>
</operation>

<operation id="419" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="18">
<![CDATA[
ifTrue:8  %tmp_V_324 = sext i18 %output_data to i32

]]></Node>
<StgValue><ssdm name="tmp_V_324"/></StgValue>
</operation>

<operation id="420" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ifTrue:9  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_324)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:10  br label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="422" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge:0  %empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str18, i32 %tmp_89)

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="423" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
.critedge:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="424" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_116 = mul i32 %tmp1, %tmp_V_307

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="425" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %tmp_116, i32* @B_ROW_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader321

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="427" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader321:0  %indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %5 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="428" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader321:1  %i = phi i4 [ 0, %0 ], [ %tmp_135_mid2_v, %5 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader321:2  %j = phi i7 [ 0, %0 ], [ %j_10, %5 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="430" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="4">
<![CDATA[
.preheader321:3  %i_cast = zext i4 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader321:4  %tmp_118 = icmp ult i32 %i_cast, %tmp_V_313

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="432" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader321:5  %exitcond_flatten = icmp eq i10 %indvar_flatten, -384

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="433" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader321:6  %indvar_flatten_next = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader321:7  br i1 %exitcond_flatten, label %.loopexit322.loopexit, label %.preheader321.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader321.preheader:0  %i_12 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="436" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader321.preheader:1  %tmp_139 = icmp eq i7 %j, -64

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader321.preheader:2  %j_mid2 = select i1 %tmp_139, i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="4">
<![CDATA[
.preheader321.preheader:3  %i_cast_mid1 = zext i4 %i_12 to i32

]]></Node>
<StgValue><ssdm name="i_cast_mid1"/></StgValue>
</operation>

<operation id="439" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader321.preheader:4  %tmp_135_mid2_v = select i1 %tmp_139, i4 %i_12, i4 %i

]]></Node>
<StgValue><ssdm name="tmp_135_mid2_v"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader321.preheader:5  %tmp_136_mid1 = icmp ult i32 %i_cast_mid1, %tmp_V_313

]]></Node>
<StgValue><ssdm name="tmp_136_mid1"/></StgValue>
</operation>

<operation id="441" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader321.preheader:6  %tmp_136_mid2 = select i1 %tmp_139, i1 %tmp_136_mid1, i1 %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_136_mid2"/></StgValue>
</operation>

<operation id="442" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="7">
<![CDATA[
.preheader321.preheader:7  %j_cast = zext i7 %j_mid2 to i32

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="443" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader321.preheader:8  %tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="444" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader321.preheader:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader321.preheader:10  %tmp_120 = icmp ult i32 %j_cast, %tmp_116

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="446" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader321.preheader:11  %or_cond = and i1 %tmp_120, %tmp_136_mid2

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="447" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader321.preheader:12  br i1 %or_cond, label %1, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %arrayNo11_cast = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %j_mid2, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="arrayNo11_cast"/></StgValue>
</operation>

<operation id="449" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="2" op_0_bw="7">
<![CDATA[
:1  %tmp_248 = trunc i7 %j_mid2 to i2

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="450" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0">
<![CDATA[
:20  switch i5 %arrayNo11_cast, label %branch63 [
    i5 0, label %branch48
    i5 1, label %branch49
    i5 2, label %branch50
    i5 3, label %branch51
    i5 4, label %branch52
    i5 5, label %branch53
    i5 6, label %branch54
    i5 7, label %branch55
    i5 8, label %branch56
    i5 9, label %branch57
    i5 10, label %branch58
    i5 11, label %branch59
    i5 12, label %branch60
    i5 13, label %branch61
    i5 14, label %branch62
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="!0"/>
<literal name="arrayNo11_cast" val="!1"/>
<literal name="arrayNo11_cast" val="!2"/>
<literal name="arrayNo11_cast" val="!3"/>
<literal name="arrayNo11_cast" val="!4"/>
<literal name="arrayNo11_cast" val="!5"/>
<literal name="arrayNo11_cast" val="!6"/>
<literal name="arrayNo11_cast" val="!7"/>
<literal name="arrayNo11_cast" val="!8"/>
<literal name="arrayNo11_cast" val="!9"/>
<literal name="arrayNo11_cast" val="!10"/>
<literal name="arrayNo11_cast" val="!11"/>
<literal name="arrayNo11_cast" val="!12"/>
<literal name="arrayNo11_cast" val="!13"/>
<literal name="arrayNo11_cast" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %arrayNo10_cast = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %j_mid2, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="arrayNo10_cast"/></StgValue>
</operation>

<operation id="468" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="2" op_0_bw="7">
<![CDATA[
:3  %tmp_247 = trunc i7 %j_mid2 to i2

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="469" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0">
<![CDATA[
:22  switch i5 %arrayNo10_cast, label %branch47 [
    i5 0, label %branch32
    i5 1, label %branch33
    i5 2, label %branch34
    i5 3, label %branch35
    i5 4, label %branch36
    i5 5, label %branch37
    i5 6, label %branch38
    i5 7, label %branch39
    i5 8, label %branch40
    i5 9, label %branch41
    i5 10, label %branch42
    i5 11, label %branch43
    i5 12, label %branch44
    i5 13, label %branch45
    i5 14, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="!0"/>
<literal name="arrayNo10_cast" val="!1"/>
<literal name="arrayNo10_cast" val="!2"/>
<literal name="arrayNo10_cast" val="!3"/>
<literal name="arrayNo10_cast" val="!4"/>
<literal name="arrayNo10_cast" val="!5"/>
<literal name="arrayNo10_cast" val="!6"/>
<literal name="arrayNo10_cast" val="!7"/>
<literal name="arrayNo10_cast" val="!8"/>
<literal name="arrayNo10_cast" val="!9"/>
<literal name="arrayNo10_cast" val="!10"/>
<literal name="arrayNo10_cast" val="!11"/>
<literal name="arrayNo10_cast" val="!12"/>
<literal name="arrayNo10_cast" val="!13"/>
<literal name="arrayNo10_cast" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_88)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="487" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %j_10 = add i7 %j_mid2, 1

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="488" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader321

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="489" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:2  %tmp_142 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_135_mid2_v, i2 %tmp_248)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="490" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="6">
<![CDATA[
:3  %tmp_143 = zext i6 %tmp_142 to i64

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="491" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %B_V_1_0_addr_1 = getelementptr [40 x i16]* @B_V_1_0, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="B_V_1_0_addr_1"/></StgValue>
</operation>

<operation id="492" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_V_1_1_addr_1 = getelementptr [40 x i16]* @B_V_1_1, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="B_V_1_1_addr_1"/></StgValue>
</operation>

<operation id="493" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_V_1_10_addr_1 = getelementptr [40 x i16]* @B_V_1_10, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="B_V_1_10_addr_1"/></StgValue>
</operation>

<operation id="494" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_V_1_11_addr_1 = getelementptr [40 x i16]* @B_V_1_11, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="B_V_1_11_addr_1"/></StgValue>
</operation>

<operation id="495" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_V_1_12_addr_1 = getelementptr [40 x i16]* @B_V_1_12, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="B_V_1_12_addr_1"/></StgValue>
</operation>

<operation id="496" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_V_1_13_addr_1 = getelementptr [40 x i16]* @B_V_1_13, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="B_V_1_13_addr_1"/></StgValue>
</operation>

<operation id="497" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %B_V_1_14_addr_1 = getelementptr [40 x i16]* @B_V_1_14, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="B_V_1_14_addr_1"/></StgValue>
</operation>

<operation id="498" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %B_V_1_15_addr_1 = getelementptr [40 x i16]* @B_V_1_15, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="B_V_1_15_addr_1"/></StgValue>
</operation>

<operation id="499" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %B_V_1_2_addr_1 = getelementptr [40 x i16]* @B_V_1_2, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="B_V_1_2_addr_1"/></StgValue>
</operation>

<operation id="500" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %B_V_1_3_addr_1 = getelementptr [40 x i16]* @B_V_1_3, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="B_V_1_3_addr_1"/></StgValue>
</operation>

<operation id="501" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %B_V_1_4_addr_1 = getelementptr [40 x i16]* @B_V_1_4, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="B_V_1_4_addr_1"/></StgValue>
</operation>

<operation id="502" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %B_V_1_5_addr_1 = getelementptr [40 x i16]* @B_V_1_5, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="B_V_1_5_addr_1"/></StgValue>
</operation>

<operation id="503" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %B_V_1_6_addr_1 = getelementptr [40 x i16]* @B_V_1_6, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="B_V_1_6_addr_1"/></StgValue>
</operation>

<operation id="504" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %B_V_1_7_addr_1 = getelementptr [40 x i16]* @B_V_1_7, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="B_V_1_7_addr_1"/></StgValue>
</operation>

<operation id="505" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %B_V_1_8_addr_1 = getelementptr [40 x i16]* @B_V_1_8, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="B_V_1_8_addr_1"/></StgValue>
</operation>

<operation id="506" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %B_V_1_9_addr_1 = getelementptr [40 x i16]* @B_V_1_9, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="B_V_1_9_addr_1"/></StgValue>
</operation>

<operation id="507" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch62:0  store i16 0, i16* %B_V_1_14_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch61:0  store i16 0, i16* %B_V_1_13_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch60:0  store i16 0, i16* %B_V_1_12_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch59:0  store i16 0, i16* %B_V_1_11_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch58:0  store i16 0, i16* %B_V_1_10_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch57:0  store i16 0, i16* %B_V_1_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch56:0  store i16 0, i16* %B_V_1_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch55:0  store i16 0, i16* %B_V_1_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch54:0  store i16 0, i16* %B_V_1_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch53:0  store i16 0, i16* %B_V_1_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch52:0  store i16 0, i16* %B_V_1_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch51:0  store i16 0, i16* %B_V_1_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch50:0  store i16 0, i16* %B_V_1_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch49:0  store i16 0, i16* %B_V_1_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch48:0  store i16 0, i16* %B_V_1_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo11_cast" val="!0"/>
<literal name="arrayNo11_cast" val="!1"/>
<literal name="arrayNo11_cast" val="!2"/>
<literal name="arrayNo11_cast" val="!3"/>
<literal name="arrayNo11_cast" val="!4"/>
<literal name="arrayNo11_cast" val="!5"/>
<literal name="arrayNo11_cast" val="!6"/>
<literal name="arrayNo11_cast" val="!7"/>
<literal name="arrayNo11_cast" val="!8"/>
<literal name="arrayNo11_cast" val="!9"/>
<literal name="arrayNo11_cast" val="!10"/>
<literal name="arrayNo11_cast" val="!11"/>
<literal name="arrayNo11_cast" val="!12"/>
<literal name="arrayNo11_cast" val="!13"/>
<literal name="arrayNo11_cast" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch63:0  store i16 0, i16* %B_V_1_15_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_321 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_321"/></StgValue>
</operation>

<operation id="525" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="32">
<![CDATA[
:1  %tmp_246 = trunc i32 %tmp_V_321 to i16

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="526" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:4  %tmp_140 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_135_mid2_v, i2 %tmp_247)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="527" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="6">
<![CDATA[
:5  %tmp_141 = zext i6 %tmp_140 to i64

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="528" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_V_1_0_addr = getelementptr [40 x i16]* @B_V_1_0, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="B_V_1_0_addr"/></StgValue>
</operation>

<operation id="529" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_V_1_1_addr = getelementptr [40 x i16]* @B_V_1_1, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="B_V_1_1_addr"/></StgValue>
</operation>

<operation id="530" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_V_1_10_addr = getelementptr [40 x i16]* @B_V_1_10, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="B_V_1_10_addr"/></StgValue>
</operation>

<operation id="531" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_V_1_11_addr = getelementptr [40 x i16]* @B_V_1_11, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="B_V_1_11_addr"/></StgValue>
</operation>

<operation id="532" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %B_V_1_12_addr = getelementptr [40 x i16]* @B_V_1_12, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="B_V_1_12_addr"/></StgValue>
</operation>

<operation id="533" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %B_V_1_13_addr = getelementptr [40 x i16]* @B_V_1_13, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="B_V_1_13_addr"/></StgValue>
</operation>

<operation id="534" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %B_V_1_14_addr = getelementptr [40 x i16]* @B_V_1_14, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="B_V_1_14_addr"/></StgValue>
</operation>

<operation id="535" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %B_V_1_15_addr = getelementptr [40 x i16]* @B_V_1_15, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="B_V_1_15_addr"/></StgValue>
</operation>

<operation id="536" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %B_V_1_2_addr = getelementptr [40 x i16]* @B_V_1_2, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="B_V_1_2_addr"/></StgValue>
</operation>

<operation id="537" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %B_V_1_3_addr = getelementptr [40 x i16]* @B_V_1_3, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="B_V_1_3_addr"/></StgValue>
</operation>

<operation id="538" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %B_V_1_4_addr = getelementptr [40 x i16]* @B_V_1_4, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="B_V_1_4_addr"/></StgValue>
</operation>

<operation id="539" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %B_V_1_5_addr = getelementptr [40 x i16]* @B_V_1_5, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="B_V_1_5_addr"/></StgValue>
</operation>

<operation id="540" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %B_V_1_6_addr = getelementptr [40 x i16]* @B_V_1_6, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="B_V_1_6_addr"/></StgValue>
</operation>

<operation id="541" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %B_V_1_7_addr = getelementptr [40 x i16]* @B_V_1_7, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="B_V_1_7_addr"/></StgValue>
</operation>

<operation id="542" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %B_V_1_8_addr = getelementptr [40 x i16]* @B_V_1_8, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="B_V_1_8_addr"/></StgValue>
</operation>

<operation id="543" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %B_V_1_9_addr = getelementptr [40 x i16]* @B_V_1_9, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="B_V_1_9_addr"/></StgValue>
</operation>

<operation id="544" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch46:0  store i16 %tmp_246, i16* %B_V_1_14_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch45:0  store i16 %tmp_246, i16* %B_V_1_13_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch44:0  store i16 %tmp_246, i16* %B_V_1_12_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch43:0  store i16 %tmp_246, i16* %B_V_1_11_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch42:0  store i16 %tmp_246, i16* %B_V_1_10_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch41:0  store i16 %tmp_246, i16* %B_V_1_9_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch40:0  store i16 %tmp_246, i16* %B_V_1_8_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch39:0  store i16 %tmp_246, i16* %B_V_1_7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch38:0  store i16 %tmp_246, i16* %B_V_1_6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch37:0  store i16 %tmp_246, i16* %B_V_1_5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch36:0  store i16 %tmp_246, i16* %B_V_1_4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch35:0  store i16 %tmp_246, i16* %B_V_1_3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch34:0  store i16 %tmp_246, i16* %B_V_1_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch33:0  store i16 %tmp_246, i16* %B_V_1_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch32:0  store i16 %tmp_246, i16* %B_V_1_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo10_cast" val="!0"/>
<literal name="arrayNo10_cast" val="!1"/>
<literal name="arrayNo10_cast" val="!2"/>
<literal name="arrayNo10_cast" val="!3"/>
<literal name="arrayNo10_cast" val="!4"/>
<literal name="arrayNo10_cast" val="!5"/>
<literal name="arrayNo10_cast" val="!6"/>
<literal name="arrayNo10_cast" val="!7"/>
<literal name="arrayNo10_cast" val="!8"/>
<literal name="arrayNo10_cast" val="!9"/>
<literal name="arrayNo10_cast" val="!10"/>
<literal name="arrayNo10_cast" val="!11"/>
<literal name="arrayNo10_cast" val="!12"/>
<literal name="arrayNo10_cast" val="!13"/>
<literal name="arrayNo10_cast" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch47:0  store i16 %tmp_246, i16* %B_V_1_15_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_321)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="562" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
.loopexit322.loopexit:0  br label %.loopexit322

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
