<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:114:34:114:49:@W:CD434:@XP_MSG">rcb.vhd(114)</a><!@TM:0> | Signal pxcache_pixopin in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:114:58:114:68:@W:CD434:@XP_MSG">rcb.vhd(114)</a><!@TM:0> | Signal dbb_busreg.startcmd in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:76:8:76:18:@W:CL169:@XP_MSG">rcb.vhd(76)</a><!@TM:0> | Pruning register dbb_busReg.startcmd  </font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:0> | All reachable assignments to one_vector(0) assign '1'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:0> | All reachable assignments to one_vector(1) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:0> | All reachable assignments to one_vector(2) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:0> | All reachable assignments to one_vector(3) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:0> | All reachable assignments to one_vector(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:0> | All reachable assignments to one_vector(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:0> | All reachable assignments to one_vector(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:0> | All reachable assignments to one_vector(7) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:86:19:86:33:@W:CL189:@XP_MSG">rcb.vhd(86)</a><!@TM:0> | Register bit curr_vram_word(0) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:86:19:86:33:@W:CL189:@XP_MSG">rcb.vhd(86)</a><!@TM:0> | Register bit curr_vram_word(1) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:86:19:86:33:@W:CL189:@XP_MSG">rcb.vhd(86)</a><!@TM:0> | Register bit curr_vram_word(2) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:86:19:86:33:@W:CL189:@XP_MSG">rcb.vhd(86)</a><!@TM:0> | Register bit curr_vram_word(3) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:86:19:86:33:@W:CL189:@XP_MSG">rcb.vhd(86)</a><!@TM:0> | Register bit curr_vram_word(4) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:86:19:86:33:@W:CL189:@XP_MSG">rcb.vhd(86)</a><!@TM:0> | Register bit curr_vram_word(5) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:86:19:86:33:@W:CL189:@XP_MSG">rcb.vhd(86)</a><!@TM:0> | Register bit curr_vram_word(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:86:19:86:33:@W:CL189:@XP_MSG">rcb.vhd(86)</a><!@TM:0> | Register bit curr_vram_word(7) is always 0, optimizing ...</font>


</pre></samp></body></html>
