Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: mips_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips_top"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-fbg676

---- Source Options
Top Module Name                    : mips_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\study\ise\Arch_3_2\RegisterFile.v" into library work
Parsing module <RegisterFile>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\ControlUnit.v" into library work
Parsing verilog file "Constants.vh" included at line 21.
Parsing module <ControlUnit>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\Alu.v" into library work
Parsing verilog file "Constants.vh" included at line 21.
Parsing module <Alu>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\WbStage.v" into library work
Parsing module <WbStage>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\pc.v" into library work
Parsing module <Pc>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\MemWbRegisters.v" into library work
Parsing module <MemWbRegisters>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\IfStage.v" into library work
Parsing module <IfStage>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\IfIdRegisters.v" into library work
Parsing module <IfIdRegisters>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\IdStage.v" into library work
Parsing module <IdStage>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\IdExRegisters.v" into library work
Parsing module <IdExRegisters>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\ExStage.v" into library work
Parsing module <ExStage>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\ExMemRegisters.v" into library work
Parsing module <ExMemRegisters>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\parallel2serial.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <parallel2serial>.
Parsing verilog file "function.vh" included at line 20.
Analyzing Verilog file "D:\study\ise\Arch_3_2\MipsCore.v" into library work
Parsing module <MipsCore>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\ipcore_dir\INST_ROM.v" into library work
Parsing module <INST_ROM>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\ipcore_dir\DATA_RAM.v" into library work
Parsing module <DATA_RAM>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\vga_debug.v" into library work
Parsing module <vga_debug>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\vga.v" into library work
Parsing module <vga>.
WARNING:HDLCompiler:751 - "D:\study\ise\Arch_3_2\vga.v" Line 11: Redeclaration of ansi port h_count is not allowed
WARNING:HDLCompiler:751 - "D:\study\ise\Arch_3_2\vga.v" Line 22: Redeclaration of ansi port v_count is not allowed
Analyzing Verilog file "D:\study\ise\Arch_3_2\my_clk_gen.v" into library work
Parsing module <my_clk_gen>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\mips.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <mips>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\display.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <display>.
Parsing verilog file "function.vh" included at line 27.
Analyzing Verilog file "D:\study\ise\Arch_3_2\clk_diff.v" into library work
Parsing module <clk_diff>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\btn_scan.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <btn_scan>.
Parsing verilog file "function.vh" included at line 17.
Analyzing Verilog file "D:\study\ise\Arch_3_2\mips_top.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <mips_top>.
Analyzing Verilog file "D:\study\ise\Arch_3_2\alu.vf" into library work
Parsing module <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\study\ise\Arch_3_2\mips_top.v" Line 85: Port led_clr_n is not connected to this instance

Elaborating module <mips_top>.

Elaborating module <clk_diff>.

Elaborating module <IBUFGDS(DIFF_TERM="FALSE",IBUF_LOW_PWR="TRUE",IOSTANDARD="DEFAULT")>.

Elaborating module <my_clk_gen>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=5.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=10.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=20,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=40,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_USE_FINE_PS="FALSE",CLKOUT3_DIVIDE=100,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_USE_FINE_PS="FALSE",CLKIN1_PERIOD=5.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\my_clk_gen.v" Line 134: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\my_clk_gen.v" Line 136: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\my_clk_gen.v" Line 138: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\my_clk_gen.v" Line 140: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\my_clk_gen.v" Line 142: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\my_clk_gen.v" Line 143: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\my_clk_gen.v" Line 144: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\my_clk_gen.v" Line 145: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\my_clk_gen.v" Line 157: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\my_clk_gen.v" Line 158: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\my_clk_gen.v" Line 164: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\my_clk_gen.v" Line 166: Assignment to locked_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\my_clk_gen.v" Line 167: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\my_clk_gen.v" Line 168: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <btn_scan(CLK_FREQ=25)>.

Elaborating module <display>.

Elaborating module <parallel2serial(P_CLK_FREQ=25,S_CLK_FREQ=20,DATA_BITS=16,CODE_ENDIAN=1)>.

Elaborating module <parallel2serial(P_CLK_FREQ=25,S_CLK_FREQ=20,DATA_BITS=64,CODE_ENDIAN=1)>.

Elaborating module <mips>.

Elaborating module <MipsCore>.
WARNING:HDLCompiler:413 - "D:\study\ise\Arch_3_2\MipsCore.v" Line 135: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\study\ise\Arch_3_2\MipsCore.v" Line 136: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\MipsCore.v" Line 136: Assignment to A ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\study\ise\Arch_3_2\MipsCore.v" Line 137: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\MipsCore.v" Line 137: Assignment to B ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\study\ise\Arch_3_2\MipsCore.v" Line 138: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\study\ise\Arch_3_2\MipsCore.v" Line 139: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\MipsCore.v" Line 140: Assignment to FINAL_PC ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\MipsCore.v" Line 152: Assignment to debug_step_prev ignored, since the identifier is never used

Elaborating module <Pc>.

Elaborating module <IfStage>.

Elaborating module <IfIdRegisters>.

Elaborating module <IdStage>.

Elaborating module <ControlUnit>.

Elaborating module <RegisterFile>.
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\MipsCore.v" Line 344: Assignment to debug_id_shouldForwardRegisterRs ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\MipsCore.v" Line 345: Assignment to debug_id_shouldForwardRegisterRt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\MipsCore.v" Line 346: Assignment to debug_id_registers ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\study\ise\Arch_3_2\MipsCore.v" Line 348: Size mismatch in connection of port <debug_addr>. Formal port size is 5-bit while actual signal size is 7-bit.

Elaborating module <IdExRegisters>.

Elaborating module <ExStage>.

Elaborating module <Alu>.

Elaborating module <ExMemRegisters>.
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\MipsCore.v" Line 437: Assignment to mem_shouldWriteMemory ignored, since the identifier is never used

Elaborating module <MemWbRegisters>.

Elaborating module <WbStage>.
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\mips.v" Line 39: Assignment to inst_ren ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\mips.v" Line 42: Assignment to mem_ren ignored, since the identifier is never used

Elaborating module <INST_ROM>.
WARNING:HDLCompiler:1499 - "D:\study\ise\Arch_3_2\ipcore_dir\INST_ROM.v" Line 39: Empty module <INST_ROM> remains a black box.

Elaborating module <DATA_RAM>.
WARNING:HDLCompiler:1499 - "D:\study\ise\Arch_3_2\ipcore_dir\DATA_RAM.v" Line 39: Empty module <DATA_RAM> remains a black box.

Elaborating module <vga>.
WARNING:HDLCompiler:189 - "D:\study\ise\Arch_3_2\mips_top.v" Line 140: Size mismatch in connection of port <rst>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "D:\study\ise\Arch_3_2\mips_top.v" Line 144: Assignment to vga_rdn ignored, since the identifier is never used

Elaborating module <vga_debug>.
WARNING:HDLCompiler:1499 - "D:\study\ise\Arch_3_2\vga_debug.v" Line 21: Empty module <vga_debug> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips_top>.
    Related source file is "D:\study\ise\Arch_3_2\mips_top.v".
INFO:Xst:3210 - "D:\study\ise\Arch_3_2\mips_top.v" line 36: Output port <CLK_OUT1> of the instance <CLK_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\study\ise\Arch_3_2\mips_top.v" line 36: Output port <CLK_OUT2> of the instance <CLK_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\study\ise\Arch_3_2\mips_top.v" line 85: Output port <led_clr_n> of the instance <DISPLAY> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\study\ise\Arch_3_2\mips_top.v" line 85: Output port <seg_clr_n> of the instance <DISPLAY> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\study\ise\Arch_3_2\mips_top.v" line 138: Output port <rdn> of the instance <VGA> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <rst_count>.
    Found 1-bit register for signal <rst_all>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <mips_top> synthesized.

Synthesizing Unit <clk_diff>.
    Related source file is "D:\study\ise\Arch_3_2\clk_diff.v".
    Summary:
	no macro.
Unit <clk_diff> synthesized.

Synthesizing Unit <my_clk_gen>.
    Related source file is "D:\study\ise\Arch_3_2\my_clk_gen.v".
    Summary:
	no macro.
Unit <my_clk_gen> synthesized.

Synthesizing Unit <btn_scan>.
    Related source file is "D:\study\ise\Arch_3_2\btn_scan.v".
        CLK_FREQ = 25
    Found 5-bit register for signal <btn_x>.
    Found 20-bit register for signal <result>.
    Found 18-bit register for signal <clk_count>.
    Found 18-bit adder for signal <clk_count[17]_GND_7_o_add_1_OUT> created at line 33.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <btn_x> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
Unit <btn_scan> synthesized.

Synthesizing Unit <display>.
    Related source file is "D:\study\ise\Arch_3_2\display.v".
        CLK_FREQ = 25
INFO:Xst:3210 - "D:\study\ise\Arch_3_2\display.v" line 86: Output port <busy> of the instance <P2S_LED> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\study\ise\Arch_3_2\display.v" line 86: Output port <finish> of the instance <P2S_LED> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\study\ise\Arch_3_2\display.v" line 103: Output port <busy> of the instance <P2S_SEG> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\study\ise\Arch_3_2\display.v" line 103: Output port <finish> of the instance <P2S_SEG> is unconnected or connected to loadless signal.
    Found 22-bit register for signal <clk_count>.
    Found 22-bit adder for signal <clk_count[21]_GND_8_o_add_19_OUT> created at line 121.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <display> synthesized.

Synthesizing Unit <parallel2serial_1>.
    Related source file is "D:\study\ise\Arch_3_2\parallel2serial.v".
        P_CLK_FREQ = 25
        S_CLK_FREQ = 20
        DATA_BITS = 16
        CODE_ENDIAN = 1
    Found 4-bit register for signal <data_count>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <finish>.
    Found 1-bit register for signal <s_clr>.
    Found 17-bit register for signal <buff>.
    Found 1-bit register for signal <cycle_count>.
    Found 1-bit register for signal <s_clk>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <data_count[3]_GND_9_o_add_2_OUT> created at line 68.
    Found 1-bit adder for signal <cycle_count[0]_PWR_9_o_add_36_OUT<0>> created at line 140.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <parallel2serial_1> synthesized.

Synthesizing Unit <parallel2serial_2>.
    Related source file is "D:\study\ise\Arch_3_2\parallel2serial.v".
        P_CLK_FREQ = 25
        S_CLK_FREQ = 20
        DATA_BITS = 64
        CODE_ENDIAN = 1
    Found 6-bit register for signal <data_count>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <finish>.
    Found 1-bit register for signal <s_clr>.
    Found 65-bit register for signal <buff>.
    Found 1-bit register for signal <cycle_count>.
    Found 1-bit register for signal <s_clk>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <data_count[5]_GND_10_o_add_2_OUT> created at line 68.
    Found 1-bit adder for signal <cycle_count[0]_PWR_10_o_add_36_OUT<0>> created at line 140.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <parallel2serial_2> synthesized.

Synthesizing Unit <mips>.
    Related source file is "D:\study\ise\Arch_3_2\mips.v".
WARNING:Xst:647 - Input <interrupter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\study\ise\Arch_3_2\mips.v" line 30: Output port <inst_ren> of the instance <MIPS_CORE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\study\ise\Arch_3_2\mips.v" line 30: Output port <mem_ren> of the instance <MIPS_CORE> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mips> synthesized.

Synthesizing Unit <MipsCore>.
    Related source file is "D:\study\ise\Arch_3_2\MipsCore.v".
WARNING:Xst:647 - Input <debug_addr<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\study\ise\Arch_3_2\MipsCore.v" line 301: Output port <debug_registers> of the instance <idStage> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\study\ise\Arch_3_2\MipsCore.v" line 301: Output port <debug_shouldForwardRegisterRs> of the instance <idStage> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\study\ise\Arch_3_2\MipsCore.v" line 301: Output port <debug_shouldForwardRegisterRt> of the instance <idStage> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\study\ise\Arch_3_2\MipsCore.v" line 415: Output port <mem_shouldWriteMemory> of the instance <exMemRegisters> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <debug_data_signal>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
Unit <MipsCore> synthesized.

Synthesizing Unit <Pc>.
    Related source file is "D:\study\ise\Arch_3_2\pc.v".
    Found 32-bit register for signal <pc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Pc> synthesized.

Synthesizing Unit <IfStage>.
    Related source file is "D:\study\ise\Arch_3_2\IfStage.v".
WARNING:Xst:647 - Input <instruction> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <pc_4> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <IfStage> synthesized.

Synthesizing Unit <IfIdRegisters>.
    Related source file is "D:\study\ise\Arch_3_2\IfIdRegisters.v".
    Found 32-bit register for signal <id_instruction>.
    Found 32-bit register for signal <id_pc_4>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <IfIdRegisters> synthesized.

Synthesizing Unit <IdStage>.
    Related source file is "D:\study\ise\Arch_3_2\IdStage.v".
    Found 32-bit adder for signal <branchPc> created at line 177.
    Found 32-bit comparator equal for signal <isRegisterRsRtEqual> created at line 175
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <IdStage> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "D:\study\ise\Arch_3_2\ControlUnit.v".
    Found 64x4-bit Read Only RAM for signal <PWR_17_o_GND_17_o_mux_34_OUT>
    Found 1-bit comparator equal for signal <isBeq_isRegisterRsRtEqual_equal_11_o> created at line 73
    Found 5-bit comparator equal for signal <ex_registerWriteAddress[4]_rs[4]_equal_89_o> created at line 179
    Found 5-bit comparator equal for signal <ex_registerWriteAddress[4]_rt[4]_equal_90_o> created at line 180
    Found 5-bit comparator equal for signal <mem_registerWriteAddress[4]_rs[4]_equal_91_o> created at line 181
    Found 5-bit comparator equal for signal <mem_registerWriteAddress[4]_rt[4]_equal_92_o> created at line 182
    Summary:
	inferred   1 RAM(s).
	inferred   5 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <RegisterFile>.
    Related source file is "D:\study\ise\Arch_3_2\RegisterFile.v".
    Found 992-bit register for signal <n0058[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <readAddressA[4]_registers[31][31]_wide_mux_1_OUT> created at line 48.
    Found 32-bit 31-to-1 multiplexer for signal <readAddressB[4]_registers[31][31]_wide_mux_4_OUT> created at line 49.
    Found 32-bit 31-to-1 multiplexer for signal <debug_addr[4]_registers[31][31]_wide_mux_45_OUT> created at line 71.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  37 Multiplexer(s).
Unit <RegisterFile> synthesized.

Synthesizing Unit <IdExRegisters>.
    Related source file is "D:\study\ise\Arch_3_2\IdExRegisters.v".
    Found 32-bit register for signal <ex_shiftAmount>.
    Found 32-bit register for signal <ex_immediate>.
    Found 32-bit register for signal <ex_registerRsOrPc_4>.
    Found 32-bit register for signal <ex_registerRtOrZero>.
    Found 4-bit register for signal <ex_aluOperation>.
    Found 1-bit register for signal <ex_shouldAluUseShiftAmountElseRegisterRsOrPc_4>.
    Found 1-bit register for signal <ex_shouldAluUseImmeidateElseRegisterRtOrZero>.
    Found 1-bit register for signal <ex_shouldWriteRegister>.
    Found 5-bit register for signal <ex_registerWriteAddress>.
    Found 1-bit register for signal <ex_shouldWriteMemoryElseAluOutputToRegister>.
    Found 1-bit register for signal <ex_shouldWriteMemory>.
    Found 32-bit register for signal <ex_instruction>.
    Summary:
	inferred 174 D-type flip-flop(s).
Unit <IdExRegisters> synthesized.

Synthesizing Unit <ExStage>.
    Related source file is "D:\study\ise\Arch_3_2\ExStage.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <ExStage> synthesized.

Synthesizing Unit <Alu>.
    Related source file is "D:\study\ise\Arch_3_2\Alu.v".
    Found 32-bit subtractor for signal <inputA[31]_inputB[31]_sub_4_OUT> created at line 32.
    Found 32-bit adder for signal <inputA[31]_inputB[31]_add_1_OUT> created at line 30.
    Found 32-bit shifter logical left for signal <inputB[31]_inputA[31]_shift_left_14_OUT> created at line 38
    Found 32-bit shifter logical right for signal <inputB[31]_inputA[31]_shift_right_16_OUT> created at line 39
    Found 32-bit 12-to-1 multiplexer for signal <output_> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <Alu> synthesized.

Synthesizing Unit <ExMemRegisters>.
    Related source file is "D:\study\ise\Arch_3_2\ExMemRegisters.v".
    Found 1-bit register for signal <mem_shouldWriteRegister>.
    Found 5-bit register for signal <mem_registerWriteAddress>.
    Found 1-bit register for signal <mem_shouldWriteMemoryElseAluOutputToRegister>.
    Found 32-bit register for signal <mem_aluOutput>.
    Found 1-bit register for signal <mem_shouldWriteMemory>.
    Found 32-bit register for signal <mem_registerRtOrZero>.
    Found 32-bit register for signal <mem_instruction>.
    Summary:
	inferred 104 D-type flip-flop(s).
Unit <ExMemRegisters> synthesized.

Synthesizing Unit <MemWbRegisters>.
    Related source file is "D:\study\ise\Arch_3_2\MemWbRegisters.v".
    Found 1-bit register for signal <wb_shouldWriteRegister>.
    Found 5-bit register for signal <wb_registerWriteAddress>.
    Found 1-bit register for signal <wb_shouldWriteMemoryElseAluOutputToRegister>.
    Found 32-bit register for signal <wb_memoryData>.
    Found 32-bit register for signal <wb_aluOutput>.
    Found 32-bit register for signal <wb_instruction>.
    Summary:
	inferred 103 D-type flip-flop(s).
Unit <MemWbRegisters> synthesized.

Synthesizing Unit <WbStage>.
    Related source file is "D:\study\ise\Arch_3_2\WbStage.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <WbStage> synthesized.

Synthesizing Unit <vga>.
    Related source file is "D:\study\ise\Arch_3_2\vga.v".
    Found 10-bit register for signal <v_count>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 4-bit register for signal <R>.
    Found 4-bit register for signal <G>.
    Found 4-bit register for signal <B>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit adder for signal <h_count[9]_GND_29_o_add_2_OUT> created at line 18.
    Found 10-bit adder for signal <v_count[9]_GND_29_o_add_8_OUT> created at line 30.
    Found 10-bit comparator greater for signal <n0000> created at line 15
    Found 10-bit comparator lessequal for signal <n0007> created at line 27
    Found 10-bit comparator greater for signal <h_sync> created at line 37
    Found 10-bit comparator greater for signal <v_sync> created at line 38
    Found 10-bit comparator greater for signal <GND_29_o_h_count[9]_LessThan_15_o> created at line 39
    Found 10-bit comparator greater for signal <h_count[9]_PWR_29_o_LessThan_16_o> created at line 40
    Found 10-bit comparator greater for signal <GND_29_o_v_count[9]_LessThan_17_o> created at line 41
    Found 10-bit comparator greater for signal <v_count[9]_PWR_29_o_LessThan_18_o> created at line 42
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <vga> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x4-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 11
 1-bit adder                                           : 2
 10-bit adder                                          : 2
 18-bit adder                                          : 1
 22-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 1
# Registers                                            : 58
 1-bit register                                        : 24
 10-bit register                                       : 2
 16-bit register                                       : 1
 17-bit register                                       : 1
 18-bit register                                       : 1
 20-bit register                                       : 1
 22-bit register                                       : 1
 32-bit register                                       : 15
 4-bit register                                        : 5
 5-bit register                                        : 4
 6-bit register                                        : 1
 65-bit register                                       : 1
 992-bit register                                      : 1
# Comparators                                          : 14
 1-bit comparator equal                                : 1
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 4
# Multiplexers                                         : 109
 1-bit 2-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 87
 32-bit 31-to-1 multiplexer                            : 3
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 1
 65-bit 2-to-1 multiplexer                             : 2
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <vga_debug.ngc>.
Reading core <ipcore_dir/DATA_RAM.ngc>.
Reading core <ipcore_dir/INST_ROM.ngc>.
Loading core <vga_debug> for timing and area information for instance <VGA_DEBUG>.
Loading core <DATA_RAM> for timing and area information for instance <data_ram>.
Loading core <INST_ROM> for timing and area information for instance <inst_rom>.
INFO:Xst:1901 - Instance FONT_8X16/BRAM_PC_VGA_0 in unit FONT_8X16/BRAM_PC_VGA_0 of type RAMB16_S1 has been replaced by RAMB18E1
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_31> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_30> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_29> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_28> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_27> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_26> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_25> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_24> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_23> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_22> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_21> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_20> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_19> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_18> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_17> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_16> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_15> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_14> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_13> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_12> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_11> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_10> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_9> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_8> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_7> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_6> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_5> has a constant value of 0 in block <idExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <result_0> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_1> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_2> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_3> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_4> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_5> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_6> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_7> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_8> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_9> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_10> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_11> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_12> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_13> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_14> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_15> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_17> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_18> of sequential type is unconnected in block <BTN_SCAN>.

Synthesizing (advanced) Unit <ControlUnit>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PWR_17_o_GND_17_o_mux_34_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <instruction<5:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ControlUnit> synthesized (advanced).

Synthesizing (advanced) Unit <btn_scan>.
The following registers are absorbed into counter <clk_count>: 1 register on signal <clk_count>.
Unit <btn_scan> synthesized (advanced).

Synthesizing (advanced) Unit <display>.
The following registers are absorbed into counter <clk_count>: 1 register on signal <clk_count>.
Unit <display> synthesized (advanced).

Synthesizing (advanced) Unit <parallel2serial_1>.
The following registers are absorbed into counter <cycle_count_0>: 1 register on signal <cycle_count_0>.
The following registers are absorbed into counter <data_count>: 1 register on signal <data_count>.
Unit <parallel2serial_1> synthesized (advanced).

Synthesizing (advanced) Unit <parallel2serial_2>.
The following registers are absorbed into counter <cycle_count_0>: 1 register on signal <cycle_count_0>.
The following registers are absorbed into counter <data_count>: 1 register on signal <data_count>.
Unit <parallel2serial_2> synthesized (advanced).

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vga> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x4-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Counters                                             : 8
 1-bit up counter                                      : 2
 10-bit up counter                                     : 2
 18-bit up counter                                     : 1
 22-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 1648
 Flip-Flops                                            : 1648
# Comparators                                          : 14
 1-bit comparator equal                                : 1
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 4
# Multiplexers                                         : 135
 1-bit 2-to-1 multiplexer                              : 32
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 86
 32-bit 31-to-1 multiplexer                            : 3
 4-bit 2-to-1 multiplexer                              : 7
 5-bit 2-to-1 multiplexer                              : 2
 65-bit 2-to-1 multiplexer                             : 2
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <ex_immediate_11> in Unit <IdExRegisters> is equivalent to the following FF/Latch, which will be removed : <ex_instruction_11> 
INFO:Xst:2261 - The FF/Latch <ex_immediate_5> in Unit <IdExRegisters> is equivalent to the following FF/Latch, which will be removed : <ex_instruction_5> 
INFO:Xst:2261 - The FF/Latch <ex_immediate_4> in Unit <IdExRegisters> is equivalent to the following FF/Latch, which will be removed : <ex_instruction_4> 
INFO:Xst:2261 - The FF/Latch <ex_immediate_14> in Unit <IdExRegisters> is equivalent to the following FF/Latch, which will be removed : <ex_instruction_14> 
INFO:Xst:2261 - The FF/Latch <ex_immediate_13> in Unit <IdExRegisters> is equivalent to the following FF/Latch, which will be removed : <ex_instruction_13> 
INFO:Xst:2261 - The FF/Latch <ex_immediate_7> in Unit <IdExRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <ex_instruction_7> <ex_shiftAmount_1> 
INFO:Xst:2261 - The FF/Latch <ex_immediate_1> in Unit <IdExRegisters> is equivalent to the following FF/Latch, which will be removed : <ex_instruction_1> 
INFO:Xst:2261 - The FF/Latch <ex_immediate_6> in Unit <IdExRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <ex_instruction_6> <ex_shiftAmount_0> 
INFO:Xst:2261 - The FF/Latch <ex_shiftAmount_5> in Unit <IdExRegisters> is equivalent to the following 26 FFs/Latches, which will be removed : <ex_shiftAmount_6> <ex_shiftAmount_7> <ex_shiftAmount_8> <ex_shiftAmount_9> <ex_shiftAmount_10> <ex_shiftAmount_11> <ex_shiftAmount_12> <ex_shiftAmount_13> <ex_shiftAmount_14> <ex_shiftAmount_15> <ex_shiftAmount_16> <ex_shiftAmount_17> <ex_shiftAmount_18> <ex_shiftAmount_19> <ex_shiftAmount_20> <ex_shiftAmount_21> <ex_shiftAmount_22> <ex_shiftAmount_23> <ex_shiftAmount_24> <ex_shiftAmount_25> <ex_shiftAmount_26> <ex_shiftAmount_27> <ex_shiftAmount_28> <ex_shiftAmount_29> <ex_shiftAmount_30> <ex_shiftAmount_31> 
INFO:Xst:2261 - The FF/Latch <ex_immediate_0> in Unit <IdExRegisters> is equivalent to the following FF/Latch, which will be removed : <ex_instruction_0> 
INFO:Xst:2261 - The FF/Latch <ex_immediate_10> in Unit <IdExRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <ex_instruction_10> <ex_shiftAmount_4> 
INFO:Xst:2261 - The FF/Latch <ex_immediate_15> in Unit <IdExRegisters> is equivalent to the following FF/Latch, which will be removed : <ex_instruction_15> 
INFO:Xst:2261 - The FF/Latch <ex_immediate_9> in Unit <IdExRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <ex_instruction_9> <ex_shiftAmount_3> 
INFO:Xst:2261 - The FF/Latch <ex_immediate_3> in Unit <IdExRegisters> is equivalent to the following FF/Latch, which will be removed : <ex_instruction_3> 
INFO:Xst:2261 - The FF/Latch <ex_immediate_8> in Unit <IdExRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <ex_instruction_8> <ex_shiftAmount_2> 
INFO:Xst:2261 - The FF/Latch <ex_immediate_2> in Unit <IdExRegisters> is equivalent to the following FF/Latch, which will be removed : <ex_instruction_2> 
INFO:Xst:2261 - The FF/Latch <ex_immediate_12> in Unit <IdExRegisters> is equivalent to the following FF/Latch, which will be removed : <ex_instruction_12> 
WARNING:Xst:1293 - FF/Latch <ex_shiftAmount_5> has a constant value of 0 in block <IdExRegisters>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DISPLAY/P2S_LED/FSM_2> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DISPLAY/P2S_SEG/FSM_3> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
WARNING:Xst:1293 - FF/Latch <cycle_count_0> has a constant value of 0 in block <parallel2serial_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <buff_0> (without init value) has a constant value of 0 in block <parallel2serial_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buff_1> (without init value) has a constant value of 0 in block <parallel2serial_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buff_2> (without init value) has a constant value of 0 in block <parallel2serial_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buff_3> (without init value) has a constant value of 0 in block <parallel2serial_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buff_4> (without init value) has a constant value of 0 in block <parallel2serial_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buff_5> (without init value) has a constant value of 0 in block <parallel2serial_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cycle_count_0> has a constant value of 0 in block <parallel2serial_2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MemWbRegisters> ...

Optimizing unit <ExMemRegisters> ...

Optimizing unit <mips_top> ...

Optimizing unit <btn_scan> ...

Optimizing unit <MipsCore> ...

Optimizing unit <ControlUnit> ...

Optimizing unit <RegisterFile> ...

Optimizing unit <IdExRegisters> ...

Optimizing unit <Pc> ...

Optimizing unit <Alu> ...

Optimizing unit <display> ...

Optimizing unit <parallel2serial_1> ...
INFO:Xst:2261 - The FF/Latch <state_FSM_FFd2> in Unit <parallel2serial_1> is equivalent to the following FF/Latch, which will be removed : <busy> 

Optimizing unit <parallel2serial_2> ...
INFO:Xst:2261 - The FF/Latch <state_FSM_FFd2> in Unit <parallel2serial_2> is equivalent to the following FF/Latch, which will be removed : <busy> 

Optimizing unit <vga> ...
WARNING:Xst:2677 - Node <BTN_SCAN/result_18> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_17> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_15> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_14> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_13> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_12> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_11> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_10> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_9> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_8> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_7> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_6> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_5> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_4> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_3> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_2> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_1> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_0> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/idExRegisters/ex_shouldWriteMemory> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/exMemRegisters/mem_shouldWriteMemory> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <DISPLAY/P2S_LED/finish> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <DISPLAY/P2S_LED/s_clr> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <DISPLAY/P2S_SEG/finish> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <DISPLAY/P2S_SEG/s_clr> of sequential type is unconnected in block <mips_top>.
INFO:Xst:2261 - The FF/Latch <MIPS/MIPS_CORE/idExRegisters/ex_immediate_31> in Unit <mips_top> is equivalent to the following 15 FFs/Latches, which will be removed : <MIPS/MIPS_CORE/idExRegisters/ex_immediate_30> <MIPS/MIPS_CORE/idExRegisters/ex_immediate_29> <MIPS/MIPS_CORE/idExRegisters/ex_immediate_28> <MIPS/MIPS_CORE/idExRegisters/ex_immediate_27> <MIPS/MIPS_CORE/idExRegisters/ex_immediate_26> <MIPS/MIPS_CORE/idExRegisters/ex_immediate_25> <MIPS/MIPS_CORE/idExRegisters/ex_immediate_24> <MIPS/MIPS_CORE/idExRegisters/ex_immediate_23> <MIPS/MIPS_CORE/idExRegisters/ex_immediate_22> <MIPS/MIPS_CORE/idExRegisters/ex_immediate_21> <MIPS/MIPS_CORE/idExRegisters/ex_immediate_20> <MIPS/MIPS_CORE/idExRegisters/ex_immediate_19> <MIPS/MIPS_CORE/idExRegisters/ex_immediate_18> <MIPS/MIPS_CORE/idExRegisters/ex_immediate_17> <MIPS/MIPS_CORE/idExRegisters/ex_immediate_16> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips_top, actual ratio is 2.
FlipFlop MIPS/MIPS_CORE/idExRegisters/ex_immediate_7 has been replicated 1 time(s)
FlipFlop MIPS/MIPS_CORE/idExRegisters/ex_immediate_9 has been replicated 1 time(s)
FlipFlop MIPS/MIPS_CORE/idExRegisters/ex_shouldAluUseImmeidateElseRegisterRtOrZero has been replicated 2 time(s)
FlipFlop MIPS/MIPS_CORE/idExRegisters/ex_shouldAluUseShiftAmountElseRegisterRsOrPc_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1632
 Flip-Flops                                            : 1632

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3794
#      GND                         : 5
#      INV                         : 12
#      LUT1                        : 85
#      LUT2                        : 52
#      LUT3                        : 105
#      LUT4                        : 123
#      LUT5                        : 1460
#      LUT6                        : 1578
#      MUXCY                       : 156
#      MUXF7                       : 62
#      VCC                         : 4
#      XORCY                       : 152
# FlipFlops/Latches                : 1684
#      FD                          : 79
#      FDE                         : 106
#      FDR                         : 388
#      FDRE                        : 118
#      FDRE_1                      : 992
#      FDS                         : 1
# RAMS                             : 9
#      RAM32M                      : 5
#      RAM32X1D                    : 2
#      RAMB18E1                    : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 37
#      IBUF                        : 11
#      IBUFGDS                     : 1
#      OBUF                        : 25
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7k325tfbg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            1684  out of  407600     0%  
 Number of Slice LUTs:                 3439  out of  203800     1%  
    Number used as Logic:              3415  out of  203800     1%  
    Number used as Memory:               24  out of  64000     0%  
       Number used as RAM:               24

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3699
   Number with an unused Flip Flop:    2015  out of   3699    54%  
   Number with an unused LUT:           260  out of   3699     7%  
   Number of fully used LUT-FF pairs:  1424  out of   3699    38%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  38  out of    400     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    445     0%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------+----------------------------------------------------------------+-------+
Clock Signal                                             | Clock buffer(FF name)                                          | Load  |
---------------------------------------------------------+----------------------------------------------------------------+-------+
CLK_GEN/clkout3                                          | BUFG                                                           | 1427  |
CLK_GEN/clkout2                                          | BUFG                                                           | 234   |
MIPS/MIPS_CORE/clock_pc(MIPS/MIPS_CORE/Mmux_clock_pc11:O)| BUFG(*)(MIPS/MIPS_CORE/pc/pc_31)                               | 32    |
VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/N0                     | NONE(VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/FONT_8X16/BRAM_PC_VGA_0)| 1     |
---------------------------------------------------------+----------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                   | Buffer(FF name)                                                                                                                                    | Load  |
---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/N0(VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/XST_GND:G)| NONE(VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/FONT_8X16/BRAM_PC_VGA_0)                                                                                    | 12    |
VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/N1(VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/XST_VCC:P)| NONE(VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/FONT_8X16/BRAM_PC_VGA_0)                                                                                    | 8     |
MIPS/data_ram/N1(MIPS/data_ram/XST_GND:G)                                        | NONE(MIPS/data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.213ns (Maximum Frequency: 191.817MHz)
   Minimum input arrival time before clock: 0.988ns
   Maximum output required time after clock: 0.711ns
   Maximum combinational path delay: 0.000ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_GEN/clkout3'
  Clock period: 5.213ns (frequency: 191.817MHz)
  Total number of paths / destination ports: 653020 / 3794
-------------------------------------------------------------------------
Delay:               2.607ns (Levels of Logic = 5)
  Source:            MIPS/MIPS_CORE/idStage/registerFile/registers_31_958 (FF)
  Destination:       MIPS/MIPS_CORE/idExRegisters/ex_registerRsOrPc_4_30 (FF)
  Source Clock:      CLK_GEN/clkout3 falling
  Destination Clock: CLK_GEN/clkout3 rising

  Data Path: MIPS/MIPS_CORE/idStage/registerFile/registers_31_958 to MIPS/MIPS_CORE/idExRegisters/ex_registerRsOrPc_4_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           4   0.240   0.512  MIPS/MIPS_CORE/idStage/registerFile/registers_31_958 (MIPS/MIPS_CORE/idStage/registerFile/registers_31_958)
     LUT5:I2->O            1   0.043   0.522  MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressA[4]_registers[31][31]_wide_mux_1_OUT_871 (MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressA[4]_registers[31][31]_wide_mux_1_OUT_871)
     LUT6:I2->O            1   0.043   0.405  MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressA[4]_registers[31][31]_wide_mux_1_OUT_423 (MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressA[4]_registers[31][31]_wide_mux_1_OUT_423)
     LUT6:I4->O            1   0.043   0.350  MIPS/MIPS_CORE/idStage/Mmux_registerRs24_SW0 (N84)
     LUT6:I5->O            3   0.043   0.362  MIPS/MIPS_CORE/idStage/Mmux_registerRs24 (MIPS/MIPS_CORE/idStage/registerRs<30>)
     LUT6:I5->O            1   0.043   0.000  MIPS/MIPS_CORE/mux101131 (MIPS/MIPS_CORE/id_registerRsOrPc_4<30>)
     FDR:D                    -0.000          MIPS/MIPS_CORE/idExRegisters/ex_registerRsOrPc_4_30
    ----------------------------------------
    Total                      2.607ns (0.455ns logic, 2.152ns route)
                                       (17.5% logic, 82.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_GEN/clkout2'
  Clock period: 4.835ns (frequency: 206.827MHz)
  Total number of paths / destination ports: 29295 / 477
-------------------------------------------------------------------------
Delay:               4.835ns (Levels of Logic = 9)
  Source:            VGA/h_count_4 (FF)
  Destination:       VGA_DEBUG/ascii_code_5 (FF)
  Source Clock:      CLK_GEN/clkout2 rising
  Destination Clock: CLK_GEN/clkout2 rising

  Data Path: VGA/h_count_4 to VGA_DEBUG/ascii_code_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            375   0.236   0.807  VGA/h_count_4 (VGA/h_count_4)
     begin scope: 'VGA_DEBUG:h_count<4>'
     LUT6:I0->O            9   0.043   0.450  Msub_col_addr_cy<5>11 (Msub_col_addr_cy<5>)
     LUT5:I3->O           56   0.043   0.656  n0069<1>1 (n0069<1>)
     LUT6:I2->O            2   0.043   0.618  char_index_col[6]_PWR_1_o_mod_8/Mmux_o51 (char_index_in_page<4>)
     LUT6:I0->O           10   0.043   0.663  GND_1_o_char_index_in_page[4]_AND_4_o (GND_1_o_char_index_in_page[4]_AND_4_o)
     LUT6:I0->O            1   0.043   0.000  Mmux_GND_1_o_GND_1_o_mux_37_OUT62_F (N35)
     MUXF7:I0->O           1   0.176   0.405  Mmux_GND_1_o_GND_1_o_mux_37_OUT62 (Mmux_GND_1_o_GND_1_o_mux_37_OUT61)
     LUT2:I0->O            1   0.043   0.522  Mmux_GND_1_o_GND_1_o_mux_37_OUT63_SW0 (N25)
     LUT6:I2->O            1   0.043   0.000  Mmux_GND_1_o_GND_1_o_mux_37_OUT63 (GND_1_o_GND_1_o_mux_37_OUT<5>)
     FDE:D                    -0.000          ascii_code_5
    ----------------------------------------
    Total                      4.835ns (0.713ns logic, 4.122ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MIPS/MIPS_CORE/clock_pc'
  Clock period: 2.035ns (frequency: 491.478MHz)
  Total number of paths / destination ports: 473 / 32
-------------------------------------------------------------------------
Delay:               2.035ns (Levels of Logic = 32)
  Source:            MIPS/MIPS_CORE/pc/pc_2 (FF)
  Destination:       MIPS/MIPS_CORE/pc/pc_31 (FF)
  Source Clock:      MIPS/MIPS_CORE/clock_pc rising
  Destination Clock: MIPS/MIPS_CORE/clock_pc rising

  Data Path: MIPS/MIPS_CORE/pc/pc_2 to MIPS/MIPS_CORE/pc/pc_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            30   0.236   0.468  MIPS/MIPS_CORE/pc/pc_2 (MIPS/MIPS_CORE/pc/pc_2)
     INV:I->O              1   0.054   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_lut<2>_INV_0 (MIPS/MIPS_CORE/ifStage/Madd_pc_4_lut<2>)
     MUXCY:S->O            1   0.238   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<2> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<3> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<4> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<5> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<6> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<7> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<8> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<9> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<10> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<11> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<12> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<13> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<14> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<15> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<16> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<17> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<18> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<19> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<20> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<21> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<22> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<23> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<24> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<25> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<26> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<27> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<28> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<29> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<29>)
     MUXCY:CI->O           0   0.013   0.000  MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<30> (MIPS/MIPS_CORE/ifStage/Madd_pc_4_cy<30>)
     XORCY:CI->O           2   0.262   0.355  MIPS/MIPS_CORE/ifStage/Madd_pc_4_xor<31> (MIPS/MIPS_CORE/if_pc_4<31>)
     LUT5:I4->O            1   0.043   0.000  MIPS/MIPS_CORE/ifStage/Mmux_nextPc25 (MIPS/MIPS_CORE/if_nextPc<31>)
     FDRE:D                   -0.000          MIPS/MIPS_CORE/pc/pc_31
    ----------------------------------------
    Total                      2.035ns (1.211ns logic, 0.824ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_GEN/clkout3'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              0.988ns (Levels of Logic = 2)
  Source:            SW<4> (PAD)
  Destination:       rst_count_0 (FF)
  Destination Clock: CLK_GEN/clkout3 rising

  Data Path: SW<4> to rst_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.351  SW_4_IBUF (SW_4_IBUF)
     INV:I->O             16   0.054   0.422  SW<4>_inv1_INV_0 (SW<4>_inv)
     FDE:CE                    0.161          rst_count_0
    ----------------------------------------
    Total                      0.988ns (0.215ns logic, 0.773ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_GEN/clkout2'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.651ns (Levels of Logic = 2)
  Source:            SW<0> (PAD)
  Destination:       DISPLAY/P2S_LED/buff_0 (FF)
  Destination Clock: CLK_GEN/clkout2 rising

  Data Path: SW<0> to DISPLAY/P2S_LED/buff_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.608  SW_0_IBUF (SW_0_IBUF)
     LUT5:I0->O            1   0.043   0.000  DISPLAY/P2S_LED/Mmux__n011011 (DISPLAY/P2S_LED/_n0110<0>)
     FDE:D                    -0.000          DISPLAY/P2S_LED/buff_0
    ----------------------------------------
    Total                      0.651ns (0.043ns logic, 0.608ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_GEN/clkout2'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              0.711ns (Levels of Logic = 1)
  Source:            DISPLAY/P2S_SEG/s_clk (FF)
  Destination:       SEGLED_CLK (PAD)
  Source Clock:      CLK_GEN/clkout2 rising

  Data Path: DISPLAY/P2S_SEG/s_clk to SEGLED_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            65   0.236   0.475  DISPLAY/P2S_SEG/s_clk (DISPLAY/P2S_SEG/s_clk)
     OBUF:I->O                 0.000          SEGLED_CLK_OBUF (SEGLED_CLK)
    ----------------------------------------
    Total                      0.711ns (0.236ns logic, 0.475ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 1)
  Source:            CLK_200M_P (PAD)
  Destination:       CLK_GEN/mmcm_adv_inst:CLKIN1 (PAD)

  Data Path: CLK_200M_P to CLK_GEN/mmcm_adv_inst:CLKIN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFGDS:I->O          0   0.000   0.000  CLK_DIFF/IBUFGDS_inst (clk200MHz)
    MMCME2_ADV:CLKIN1          0.000          CLK_GEN/mmcm_adv_inst
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_GEN/clkout2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_GEN/clkout2|    4.835|         |         |         |
CLK_GEN/clkout3|    1.774|    2.613|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_GEN/clkout3
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
CLK_GEN/clkout2        |    3.141|         |         |         |
CLK_GEN/clkout3        |    5.132|    2.607|    1.788|         |
MIPS/MIPS_CORE/clock_pc|    2.892|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock MIPS/MIPS_CORE/clock_pc
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
CLK_GEN/clkout3        |    7.185|    5.183|         |         |
MIPS/MIPS_CORE/clock_pc|    2.035|         |         |         |
-----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 41.00 secs
Total CPU time to Xst completion: 40.24 secs
 
--> 

Total memory usage is 4681404 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  120 (   0 filtered)
Number of infos    :   39 (   0 filtered)

