<!-- HTML header for doxygen 1.8.20-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
	<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
	<meta http-equiv="X-UA-Compatible" content="IE=9"/>
	<meta name="generator" content="Doxygen 1.8.17"/>
	<meta name="viewport" content="width=device-width, initial-scale=1"/>
	<title>Raspberry Pi Pico SDK: hardware_structs/include/hardware/structs/pio.h Source File</title>
	<!-- <link href="tabs.css" rel="stylesheet" type="text/css"/> -->
	<script type="text/javascript" src="jquery.js"></script>
	<script type="text/javascript" src="dynsections.js"></script>
	<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
	<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <link href="https://fonts.googleapis.com/css2?family=Roboto:wght@300;400;500&display=swap" rel="stylesheet">
	<link href="doxygen.css" rel="stylesheet" type="text/css" />
	<link href="normalise.css" rel="stylesheet" type="text/css"/>
<link href="main.css" rel="stylesheet" type="text/css"/>
<link href="styles.css" rel="stylesheet" type="text/css"/>
</head>
<body>
	<div class="navigation-mobile">
		<div class="logo--mobile">
			<a href="/"><img src="logo-mobile.svg" alt="Raspberry Pi"></a>
		</div>
		<div class="navigation-toggle">
			<span class="line-1"></span>
			<span class="line-2">
				<p>Menu Toggle</p>
			</span>
			<span class="line-3"></span>
		</div>
	</div>
	<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
		<div class="logo">
			<a href="index.html"> <img src="logo.svg" alt="Raspberry Pi"></a>
			<span style="display: inline-block; margin-top: 10px;">
				v1.5.0
			</span>
		</div>
		<div class="navigation-footer">
			<img src="logo-mobile.svg" alt="Raspberry Pi">
			<a href="https://www.raspberrypi.com/" target="_blank">By Raspberry Pi Ltd</a>
		</div>
<!-- 		<div class="search">
			<form>
				<input type="search" name="search" id="search" placeholder="Search">
				<input type="submit" value="Search">
			</form>
		</div> -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('rp2040_2hardware__structs_2include_2hardware_2structs_2pio_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">pio.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160; </div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2021 Raspberry Pi (Trading) Ltd.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef _HARDWARE_STRUCTS_PIO_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define _HARDWARE_STRUCTS_PIO_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="address__mapped_8h.html">hardware/address_mapped.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;hardware/regs/pio.h&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160; </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// Reference to datasheet: https://datasheets.raspberrypi.com/rp2040/rp2040-datasheet.pdf#tab-registerlist_pio</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// The _REG_ macro is intended to help make the register navigable in your IDE (for example, using the &quot;Go to Definition&quot; feature)</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// _REG_(x) will link to the corresponding register in hardware/regs/pio.h.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// Bit-field descriptions are of the form:</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// BITMASK [BITRANGE]: FIELDNAME (RESETVALUE): DESCRIPTION</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="structpio__sm__hw.html">   23</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structpio__sm__hw.html">pio_sm_hw</a> {</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    _REG_(PIO_SM0_CLKDIV_OFFSET) <span class="comment">// PIO_SM0_CLKDIV</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    <span class="comment">// Clock divisor register for state machine 0</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;    <span class="comment">// 0xffff0000 [31:16] : INT (1): Effective frequency is sysclk/(int + frac/256)</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    <span class="comment">// 0x0000ff00 [15:8]  : FRAC (0): Fractional part of clock divisor</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    io_rw_32 clkdiv;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    _REG_(PIO_SM0_EXECCTRL_OFFSET) <span class="comment">// PIO_SM0_EXECCTRL</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    <span class="comment">// Execution/behavioural settings for state machine 0</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    <span class="comment">// 0x80000000 [31]    : EXEC_STALLED (0): If 1, an instruction written to SMx_INSTR is stalled, and latched by the state machine</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <span class="comment">// 0x40000000 [30]    : SIDE_EN (0): If 1, the MSB of the Delay/Side-set instruction field is used as side-set enable,...</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="comment">// 0x20000000 [29]    : SIDE_PINDIR (0): If 1, side-set data is asserted to pin directions, instead of pin values</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="comment">// 0x1f000000 [28:24] : JMP_PIN (0): The GPIO number to use as condition for JMP PIN</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <span class="comment">// 0x00f80000 [23:19] : OUT_EN_SEL (0): Which data bit to use for inline OUT enable</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <span class="comment">// 0x00040000 [18]    : INLINE_OUT_EN (0): If 1, use a bit of OUT data as an auxiliary write enable</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="comment">// 0x00020000 [17]    : OUT_STICKY (0): Continuously assert the most recent OUT/SET to the pins</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="comment">// 0x0001f000 [16:12] : WRAP_TOP (0x1f): After reaching this address, execution is wrapped to wrap_bottom</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="comment">// 0x00000f80 [11:7]  : WRAP_BOTTOM (0): After reaching wrap_top, execution is wrapped to this address</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="comment">// 0x00000010 [4]     : STATUS_SEL (0): Comparison used for the MOV x, STATUS instruction</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="comment">// 0x0000000f [3:0]   : STATUS_N (0): Comparison level for the MOV x, STATUS instruction</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    io_rw_32 execctrl;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    _REG_(PIO_SM0_SHIFTCTRL_OFFSET) <span class="comment">// PIO_SM0_SHIFTCTRL</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="comment">// Control behaviour of the input/output shift registers for state machine 0</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="comment">// 0x80000000 [31]    : FJOIN_RX (0): When 1, RX FIFO steals the TX FIFO&#39;s storage, and becomes twice as deep</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="comment">// 0x40000000 [30]    : FJOIN_TX (0): When 1, TX FIFO steals the RX FIFO&#39;s storage, and becomes twice as deep</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="comment">// 0x3e000000 [29:25] : PULL_THRESH (0): Number of bits shifted out of OSR before autopull, or conditional pull (PULL...</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="comment">// 0x01f00000 [24:20] : PUSH_THRESH (0): Number of bits shifted into ISR before autopush, or conditional push (PUSH...</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="comment">// 0x00080000 [19]    : OUT_SHIFTDIR (1): 1 = shift out of output shift register to right</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="comment">// 0x00040000 [18]    : IN_SHIFTDIR (1): 1 = shift input shift register to right (data enters from left)</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="comment">// 0x00020000 [17]    : AUTOPULL (0): Pull automatically when the output shift register is emptied, i</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="comment">// 0x00010000 [16]    : AUTOPUSH (0): Push automatically when the input shift register is filled, i</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    io_rw_32 shiftctrl;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    _REG_(PIO_SM0_ADDR_OFFSET) <span class="comment">// PIO_SM0_ADDR</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="comment">// Current instruction address of state machine 0</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="comment">// 0x0000001f [4:0]   : SM0_ADDR (0)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    io_ro_32 addr;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    _REG_(PIO_SM0_INSTR_OFFSET) <span class="comment">// PIO_SM0_INSTR</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="comment">// Read to see the instruction currently addressed by state machine 0&#39;s program counter</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="comment">// 0x0000ffff [15:0]  : SM0_INSTR (0)</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    io_rw_32 instr;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    _REG_(PIO_SM0_PINCTRL_OFFSET) <span class="comment">// PIO_SM0_PINCTRL</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="comment">// State machine pin control</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="comment">// 0xe0000000 [31:29] : SIDESET_COUNT (0): The number of MSBs of the Delay/Side-set instruction field which are used...</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="comment">// 0x1c000000 [28:26] : SET_COUNT (0x5): The number of pins asserted by a SET</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="comment">// 0x03f00000 [25:20] : OUT_COUNT (0): The number of pins asserted by an OUT PINS, OUT PINDIRS or MOV PINS instruction</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="comment">// 0x000f8000 [19:15] : IN_BASE (0): The pin which is mapped to the least-significant bit of a state machine&#39;s IN data bus</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="comment">// 0x00007c00 [14:10] : SIDESET_BASE (0): The lowest-numbered pin that will be affected by a side-set operation</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="comment">// 0x000003e0 [9:5]   : SET_BASE (0): The lowest-numbered pin that will be affected by a SET PINS or SET PINDIRS instruction</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="comment">// 0x0000001f [4:0]   : OUT_BASE (0): The lowest-numbered pin that will be affected by an OUT PINS, OUT PINDIRS or MOV...</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    io_rw_32 pinctrl;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;} <a class="code" href="structpio__sm__hw.html">pio_sm_hw_t</a>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structpio__hw__t.html">   79</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    _REG_(PIO_CTRL_OFFSET) <span class="comment">// PIO_CTRL</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="comment">// PIO control register</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">// 0x00000f00 [11:8]  : CLKDIV_RESTART (0): Restart a state machine&#39;s clock divider from an initial phase of 0</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="comment">// 0x000000f0 [7:4]   : SM_RESTART (0): Write 1 to instantly clear internal SM state which may be otherwise difficult...</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="comment">// 0x0000000f [3:0]   : SM_ENABLE (0): Enable/disable each of the four state machines by writing 1/0 to each of these four bits</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    io_rw_32 ctrl;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    _REG_(PIO_FSTAT_OFFSET) <span class="comment">// PIO_FSTAT</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="comment">// FIFO status register</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="comment">// 0x0f000000 [27:24] : TXEMPTY (0xf): State machine TX FIFO is empty</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">// 0x000f0000 [19:16] : TXFULL (0): State machine TX FIFO is full</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="comment">// 0x00000f00 [11:8]  : RXEMPTY (0xf): State machine RX FIFO is empty</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="comment">// 0x0000000f [3:0]   : RXFULL (0): State machine RX FIFO is full</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    io_ro_32 fstat;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    _REG_(PIO_FDEBUG_OFFSET) <span class="comment">// PIO_FDEBUG</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="comment">// FIFO debug register</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment">// 0x0f000000 [27:24] : TXSTALL (0): State machine has stalled on empty TX FIFO during a blocking PULL, or an OUT with...</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="comment">// 0x000f0000 [19:16] : TXOVER (0): TX FIFO overflow (i</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="comment">// 0x00000f00 [11:8]  : RXUNDER (0): RX FIFO underflow (i</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="comment">// 0x0000000f [3:0]   : RXSTALL (0): State machine has stalled on full RX FIFO during a blocking PUSH, or an IN with...</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    io_rw_32 fdebug;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    _REG_(PIO_FLEVEL_OFFSET) <span class="comment">// PIO_FLEVEL</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="comment">// FIFO levels</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="comment">// 0xf0000000 [31:28] : RX3 (0)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="comment">// 0x0f000000 [27:24] : TX3 (0)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="comment">// 0x00f00000 [23:20] : RX2 (0)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="comment">// 0x000f0000 [19:16] : TX2 (0)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="comment">// 0x0000f000 [15:12] : RX1 (0)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="comment">// 0x00000f00 [11:8]  : TX1 (0)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="comment">// 0x000000f0 [7:4]   : RX0 (0)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="comment">// 0x0000000f [3:0]   : TX0 (0)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    io_ro_32 flevel;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    _REG_(PIO_TXF0_OFFSET) <span class="comment">// PIO_TXF0</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="comment">// (Description copied from array index 0 register PIO_TXF0 applies similarly to other array indexes)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="comment">// Direct write access to the TX FIFO for this state machine</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    io_wo_32 txf[NUM_PIO_STATE_MACHINES]; <span class="comment">// 4</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    _REG_(PIO_RXF0_OFFSET) <span class="comment">// PIO_RXF0</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="comment">// (Description copied from array index 0 register PIO_RXF0 applies similarly to other array indexes)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="comment">// Direct read access to the RX FIFO for this state machine</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    io_ro_32 rxf[NUM_PIO_STATE_MACHINES]; <span class="comment">// 4</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    _REG_(PIO_IRQ_OFFSET) <span class="comment">// PIO_IRQ</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="comment">// State machine IRQ flags register</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="comment">// 0x000000ff [7:0]   : IRQ (0)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    io_rw_32 irq;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    _REG_(PIO_IRQ_FORCE_OFFSET) <span class="comment">// PIO_IRQ_FORCE</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="comment">// Writing a 1 to each of these bits will forcibly assert the corresponding IRQ</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="comment">// 0x000000ff [7:0]   : IRQ_FORCE (0)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    io_wo_32 irq_force;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    _REG_(PIO_INPUT_SYNC_BYPASS_OFFSET) <span class="comment">// PIO_INPUT_SYNC_BYPASS</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="comment">// There is a 2-flipflop synchronizer on each GPIO input, which protects PIO logic from metastabilities</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    io_rw_32 input_sync_bypass;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    _REG_(PIO_DBG_PADOUT_OFFSET) <span class="comment">// PIO_DBG_PADOUT</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">// Read to sample the pad output values PIO is currently driving to the GPIOs</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    io_ro_32 dbg_padout;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    _REG_(PIO_DBG_PADOE_OFFSET) <span class="comment">// PIO_DBG_PADOE</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="comment">// Read to sample the pad output enables (direction) PIO is currently driving to the GPIOs</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    io_ro_32 dbg_padoe;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    _REG_(PIO_DBG_CFGINFO_OFFSET) <span class="comment">// PIO_DBG_CFGINFO</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="comment">// The PIO hardware has some free parameters that may vary between chip products</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="comment">// 0x003f0000 [21:16] : IMEM_SIZE (0): The size of the instruction memory, measured in units of one instruction</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="comment">// 0x00000f00 [11:8]  : SM_COUNT (0): The number of state machines this PIO instance is equipped with</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="comment">// 0x0000003f [5:0]   : FIFO_DEPTH (0): The depth of the state machine TX/RX FIFOs, measured in words</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    io_ro_32 dbg_cfginfo;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    _REG_(PIO_INSTR_MEM0_OFFSET) <span class="comment">// PIO_INSTR_MEM0</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="comment">// (Description copied from array index 0 register PIO_INSTR_MEM0 applies similarly to other array indexes)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="comment">// Write-only access to instruction memory location 0</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="comment">// 0x0000ffff [15:0]  : INSTR_MEM0 (0)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    io_wo_32 instr_mem[PIO_INSTRUCTION_COUNT]; <span class="comment">// 32</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="structpio__sm__hw.html">pio_sm_hw_t</a> sm[NUM_PIO_STATE_MACHINES]; <span class="comment">// 4</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    _REG_(PIO_INTR_OFFSET) <span class="comment">// PIO_INTR</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">// Raw Interrupts</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="comment">// 0x00000800 [11]    : SM3 (0)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">// 0x00000400 [10]    : SM2 (0)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="comment">// 0x00000200 [9]     : SM1 (0)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="comment">// 0x00000100 [8]     : SM0 (0)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="comment">// 0x00000080 [7]     : SM3_TXNFULL (0)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="comment">// 0x00000040 [6]     : SM2_TXNFULL (0)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="comment">// 0x00000020 [5]     : SM1_TXNFULL (0)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="comment">// 0x00000010 [4]     : SM0_TXNFULL (0)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="comment">// 0x00000008 [3]     : SM3_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="comment">// 0x00000004 [2]     : SM2_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">// 0x00000002 [1]     : SM1_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="comment">// 0x00000001 [0]     : SM0_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    io_ro_32 intr;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    _REG_(PIO_IRQ0_INTE_OFFSET) <span class="comment">// PIO_IRQ0_INTE</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="comment">// Interrupt Enable for irq0</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="comment">// 0x00000800 [11]    : SM3 (0)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">// 0x00000400 [10]    : SM2 (0)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="comment">// 0x00000200 [9]     : SM1 (0)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="comment">// 0x00000100 [8]     : SM0 (0)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="comment">// 0x00000080 [7]     : SM3_TXNFULL (0)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="comment">// 0x00000040 [6]     : SM2_TXNFULL (0)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="comment">// 0x00000020 [5]     : SM1_TXNFULL (0)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="comment">// 0x00000010 [4]     : SM0_TXNFULL (0)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="comment">// 0x00000008 [3]     : SM3_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="comment">// 0x00000004 [2]     : SM2_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="comment">// 0x00000002 [1]     : SM1_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="comment">// 0x00000001 [0]     : SM0_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    io_rw_32 inte0;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    _REG_(PIO_IRQ0_INTF_OFFSET) <span class="comment">// PIO_IRQ0_INTF</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="comment">// Interrupt Force for irq0</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="comment">// 0x00000800 [11]    : SM3 (0)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="comment">// 0x00000400 [10]    : SM2 (0)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="comment">// 0x00000200 [9]     : SM1 (0)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="comment">// 0x00000100 [8]     : SM0 (0)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="comment">// 0x00000080 [7]     : SM3_TXNFULL (0)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="comment">// 0x00000040 [6]     : SM2_TXNFULL (0)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="comment">// 0x00000020 [5]     : SM1_TXNFULL (0)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="comment">// 0x00000010 [4]     : SM0_TXNFULL (0)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="comment">// 0x00000008 [3]     : SM3_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="comment">// 0x00000004 [2]     : SM2_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="comment">// 0x00000002 [1]     : SM1_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="comment">// 0x00000001 [0]     : SM0_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    io_rw_32 intf0;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    _REG_(PIO_IRQ0_INTS_OFFSET) <span class="comment">// PIO_IRQ0_INTS</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="comment">// Interrupt status after masking &amp; forcing for irq0</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="comment">// 0x00000800 [11]    : SM3 (0)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="comment">// 0x00000400 [10]    : SM2 (0)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="comment">// 0x00000200 [9]     : SM1 (0)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="comment">// 0x00000100 [8]     : SM0 (0)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="comment">// 0x00000080 [7]     : SM3_TXNFULL (0)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="comment">// 0x00000040 [6]     : SM2_TXNFULL (0)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="comment">// 0x00000020 [5]     : SM1_TXNFULL (0)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="comment">// 0x00000010 [4]     : SM0_TXNFULL (0)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="comment">// 0x00000008 [3]     : SM3_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="comment">// 0x00000004 [2]     : SM2_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="comment">// 0x00000002 [1]     : SM1_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="comment">// 0x00000001 [0]     : SM0_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    io_ro_32 ints0;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    _REG_(PIO_IRQ1_INTE_OFFSET) <span class="comment">// PIO_IRQ1_INTE</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="comment">// Interrupt Enable for irq1</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="comment">// 0x00000800 [11]    : SM3 (0)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="comment">// 0x00000400 [10]    : SM2 (0)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="comment">// 0x00000200 [9]     : SM1 (0)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="comment">// 0x00000100 [8]     : SM0 (0)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="comment">// 0x00000080 [7]     : SM3_TXNFULL (0)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="comment">// 0x00000040 [6]     : SM2_TXNFULL (0)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="comment">// 0x00000020 [5]     : SM1_TXNFULL (0)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="comment">// 0x00000010 [4]     : SM0_TXNFULL (0)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="comment">// 0x00000008 [3]     : SM3_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="comment">// 0x00000004 [2]     : SM2_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="comment">// 0x00000002 [1]     : SM1_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="comment">// 0x00000001 [0]     : SM0_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    io_rw_32 inte1;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    _REG_(PIO_IRQ1_INTF_OFFSET) <span class="comment">// PIO_IRQ1_INTF</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="comment">// Interrupt Force for irq1</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="comment">// 0x00000800 [11]    : SM3 (0)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="comment">// 0x00000400 [10]    : SM2 (0)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="comment">// 0x00000200 [9]     : SM1 (0)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="comment">// 0x00000100 [8]     : SM0 (0)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="comment">// 0x00000080 [7]     : SM3_TXNFULL (0)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="comment">// 0x00000040 [6]     : SM2_TXNFULL (0)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="comment">// 0x00000020 [5]     : SM1_TXNFULL (0)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="comment">// 0x00000010 [4]     : SM0_TXNFULL (0)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="comment">// 0x00000008 [3]     : SM3_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="comment">// 0x00000004 [2]     : SM2_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="comment">// 0x00000002 [1]     : SM1_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="comment">// 0x00000001 [0]     : SM0_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    io_rw_32 intf1;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    _REG_(PIO_IRQ1_INTS_OFFSET) <span class="comment">// PIO_IRQ1_INTS</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="comment">// Interrupt status after masking &amp; forcing for irq1</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="comment">// 0x00000800 [11]    : SM3 (0)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="comment">// 0x00000400 [10]    : SM2 (0)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="comment">// 0x00000200 [9]     : SM1 (0)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="comment">// 0x00000100 [8]     : SM0 (0)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">// 0x00000080 [7]     : SM3_TXNFULL (0)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">// 0x00000040 [6]     : SM2_TXNFULL (0)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="comment">// 0x00000020 [5]     : SM1_TXNFULL (0)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="comment">// 0x00000010 [4]     : SM0_TXNFULL (0)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="comment">// 0x00000008 [3]     : SM3_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="comment">// 0x00000004 [2]     : SM2_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="comment">// 0x00000002 [1]     : SM1_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="comment">// 0x00000001 [0]     : SM0_RXNEMPTY (0)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    io_ro_32 ints1;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;} <a class="code" href="structpio__hw__t.html">pio_hw_t</a>;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160; </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define pio0_hw ((pio_hw_t *)PIO0_BASE)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define pio1_hw ((pio_hw_t *)PIO1_BASE)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;static_assert( NUM_PIO_STATE_MACHINES == 4, <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;static_assert( PIO_INSTRUCTION_COUNT == 32, <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160; </div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="aaddress__mapped_8h_html"><div class="ttname"><a href="address__mapped_8h.html">address_mapped.h</a></div></div>
<div class="ttc" id="astructpio__sm__hw_html"><div class="ttname"><a href="structpio__sm__hw.html">pio_sm_hw</a></div><div class="ttdef"><b>Definition:</b> pio.h:23</div></div>
<div class="ttc" id="astructpio__hw__t_html"><div class="ttname"><a href="structpio__hw__t.html">pio_hw_t</a></div><div class="ttdef"><b>Definition:</b> pio.h:79</div></div>

	<script src="main.js"></script>
</body>
</html>