
*** Running vivado
    with args -log Adder_Design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Adder_Design_wrapper.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in C:/Users/abous/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/abous/AppData/Roaming/Xilinx/Vivado/init.tcl'
source Adder_Design_wrapper.tcl -notrace
WARNING: [Board 49-151] The current board 'tul.com.tw::pynq-z2:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Command: read_checkpoint -auto_incremental -incremental {C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.srcs/utils_1/imports/synth_1/top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Adder_Design_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31628
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1861.871 ; gain = 406.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Adder_Design_wrapper' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/hdl/Adder_Design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Adder_Design' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:12]
INFO: [Synth 8-6157] synthesizing module 'Adder_Design_RC_Add_0_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_RC_Add_0_0/synth/Adder_Design_RC_Add_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'RC_Add' [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.srcs/sources_1/new/RC_Add.v:23]
INFO: [Synth 8-6157] synthesizing module 'oneBitAdd' [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.srcs/sources_1/new/1-bit Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'oneBitAdd' (0#1) [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.srcs/sources_1/new/1-bit Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RC_Add' (0#1) [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.srcs/sources_1/new/RC_Add.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Design_RC_Add_0_0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_RC_Add_0_0/synth/Adder_Design_RC_Add_0_0.v:53]
WARNING: [Synth 8-7071] port 'cOut' of module 'Adder_Design_RC_Add_0_0' is unconnected for instance 'RC_Add_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:85]
WARNING: [Synth 8-7023] instance 'RC_Add_0' of module 'Adder_Design_RC_Add_0_0' has 5 connections declared, but only 4 given [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:85]
INFO: [Synth 8-6157] synthesizing module 'Adder_Design_processing_system7_0_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:729]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:729]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:109424]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:109424]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:195]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:195]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:195]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:195]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:195]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:195]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:195]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:195]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:195]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:195]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:195]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:195]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:195]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:195]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Design_processing_system7_0_0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:53]
WARNING: [Synth 8-7071] port 'GPIO_T' of module 'Adder_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:90]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'Adder_Design_processing_system7_0_0' has 24 connections declared, but only 23 given [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:90]
INFO: [Synth 8-6157] synthesizing module 'Adder_Design_xlconcat_0_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_xlconcat_0_0/synth/Adder_Design_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Design_xlconcat_0_0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_xlconcat_0_0/synth/Adder_Design_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Adder_Design_xlconstant_0_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_xlconstant_0_0/synth/Adder_Design_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Design_xlconstant_0_0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_xlconstant_0_0/synth/Adder_Design_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Adder_Design_xlslice_0_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_xlslice_0_0/synth/Adder_Design_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Design_xlslice_0_0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_xlslice_0_0/synth/Adder_Design_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Adder_Design_xlslice_a_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_xlslice_a_0/synth/Adder_Design_xlslice_a_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Design_xlslice_a_0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_xlslice_a_0/synth/Adder_Design_xlslice_a_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Design' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Design_wrapper' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/hdl/Adder_Design_wrapper.v:12]
WARNING: [Synth 8-7129] Port Din[63] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[62] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[61] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[60] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[59] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[58] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[57] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[56] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[55] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[54] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[53] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[52] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[51] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[50] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[49] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[48] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[47] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[46] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[45] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[44] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[43] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[42] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[41] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[40] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[39] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[38] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[37] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[36] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[35] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[34] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[33] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[32] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[63] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[62] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[61] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[60] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[59] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[58] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[57] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[56] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[55] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[54] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[53] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[52] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[51] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[50] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[49] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[48] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[47] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[46] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[45] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[44] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[43] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[42] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[41] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[40] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[39] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[38] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[37] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[36] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[35] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[34] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[33] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[32] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1962.285 ; gain = 507.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1962.285 ; gain = 507.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1962.285 ; gain = 507.070
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1962.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/Adder_Design_processing_system7_0_0.xdc] for cell 'Adder_Design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/Adder_Design_processing_system7_0_0.xdc] for cell 'Adder_Design_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/Adder_Design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Adder_Design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Adder_Design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.srcs/constrs_1/new/Adders_Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.srcs/constrs_1/new/Adders_Constraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.srcs/constrs_1/new/Adders_Constraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.srcs/constrs_1/new/Adders_Constraints.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.srcs/constrs_1/new/Adders_Constraints.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.srcs/constrs_1/new/Adders_Constraints.xdc]
Parsing XDC File [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Adder_Design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Adder_Design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1962.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1962.285 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1962.285 ; gain = 507.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1962.285 ; gain = 507.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/processing_system7_0/inst. (constraint file  {C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.runs/synth_1/dont_touch.xdc}, line 28).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/RC_Add_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/xlslice_a. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/xlslice_b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/xlconstant_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1962.285 ; gain = 507.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.srcs/utils_1/imports/synth_1/top.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1962.285 ; gain = 507.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1962.285 ; gain = 507.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1962.285 ; gain = 507.070
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1978.879 ; gain = 523.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2095.711 ; gain = 640.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2096.262 ; gain = 641.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2115.383 ; gain = 660.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2122.652 ; gain = 667.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2122.652 ; gain = 667.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2122.652 ; gain = 667.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2122.652 ; gain = 667.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2122.652 ; gain = 667.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2122.652 ; gain = 667.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |LUT1  |    24|
|3     |LUT2  |     1|
|4     |LUT3  |     7|
|5     |LUT4  |     1|
|6     |LUT5  |    12|
|7     |LUT6  |     2|
|8     |PS7   |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2122.652 ; gain = 667.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2122.652 ; gain = 667.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2122.652 ; gain = 667.438
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2122.652 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2147.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3e6927b1
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 122 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Adders/PYNQ Adders.runs/synth_1/Adder_Design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Adder_Design_wrapper_utilization_synth.rpt -pb Adder_Design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 22 06:50:10 2024...
