
---------- Begin Simulation Statistics ----------
final_tick                                59171848500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207993                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434624                       # Number of bytes of host memory used
host_op_rate                                   332312                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    72.37                       # Real time elapsed on the host
host_tick_rate                              817577762                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15053393                       # Number of instructions simulated
sim_ops                                      24050944                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059172                       # Number of seconds simulated
sim_ticks                                 59171848500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    5053392                       # Number of instructions committed
system.cpu0.committedOps                      9541576                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             23.418640                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3156854                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     796738                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2011                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4839573                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        18460                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      102409145                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.042701                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1996424                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          192                       # TLB misses on write requests
system.cpu0.numCycles                       118343569                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4494662     47.11%     47.13% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     47.13% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.01%     47.15% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     47.15% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     47.15% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     47.15% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     47.15% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     47.15% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     47.15% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     47.15% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     47.15% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     47.16% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     47.16% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.01%     47.17% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     47.17% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     47.18% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     47.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     47.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     47.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      2.09%     49.29% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      1.40%     50.69% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.02%     50.70% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4703550     49.30%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 9541576                       # Class of committed instruction
system.cpu0.tickCycles                       15934424                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     84                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000001                       # Number of instructions committed
system.cpu1.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.834369                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1920433                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1871002                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       365554                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    7295810                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        28449                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       98371575                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.084500                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2313330                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          250                       # TLB misses on write requests
system.cpu1.numCycles                       118343697                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14509368                       # Class of committed instruction
system.cpu1.tickCycles                       19972122                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1508418                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3017896                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1550697                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          360                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3101460                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            360                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              10323                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1498370                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10048                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1499155                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1499155                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10323                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4527374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4527374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4527374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    192502272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    192502272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               192502272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1509478                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1509478    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1509478                       # Request fanout histogram
system.membus.reqLayer4.occupancy          9587220000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              16.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7887217000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1987490                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1987490                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1987490                       # number of overall hits
system.cpu0.icache.overall_hits::total        1987490                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8891                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8891                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8891                       # number of overall misses
system.cpu0.icache.overall_misses::total         8891                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    230779500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    230779500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    230779500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    230779500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1996381                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1996381                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1996381                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1996381                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004454                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004454                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004454                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004454                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25956.529074                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25956.529074                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25956.529074                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25956.529074                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8875                       # number of writebacks
system.cpu0.icache.writebacks::total             8875                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8891                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8891                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8891                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8891                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    221888500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    221888500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    221888500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    221888500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004454                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004454                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004454                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004454                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24956.529074                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24956.529074                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24956.529074                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24956.529074                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8875                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1987490                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1987490                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8891                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8891                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    230779500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    230779500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1996381                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1996381                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004454                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004454                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25956.529074                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25956.529074                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8891                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8891                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    221888500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    221888500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004454                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004454                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24956.529074                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24956.529074                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999769                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1996381                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8891                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           224.539534                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999769                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         15979939                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        15979939                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4418092                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4418092                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4418092                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4418092                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1203888                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1203888                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1203888                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1203888                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 106437256000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 106437256000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 106437256000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 106437256000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5621980                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5621980                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5621980                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5621980                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.214140                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.214140                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.214140                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.214140                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88411.260848                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88411.260848                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88411.260848                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88411.260848                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       597337                       # number of writebacks
system.cpu0.dcache.writebacks::total           597337                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       592711                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       592711                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       592711                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       592711                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       611177                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       611177                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       611177                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       611177                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  52804531000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  52804531000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  52804531000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  52804531000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.108712                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.108712                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.108712                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.108712                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86398.099078                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86398.099078                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86398.099078                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86398.099078                       # average overall mshr miss latency
system.cpu0.dcache.replacements                611160                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       777798                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         777798                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16404                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16404                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    424050500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    424050500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       794202                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       794202                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.020655                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020655                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25850.432821                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25850.432821                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16100                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16100                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    395105000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    395105000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.020272                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.020272                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24540.683230                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24540.683230                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3640294                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3640294                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1187484                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1187484                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 106013205500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 106013205500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4827778                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4827778                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.245969                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.245969                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 89275.481185                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 89275.481185                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       592407                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       592407                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       595077                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       595077                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  52409426000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  52409426000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.123261                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.123261                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88071.671397                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88071.671397                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999784                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5029268                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           611176                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.228838                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999784                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         45587016                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        45587016                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2302151                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2302151                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2302151                       # number of overall hits
system.cpu1.icache.overall_hits::total        2302151                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11112                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11112                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11112                       # number of overall misses
system.cpu1.icache.overall_misses::total        11112                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    332233000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    332233000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    332233000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    332233000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2313263                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2313263                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2313263                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2313263                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004804                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004804                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004804                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004804                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29898.578114                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29898.578114                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29898.578114                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29898.578114                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11096                       # number of writebacks
system.cpu1.icache.writebacks::total            11096                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11112                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11112                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11112                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11112                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    321121000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    321121000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    321121000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    321121000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004804                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004804                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004804                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004804                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28898.578114                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28898.578114                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28898.578114                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28898.578114                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11096                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2302151                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2302151                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    332233000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    332233000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2313263                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2313263                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004804                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004804                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29898.578114                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29898.578114                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11112                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11112                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    321121000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    321121000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004804                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004804                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28898.578114                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28898.578114                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999759                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2313263                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11112                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           208.177016                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999759                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18517216                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18517216                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7320241                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7320241                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7320241                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7320241                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1465602                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1465602                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1465602                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1465602                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 101899847500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 101899847500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 101899847500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 101899847500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8785843                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8785843                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8785843                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8785843                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166814                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166814                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166814                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166814                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69527.639496                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69527.639496                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69527.639496                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69527.639496                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       912105                       # number of writebacks
system.cpu1.dcache.writebacks::total           912105                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       546019                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       546019                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       546019                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       546019                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       919583                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       919583                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       919583                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       919583                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  81079017500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  81079017500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  81079017500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  81079017500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88169.330555                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88169.330555                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88169.330555                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88169.330555                       # average overall mshr miss latency
system.cpu1.dcache.replacements                919566                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1495633                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1495633                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9378                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9378                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    393801000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    393801000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1505011                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1505011                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006231                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006231                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 41992.002559                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41992.002559                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          335                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          335                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9043                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9043                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    370385500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    370385500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.006009                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006009                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 40958.255004                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40958.255004                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5824608                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5824608                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1456224                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1456224                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 101506046500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 101506046500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200008                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200008                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69704.967436                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69704.967436                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545684                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545684                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  80708632000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  80708632000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88638.205900                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88638.205900                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999774                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8239823                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           919582                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.960400                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999774                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         71206326                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        71206326                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7356                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18616                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8537                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                6775                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41284                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7356                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18616                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8537                       # number of overall hits
system.l2.overall_hits::.cpu1.data               6775                       # number of overall hits
system.l2.overall_hits::total                   41284                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1535                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            592561                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2575                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            912808                       # number of demand (read+write) misses
system.l2.demand_misses::total                1509479                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1535                       # number of overall misses
system.l2.overall_misses::.cpu0.data           592561                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2575                       # number of overall misses
system.l2.overall_misses::.cpu1.data           912808                       # number of overall misses
system.l2.overall_misses::total               1509479                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    127086000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  51620921000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    209313500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  79616159500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     131573480000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    127086000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  51620921000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    209313500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  79616159500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    131573480000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8891                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          611177                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11112                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          919583                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1550763                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8891                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         611177                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11112                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         919583                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1550763                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.172646                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.969541                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.231731                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.992633                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.973378                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.172646                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.969541                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.231731                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.992633                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.973378                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82792.182410                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87114.948503                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81286.796117                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 87221.145630                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87164.829719                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82792.182410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87114.948503                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81286.796117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 87221.145630                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87164.829719                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1498371                       # number of writebacks
system.l2.writebacks::total                   1498371                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       592561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       912808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1509479                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       592561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       912808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1509479                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    111736000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  45695311000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    183563500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  70488089500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 116478700000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    111736000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  45695311000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    183563500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  70488089500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 116478700000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.172646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.969541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.231731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.992633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.973378                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.172646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.969541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.231731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.992633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.973378                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72792.182410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77114.948503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71286.796117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77221.156585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77164.836344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72792.182410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77114.948503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71286.796117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77221.156585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77164.836344                       # average overall mshr miss latency
system.l2.replacements                        1508650                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1509442                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1509442                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1509442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1509442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19971                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19971                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19971                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19971                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          129                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           129                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5144                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1317                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6461                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         589933                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         909223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1499156                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  51392357500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  79318204000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  130710561500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       595077                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1505617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.991356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998554                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995709                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87115.583465                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87237.348813                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87189.432921                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       589933                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       909223                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1499156                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  45493027500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  70225984000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 115719011500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.991356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77115.583465                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77237.359812                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77189.439591                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7356                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8537                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15893                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2575                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    127086000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    209313500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    336399500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8891                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20003                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.172646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.231731                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.205469                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82792.182410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81286.796117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81849.026764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1535                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2575                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4110                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    111736000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    183563500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    295299500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.172646                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.231731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.205469                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72792.182410                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71286.796117                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71849.026764                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13472                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5458                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18930                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3585                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    228563500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    297955500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    526519000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.163230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.396439                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.247107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86972.412481                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83111.715481                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84744.728794                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2628                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3585                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    202283500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    262105500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    464389000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.163230                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.396439                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.247107                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76972.412481                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73111.715481                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74744.728794                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.533187                       # Cycle average of tags in use
system.l2.tags.total_refs                     3101330                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1509674                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.054304                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.882305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.832241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      763.871509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.173098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      254.774033                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.745968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.248803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999544                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          769                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26321354                       # Number of tag accesses
system.l2.tags.data_accesses                 26321354                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst         98240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      37923904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        164800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58419648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           96606592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        98240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       164800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        263040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95895680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95895680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         592561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         912807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1509478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1498370                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1498370                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1660249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        640911260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2785108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        987287865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1632644483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1660249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2785108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4445357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1620630121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1620630121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1620630121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1660249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       640911260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2785108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       987287865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3253274604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1498343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    592559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    912685.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000158080750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        93390                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        93390                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4180230                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1407539                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1509478                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1498370                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1509478                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1498370                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    124                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             94488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             94367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             94357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             94384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             94423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             94724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             94215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             94113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             94278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             94308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            94583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            94308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            94203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            94272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            94041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            94290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             93746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             93737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             93681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             93704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             93741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             93614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             93490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             93560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            93539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            93638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            93646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            93522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            93675                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25656711750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7546770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             53957099250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16998.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35748.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1387260                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1380028                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1509478                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1498370                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  786870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  576757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  145547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 104993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 104799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 101850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 103398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  97466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  99179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       240380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    800.769715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   673.216713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.259320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9653      4.02%      4.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15448      6.43%     10.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12738      5.30%     15.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11265      4.69%     20.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13540      5.63%     26.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14871      6.19%     32.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8716      3.63%     35.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7889      3.28%     39.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       146260     60.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       240380                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        93390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.161741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.065231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.807827                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          93250     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            62      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            51      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         93390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        93390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.043666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.039077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.414974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            92215     98.74%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              179      0.19%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               56      0.06%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              248      0.27%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              456      0.49%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              197      0.21%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               39      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         93390                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               96598656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95892352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                96606592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95895680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1632.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1620.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1632.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1620.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   59171810000                       # Total gap between requests
system.mem_ctrls.avgGap                      19672.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        98240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     37923776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       164800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58411840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95892352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1660248.961125491885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 640909097.169746160507                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2785108.192116053309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 987155910.804442763329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1620573878.133957624435                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1535                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       592561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2575                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       912807                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1498370                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     48678250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  21060472250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     77939500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32770009250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1501141233250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31712.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35541.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30267.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35900.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1001849.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            856785720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            455392410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5385580620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3908803860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4670649360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20289431010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5636153280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41202796260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        696.324305                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14317029750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1975740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42879078750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            859556040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            456849690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5391206940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3912416100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4670649360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20311303050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5617734720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41219715900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        696.610245                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14269350250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1975740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  42926758250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             45146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3007813                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19971                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           31563                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1505617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1505615                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20003                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25143                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1833513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2758731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4652221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1137024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     77344832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1421312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    117227968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              197131136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1508650                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95895744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3059413                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000118                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010847                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3059053     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    360      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3059413                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3080143000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1379445853                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16689955                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         916783960                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13351470                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  59171848500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
