
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.00;
1.00
set RST_NAME "reset";
reset
set TOP_MOD_NAME "layer_5_2_1_9";
layer_5_2_1_9
set SRC_FILE "layer_5_2_1_9.sv";
layer_5_2_1_9.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./layer_5_2_1_9.sv
Compiling source file ./layer_5_2_1_9.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./layer_5_2_1_9.sv:64: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_1_9.sv:119: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_1_9.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_1_9.sv:158: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_1_9.sv:153: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_1_9.sv:225: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_1_9.sv:242: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_1_9.sv:60: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 115 in file
	'./layer_5_2_1_9.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           117            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer_5_2_1_9 line 107 in file
		'./layer_5_2_1_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer_5_2_1_9 line 133 in file
		'./layer_5_2_1_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_wr_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer_5_2_1_9 line 146 in file
		'./layer_5_2_1_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer_5_2_1_9 line 169 in file
		'./layer_5_2_1_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  compute_done_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   output_cnt_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer_5_2_1_9 line 187 in file
		'./layer_5_2_1_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer_5_2_1_9 line 220 in file
		'./layer_5_2_1_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_out_cnt_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer_5_2_1_9 line 233 in file
		'./layer_5_2_1_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    valid_int_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'layer_5_2_1_9'.
Information: Building the design 'memory' instantiated from design 'layer_5_2_1_9' with
	the parameters "WIDTH=9,SIZE=2,LOGSIZE=2". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH9_SIZE2_LOGSIZE2 line 441 in file
		'./layer_5_2_1_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer_5_2_1_9_W_rom_0'. (HDL-193)
Warning:  ./layer_5_2_1_9.sv:262: unsigned to signed assignment occurs. (VER-318)
Warning:  ./layer_5_2_1_9.sv:263: unsigned to signed assignment occurs. (VER-318)
Warning:  ./layer_5_2_1_9.sv:264: unsigned to signed assignment occurs. (VER-318)
Warning:  ./layer_5_2_1_9.sv:268: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 259 in file
	'./layer_5_2_1_9.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           260            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer_5_2_1_9_W_rom_0 line 259 in file
		'./layer_5_2_1_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer_5_2_1_9_B_rom_0'. (HDL-193)
Warning:  ./layer_5_2_1_9.sv:281: unsigned to signed assignment occurs. (VER-318)
Warning:  ./layer_5_2_1_9.sv:282: unsigned to signed assignment occurs. (VER-318)
Warning:  ./layer_5_2_1_9.sv:284: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 279 in file
	'./layer_5_2_1_9.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           280            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer_5_2_1_9_B_rom_0 line 279 in file
		'./layer_5_2_1_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'part3_mac' instantiated from design 'layer_5_2_1_9' with
	the parameters "T=9,NUM_S=1,VEC_S=2". (HDL-193)
Warning:  ./layer_5_2_1_9.sv:411: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_1_9.sv:412: signed to unsigned conversion occurs. (VER-318)
Warning:  ./layer_5_2_1_9.sv:331: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine part3_mac_T9_NUM_S1_VEC_S2 line 366 in file
		'./layer_5_2_1_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_int_reg      | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_int_reg      | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|      x_int_reg      | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T9_NUM_S1_VEC_S2 line 387 in file
		'./layer_5_2_1_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      d_int_reg      | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T9_NUM_S1_VEC_S2 line 403 in file
		'./layer_5_2_1_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     vec_cnt_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T9_NUM_S1_VEC_S2 line 421 in file
		'./layer_5_2_1_9.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    overflow_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset s_valid m_ready data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{s_valid m_ready data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 11 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy u_vec_x_mem_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_w_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_b_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_mac_0 before Pass 1 (OPT-776)
Information: Ungrouping 4 of 5 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'layer_5_2_1_9'
Information: Added key list 'DesignWare' to design 'layer_5_2_1_9'. (DDB-72)
Information: The register 'state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: In design 'layer_5_2_1_9', the register 'u_w_rom_0/z_reg[7]' is removed because it is merged to 'u_w_rom_0/z_reg[8]'. (OPT-1215)
Information: In design 'layer_5_2_1_9', the register 'u_w_rom_0/z_reg[6]' is removed because it is merged to 'u_w_rom_0/z_reg[8]'. (OPT-1215)
Information: In design 'layer_5_2_1_9', the register 'u_w_rom_0/z_reg[5]' is removed because it is merged to 'u_w_rom_0/z_reg[8]'. (OPT-1215)
Information: In design 'layer_5_2_1_9', the register 'u_w_rom_0/z_reg[4]' is removed because it is merged to 'u_w_rom_0/z_reg[8]'. (OPT-1215)
Information: In design 'layer_5_2_1_9', the register 'u_w_rom_0/z_reg[3]' is removed because it is merged to 'u_w_rom_0/z_reg[8]'. (OPT-1215)
Information: In design 'layer_5_2_1_9', the register 'u_b_rom_0/z_reg[7]' is removed because it is merged to 'u_b_rom_0/z_reg[8]'. (OPT-1215)
Information: In design 'layer_5_2_1_9', the register 'u_b_rom_0/z_reg[6]' is removed because it is merged to 'u_b_rom_0/z_reg[8]'. (OPT-1215)
Information: In design 'layer_5_2_1_9', the register 'u_b_rom_0/z_reg[5]' is removed because it is merged to 'u_b_rom_0/z_reg[8]'. (OPT-1215)
Information: In design 'layer_5_2_1_9', the register 'u_b_rom_0/z_reg[4]' is removed because it is merged to 'u_b_rom_0/z_reg[8]'. (OPT-1215)
Information: In design 'layer_5_2_1_9', the register 'u_b_rom_0/z_reg[3]' is removed because it is merged to 'u_b_rom_0/z_reg[8]'. (OPT-1215)
 Implement Synthetic for 'layer_5_2_1_9'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'u_mac_0/vec_cnt_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ram_x_wr_addr_reg[1]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'ram_x_rd_addr_reg[0][1]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02    1074.1      0.20       0.2      24.2                           22086.4609
    0:00:02    1073.0      0.20       0.2      24.2                           22057.7539
    0:00:02    1073.0      0.20       0.2      24.2                           22057.7539
    0:00:02    1073.0      0.20       0.2      24.2                           22057.7539
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746

  Beginning Delay Optimization
  ----------------------------
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02    1017.7      0.00       0.0       5.5                           20001.9746
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:02    1018.2      0.00       0.0       0.0                           20023.1738
    0:00:02    1018.2      0.00       0.0       0.0                           20023.1738

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02    1018.2      0.00       0.0       0.0                           20023.1738
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
    0:00:03    1010.3      0.00       0.0       0.0                           19807.8770
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : layer_5_2_1_9
Version: J-2014.09-SP5-2
Date   : Sat Nov 25 16:47:18 2017
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           24
Number of nets:                           595
Number of cells:                          484
Number of combinational cells:            375
Number of sequential cells:               109
Number of macros/black boxes:               0
Number of buf/inv:                         44
Number of references:                      26

Combinational area:                517.370002
Buf/Inv area:                       23.408000
Noncombinational area:             492.897982
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  1010.267984
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : layer_5_2_1_9
Version: J-2014.09-SP5-2
Date   : Sat Nov 25 16:47:18 2017
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
layer_5_2_1_9          5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 653.6245 uW   (90%)
  Net Switching Power  =  72.8210 uW   (10%)
                         ---------
Total Dynamic Power    = 726.4454 uW  (100%)

Cell Leakage Power     =  18.9470 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register         609.4811           20.2754        8.5097e+03          638.2662  (  85.63%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     44.1434           52.5455        1.0437e+04          107.1262  (  14.37%)
--------------------------------------------------------------------------------------------------
Total            653.6246 uW        72.8210 uW     1.8947e+04 nW       745.3925 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : layer_5_2_1_9
Version: J-2014.09-SP5-2
Date   : Sat Nov 25 16:47:18 2017
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: u_mac_0/d_int_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_mac_0/f_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  layer_5_2_1_9      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_mac_0/d_int_reg[0]/CK (DFF_X1)         0.00       0.00 r
  u_mac_0/d_int_reg[0]/Q (DFF_X1)          0.09       0.09 f
  U540/CO (HA_X1)                          0.06       0.15 f
  U544/CO (FA_X1)                          0.09       0.24 f
  U548/CO (FA_X1)                          0.09       0.33 f
  U552/CO (FA_X1)                          0.09       0.42 f
  U556/CO (FA_X1)                          0.09       0.51 f
  U560/CO (FA_X1)                          0.09       0.60 f
  U564/CO (FA_X1)                          0.09       0.69 f
  U568/CO (FA_X1)                          0.09       0.78 f
  U331/ZN (XNOR2_X1)                       0.06       0.83 f
  U337/ZN (AOI21_X1)                       0.04       0.87 r
  U341/ZN (NAND2_X1)                       0.03       0.90 f
  u_mac_0/f_reg[8]/D (DFF_X1)              0.01       0.91 f
  data arrival time                                   0.91

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  u_mac_0/f_reg[8]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (MET)                                         0.05


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aahangar/proj3/part2/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...
