<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file motorcontrollerfinal_controller.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000ZE
Package:     TQFP144
Performance: 1
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Fri Jun 30 13:55:07 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Motorcontroller-prototype/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-4000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   40.048MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.346ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_I/dirout_m4_349  (from CLKDIV_I/pi_clk -)
   Destination:    FF         Data in        COM_I_M4/MospairC_i2  (to clkout_c +)

   Delay:              11.997ns  (15.6% logic, 84.4% route), 2 logic levels.

 Constraint Details:

     11.997ns physical path delay PID_I/SLICE_1173 to SLICE_1659 meets
     26.316ns delay constraint less
     12.271ns skew and
      0.702ns LSR_SET requirement (totaling 13.343ns) by 1.346ns

 Physical Path Details:

      Data path PID_I/SLICE_1173 to SLICE_1659:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R12C22C.CLK to     R12C22C.Q1 PID_I/SLICE_1173 (from CLKDIV_I/pi_clk)
ROUTE         7     6.922     R12C22C.Q1 to     R17C22B.A0 dir_m4
CTOF_DEL    ---     0.920     R17C22B.A0 to     R17C22B.F0 SLICE_1576
ROUTE         1     3.203     R17C22B.F0 to    R16C19C.LSR n3241 (to clkout_c)
                  --------
                   11.997   (15.6% logic, 84.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to PID_I/SLICE_1173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to     R2C16D.CLK clkout_c
REG_DEL     ---     0.952     R2C16D.CLK to      R2C16D.Q1 CLKDIV_I/SLICE_689
ROUTE       256    11.319      R2C16D.Q1 to    R12C22C.CLK CLKDIV_I/pi_clk
                  --------
                   21.260   (4.5% logic, 95.5% route), 1 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to    R16C19C.CLK clkout_c
                  --------
                    8.989   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.373ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_I/dirout_m4_349  (from CLKDIV_I/pi_clk -)
   Destination:    FF         Data in        COM_I_M4/MospairB_i2  (to clkout_c +)

   Delay:              11.970ns  (15.6% logic, 84.4% route), 2 logic levels.

 Constraint Details:

     11.970ns physical path delay PID_I/SLICE_1173 to SLICE_793 meets
     26.316ns delay constraint less
     12.271ns skew and
      0.702ns LSR_SET requirement (totaling 13.343ns) by 1.373ns

 Physical Path Details:

      Data path PID_I/SLICE_1173 to SLICE_793:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R12C22C.CLK to     R12C22C.Q1 PID_I/SLICE_1173 (from CLKDIV_I/pi_clk)
ROUTE         7     7.002     R12C22C.Q1 to     R17C22B.B1 dir_m4
CTOF_DEL    ---     0.920     R17C22B.B1 to     R17C22B.F1 SLICE_1576
ROUTE         1     3.096     R17C22B.F1 to    R18C23A.LSR n3207 (to clkout_c)
                  --------
                   11.970   (15.6% logic, 84.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to PID_I/SLICE_1173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to     R2C16D.CLK clkout_c
REG_DEL     ---     0.952     R2C16D.CLK to      R2C16D.Q1 CLKDIV_I/SLICE_689
ROUTE       256    11.319      R2C16D.Q1 to    R12C22C.CLK CLKDIV_I/pi_clk
                  --------
                   21.260   (4.5% logic, 95.5% route), 1 logic levels.

      Destination Clock Path OSCInst0 to SLICE_793:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to    R18C23A.CLK clkout_c
                  --------
                    8.989   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.639ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/recv_buffer__i55  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i15  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i14

   Delay:              23.975ns  (36.4% logic, 63.6% route), 14 logic levels.

 Constraint Details:

     23.975ns physical path delay SLICE_604 to SLICE_196 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.639ns

 Physical Path Details:

      Data path SLICE_604 to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R13C22C.CLK to     R13C22C.Q0 SLICE_604 (from clkout_c)
ROUTE         5     5.354     R13C22C.Q0 to     R17C26A.A1 SPI_I/recv_buffer_55
C1TOFCO_DE  ---     1.789     R17C26A.A1 to    R17C26A.FCO SPI_I/SLICE_65
ROUTE         1     0.000    R17C26A.FCO to    R17C26B.FCI SPI_I/n18506
FCITOFCO_D  ---     0.316    R17C26B.FCI to    R17C26B.FCO SPI_I/SLICE_64
ROUTE         1     0.000    R17C26B.FCO to    R17C26C.FCI SPI_I/n18507
FCITOFCO_D  ---     0.316    R17C26C.FCI to    R17C26C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R17C26C.FCO to    R17C26D.FCI SPI_I/n18508
FCITOFCO_D  ---     0.316    R17C26D.FCI to    R17C26D.FCO SPI_I/SLICE_62
ROUTE         1     0.000    R17C26D.FCO to    R17C27A.FCI SPI_I/n18509
FCITOFCO_D  ---     0.316    R17C27A.FCI to    R17C27A.FCO SPI_I/SLICE_61
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI SPI_I/n18510
FCITOFCO_D  ---     0.316    R17C27B.FCI to    R17C27B.FCO SPI_I/SLICE_60
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI SPI_I/n18511
FCITOFCO_D  ---     0.316    R17C27C.FCI to    R17C27C.FCO SPI_I/SLICE_59
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI SPI_I/n18512
FCITOFCO_D  ---     0.316    R17C27D.FCI to    R17C27D.FCO SPI_I/SLICE_58
ROUTE         1     0.000    R17C27D.FCO to    R17C28A.FCI SPI_I/n18513
FCITOFCO_D  ---     0.316    R17C28A.FCI to    R17C28A.FCO SPI_I/SLICE_57
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI SPI_I/n18514
FCITOFCO_D  ---     0.316    R17C28B.FCI to    R17C28B.FCO SPI_I/SLICE_56
ROUTE         1     0.000    R17C28B.FCO to    R17C28C.FCI SPI_I/n18515
FCITOF1_DE  ---     1.294    R17C28C.FCI to     R17C28C.F1 SPI_I/SLICE_55
ROUTE         1     3.246     R17C28C.F1 to     R13C28C.A1 SPI_I/n3372
CTOF_DEL    ---     0.920     R13C28C.A1 to     R13C28C.F1 SPI_I/SLICE_1174
ROUTE         2     2.232     R13C28C.F1 to     R13C31B.D1 SPI_I/enable_m2_N_827
CTOF_DEL    ---     0.920     R13C31B.D1 to     R13C31B.F1 SPI_I/SLICE_1581
ROUTE        11     4.424     R13C31B.F1 to    R16C23D.LSR SPI_I/n14258 (to clkout_c)
                  --------
                   23.975   (36.4% logic, 63.6% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to    R13C22C.CLK clkout_c
                  --------
                    8.989   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to    R16C23D.CLK clkout_c
                  --------
                    8.989   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.639ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/recv_buffer__i55  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i13  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i12

   Delay:              23.975ns  (36.4% logic, 63.6% route), 14 logic levels.

 Constraint Details:

     23.975ns physical path delay SLICE_604 to SLICE_199 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.639ns

 Physical Path Details:

      Data path SLICE_604 to SLICE_199:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R13C22C.CLK to     R13C22C.Q0 SLICE_604 (from clkout_c)
ROUTE         5     5.354     R13C22C.Q0 to     R17C26A.A1 SPI_I/recv_buffer_55
C1TOFCO_DE  ---     1.789     R17C26A.A1 to    R17C26A.FCO SPI_I/SLICE_65
ROUTE         1     0.000    R17C26A.FCO to    R17C26B.FCI SPI_I/n18506
FCITOFCO_D  ---     0.316    R17C26B.FCI to    R17C26B.FCO SPI_I/SLICE_64
ROUTE         1     0.000    R17C26B.FCO to    R17C26C.FCI SPI_I/n18507
FCITOFCO_D  ---     0.316    R17C26C.FCI to    R17C26C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R17C26C.FCO to    R17C26D.FCI SPI_I/n18508
FCITOFCO_D  ---     0.316    R17C26D.FCI to    R17C26D.FCO SPI_I/SLICE_62
ROUTE         1     0.000    R17C26D.FCO to    R17C27A.FCI SPI_I/n18509
FCITOFCO_D  ---     0.316    R17C27A.FCI to    R17C27A.FCO SPI_I/SLICE_61
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI SPI_I/n18510
FCITOFCO_D  ---     0.316    R17C27B.FCI to    R17C27B.FCO SPI_I/SLICE_60
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI SPI_I/n18511
FCITOFCO_D  ---     0.316    R17C27C.FCI to    R17C27C.FCO SPI_I/SLICE_59
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI SPI_I/n18512
FCITOFCO_D  ---     0.316    R17C27D.FCI to    R17C27D.FCO SPI_I/SLICE_58
ROUTE         1     0.000    R17C27D.FCO to    R17C28A.FCI SPI_I/n18513
FCITOFCO_D  ---     0.316    R17C28A.FCI to    R17C28A.FCO SPI_I/SLICE_57
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI SPI_I/n18514
FCITOFCO_D  ---     0.316    R17C28B.FCI to    R17C28B.FCO SPI_I/SLICE_56
ROUTE         1     0.000    R17C28B.FCO to    R17C28C.FCI SPI_I/n18515
FCITOF1_DE  ---     1.294    R17C28C.FCI to     R17C28C.F1 SPI_I/SLICE_55
ROUTE         1     3.246     R17C28C.F1 to     R13C28C.A1 SPI_I/n3372
CTOF_DEL    ---     0.920     R13C28C.A1 to     R13C28C.F1 SPI_I/SLICE_1174
ROUTE         2     2.232     R13C28C.F1 to     R13C31B.D1 SPI_I/enable_m2_N_827
CTOF_DEL    ---     0.920     R13C31B.D1 to     R13C31B.F1 SPI_I/SLICE_1581
ROUTE        11     4.424     R13C31B.F1 to    R16C23C.LSR SPI_I/n14258 (to clkout_c)
                  --------
                   23.975   (36.4% logic, 63.6% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to    R13C22C.CLK clkout_c
                  --------
                    8.989   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_199:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to    R16C23C.CLK clkout_c
                  --------
                    8.989   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.639ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/recv_buffer__i55  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i11  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i10

   Delay:              23.975ns  (36.4% logic, 63.6% route), 14 logic levels.

 Constraint Details:

     23.975ns physical path delay SLICE_604 to SLICE_207 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.639ns

 Physical Path Details:

      Data path SLICE_604 to SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R13C22C.CLK to     R13C22C.Q0 SLICE_604 (from clkout_c)
ROUTE         5     5.354     R13C22C.Q0 to     R17C26A.A1 SPI_I/recv_buffer_55
C1TOFCO_DE  ---     1.789     R17C26A.A1 to    R17C26A.FCO SPI_I/SLICE_65
ROUTE         1     0.000    R17C26A.FCO to    R17C26B.FCI SPI_I/n18506
FCITOFCO_D  ---     0.316    R17C26B.FCI to    R17C26B.FCO SPI_I/SLICE_64
ROUTE         1     0.000    R17C26B.FCO to    R17C26C.FCI SPI_I/n18507
FCITOFCO_D  ---     0.316    R17C26C.FCI to    R17C26C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R17C26C.FCO to    R17C26D.FCI SPI_I/n18508
FCITOFCO_D  ---     0.316    R17C26D.FCI to    R17C26D.FCO SPI_I/SLICE_62
ROUTE         1     0.000    R17C26D.FCO to    R17C27A.FCI SPI_I/n18509
FCITOFCO_D  ---     0.316    R17C27A.FCI to    R17C27A.FCO SPI_I/SLICE_61
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI SPI_I/n18510
FCITOFCO_D  ---     0.316    R17C27B.FCI to    R17C27B.FCO SPI_I/SLICE_60
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI SPI_I/n18511
FCITOFCO_D  ---     0.316    R17C27C.FCI to    R17C27C.FCO SPI_I/SLICE_59
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI SPI_I/n18512
FCITOFCO_D  ---     0.316    R17C27D.FCI to    R17C27D.FCO SPI_I/SLICE_58
ROUTE         1     0.000    R17C27D.FCO to    R17C28A.FCI SPI_I/n18513
FCITOFCO_D  ---     0.316    R17C28A.FCI to    R17C28A.FCO SPI_I/SLICE_57
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI SPI_I/n18514
FCITOFCO_D  ---     0.316    R17C28B.FCI to    R17C28B.FCO SPI_I/SLICE_56
ROUTE         1     0.000    R17C28B.FCO to    R17C28C.FCI SPI_I/n18515
FCITOF1_DE  ---     1.294    R17C28C.FCI to     R17C28C.F1 SPI_I/SLICE_55
ROUTE         1     3.246     R17C28C.F1 to     R13C28C.A1 SPI_I/n3372
CTOF_DEL    ---     0.920     R13C28C.A1 to     R13C28C.F1 SPI_I/SLICE_1174
ROUTE         2     2.232     R13C28C.F1 to     R13C31B.D1 SPI_I/enable_m2_N_827
CTOF_DEL    ---     0.920     R13C31B.D1 to     R13C31B.F1 SPI_I/SLICE_1581
ROUTE        11     4.424     R13C31B.F1 to    R16C23B.LSR SPI_I/n14258 (to clkout_c)
                  --------
                   23.975   (36.4% logic, 63.6% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to    R13C22C.CLK clkout_c
                  --------
                    8.989   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to    R16C23B.CLK clkout_c
                  --------
                    8.989   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.639ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/recv_buffer__i55  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i9  (to clkout_c +)

   Delay:              23.975ns  (36.4% logic, 63.6% route), 14 logic levels.

 Constraint Details:

     23.975ns physical path delay SLICE_604 to SLICE_209 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.639ns

 Physical Path Details:

      Data path SLICE_604 to SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R13C22C.CLK to     R13C22C.Q0 SLICE_604 (from clkout_c)
ROUTE         5     5.354     R13C22C.Q0 to     R17C26A.A1 SPI_I/recv_buffer_55
C1TOFCO_DE  ---     1.789     R17C26A.A1 to    R17C26A.FCO SPI_I/SLICE_65
ROUTE         1     0.000    R17C26A.FCO to    R17C26B.FCI SPI_I/n18506
FCITOFCO_D  ---     0.316    R17C26B.FCI to    R17C26B.FCO SPI_I/SLICE_64
ROUTE         1     0.000    R17C26B.FCO to    R17C26C.FCI SPI_I/n18507
FCITOFCO_D  ---     0.316    R17C26C.FCI to    R17C26C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R17C26C.FCO to    R17C26D.FCI SPI_I/n18508
FCITOFCO_D  ---     0.316    R17C26D.FCI to    R17C26D.FCO SPI_I/SLICE_62
ROUTE         1     0.000    R17C26D.FCO to    R17C27A.FCI SPI_I/n18509
FCITOFCO_D  ---     0.316    R17C27A.FCI to    R17C27A.FCO SPI_I/SLICE_61
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI SPI_I/n18510
FCITOFCO_D  ---     0.316    R17C27B.FCI to    R17C27B.FCO SPI_I/SLICE_60
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI SPI_I/n18511
FCITOFCO_D  ---     0.316    R17C27C.FCI to    R17C27C.FCO SPI_I/SLICE_59
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI SPI_I/n18512
FCITOFCO_D  ---     0.316    R17C27D.FCI to    R17C27D.FCO SPI_I/SLICE_58
ROUTE         1     0.000    R17C27D.FCO to    R17C28A.FCI SPI_I/n18513
FCITOFCO_D  ---     0.316    R17C28A.FCI to    R17C28A.FCO SPI_I/SLICE_57
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI SPI_I/n18514
FCITOFCO_D  ---     0.316    R17C28B.FCI to    R17C28B.FCO SPI_I/SLICE_56
ROUTE         1     0.000    R17C28B.FCO to    R17C28C.FCI SPI_I/n18515
FCITOF1_DE  ---     1.294    R17C28C.FCI to     R17C28C.F1 SPI_I/SLICE_55
ROUTE         1     3.246     R17C28C.F1 to     R13C28C.A1 SPI_I/n3372
CTOF_DEL    ---     0.920     R13C28C.A1 to     R13C28C.F1 SPI_I/SLICE_1174
ROUTE         2     2.232     R13C28C.F1 to     R13C31B.D1 SPI_I/enable_m2_N_827
CTOF_DEL    ---     0.920     R13C31B.D1 to     R13C31B.F1 SPI_I/SLICE_1581
ROUTE        11     4.424     R13C31B.F1 to    R16C23A.LSR SPI_I/n14258 (to clkout_c)
                  --------
                   23.975   (36.4% logic, 63.6% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to    R13C22C.CLK clkout_c
                  --------
                    8.989   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to    R16C23A.CLK clkout_c
                  --------
                    8.989   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.672ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_I/dirout_m3_348  (from CLKDIV_I/pi_clk -)
   Destination:    FF         Data in        COM_I_M3/MospairC_i2  (to clkout_c +)

   Delay:              11.671ns  (16.0% logic, 84.0% route), 2 logic levels.

 Constraint Details:

     11.671ns physical path delay PID_I/SLICE_1173 to SLICE_1468 meets
     26.316ns delay constraint less
     12.271ns skew and
      0.702ns LSR_SET requirement (totaling 13.343ns) by 1.672ns

 Physical Path Details:

      Data path PID_I/SLICE_1173 to SLICE_1468:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R12C22C.CLK to     R12C22C.Q0 PID_I/SLICE_1173 (from CLKDIV_I/pi_clk)
ROUTE         7     4.428     R12C22C.Q0 to      R7C24D.D0 dir_m3
CTOF_DEL    ---     0.920      R7C24D.D0 to      R7C24D.F0 SLICE_1577
ROUTE         1     5.371      R7C24D.F0 to    R18C20A.LSR n3139 (to clkout_c)
                  --------
                   11.671   (16.0% logic, 84.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to PID_I/SLICE_1173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to     R2C16D.CLK clkout_c
REG_DEL     ---     0.952     R2C16D.CLK to      R2C16D.Q1 CLKDIV_I/SLICE_689
ROUTE       256    11.319      R2C16D.Q1 to    R12C22C.CLK CLKDIV_I/pi_clk
                  --------
                   21.260   (4.5% logic, 95.5% route), 1 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1468:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to    R18C20A.CLK clkout_c
                  --------
                    8.989   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.697ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/recv_buffer__i55  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i8  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i7

   Delay:              23.917ns  (36.5% logic, 63.5% route), 14 logic levels.

 Constraint Details:

     23.917ns physical path delay SLICE_604 to SLICE_210 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.697ns

 Physical Path Details:

      Data path SLICE_604 to SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R13C22C.CLK to     R13C22C.Q0 SLICE_604 (from clkout_c)
ROUTE         5     5.354     R13C22C.Q0 to     R17C26A.A1 SPI_I/recv_buffer_55
C1TOFCO_DE  ---     1.789     R17C26A.A1 to    R17C26A.FCO SPI_I/SLICE_65
ROUTE         1     0.000    R17C26A.FCO to    R17C26B.FCI SPI_I/n18506
FCITOFCO_D  ---     0.316    R17C26B.FCI to    R17C26B.FCO SPI_I/SLICE_64
ROUTE         1     0.000    R17C26B.FCO to    R17C26C.FCI SPI_I/n18507
FCITOFCO_D  ---     0.316    R17C26C.FCI to    R17C26C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R17C26C.FCO to    R17C26D.FCI SPI_I/n18508
FCITOFCO_D  ---     0.316    R17C26D.FCI to    R17C26D.FCO SPI_I/SLICE_62
ROUTE         1     0.000    R17C26D.FCO to    R17C27A.FCI SPI_I/n18509
FCITOFCO_D  ---     0.316    R17C27A.FCI to    R17C27A.FCO SPI_I/SLICE_61
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI SPI_I/n18510
FCITOFCO_D  ---     0.316    R17C27B.FCI to    R17C27B.FCO SPI_I/SLICE_60
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI SPI_I/n18511
FCITOFCO_D  ---     0.316    R17C27C.FCI to    R17C27C.FCO SPI_I/SLICE_59
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI SPI_I/n18512
FCITOFCO_D  ---     0.316    R17C27D.FCI to    R17C27D.FCO SPI_I/SLICE_58
ROUTE         1     0.000    R17C27D.FCO to    R17C28A.FCI SPI_I/n18513
FCITOFCO_D  ---     0.316    R17C28A.FCI to    R17C28A.FCO SPI_I/SLICE_57
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI SPI_I/n18514
FCITOFCO_D  ---     0.316    R17C28B.FCI to    R17C28B.FCO SPI_I/SLICE_56
ROUTE         1     0.000    R17C28B.FCO to    R17C28C.FCI SPI_I/n18515
FCITOF1_DE  ---     1.294    R17C28C.FCI to     R17C28C.F1 SPI_I/SLICE_55
ROUTE         1     3.246     R17C28C.F1 to     R13C28C.A1 SPI_I/n3372
CTOF_DEL    ---     0.920     R13C28C.A1 to     R13C28C.F1 SPI_I/SLICE_1174
ROUTE         2     2.232     R13C28C.F1 to     R13C31B.D1 SPI_I/enable_m2_N_827
CTOF_DEL    ---     0.920     R13C31B.D1 to     R13C31B.F1 SPI_I/SLICE_1581
ROUTE        11     4.366     R13C31B.F1 to    R16C22D.LSR SPI_I/n14258 (to clkout_c)
                  --------
                   23.917   (36.5% logic, 63.5% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to    R13C22C.CLK clkout_c
                  --------
                    8.989   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to    R16C22D.CLK clkout_c
                  --------
                    8.989   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.697ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/recv_buffer__i55  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i6  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i5

   Delay:              23.917ns  (36.5% logic, 63.5% route), 14 logic levels.

 Constraint Details:

     23.917ns physical path delay SLICE_604 to SLICE_219 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.697ns

 Physical Path Details:

      Data path SLICE_604 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R13C22C.CLK to     R13C22C.Q0 SLICE_604 (from clkout_c)
ROUTE         5     5.354     R13C22C.Q0 to     R17C26A.A1 SPI_I/recv_buffer_55
C1TOFCO_DE  ---     1.789     R17C26A.A1 to    R17C26A.FCO SPI_I/SLICE_65
ROUTE         1     0.000    R17C26A.FCO to    R17C26B.FCI SPI_I/n18506
FCITOFCO_D  ---     0.316    R17C26B.FCI to    R17C26B.FCO SPI_I/SLICE_64
ROUTE         1     0.000    R17C26B.FCO to    R17C26C.FCI SPI_I/n18507
FCITOFCO_D  ---     0.316    R17C26C.FCI to    R17C26C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R17C26C.FCO to    R17C26D.FCI SPI_I/n18508
FCITOFCO_D  ---     0.316    R17C26D.FCI to    R17C26D.FCO SPI_I/SLICE_62
ROUTE         1     0.000    R17C26D.FCO to    R17C27A.FCI SPI_I/n18509
FCITOFCO_D  ---     0.316    R17C27A.FCI to    R17C27A.FCO SPI_I/SLICE_61
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI SPI_I/n18510
FCITOFCO_D  ---     0.316    R17C27B.FCI to    R17C27B.FCO SPI_I/SLICE_60
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI SPI_I/n18511
FCITOFCO_D  ---     0.316    R17C27C.FCI to    R17C27C.FCO SPI_I/SLICE_59
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI SPI_I/n18512
FCITOFCO_D  ---     0.316    R17C27D.FCI to    R17C27D.FCO SPI_I/SLICE_58
ROUTE         1     0.000    R17C27D.FCO to    R17C28A.FCI SPI_I/n18513
FCITOFCO_D  ---     0.316    R17C28A.FCI to    R17C28A.FCO SPI_I/SLICE_57
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI SPI_I/n18514
FCITOFCO_D  ---     0.316    R17C28B.FCI to    R17C28B.FCO SPI_I/SLICE_56
ROUTE         1     0.000    R17C28B.FCO to    R17C28C.FCI SPI_I/n18515
FCITOF1_DE  ---     1.294    R17C28C.FCI to     R17C28C.F1 SPI_I/SLICE_55
ROUTE         1     3.246     R17C28C.F1 to     R13C28C.A1 SPI_I/n3372
CTOF_DEL    ---     0.920     R13C28C.A1 to     R13C28C.F1 SPI_I/SLICE_1174
ROUTE         2     2.232     R13C28C.F1 to     R13C31B.D1 SPI_I/enable_m2_N_827
CTOF_DEL    ---     0.920     R13C31B.D1 to     R13C31B.F1 SPI_I/SLICE_1581
ROUTE        11     4.366     R13C31B.F1 to    R16C22C.LSR SPI_I/n14258 (to clkout_c)
                  --------
                   23.917   (36.5% logic, 63.5% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to    R13C22C.CLK clkout_c
                  --------
                    8.989   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to    R16C22C.CLK clkout_c
                  --------
                    8.989   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.697ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/recv_buffer__i55  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i3

   Delay:              23.917ns  (36.5% logic, 63.5% route), 14 logic levels.

 Constraint Details:

     23.917ns physical path delay SLICE_604 to SLICE_223 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.697ns

 Physical Path Details:

      Data path SLICE_604 to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R13C22C.CLK to     R13C22C.Q0 SLICE_604 (from clkout_c)
ROUTE         5     5.354     R13C22C.Q0 to     R17C26A.A1 SPI_I/recv_buffer_55
C1TOFCO_DE  ---     1.789     R17C26A.A1 to    R17C26A.FCO SPI_I/SLICE_65
ROUTE         1     0.000    R17C26A.FCO to    R17C26B.FCI SPI_I/n18506
FCITOFCO_D  ---     0.316    R17C26B.FCI to    R17C26B.FCO SPI_I/SLICE_64
ROUTE         1     0.000    R17C26B.FCO to    R17C26C.FCI SPI_I/n18507
FCITOFCO_D  ---     0.316    R17C26C.FCI to    R17C26C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R17C26C.FCO to    R17C26D.FCI SPI_I/n18508
FCITOFCO_D  ---     0.316    R17C26D.FCI to    R17C26D.FCO SPI_I/SLICE_62
ROUTE         1     0.000    R17C26D.FCO to    R17C27A.FCI SPI_I/n18509
FCITOFCO_D  ---     0.316    R17C27A.FCI to    R17C27A.FCO SPI_I/SLICE_61
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI SPI_I/n18510
FCITOFCO_D  ---     0.316    R17C27B.FCI to    R17C27B.FCO SPI_I/SLICE_60
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI SPI_I/n18511
FCITOFCO_D  ---     0.316    R17C27C.FCI to    R17C27C.FCO SPI_I/SLICE_59
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI SPI_I/n18512
FCITOFCO_D  ---     0.316    R17C27D.FCI to    R17C27D.FCO SPI_I/SLICE_58
ROUTE         1     0.000    R17C27D.FCO to    R17C28A.FCI SPI_I/n18513
FCITOFCO_D  ---     0.316    R17C28A.FCI to    R17C28A.FCO SPI_I/SLICE_57
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI SPI_I/n18514
FCITOFCO_D  ---     0.316    R17C28B.FCI to    R17C28B.FCO SPI_I/SLICE_56
ROUTE         1     0.000    R17C28B.FCO to    R17C28C.FCI SPI_I/n18515
FCITOF1_DE  ---     1.294    R17C28C.FCI to     R17C28C.F1 SPI_I/SLICE_55
ROUTE         1     3.246     R17C28C.F1 to     R13C28C.A1 SPI_I/n3372
CTOF_DEL    ---     0.920     R13C28C.A1 to     R13C28C.F1 SPI_I/SLICE_1174
ROUTE         2     2.232     R13C28C.F1 to     R13C31B.D1 SPI_I/enable_m2_N_827
CTOF_DEL    ---     0.920     R13C31B.D1 to     R13C31B.F1 SPI_I/SLICE_1581
ROUTE        11     4.366     R13C31B.F1 to    R16C22B.LSR SPI_I/n14258 (to clkout_c)
                  --------
                   23.917   (36.5% logic, 63.5% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to    R13C22C.CLK clkout_c
                  --------
                    8.989   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     8.989        OSC.OSC to    R16C22B.CLK clkout_c
                  --------
                    8.989   (0.0% logic, 100.0% route), 0 logic levels.

Report:   40.048MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |   38.000 MHz|   40.048 MHz|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_689.Q1   Loads: 256
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_786.Q1   Loads: 30
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_686.Q1   Loads: 219
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 243
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_689.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_689.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: pwm_clk   Source: SLICE_786.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_686.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 12


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5432 paths, 1 nets, and 9959 connections (98.56% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Fri Jun 30 13:55:07 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Motorcontroller-prototype/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-4000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/recv_buffer__i25  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/recv_buffer__i24  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SLICE_559 to SLICE_559 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SLICE_559 to SLICE_559:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C21C.CLK to      R9C21C.Q1 SLICE_559 (from clkout_c)
ROUTE         6     0.363      R9C21C.Q1 to      R9C21C.M0 SPI_I/recv_buffer_25 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_559:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to     R9C21C.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_559:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to     R9C21C.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/recv_buffer__i24  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/recv_buffer__i23  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SLICE_559 to SLICE_560 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SLICE_559 to SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C21C.CLK to      R9C21C.Q0 SLICE_559 (from clkout_c)
ROUTE         6     0.363      R9C21C.Q0 to      R9C21B.M1 SPI_I/recv_buffer_24 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_559:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to     R9C21C.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to     R9C21B.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/recv_buffer__i23  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/recv_buffer__i22  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SLICE_560 to SLICE_560 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SLICE_560 to SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C21B.CLK to      R9C21B.Q1 SLICE_560 (from clkout_c)
ROUTE         6     0.363      R9C21B.Q1 to      R9C21B.M0 SPI_I/recv_buffer_23 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to     R9C21B.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to     R9C21B.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/recv_buffer__i62  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/recv_buffer__i61  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SLICE_635 to SLICE_635 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SLICE_635 to SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R14C24B.CLK to     R14C24B.Q1 SLICE_635 (from clkout_c)
ROUTE         6     0.363     R14C24B.Q1 to     R14C24B.M0 SPI_I/recv_buffer_62 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to    R14C24B.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to    R14C24B.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/recv_buffer__i81  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/recv_buffer__i80  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SLICE_644 to SLICE_646 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SLICE_644 to SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R15C23D.CLK to     R15C23D.Q0 SLICE_644 (from clkout_c)
ROUTE         6     0.363     R15C23D.Q0 to     R15C23B.M1 SPI_I/recv_buffer_81 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to    R15C23D.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to    R15C23B.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/recv_buffer__i92  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/recv_buffer__i91  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SLICE_649 to SLICE_649 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SLICE_649 to SLICE_649:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R15C22C.CLK to     R15C22C.Q1 SLICE_649 (from clkout_c)
ROUTE         6     0.363     R15C22C.Q1 to     R15C22C.M0 SPI_I/recv_buffer_92 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_649:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to    R15C22C.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_649:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to    R15C22C.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/recv_buffer__i90  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/recv_buffer__i89  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SLICE_650 to SLICE_650 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SLICE_650 to SLICE_650:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R15C22B.CLK to     R15C22B.Q1 SLICE_650 (from clkout_c)
ROUTE         6     0.363     R15C22B.Q1 to     R15C22B.M0 SPI_I/recv_buffer_90 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to    R15C22B.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to    R15C22B.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CLKDIV_I/pwm_buf_32  (from clkout_c +)
   Destination:    FF         Data in        CLKDIV_I/pwm_clk_34  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay CLKDIV_I/SLICE_689 to SLICE_786 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path CLKDIV_I/SLICE_689 to SLICE_786:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C16D.CLK to      R2C16D.Q0 CLKDIV_I/SLICE_689 (from clkout_c)
ROUTE         2     0.363      R2C16D.Q0 to      R2C16A.M1 CLKDIV_I/pwm_buf (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to CLKDIV_I/SLICE_689:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to     R2C16D.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_786:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to     R2C16A.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CLKDIV_I/mhz_buf_29  (from clkout_c +)
   Destination:    FF         Data in        CLKDIV_I/clk_1mhz_33  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay CLKDIV_I/SLICE_686 to CLKDIV_I/SLICE_686 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path CLKDIV_I/SLICE_686 to CLKDIV_I/SLICE_686:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C2A.CLK to      R12C2A.Q0 CLKDIV_I/SLICE_686 (from clkout_c)
ROUTE         2     0.363      R12C2A.Q0 to      R12C2A.M1 CLKDIV_I/mhz_buf (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to CLKDIV_I/SLICE_686:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to     R12C2A.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to CLKDIV_I/SLICE_686:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to     R12C2A.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/recv_buffer__i18  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/recv_buffer__i17  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SLICE_1444 to SLICE_1444 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SLICE_1444 to SLICE_1444:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C16C.CLK to     R12C16C.Q1 SLICE_1444 (from clkout_c)
ROUTE         6     0.364     R12C16C.Q1 to     R12C16C.M0 SPI_I/recv_buffer_18 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_1444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to    R12C16C.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       243     2.883        OSC.OSC to    R12C16C.CLK clkout_c
                  --------
                    2.883   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.687 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_689.Q1   Loads: 256
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_786.Q1   Loads: 30
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_686.Q1   Loads: 219
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 243
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_689.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_689.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: pwm_clk   Source: SLICE_786.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_686.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 12


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5432 paths, 1 nets, and 9959 connections (98.56% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
