// Seed: 3253117252
module module_0 ();
  bit [-1 : -1] id_1;
  initial id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  module_0 modCall_1 ();
  output logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  reg id_5;
  localparam id_6 = 1;
  logic id_7;
  assign id_2 = id_6;
  always @(id_7) @(posedge id_5 ? -1 : id_5 + 1) id_5 <= id_7;
  assign id_3[-1] = id_7#(.id_6(id_6))++;
endmodule
