

================================================================
== Vitis HLS Report for 'vectorProduct'
================================================================
* Date:           Tue Mar 19 11:51:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab4
* Solution:       solution432 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       56|       56|  0.560 us|  0.560 us|   57|   57|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- repete  |       54|       54|         7|          2|          1|    25|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    156|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   6|    330|    100|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    216|    -|
|Register         |        -|   -|    441|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   6|    771|    472|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   7|      2|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U2  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   6|  330| 100|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_235_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln7_fu_195_p2    |         +|   0|  0|  14|           7|           3|
    |add_ln9_2_fu_231_p2  |         +|   0|  0|  32|          32|          32|
    |grp_fu_152_p2        |         +|   0|  0|  39|          32|          32|
    |ap_condition_171     |       and|   0|  0|   2|           1|           1|
    |icmp_ln7_fu_171_p2   |      icmp|   0|  0|  14|           7|           6|
    |or_ln7_1_fu_206_p2   |        or|   0|  0|   7|           7|           2|
    |or_ln7_2_fu_217_p2   |        or|   0|  0|   7|           7|           2|
    |or_ln7_fu_183_p2     |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 156|         133|         113|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |acc_fu_46                         |   9|          2|   32|         64|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_load_1       |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1              |   9|          2|    7|         14|
    |grp_fu_136_p0                     |  14|          3|   32|         96|
    |grp_fu_136_p1                     |  14|          3|   32|         96|
    |grp_fu_140_p0                     |  14|          3|   32|         96|
    |grp_fu_140_p1                     |  14|          3|   32|         96|
    |i_fu_50                           |   9|          2|    7|         14|
    |va_address0                       |  14|          3|    7|         21|
    |va_address1                       |  14|          3|    7|         21|
    |vb_address0                       |  14|          3|    7|         21|
    |vb_address1                       |  14|          3|    7|         21|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 216|         47|  241|        639|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_46                         |  32|   0|   32|          0|
    |add_ln9_1_reg_359                 |  32|   0|   32|          0|
    |add_ln9_reg_354                   |  32|   0|   32|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_1_reg_264                       |   7|   0|    7|          0|
    |i_fu_50                           |   7|   0|    7|          0|
    |icmp_ln7_reg_270                  |   1|   0|    1|          0|
    |icmp_ln7_reg_270_pp0_iter1_reg    |   1|   0|    1|          0|
    |reg_144                           |  32|   0|   32|          0|
    |reg_148                           |  32|   0|   32|          0|
    |va_load_1_reg_304                 |  32|   0|   32|          0|
    |va_load_2_reg_334                 |  32|   0|   32|          0|
    |va_load_3_reg_344                 |  32|   0|   32|          0|
    |va_load_reg_294                   |  32|   0|   32|          0|
    |vb_load_1_reg_309                 |  32|   0|   32|          0|
    |vb_load_2_reg_339                 |  32|   0|   32|          0|
    |vb_load_3_reg_349                 |  32|   0|   32|          0|
    |vb_load_reg_299                   |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 441|   0|  441|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_return    |  out|   32|  ap_ctrl_hs|  vectorProduct|  return value|
|va_address0  |  out|    7|   ap_memory|             va|         array|
|va_ce0       |  out|    1|   ap_memory|             va|         array|
|va_q0        |   in|   32|   ap_memory|             va|         array|
|va_address1  |  out|    7|   ap_memory|             va|         array|
|va_ce1       |  out|    1|   ap_memory|             va|         array|
|va_q1        |   in|   32|   ap_memory|             va|         array|
|vb_address0  |  out|    7|   ap_memory|             vb|         array|
|vb_ce0       |  out|    1|   ap_memory|             vb|         array|
|vb_q0        |   in|   32|   ap_memory|             vb|         array|
|vb_address1  |  out|    7|   ap_memory|             vb|         array|
|vb_ce1       |  out|    1|   ap_memory|             vb|         array|
|vb_q1        |   in|   32|   ap_memory|             vb|         array|
+-------------+-----+-----+------------+---------------+--------------+

