<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element pioPhaCountLSB
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element pioPhaCountMSB
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element pioRefCountLSB
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element pioRefCountMSB
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element pioSigCountLSB
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element pioSigCountMSB
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element sysid_qsys_0
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSXFC6D6F31C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6_H6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName">DE10_Standard_GHRD.qpf</parameter>
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="piophacountlsb_external_connection"
   internal="pioPhaCountLSB.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="piophacountlsb_s1"
   internal="pioPhaCountLSB.s1"
   type="avalon"
   dir="end" />
 <interface
   name="piophacountmsb_external_connection"
   internal="pioPhaCountMSB.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="piophacountmsb_s1"
   internal="pioPhaCountMSB.s1"
   type="avalon"
   dir="end" />
 <interface
   name="piorefcountlsb_external_connection"
   internal="pioRefCountLSB.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="piorefcountlsb_s1"
   internal="pioRefCountLSB.s1"
   type="avalon"
   dir="end" />
 <interface
   name="piorefcountmsb_external_connection"
   internal="pioRefCountMSB.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="piorefcountmsb_s1"
   internal="pioRefCountMSB.s1"
   type="avalon"
   dir="end" />
 <interface
   name="piosigcountlsb_external_connection"
   internal="pioSigCountLSB.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="piosigcountlsb_s1"
   internal="pioSigCountLSB.s1"
   type="avalon"
   dir="end" />
 <interface
   name="piosigcountmsb_external_connection"
   internal="pioSigCountMSB.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="piosigcountmsb_s1"
   internal="pioSigCountMSB.s1"
   type="avalon"
   dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="sysid_qsys_0_control_slave"
   internal="sysid_qsys_0.control_slave"
   type="avalon"
   dir="end" />
 <module name="clk_0" kind="clock_source" version="16.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="pioPhaCountLSB"
   kind="altera_avalon_pio"
   version="16.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="pioPhaCountMSB"
   kind="altera_avalon_pio"
   version="16.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="pioRefCountLSB"
   kind="altera_avalon_pio"
   version="16.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="pioRefCountMSB"
   kind="altera_avalon_pio"
   version="16.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="pioSigCountLSB"
   kind="altera_avalon_pio"
   version="16.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="pioSigCountMSB"
   kind="altera_avalon_pio"
   version="16.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="sysid_qsys_0"
   kind="altera_avalon_sysid_qsys"
   version="16.1"
   enabled="1">
  <parameter name="id" value="371397237" />
 </module>
 <connection
   kind="clock"
   version="16.1"
   start="clk_0.clk"
   end="pioSigCountMSB.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="clk_0.clk"
   end="pioSigCountLSB.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="clk_0.clk"
   end="pioRefCountMSB.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="clk_0.clk"
   end="pioRefCountLSB.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="clk_0.clk"
   end="pioPhaCountMSB.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="clk_0.clk"
   end="pioPhaCountLSB.clk" />
 <connection kind="clock" version="16.1" start="clk_0.clk" end="sysid_qsys_0.clk" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="pioPhaCountLSB.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="pioRefCountLSB.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="pioSigCountLSB.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="pioSigCountMSB.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="pioRefCountMSB.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="pioPhaCountMSB.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="sysid_qsys_0.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
