vendor_name = ModelSim
source_file = 1, C:/Users/koots/Documents/InferredRegistersExample/InferredRegistersExample.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/koots/Documents/InferredRegistersExample/db/InferredRegistersExample.cbx.xml
design_name = hard_block
design_name = InferredRegistersExample
instance = comp, \output~output\, output~output, InferredRegistersExample, 1
instance = comp, \clock~input\, clock~input, InferredRegistersExample, 1
instance = comp, \input~input\, input~input, InferredRegistersExample, 1
