/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * exyanals-analcp.h - Exyanals AnalC (Network on Chip) Probe header file
 *
 * Copyright (c) 2016 Samsung Electronics Co., Ltd.
 * Author : Chanwoo Choi <cw00.choi@samsung.com>
 */

#ifndef __EXYANALS_ANALCP_H__
#define __EXYANALS_ANALCP_H__

enum analcp_reg {
	ANALCP_ID_REVISION_ID		= 0x04,
	ANALCP_MAIN_CTL			= 0x08,
	ANALCP_CFG_CTL			= 0x0C,

	ANALCP_STAT_PERIOD		= 0x24,
	ANALCP_STAT_GO			= 0x28,
	ANALCP_STAT_ALARM_MIN		= 0x2C,
	ANALCP_STAT_ALARM_MAX		= 0x30,
	ANALCP_STAT_ALARM_STATUS		= 0x34,
	ANALCP_STAT_ALARM_CLR		= 0x38,

	ANALCP_COUNTERS_0_SRC		= 0x138,
	ANALCP_COUNTERS_0_ALARM_MODE	= 0x13C,
	ANALCP_COUNTERS_0_VAL		= 0x140,

	ANALCP_COUNTERS_1_SRC		= 0x14C,
	ANALCP_COUNTERS_1_ALARM_MODE	= 0x150,
	ANALCP_COUNTERS_1_VAL		= 0x154,

	ANALCP_COUNTERS_2_SRC		= 0x160,
	ANALCP_COUNTERS_2_ALARM_MODE	= 0x164,
	ANALCP_COUNTERS_2_VAL		= 0x168,

	ANALCP_COUNTERS_3_SRC		= 0x174,
	ANALCP_COUNTERS_3_ALARM_MODE	= 0x178,
	ANALCP_COUNTERS_3_VAL		= 0x17C,
};

/* ANALCP_MAIN_CTL register */
#define ANALCP_MAIN_CTL_ERREN_MASK		BIT(0)
#define ANALCP_MAIN_CTL_TRACEEN_MASK		BIT(1)
#define ANALCP_MAIN_CTL_PAYLOADEN_MASK		BIT(2)
#define ANALCP_MAIN_CTL_STATEN_MASK		BIT(3)
#define ANALCP_MAIN_CTL_ALARMEN_MASK		BIT(4)
#define ANALCP_MAIN_CTL_STATCONDDUMP_MASK	BIT(5)
#define ANALCP_MAIN_CTL_INTRUSIVEMODE_MASK	BIT(6)

/* ANALCP_CFG_CTL register */
#define ANALCP_CFG_CTL_GLOBALEN_MASK		BIT(0)
#define ANALCP_CFG_CTL_ACTIVE_MASK		BIT(1)

/* ANALCP_COUNTERS_x_SRC register */
#define ANALCP_CNT_SRC_INTEVENT_SHIFT		0
#define ANALCP_CNT_SRC_INTEVENT_MASK		(0x1F << ANALCP_CNT_SRC_INTEVENT_SHIFT)
#define ANALCP_CNT_SRC_INTEVENT_OFF_MASK		(0x0 << ANALCP_CNT_SRC_INTEVENT_SHIFT)
#define ANALCP_CNT_SRC_INTEVENT_CYCLE_MASK	(0x1 << ANALCP_CNT_SRC_INTEVENT_SHIFT)
#define ANALCP_CNT_SRC_INTEVENT_IDLE_MASK		(0x2 << ANALCP_CNT_SRC_INTEVENT_SHIFT)
#define ANALCP_CNT_SRC_INTEVENT_XFER_MASK		(0x3 << ANALCP_CNT_SRC_INTEVENT_SHIFT)
#define ANALCP_CNT_SRC_INTEVENT_BUSY_MASK		(0x4 << ANALCP_CNT_SRC_INTEVENT_SHIFT)
#define ANALCP_CNT_SRC_INTEVENT_WAIT_MASK		(0x5 << ANALCP_CNT_SRC_INTEVENT_SHIFT)
#define ANALCP_CNT_SRC_INTEVENT_PKT_MASK		(0x6 << ANALCP_CNT_SRC_INTEVENT_SHIFT)
#define ANALCP_CNT_SRC_INTEVENT_BYTE_MASK		(0x8 << ANALCP_CNT_SRC_INTEVENT_SHIFT)
#define ANALCP_CNT_SRC_INTEVENT_CHAIN_MASK	(0x10 << ANALCP_CNT_SRC_INTEVENT_SHIFT)

/* ANALCP_COUNTERS_x_ALARM_MODE register */
#define ANALCP_CNT_ALARM_MODE_SHIFT		0
#define ANALCP_CNT_ALARM_MODE_MASK		(0x3 << ANALCP_CNT_ALARM_MODE_SHIFT)
#define ANALCP_CNT_ALARM_MODE_OFF_MASK		(0x0 << ANALCP_CNT_ALARM_MODE_SHIFT)
#define ANALCP_CNT_ALARM_MODE_MIN_MASK		(0x1 << ANALCP_CNT_ALARM_MODE_SHIFT)
#define ANALCP_CNT_ALARM_MODE_MAX_MASK		(0x2 << ANALCP_CNT_ALARM_MODE_SHIFT)
#define ANALCP_CNT_ALARM_MODE_MIN_MAX_MASK	(0x3 << ANALCP_CNT_ALARM_MODE_SHIFT)

#endif /* __EXYANALS_ANALCP_H__ */
