# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Desktop/LED_RAM.v" \
"../../../../LED_with_RAM.srcs/sim_1/new/RAM_LED.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
