$date
	Sun Aug 10 23:13:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_d_flipflop $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
0!
$end
#5000
1"
#10000
0"
0$
#15000
1"
#20000
0"
1#
#25000
1!
1"
#30000
0"
#35000
1"
#40000
0"
0#
#45000
0!
1"
#50000
0"
#55000
1"
#60000
0"
1#
#65000
1!
1"
#70000
0"
#75000
1"
#80000
0!
0"
1$
#85000
1"
#90000
0"
0$
#95000
1!
1"
#100000
0"
#105000
1"
#110000
0"
