Drill report for helios-panel.kicad_pcb
Created on Mon Sep 19 22:01:38 2022

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'helios-panel.drl' contains
    plated through holes:
    =============================================================
    T1  0.200mm  0.0079"  (1040 holes)
    T2  0.300mm  0.0118"  (60 holes)
    T3  0.600mm  0.0236"  (40 holes)  (with 40 slots)
    T4  1.092mm  0.0430"  (340 holes)

    Total plated holes count 1480


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T5  2.000mm  0.0787"  (3 holes)

    Total unplated holes count 3
