Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 18 12:18:02 2024
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/fetching_ip_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 3.815ns (53.099%)  route 3.370ns (46.901%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[1]
                         LUT5 (Prop_lut5_I1_O)        0.146     5.281 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_11/O
                         net (fo=1, unplaced)         0.902     6.183    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_11_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     6.307 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_5/O
                         net (fo=2, unplaced)         1.122     7.429    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, unplaced)         0.481     8.034    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
                         LUT4 (Prop_lut4_I3_O)        0.124     8.158 r  bd_0_i/hls_inst/inst/control_s_axi_U/ap_CS_fsm[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000     8.158    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDSE (Setup_fdse_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 3.815ns (53.099%)  route 3.370ns (46.901%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[1]
                         LUT5 (Prop_lut5_I1_O)        0.146     5.281 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_11/O
                         net (fo=1, unplaced)         0.902     6.183    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_11_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     6.307 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_5/O
                         net (fo=2, unplaced)         1.122     7.429    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, unplaced)         0.481     8.034    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
                         LUT5 (Prop_lut5_I3_O)        0.124     8.158 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, unplaced)         0.000     8.158    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.181ns  (logic 3.841ns (53.491%)  route 3.340ns (46.509%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[1]
                         LUT5 (Prop_lut5_I1_O)        0.146     5.281 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_11/O
                         net (fo=1, unplaced)         0.902     6.183    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_11_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     6.307 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_5/O
                         net (fo=2, unplaced)         1.122     7.429    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, unplaced)         0.451     8.004    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
                         LUT4 (Prop_lut4_I1_O)        0.150     8.154 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, unplaced)         0.000     8.154    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.155ns  (logic 3.815ns (53.321%)  route 3.340ns (46.679%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[1]
                         LUT5 (Prop_lut5_I1_O)        0.146     5.281 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_11/O
                         net (fo=1, unplaced)         0.902     6.183    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_11_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     6.307 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_5/O
                         net (fo=2, unplaced)         1.122     7.429    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, unplaced)         0.451     8.004    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
                         LUT5 (Prop_lut5_I2_O)        0.124     8.128 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     8.128    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.155ns  (logic 3.815ns (53.321%)  route 3.340ns (46.679%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[1]
                         LUT5 (Prop_lut5_I1_O)        0.146     5.281 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_11/O
                         net (fo=1, unplaced)         0.902     6.183    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_11_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     6.307 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_5/O
                         net (fo=2, unplaced)         1.122     7.429    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, unplaced)         0.451     8.004    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
                         LUT5 (Prop_lut5_I2_O)        0.124     8.128 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[1]_i_1/O
                         net (fo=1, unplaced)         0.000     8.128    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[1]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.155ns  (logic 3.815ns (53.321%)  route 3.340ns (46.679%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[1]
                         LUT5 (Prop_lut5_I1_O)        0.146     5.281 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_11/O
                         net (fo=1, unplaced)         0.902     6.183    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_11_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     6.307 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_5/O
                         net (fo=2, unplaced)         1.122     7.429    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, unplaced)         0.451     8.004    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
                         LUT6 (Prop_lut6_I0_O)        0.124     8.128 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_i_1/O
                         net (fo=1, unplaced)         0.000     8.128    bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             3.293ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 3.815ns (56.943%)  route 2.885ns (43.057%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_5/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[21]
                         LUT5 (Prop_lut5_I1_O)        0.146     5.281 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_22/O
                         net (fo=2, unplaced)         0.460     5.741    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_22_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.865 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_CS_fsm[1]_i_5/O
                         net (fo=1, unplaced)         1.111     6.976    bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_CS_fsm[1]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.100 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_CS_fsm[1]_i_3/O
                         net (fo=1, unplaced)         0.449     7.549    bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_CS_fsm[1]_i_3_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.673 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_CS_fsm[1]_i_1__0/O
                         net (fo=1, unplaced)         0.000     7.673    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  3.293    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.301ns (28.045%)  route 3.338ns (71.955%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[15]/Q
                         net (fo=5, unplaced)         0.993     2.484    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in_0[13]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_5/O
                         net (fo=1, unplaced)         0.419     3.198    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.322 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_4/O
                         net (fo=1, unplaced)         0.449     3.771    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     3.895 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_3_n_0
                         LUT2 (Prop_lut2_I1_O)        0.116     4.471 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc[31]_i_3/O
                         net (fo=4, unplaced)         0.473     4.944    bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc[31]_i_3_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.068 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.612    bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.301ns (28.045%)  route 3.338ns (71.955%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[15]/Q
                         net (fo=5, unplaced)         0.993     2.484    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in_0[13]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_5/O
                         net (fo=1, unplaced)         0.419     3.198    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.322 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_4/O
                         net (fo=1, unplaced)         0.449     3.771    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     3.895 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_3_n_0
                         LUT2 (Prop_lut2_I1_O)        0.116     4.471 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc[31]_i_3/O
                         net (fo=4, unplaced)         0.473     4.944    bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc[31]_i_3_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.068 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.612    bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[10]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.301ns (28.045%)  route 3.338ns (71.955%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[15]/Q
                         net (fo=5, unplaced)         0.993     2.484    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in_0[13]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_5/O
                         net (fo=1, unplaced)         0.419     3.198    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.322 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_4/O
                         net (fo=1, unplaced)         0.449     3.771    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     3.895 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_3_n_0
                         LUT2 (Prop_lut2_I1_O)        0.116     4.471 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc[31]_i_3/O
                         net (fo=4, unplaced)         0.473     4.944    bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc[31]_i_3_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.068 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.612    bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=345, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc_reg[11]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  5.108    




