;redcode
;assert 1
	SPL -9, @-12
	SPL 0, <-54
	SLT 127, -12
	SLT 127, -12
	SLT 127, -12
	SLT 300, 90
	MOV -7, <-20
	SUB -1, <-9
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	ADD 270, <60
	MOV -507, <-20
	MOV -507, <-20
	MOV -507, <-20
	SUB 1, @-31
	MOV -507, <-20
	MOV -507, <-20
	JMZ -507, @-20
	MOV -507, <-20
	SLT @111, 8
	SUB 1, @-31
	ADD 0, 90
	CMP #0, 2
	SUB <111, 0
	SUB 48, @0
	SUB @127, -106
	SUB @121, 103
	SUB @127, -106
	SPL 50, <706
	SPL 50, <706
	DJN 50, <706
	CMP @127, -106
	CMP @127, -106
	SLT @111, 8
	SUB 48, @0
	JMZ -507, @-20
	SUB 1, @-31
	SUB 18, @0
	SLT <111, 0
	SUB @127, -106
	JMZ -507, @-20
	MOV -7, <-20
	SPL 9, @-12
	SUB 481, -1
	CMP 1, @-31
	SPL 0, <-54
	MOV -7, <-20
	SPL -9, @-12
	SPL -9, @-12
	SPL 0, <-54
	SPL -9, @-12
	SLT 127, -12
	SLT 127, -12
	SLT 300, 90
