#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov 25 10:06:13 2018
# Process ID: 23528
# Current directory: C:/Users/Public/Vivado/SideServos
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11196 C:\Users\Public\Vivado\SideServos\SideServos.xpr
# Log file: C:/Users/Public/Vivado/SideServos/vivado.log
# Journal file: C:/Users/Public/Vivado/SideServos\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Public/Vivado/SideServos/SideServos.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Public/Vivado/ip_repo/SideServos_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Public/Vivado/ip_repo/MiddleServo_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 783.914 ; gain = 102.492
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/SideServos.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:SideServos:1.0 - SideServos_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <SideServos> from BD file <C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/SideServos.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 893.730 ; gain = 90.246
ipx::edit_ip_in_project -upgrade true -name SideServos_v1_0_project -directory C:/Users/Public/Vivado/SideServos/SideServos.tmp/SideServos_v1_0_project c:/Users/Public/Vivado/ip_repo/SideServos_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Public/Vivado/ip_repo/SideServos_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Public/Vivado/ip_repo/MiddleServo_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 960.758 ; gain = 56.254
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 12
[Sun Nov 25 10:09:46 2018] Launched synth_1...
Run output will be captured here: c:/users/public/vivado/sideservos/sideservos.tmp/sideservos_v1_0_project/SideServos_v1_0_project.runs/synth_1/runme.log
[Sun Nov 25 10:09:46 2018] Launched impl_1...
Run output will be captured here: c:/users/public/vivado/sideservos/sideservos.tmp/sideservos_v1_0_project/SideServos_v1_0_project.runs/impl_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Public/Vivado/ip_repo/SideServos_1.0/component.xml' ignored by IP packager.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Public/Vivado/ip_repo/SideServos_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Public/Vivado/ip_repo/SideServos_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:SideServos:1.0 [get_ips  SideServos_SideServos_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/SideServos.bd'
INFO: [IP_Flow 19-3422] Upgraded SideServos_SideServos_0_0 (SideServos_v1.0 1.0) from revision 2 to revision 4
Wrote  : <C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/SideServos.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Public/Vivado/SideServos/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips SideServos_SideServos_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/SideServos.bd]
Wrote  : <C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/SideServos.bd> 
VHDL Output written to : C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/synth/SideServos.vhd
VHDL Output written to : C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/sim/SideServos.vhd
VHDL Output written to : C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/hdl/SideServos_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SideServos_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ip/SideServos_auto_pc_0/SideServos_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/hw_handoff/SideServos.hwh
Generated Block Design Tcl file C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/hw_handoff/SideServos_bd.tcl
Generated Hardware Definition File C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/synth/SideServos.hwdef
catch { config_ip_cache -export [get_ips -all SideServos_SideServos_0_0] }
catch { config_ip_cache -export [get_ips -all SideServos_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP SideServos_auto_pc_0, cache-ID = ac461741f1b9a2df; cache size = 4.771 MB.
export_ip_user_files -of_objects [get_files C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/SideServos.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/SideServos.bd]
launch_runs -jobs 12 SideServos_SideServos_0_0_synth_1
[Sun Nov 25 10:12:46 2018] Launched SideServos_SideServos_0_0_synth_1...
Run output will be captured here: C:/Users/Public/Vivado/SideServos/SideServos.runs/SideServos_SideServos_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/SideServos.bd] -directory C:/Users/Public/Vivado/SideServos/SideServos.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Public/Vivado/SideServos/SideServos.ip_user_files -ipstatic_source_dir C:/Users/Public/Vivado/SideServos/SideServos.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Public/Vivado/SideServos/SideServos.cache/compile_simlib/modelsim} {questa=C:/Users/Public/Vivado/SideServos/SideServos.cache/compile_simlib/questa} {riviera=C:/Users/Public/Vivado/SideServos/SideServos.cache/compile_simlib/riviera} {activehdl=C:/Users/Public/Vivado/SideServos/SideServos.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
save_bd_design
Wrote  : <C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/SideServos.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'SideServos.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/synth/SideServos.vhd
VHDL Output written to : C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/sim/SideServos.vhd
VHDL Output written to : C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/hdl/SideServos_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SideServos_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ip/SideServos_auto_pc_0/SideServos_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/hw_handoff/SideServos.hwh
Generated Block Design Tcl file C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/hw_handoff/SideServos_bd.tcl
Generated Hardware Definition File C:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/synth/SideServos.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP SideServos_auto_pc_0, cache-ID = ac461741f1b9a2df; cache size = 6.036 MB.
[Sun Nov 25 10:14:29 2018] Launched synth_1...
Run output will be captured here: C:/Users/Public/Vivado/SideServos/SideServos.runs/synth_1/runme.log
[Sun Nov 25 10:14:29 2018] Launched impl_1...
Run output will be captured here: C:/Users/Public/Vivado/SideServos/SideServos.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.898 ; gain = 37.023
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 25 10:17:38 2018...
