INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/mux_2to1_1b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1_1b'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regn'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'program_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/mux_2to1_4b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1_4b'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/adder_4b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_4b'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/adder_16b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_16b'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/mux_2to1_16b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1_16b'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_vote_counter_core'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/addr_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'addr_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/rol_8b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rol_8b'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/swap.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'swap'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparator'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/xor_tag.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xor_tag'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'splitter'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/new/rol_8b_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rol_8b_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/regnld.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regnld'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/new/swap_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'swap_TB'
