{"sha": "a523dac2eef87d24ce29398d2c2a1a3256d87a92", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTUyM2RhYzJlZWY4N2QyNGNlMjkzOThkMmMyYTFhMzI1NmQ4N2E5Mg==", "commit": {"author": {"name": "Alan Lawrence", "email": "alan.lawrence@arm.com", "date": "2014-05-30T09:49:49Z"}, "committer": {"name": "Alan Lawrence", "email": "alalaw01@gcc.gnu.org", "date": "2014-05-30T09:49:49Z"}, "message": "Add execution tests of ARM REV intrinsics.\n\n\tgcc.target/arm/simd/vrev16p8_1.c: New file.\n\tgcc.target/arm/simd/vrev16qp8_1.c: New file.\n\tgcc.target/arm/simd/vrev16qs8_1.c: New file.\n\tgcc.target/arm/simd/vrev16qu8_1.c: New file.\n\tgcc.target/arm/simd/vrev16s8_1.c: New file.\n\tgcc.target/arm/simd/vrev16u8_1.c: New file.\n\tgcc.target/arm/simd/vrev32p16_1.c: New file.\n\tgcc.target/arm/simd/vrev32p8_1.c: New file.\n\tgcc.target/arm/simd/vrev32qp16_1.c: New file.\n\tgcc.target/arm/simd/vrev32qp8_1.c: New file.\n\tgcc.target/arm/simd/vrev32qs16_1.c: New file.\n\tgcc.target/arm/simd/vrev32qs8_1.c: New file.\n\tgcc.target/arm/simd/vrev32qu16_1.c: New file.\n\tgcc.target/arm/simd/vrev32qu8_1.c: New file.\n\tgcc.target/arm/simd/vrev32s16_1.c: New file.\n\tgcc.target/arm/simd/vrev32s8_1.c: New file.\n\tgcc.target/arm/simd/vrev32u16_1.c: New file.\n\tgcc.target/arm/simd/vrev32u8_1.c: New file.\n\tgcc.target/arm/simd/vrev64f32_1.c: New file.\n\tgcc.target/arm/simd/vrev64p16_1.c: New file.\n\tgcc.target/arm/simd/vrev64p8_1.c: New file.\n\tgcc.target/arm/simd/vrev64qf32_1.c: New file.\n\tgcc.target/arm/simd/vrev64qp16_1.c: New file.\n\tgcc.target/arm/simd/vrev64qp8_1.c: New file.\n\tgcc.target/arm/simd/vrev64qs16_1.c: New file.\n\tgcc.target/arm/simd/vrev64qs32_1.c: New file.\n\tgcc.target/arm/simd/vrev64qs8_1.c: New file.\n\tgcc.target/arm/simd/vrev64qu16_1.c: New file.\n\tgcc.target/arm/simd/vrev64qu32_1.c: New file.\n\tgcc.target/arm/simd/vrev64qu8_1.c: New file.\n\tgcc.target/arm/simd/vrev64s16_1.c: New file.\n\tgcc.target/arm/simd/vrev64s32_1.c: New file.\n\tgcc.target/arm/simd/vrev64s8_1.c: New file.\n\tgcc.target/arm/simd/vrev64u16_1.c: New file.\n\tgcc.target/arm/simd/vrev64u32_1.c: New file.\n\tgcc.target/arm/simd/vrev64u8_1.c: New file.\n\nFrom-SVN: r211075", "tree": {"sha": "b6ee9dd256d2d8d2319ea12db81e93b18aa8dda8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b6ee9dd256d2d8d2319ea12db81e93b18aa8dda8"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a523dac2eef87d24ce29398d2c2a1a3256d87a92", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a523dac2eef87d24ce29398d2c2a1a3256d87a92", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a523dac2eef87d24ce29398d2c2a1a3256d87a92", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a523dac2eef87d24ce29398d2c2a1a3256d87a92/comments", "author": null, "committer": null, "parents": [{"sha": "10e1bdb2723bfd322516ebf76432b6f927a478e2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/10e1bdb2723bfd322516ebf76432b6f927a478e2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/10e1bdb2723bfd322516ebf76432b6f927a478e2"}], "stats": {"total": 471, "additions": 471, "deletions": 0}, "files": [{"sha": "1ed6aed7804ff7401579ac8c19f2732aa4f80678", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 39, "deletions": 0, "changes": 39, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -1,3 +1,42 @@\n+2014-04-30  Alan Lawrence  <alan.lawrence@arm.com>\n+\n+\tgcc.target/arm/simd/vrev16p8_1.c: New file.\n+\tgcc.target/arm/simd/vrev16qp8_1.c: New file.\n+\tgcc.target/arm/simd/vrev16qs8_1.c: New file.\n+\tgcc.target/arm/simd/vrev16qu8_1.c: New file.\n+\tgcc.target/arm/simd/vrev16s8_1.c: New file.\n+\tgcc.target/arm/simd/vrev16u8_1.c: New file.\n+\tgcc.target/arm/simd/vrev32p16_1.c: New file.\n+\tgcc.target/arm/simd/vrev32p8_1.c: New file.\n+\tgcc.target/arm/simd/vrev32qp16_1.c: New file.\n+\tgcc.target/arm/simd/vrev32qp8_1.c: New file.\n+\tgcc.target/arm/simd/vrev32qs16_1.c: New file.\n+\tgcc.target/arm/simd/vrev32qs8_1.c: New file.\n+\tgcc.target/arm/simd/vrev32qu16_1.c: New file.\n+\tgcc.target/arm/simd/vrev32qu8_1.c: New file.\n+\tgcc.target/arm/simd/vrev32s16_1.c: New file.\n+\tgcc.target/arm/simd/vrev32s8_1.c: New file.\n+\tgcc.target/arm/simd/vrev32u16_1.c: New file.\n+\tgcc.target/arm/simd/vrev32u8_1.c: New file.\n+\tgcc.target/arm/simd/vrev64f32_1.c: New file.\n+\tgcc.target/arm/simd/vrev64p16_1.c: New file.\n+\tgcc.target/arm/simd/vrev64p8_1.c: New file.\n+\tgcc.target/arm/simd/vrev64qf32_1.c: New file.\n+\tgcc.target/arm/simd/vrev64qp16_1.c: New file.\n+\tgcc.target/arm/simd/vrev64qp8_1.c: New file.\n+\tgcc.target/arm/simd/vrev64qs16_1.c: New file.\n+\tgcc.target/arm/simd/vrev64qs32_1.c: New file.\n+\tgcc.target/arm/simd/vrev64qs8_1.c: New file.\n+\tgcc.target/arm/simd/vrev64qu16_1.c: New file.\n+\tgcc.target/arm/simd/vrev64qu32_1.c: New file.\n+\tgcc.target/arm/simd/vrev64qu8_1.c: New file.\n+\tgcc.target/arm/simd/vrev64s16_1.c: New file.\n+\tgcc.target/arm/simd/vrev64s32_1.c: New file.\n+\tgcc.target/arm/simd/vrev64s8_1.c: New file.\n+\tgcc.target/arm/simd/vrev64u16_1.c: New file.\n+\tgcc.target/arm/simd/vrev64u32_1.c: New file.\n+\tgcc.target/arm/simd/vrev64u8_1.c: New file.\n+\n 2014-05-29  Vladimir Makarov  <vmakarov@redhat.com>\n \n \tPR rtl-optimization/61325"}, {"sha": "fddb32fbb8bfdb28cd590acd47bd628c4f217382", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev16p8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16p8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16p8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16p8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev16p8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev16p8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev16\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "b4634b8dbdeb59553fc79de958e1ea69cf2bbdba", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev16qp8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16qp8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16qp8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16qp8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev16q_p8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev16qp8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev16\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "691799b6b94536c25f511dd029c5365342045355", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev16qs8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16qs8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16qs8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16qs8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev16q_s8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev16qs8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev16\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "f6ab4ac5cd1fbffd5c5c685ce0969af2ec376f0e", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev16qu8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16qu8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16qu8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16qu8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev16q_u8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev16qu8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev16\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "0a03721f29c7c8e45fb9598486c3084cbd53750c", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev16s8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16s8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16s8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16s8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev16s8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev16s8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev16\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "7e5f54808ac723d83ad870d3a6f3884774bdf96c", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev16u8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16u8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16u8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev16u8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev16u8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev16u8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev16\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "f3643fa96da9a4dc94c838fe645826b453e9ddc1", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev32p16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32p16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32p16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32p16_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev32p16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev32p16.x\"\n+\n+/* { dg-final { scan-assembler \"vrev32\\.16\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "d823e59ff1c4071f8b47250569c2447a69938ad9", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev32p8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32p8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32p8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32p8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev32p8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev32p8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev32\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "f8ba8a916ef62dbd5f618fc32cc0e000635abc4d", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev32qp16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qp16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qp16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qp16_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev32q_p16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev32qp16.x\"\n+\n+/* { dg-final { scan-assembler \"vrev32\\.16\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "0ddf6081a82640ce659cf0ab8ed644f9698f6890", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev32qp8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qp8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qp8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qp8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev32q_p8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev32qp8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev32\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "30d0314c20202e4b8ba5931924610bed1e0e51b4", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev32qs16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qs16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qs16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qs16_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev32q_s16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev32qs16.x\"\n+\n+/* { dg-final { scan-assembler \"vrev32\\.16\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "03ddd2be25c632181c17da00feedce2a606507d3", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev32qs8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qs8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qs8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qs8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev32q_s8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev32qs8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev32\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "71765437b656dfb7a8381d13802cf25406fa9515", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev32qu16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qu16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qu16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qu16_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev32q_u16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev32qu16.x\"\n+\n+/* { dg-final { scan-assembler \"vrev32\\.16\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "403292c7cd840934941492f2c9cfb2d68f27eac0", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev32qu8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qu8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qu8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32qu8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev32q_u8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev32qu8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev32\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "e182ab988cef750974560f87ce4ed22e7ed7f3b3", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev32s16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32s16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32s16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32s16_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev32s16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev32s16.x\"\n+\n+/* { dg-final { scan-assembler \"vrev32\\.16\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "a48c41551764659664861dd005c29e10dbc40869", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev32s8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32s8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32s8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32s8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev32s8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev32s8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev32\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "076f8ab885b7ad75ab43aacacb6358d70114592f", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev32u16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32u16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32u16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32u16_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev32u16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev32u16.x\"\n+\n+/* { dg-final { scan-assembler \"vrev32\\.16\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "240d4596e8ccec323f276d401a8f0bf307a9b235", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev32u8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32u8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32u8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev32u8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev32u8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev32u8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev32\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "f5d3bcae5647ff4d98c403107e00c2ca80d5423d", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64f32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64f32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64f32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64f32_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64f32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64f32.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.32\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "8c685c0f8ca358cc3923f98d8fe6bd64be9d7d40", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64p16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64p16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64p16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64p16_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64p16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64p16.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.16\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "67ac1e49117739e258ab179b222c5cc7e3953ccd", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64p8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64p8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64p8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64p8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64p8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64p8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "74130b7d821485097078808f3286b66dddf6f0e0", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64qf32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qf32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qf32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qf32_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64q_f32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64qf32.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.32\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "71f3b4ba4b7a9e5b099545a5c23c106572b54f7d", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64qp16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qp16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qp16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qp16_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64q_p16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64qp16.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.16\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "324a738c660a3312658c0817285f32bb7fbf6297", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64qp8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qp8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qp8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qp8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64q_p8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64qp8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "9a373ec4100f64e5415cf4e76e73210534339a22", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64qs16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qs16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qs16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qs16_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64q_s16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64qs16.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.16\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "0f10c6cb0780745a2f94ae1f35f6bbbb641fcec3", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64qs32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qs32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qs32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qs32_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64q_s32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64qs32.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.32\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "cf380143be6207788983bf47666f58f9a221cfce", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64qs8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qs8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qs8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qs8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64q_s8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64qs8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "010d6dbb805769e633301081f52c91fded709189", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64qu16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qu16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qu16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qu16_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64q_u16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64qu16.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.16\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "908769cc68276be4eed22a506a7d5ee7df3516f5", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64qu32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qu32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qu32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qu32_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64q_u32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64qu32.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.32\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "2fa07d1298008969b22391ec59fd9c71c1802672", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64qu8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qu8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qu8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64qu8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64q_u8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64qu8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, \\[qQ\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "f14319c32148a14f7e7d61a2cf9a4382d053acd8", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64s16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64s16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64s16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64s16_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64s16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64s16.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.16\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "ead57225f3e6e0c9123df6776e57a3227061f3be", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64s32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64s32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64s32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64s32_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64s32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64s32.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.32\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "29d684dcd1cd3b483de2015e4c356c926be6d711", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64s8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64s8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64s8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64s8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64s8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64s8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "feddacce2b59d5413d8f24b5fedd2155a5288f25", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64u16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64u16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64u16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64u16_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64u16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64u16.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.16\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "92a81f44041e9c0862cb381ccd08e6b6fc067cac", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64u32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64u32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64u32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64u32_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64u32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64u32.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.32\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "f904af5ca77f5a587b1381b56f8c58ebe44dbe05", "filename": "gcc/testsuite/gcc.target/arm/simd/vrev64u8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64u8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a523dac2eef87d24ce29398d2c2a1a3256d87a92/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64u8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvrev64u8_1.c?ref=a523dac2eef87d24ce29398d2c2a1a3256d87a92", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vrev64u8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vrev64u8.x\"\n+\n+/* { dg-final { scan-assembler \"vrev64\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, \\[dD\\]\\[0-9\\]+!?\\(\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" } } */\n+/* { dg-final { cleanup-saved-temps } } */"}]}