0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0013: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0022: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x002d: mov_imm:
	regs[5] = 0x285a8d34, opcode= 0x00
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0036: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0039: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x003c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x003f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0043: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x004c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0051: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0057: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x005a: mov_imm:
	regs[5] = 0x201ba6d1, opcode= 0x00
0x0060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0063: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0066: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x006c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0072: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0075: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0079: jmp_imm:
	pc += 0x1, opcode= 0x09
0x007e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0081: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0084: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0087: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x008a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x008d: mov_imm:
	regs[5] = 0xc52523e1, opcode= 0x00
0x0093: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0096: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0099: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x009d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00a2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x00a6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x00ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x00b2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00b7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x00ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x00bd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x00c0: mov_imm:
	regs[5] = 0xe854a047, opcode= 0x00
0x00c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x00c9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x00cc: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x00d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00d8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x00de: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x00e1: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x00e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x00e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x00eb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00f0: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x00f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x00f7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00fc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x00ff: mov_imm:
	regs[5] = 0x79da4d41, opcode= 0x00
0x0105: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0108: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x010b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x010e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0112: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0117: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x011a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x011e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0123: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0127: jmp_imm:
	pc += 0x1, opcode= 0x09
0x012c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0130: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0135: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0138: mov_imm:
	regs[5] = 0xf9f13d9c, opcode= 0x00
0x013e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0141: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0145: jmp_imm:
	pc += 0x1, opcode= 0x09
0x014a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0151: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0156: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x015c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x015f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0162: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0165: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0168: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x016b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x016e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0171: mov_imm:
	regs[5] = 0xf39adac9, opcode= 0x00
0x0177: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x017a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x017d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0180: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0183: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0187: jmp_imm:
	pc += 0x1, opcode= 0x09
0x018c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x018f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0192: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0195: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0198: mov_imm:
	regs[5] = 0x28ecc418, opcode= 0x00
0x019f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01a7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x01aa: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x01b0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x01b6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x01b9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x01bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x01c0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x01c8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x01cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x01ce: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x01d1: mov_imm:
	regs[5] = 0xf77cf7b7, opcode= 0x00
0x01d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01da: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x01dd: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x01e0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x01e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x01e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x01ea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01ef: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x01f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x01f5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x01f8: mov_imm:
	regs[5] = 0x50bfb072, opcode= 0x00
0x01fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0201: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0204: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x020a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0210: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0214: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0219: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x021c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x021f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0222: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0226: jmp_imm:
	pc += 0x1, opcode= 0x09
0x022b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x022e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0232: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0237: mov_imm:
	regs[5] = 0xe4d402e9, opcode= 0x00
0x023d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0240: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0244: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0249: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x024c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x024f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0252: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0255: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0258: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x025b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x025e: mov_imm:
	regs[5] = 0x970e51f4, opcode= 0x00
0x0265: jmp_imm:
	pc += 0x1, opcode= 0x09
0x026a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x026e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0273: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0276: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x027d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0282: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0288: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x028b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x028e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0291: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0294: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0297: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x029a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x029e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02a3: mov_imm:
	regs[5] = 0x8e1e7f9f, opcode= 0x00
0x02aa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02b2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x02b5: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x02b8: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x02bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x02bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x02c7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x02ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x02cd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x02d0: mov_imm:
	regs[5] = 0x6fe599b3, opcode= 0x00
0x02d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02e0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02e5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x02e9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02ee: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02fa: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0300: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0303: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0306: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0309: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x030c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x030f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0312: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0316: jmp_imm:
	pc += 0x1, opcode= 0x09
0x031b: mov_imm:
	regs[5] = 0x60e76ca4, opcode= 0x00
0x0322: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0327: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x032a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x032e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0333: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0337: jmp_imm:
	pc += 0x1, opcode= 0x09
0x033c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x033f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0343: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0348: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x034b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x034e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0351: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0354: mov_imm:
	regs[5] = 0xc1399f2c, opcode= 0x00
0x035a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x035d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0361: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0366: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x036c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0372: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0375: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0379: jmp_imm:
	pc += 0x1, opcode= 0x09
0x037e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0381: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0385: jmp_imm:
	pc += 0x1, opcode= 0x09
0x038a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x038d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0390: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0393: mov_imm:
	regs[5] = 0xe3d174e0, opcode= 0x00
0x0399: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x039c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x039f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x03a2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x03a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x03a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x03ab: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x03af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03b8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03bd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x03c0: mov_imm:
	regs[5] = 0x873c0a6, opcode= 0x00
0x03c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03c9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x03cc: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x03d2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x03d8: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x03db: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x03de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x03e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x03e4: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x03e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03ea: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x03ed: mov_imm:
	regs[5] = 0xefc248a8, opcode= 0x00
0x03f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03f6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x03f9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x03fc: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x03ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0403: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0408: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x040b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x040e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0412: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0417: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x041b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0420: mov_imm:
	regs[5] = 0x40c2024c, opcode= 0x00
0x0426: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0429: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x042c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0432: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0438: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x043b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x043e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0441: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0445: jmp_imm:
	pc += 0x1, opcode= 0x09
0x044a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x044d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0450: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0453: mov_imm:
	regs[5] = 0x39c2cfa1, opcode= 0x00
0x0459: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x045c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x045f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0462: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0465: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0468: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x046b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x046e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0471: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0474: mov_imm:
	regs[5] = 0xad4da3a9, opcode= 0x00
0x047a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x047e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0483: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0486: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x048c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0493: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0498: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x049b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x049e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x04a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x04a4: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x04a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x04aa: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x04ad: mov_imm:
	regs[5] = 0xd6ee801, opcode= 0x00
0x04b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04bc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x04bf: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x04c3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04c8: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x04cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x04ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x04d1: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x04d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x04d7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x04da: mov_imm:
	regs[5] = 0x8ac7b9ce, opcode= 0x00
0x04e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04e3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x04e7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04ec: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x04f2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x04f8: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x04fb: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x04ff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0504: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0507: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x050a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x050e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0513: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0516: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0519: mov_imm:
	regs[5] = 0x54315444, opcode= 0x00
0x051f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0522: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0525: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0528: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x052c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0531: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0534: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0537: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x053b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0540: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0543: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0546: mov_imm:
	regs[5] = 0x60b0516e, opcode= 0x00
0x054c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x054f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0553: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0558: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x055f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0564: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x056b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0570: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0573: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0577: jmp_imm:
	pc += 0x1, opcode= 0x09
0x057c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0580: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0585: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0588: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x058b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x058e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0591: mov_imm:
	regs[5] = 0x1186d1cb, opcode= 0x00
0x0597: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x059a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x059d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x05a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05a6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x05a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x05ad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x05b5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x05b9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x05c2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05c7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x05ca: mov_imm:
	regs[5] = 0x3bddfba2, opcode= 0x00
0x05d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x05d3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x05d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05dc: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x05e2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x05e9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05ee: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x05f1: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x05f5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x05fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0600: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0603: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0606: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0609: mov_imm:
	regs[5] = 0xe2ba036a, opcode= 0x00
0x060f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0612: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0615: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0618: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x061c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0621: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0624: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0627: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x062a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x062d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0631: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0636: mov_imm:
	regs[5] = 0x563f69c7, opcode= 0x00
0x063d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0642: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0645: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0649: jmp_imm:
	pc += 0x1, opcode= 0x09
0x064e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0654: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x065a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x065d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0660: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0664: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0669: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x066d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0672: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0675: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0678: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x067b: mov_imm:
	regs[5] = 0xd38e4c64, opcode= 0x00
0x0681: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0685: jmp_imm:
	pc += 0x1, opcode= 0x09
0x068a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x068e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0693: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0696: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0699: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x069c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x069f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x06a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x06ab: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x06ae: mov_imm:
	regs[5] = 0x424ec2f1, opcode= 0x00
0x06b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x06b8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06bd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x06c1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06c6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x06cc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x06d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06d8: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x06dc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06e1: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x06e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x06e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x06ea: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x06ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x06f0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x06f3: mov_imm:
	regs[5] = 0x13b8cd8e, opcode= 0x00
0x06f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x06fc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x06ff: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0702: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0705: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0708: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x070b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x070e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0711: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0715: jmp_imm:
	pc += 0x1, opcode= 0x09
0x071a: mov_imm:
	regs[5] = 0xc5c898c1, opcode= 0x00
0x0720: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0724: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0729: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x072c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0732: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0738: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x073b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x073e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0741: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0744: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0747: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x074a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x074e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0753: mov_imm:
	regs[5] = 0x333dcfc2, opcode= 0x00
0x0759: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x075c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x075f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0763: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0768: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x076b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x076e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0771: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0775: jmp_imm:
	pc += 0x1, opcode= 0x09
0x077a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x077d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0780: mov_imm:
	regs[5] = 0xf1ab9104, opcode= 0x00
0x0786: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0789: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x078c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0793: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0798: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x079e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x07a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x07a5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x07ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x07b0: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x07b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x07b7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07bc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x07bf: mov_imm:
	regs[5] = 0x9d4657c2, opcode= 0x00
0x07c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x07c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07ce: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x07d1: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x07d4: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x07d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x07da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x07dd: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x07e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x07e3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x07e7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07ec: mov_imm:
	regs[5] = 0x245c79d0, opcode= 0x00
0x07f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x07fb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x07ff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0804: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x080a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0810: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0813: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0816: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0819: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x081c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0820: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0825: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0828: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x082c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0831: mov_imm:
	regs[5] = 0x992683f2, opcode= 0x00
0x0838: jmp_imm:
	pc += 0x1, opcode= 0x09
0x083d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0841: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0846: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0849: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x084c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x084f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0852: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0856: jmp_imm:
	pc += 0x1, opcode= 0x09
0x085b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x085e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0862: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0867: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x086a: mov_imm:
	regs[5] = 0x257fa091, opcode= 0x00
0x0870: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0873: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0876: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x087c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0883: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0888: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x088c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0891: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0894: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0898: jmp_imm:
	pc += 0x1, opcode= 0x09
0x089d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x08a0: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x08a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08a6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x08a9: mov_imm:
	regs[5] = 0xfaed3dbf, opcode= 0x00
0x08af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08b2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x08b5: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x08b8: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x08bc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x08c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x08c8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08cd: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x08d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08d4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08d9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x08dc: mov_imm:
	regs[5] = 0xe961199, opcode= 0x00
0x08e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08e6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08eb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x08ee: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x08f4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x08fb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0900: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0904: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0909: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x090c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x090f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0912: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0915: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0918: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x091b: mov_imm:
	regs[5] = 0xebd6098e, opcode= 0x00
0x0922: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0927: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x092a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x092d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0930: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0934: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0939: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x093d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0942: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0945: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0948: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x094b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x094e: mov_imm:
	regs[5] = 0x2edd9872, opcode= 0x00
0x0954: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0957: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x095b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0960: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0966: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x096d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0972: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0976: jmp_imm:
	pc += 0x1, opcode= 0x09
0x097b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x097e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0982: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0987: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x098a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x098d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0990: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0993: mov_imm:
	regs[5] = 0xdf1c0872, opcode= 0x00
0x0999: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x099c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x09a0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09a5: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x09a8: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x09ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x09ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x09b2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09b7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x09ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x09bd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x09c0: mov_imm:
	regs[5] = 0x367bffed, opcode= 0x00
0x09c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x09c9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x09cc: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x09d2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x09d8: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x09db: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x09de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x09e2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x09ea: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x09ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x09f0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09f9: mov_imm:
	regs[5] = 0x744f08bd, opcode= 0x00
0x09ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a02: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0a05: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0a08: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0a0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0a0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a11: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a1d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0a20: mov_imm:
	regs[5] = 0xd04a8119, opcode= 0x00
0x0a26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a29: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0a2c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0a32: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0a38: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0a3c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a41: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0a44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0a47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a4a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0a4e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a57: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a5c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0a5f: mov_imm:
	regs[5] = 0x78cc80d1, opcode= 0x00
0x0a66: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a6e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0a71: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0a74: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0a78: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a89: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0a8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a8f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0a92: mov_imm:
	regs[5] = 0xa85e2982, opcode= 0x00
0x0a99: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0aa1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0aa5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0aaa: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0ab0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0ab6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0ab9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0abc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0abf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ac2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0ac5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ac9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ace: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0ad1: mov_imm:
	regs[5] = 0x9889ba19, opcode= 0x00
0x0ad7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ada: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0ade: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ae3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0ae6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0aea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0aef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0af2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0af5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0af8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0afb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0afe: mov_imm:
	regs[5] = 0x86e8bd19, opcode= 0x00
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b0d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0b11: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b16: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0b1c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0b22: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0b25: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0b28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0b2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b2e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0b32: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b3a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0b3d: mov_imm:
	regs[5] = 0x4e515a7c, opcode= 0x00
0x0b43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b47: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b4c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0b50: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b55: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0b58: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0b5c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0b64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b68: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b6d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0b70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b73: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0b77: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b7c: mov_imm:
	regs[5] = 0x968486a8, opcode= 0x00
0x0b82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b86: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b8b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0b8f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b94: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0b9a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0ba0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0ba3: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0ba6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0ba9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0bad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bb2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0bb5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0bb8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0bbb: mov_imm:
	regs[5] = 0x4a7fd102, opcode= 0x00
0x0bc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0bc4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0bc8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bcd: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0bd0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0bd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0bd7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0bdf: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0be2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0be5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0be8: mov_imm:
	regs[5] = 0x65f22d63, opcode= 0x00
0x0bee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0bf2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bf7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0bfa: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0c00: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0c07: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c0c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0c0f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0c12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0c15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c19: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c1e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0c21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c24: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0c27: mov_imm:
	regs[5] = 0x61a8bc68, opcode= 0x00
0x0c2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c31: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c36: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0c39: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0c3c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0c3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0c42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c46: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c4b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0c4f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c57: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0c5a: mov_imm:
	regs[5] = 0xa5a465dc, opcode= 0x00
0x0c61: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c6a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c6f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0c73: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c78: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0c7e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0c85: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c8a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0c8d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0c90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0c94: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c9c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0c9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ca3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ca8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0cab: mov_imm:
	regs[5] = 0x2217ed03, opcode= 0x00
0x0cb1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0cb4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0cb7: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0cba: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0cbd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0cc0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0cc3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0cc6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0cc9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0ccc: mov_imm:
	regs[5] = 0xccb72805, opcode= 0x00
0x0cd2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0cd5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0cd8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0cde: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0ce5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cea: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0ced: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0cf0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0cf4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cf9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0cfc: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0cff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d02: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0d05: mov_imm:
	regs[5] = 0x9d278beb, opcode= 0x00
0x0d0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d0e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0d12: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d17: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0d1a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0d1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0d20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d23: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0d26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d29: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0d2c: mov_imm:
	regs[5] = 0x7b7b42f0, opcode= 0x00
0x0d32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d35: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0d38: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0d3e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0d45: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d4a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0d4e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d53: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0d56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0d59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d5c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0d60: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d69: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d6e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0d71: mov_imm:
	regs[5] = 0xf78c6b66, opcode= 0x00
0x0d77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d7a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0d7d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0d80: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0d83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0d86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d89: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0d8d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d95: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0d99: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d9e: mov_imm:
	regs[5] = 0x3c836b27, opcode= 0x00
0x0da4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0da7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0daa: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0db1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0db6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0dbc: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0dbf: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0dc2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0dc5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0dc8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0dcb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0dcf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dd4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0dd7: mov_imm:
	regs[5] = 0x824a1b92, opcode= 0x00
0x0ddd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0de0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0de3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0de6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0de9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0dec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0def: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0df2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0df5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0df8: mov_imm:
	regs[5] = 0x692cb827, opcode= 0x00
0x0dff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e07: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0e0a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0e10: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0e17: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e1c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0e1f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0e22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0e25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e28: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0e2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e2e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0e31: mov_imm:
	regs[5] = 0xdf667430, opcode= 0x00
0x0e38: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e40: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0e44: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e49: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0e4c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0e4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0e52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e55: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0e58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e5c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e61: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0e64: mov_imm:
	regs[5] = 0xdc4751c8, opcode= 0x00
0x0e6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e6e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e73: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0e76: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0e7d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e82: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0e89: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e8e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0e91: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0e94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0e97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e9a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0e9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ea0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0ea4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ea9: mov_imm:
	regs[5] = 0x97804ac6, opcode= 0x00
0x0eaf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0eb2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0eb5: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0eb8: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0ebb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0ebf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ec4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ec8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ecd: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0ed1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ed6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ed9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0edd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ee2: mov_imm:
	regs[5] = 0xe4066c26, opcode= 0x00
0x0ee9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0eee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ef1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0ef4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0efa: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0f01: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f06: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0f09: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0f0d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0f15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f18: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0f1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f1f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f24: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0f27: mov_imm:
	regs[5] = 0x8e7291e9, opcode= 0x00
0x0f2e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f36: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0f39: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0f3c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0f3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0f42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f45: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0f48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f4b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0f4e: mov_imm:
	regs[5] = 0x4ad7d719, opcode= 0x00
0x0f55: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f5e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f63: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0f67: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f6c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0f72: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0f79: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f7e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0f81: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0f84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0f88: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f90: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0f93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f97: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f9c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0f9f: mov_imm:
	regs[5] = 0x4545561a, opcode= 0x00
0x0fa6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0fae: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0fb1: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0fb4: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0fb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0fba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0fbe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fc3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0fc7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fcc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0fd0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fd5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fde: mov_imm:
	regs[5] = 0xf9f00688, opcode= 0x00
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0fed: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0ff0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0ff6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0ffc: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0fff: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1002: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1006: jmp_imm:
	pc += 0x1, opcode= 0x09
0x100b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x100f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1014: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1017: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x101a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x101e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1023: mov_imm:
	regs[5] = 0x4da64567, opcode= 0x00
0x1029: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x102c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x102f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1032: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1035: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1038: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x103b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x103e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1042: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1047: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x104a: mov_imm:
	regs[5] = 0xbc1921ef, opcode= 0x00
0x1050: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1053: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1056: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x105c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1063: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1068: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x106c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1071: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1074: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1077: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x107a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x107d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1080: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1083: mov_imm:
	regs[5] = 0xc5603c63, opcode= 0x00
0x1089: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x108c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1090: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1095: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1098: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x109b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x109e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x10a2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10a7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x10aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10ad: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x10b1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10b6: mov_imm:
	regs[5] = 0xd68a84a3, opcode= 0x00
0x10bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10bf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x10c2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x10c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10ce: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x10d4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x10d8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10dd: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x10e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x10e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x10e7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10ec: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x10f0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10f8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x10fb: mov_imm:
	regs[5] = 0x86f80c12, opcode= 0x00
0x1101: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1105: jmp_imm:
	pc += 0x1, opcode= 0x09
0x110a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x110d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1110: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1113: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1116: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1119: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x111c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x111f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1122: mov_imm:
	regs[5] = 0x21cbf4af, opcode= 0x00
0x1128: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x112c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1131: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1134: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x113b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1140: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1146: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1149: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x114c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x114f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1152: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1155: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1158: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x115b: mov_imm:
	regs[5] = 0x3f5e3ff3, opcode= 0x00
0x1161: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1165: jmp_imm:
	pc += 0x1, opcode= 0x09
0x116a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x116d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1170: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1173: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1176: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x117a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x117f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1183: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1188: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x118b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x118e: mov_imm:
	regs[5] = 0x4fbf08a3, opcode= 0x00
0x1194: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1198: jmp_imm:
	pc += 0x1, opcode= 0x09
0x119d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x11a0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x11a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11ac: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x11b2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x11b5: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x11b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x11bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x11be: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x11c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11c4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x11c7: mov_imm:
	regs[5] = 0x87bf4c88, opcode= 0x00
0x11cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x11d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11d6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x11da: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11df: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x11e2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x11e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x11e9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x11f1: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x11f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11f7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x11fb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1200: mov_imm:
	regs[5] = 0x2d4ac469, opcode= 0x00
0x1206: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1209: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x120c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1212: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1218: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x121b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1224: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1227: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x122a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x122e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1233: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1236: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1239: mov_imm:
	regs[5] = 0x8702211d, opcode= 0x00
0x123f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1242: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1245: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1248: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x124c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1251: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1254: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1257: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x125a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x125d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1260: mov_imm:
	regs[5] = 0x13360d4b, opcode= 0x00
0x1267: jmp_imm:
	pc += 0x1, opcode= 0x09
0x126c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1270: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1275: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1278: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x127f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1284: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x128a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x128d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1290: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1293: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1297: jmp_imm:
	pc += 0x1, opcode= 0x09
0x129c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x129f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12a2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x12a5: mov_imm:
	regs[5] = 0xd6be73a7, opcode= 0x00
0x12ac: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12b4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x12b7: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x12ba: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x12bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x12c1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x12c9: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x12cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12cf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x12d2: mov_imm:
	regs[5] = 0x337a76c8, opcode= 0x00
0x12d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12db: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x12de: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x12e4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x12eb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12f0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x12f4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12f9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x12fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x12ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1303: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1308: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x130b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1314: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1317: mov_imm:
	regs[5] = 0x7db686b3, opcode= 0x00
0x131e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1323: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1327: jmp_imm:
	pc += 0x1, opcode= 0x09
0x132c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1330: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1335: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1338: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x133c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1341: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x09
0x134a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x134d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1351: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1356: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1359: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x135d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1362: mov_imm:
	regs[5] = 0xaa438b7, opcode= 0x00
0x1368: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x136c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1371: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1374: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x137a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1380: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1384: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1389: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x138c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x138f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1392: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1395: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1399: jmp_imm:
	pc += 0x1, opcode= 0x09
0x139e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x13a1: mov_imm:
	regs[5] = 0x5ec1e4b9, opcode= 0x00
0x13a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x13aa: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x13ae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13b3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x13b6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x13ba: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x13c3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x13cc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13d1: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x13d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x13d8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13dd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x13e0: mov_imm:
	regs[5] = 0x11450e47, opcode= 0x00
0x13e7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x13ef: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x13f2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x13f8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x13fe: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1402: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1407: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x140b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1410: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1413: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1416: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1419: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x141d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1422: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1425: mov_imm:
	regs[5] = 0x5e463da4, opcode= 0x00
0x142c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1431: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1434: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1437: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x143a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x143d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1440: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1443: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1447: jmp_imm:
	pc += 0x1, opcode= 0x09
0x144c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1450: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1455: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1458: mov_imm:
	regs[5] = 0x1ec10d22, opcode= 0x00
0x145e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1461: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1464: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x146a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1470: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1473: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1476: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x147a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x147f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1482: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1485: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1488: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x148b: mov_imm:
	regs[5] = 0xfd4eb7bc, opcode= 0x00
0x1492: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1497: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x149a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x149d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x14a0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x14a4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x14ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x14af: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x14b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x14b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14bb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x14be: mov_imm:
	regs[5] = 0x9d022864, opcode= 0x00
0x14c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x14cd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x14d0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x14d6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x14dd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14e2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x14e6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14eb: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x14ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x14f2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x14fa: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x14fe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1503: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1506: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1509: mov_imm:
	regs[5] = 0x5e76358d, opcode= 0x00
0x150f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1512: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1515: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1518: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x151b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x151e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1521: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1524: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1528: jmp_imm:
	pc += 0x1, opcode= 0x09
0x152d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1530: mov_imm:
	regs[5] = 0x346af8e6, opcode= 0x00
0x1536: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1539: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x153d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1542: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1548: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x154e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1552: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1557: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x155b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1560: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1563: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1566: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1569: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x156c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x156f: mov_imm:
	regs[5] = 0xbc8e964b, opcode= 0x00
0x1575: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1578: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x157b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x157e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1581: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1584: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1587: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x158a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x158e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1593: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1596: mov_imm:
	regs[5] = 0xfcb00219, opcode= 0x00
0x159d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x15a5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x15a8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x15af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15b4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x15ba: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x15bd: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x15c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x15c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x15c6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x15c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15cc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x15cf: mov_imm:
	regs[5] = 0xe3a0365f, opcode= 0x00
0x15d6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x15df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15e4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x15e7: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x15ea: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x15ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x15f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x15f3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x15f7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15ff: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1602: mov_imm:
	regs[5] = 0x3b31158d, opcode= 0x00
0x1608: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x160b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x160e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1615: jmp_imm:
	pc += 0x1, opcode= 0x09
0x161a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1621: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1626: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1629: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x162c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x162f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1633: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1638: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x163c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1641: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1644: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1647: mov_imm:
	regs[5] = 0x26aeb5c3, opcode= 0x00
0x164d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1650: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1653: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1657: jmp_imm:
	pc += 0x1, opcode= 0x09
0x165c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x165f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1663: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1668: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x166b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x166e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1671: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1674: mov_imm:
	regs[5] = 0xbde189d4, opcode= 0x00
0x167a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x167d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1680: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1686: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x168c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1690: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1695: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x09
0x169e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x16a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x16a4: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x16a8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x16b0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x16b3: mov_imm:
	regs[5] = 0xed3c557, opcode= 0x00
0x16b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16bd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16c2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x16c5: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x16c8: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x16cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x16ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x16d1: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x16d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x16dd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x16e0: mov_imm:
	regs[5] = 0x15255c36, opcode= 0x00
0x16e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16e9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x16ec: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x16f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16f8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x16fe: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1701: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1704: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1708: jmp_imm:
	pc += 0x1, opcode= 0x09
0x170d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1711: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1716: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x171a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x171f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1722: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1725: mov_imm:
	regs[5] = 0xacb039b, opcode= 0x00
0x172b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x172e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1732: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1737: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x173a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x173d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1740: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1743: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1746: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1749: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x174c: mov_imm:
	regs[5] = 0xe82fe6c3, opcode= 0x00
0x1752: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1755: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1758: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x175e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1764: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1767: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x176a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x176d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1770: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1773: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1777: jmp_imm:
	pc += 0x1, opcode= 0x09
0x177c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x177f: mov_imm:
	regs[5] = 0x4b0859de, opcode= 0x00
0x1785: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1788: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x178b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x178e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1791: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1794: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1798: jmp_imm:
	pc += 0x1, opcode= 0x09
0x179d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x17a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x17a9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x17ac: mov_imm:
	regs[5] = 0xa7d848d6, opcode= 0x00
0x17b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x17b5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x17b9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17be: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x17c4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x17ca: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x17ce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17d3: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x17d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x17df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x17e2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x17e6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x17ee: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x17f2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17f7: mov_imm:
	regs[5] = 0x98b30656, opcode= 0x00
0x17fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1800: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1803: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1806: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x180a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x180f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1812: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1815: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1818: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x181b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x181e: mov_imm:
	regs[5] = 0x53c27912, opcode= 0x00
0x1824: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1827: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x182a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1831: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1836: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x183d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1842: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1845: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1848: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x184b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x184e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1851: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1854: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1857: mov_imm:
	regs[5] = 0x1cfb4a59, opcode= 0x00
0x185d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1860: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1863: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1866: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x186a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x186f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1872: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1875: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1878: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x187b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x187f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1884: mov_imm:
	regs[5] = 0x3fd5a43c, opcode= 0x00
0x188a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x188e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1893: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1896: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x189c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x18a2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x18a5: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x18a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x18ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x18ae: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x18b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18b5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18ba: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x18be: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18c3: mov_imm:
	regs[5] = 0x208d31e6, opcode= 0x00
0x18c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18cc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x18cf: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x18d2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x18d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x18d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x18db: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x18de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18e1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x18e4: mov_imm:
	regs[5] = 0xcbe4e7d6, opcode= 0x00
0x18ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18ee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18f3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x18f6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x18fc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1902: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1905: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1908: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x190b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x190e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1911: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1915: jmp_imm:
	pc += 0x1, opcode= 0x09
0x191a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x191d: mov_imm:
	regs[5] = 0xbbd994a0, opcode= 0x00
0x1924: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1929: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x192c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x192f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1932: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1935: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1938: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x193b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x193f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1944: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1948: jmp_imm:
	pc += 0x1, opcode= 0x09
0x194d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1950: mov_imm:
	regs[5] = 0x74683ec, opcode= 0x00
0x1956: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1959: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x195c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1962: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1968: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x196b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x196e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1971: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1974: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1977: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x197b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1980: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1984: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1989: mov_imm:
	regs[5] = 0x3eff52d4, opcode= 0x00
0x198f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1992: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1995: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1998: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x199b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x199e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x19a2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19a7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x19aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x19ad: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x19b0: mov_imm:
	regs[5] = 0xc425656a, opcode= 0x00
0x19b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x19b9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x19bd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19c2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x19c8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x19ce: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x19d1: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x19d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x19d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x19da: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x19de: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x19e6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x19e9: mov_imm:
	regs[5] = 0x82f756b1, opcode= 0x00
0x19ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x19f2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x19f5: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x19f8: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x19fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x19fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a01: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a0d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1a10: mov_imm:
	regs[5] = 0x529bc955, opcode= 0x00
0x1a17: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a1f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1a22: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1a29: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a2e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1a34: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1a37: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1a3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1a3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a40: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1a44: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a4c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1a50: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a55: mov_imm:
	regs[5] = 0x22d60723, opcode= 0x00
0x1a5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a5e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1a61: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1a64: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1a67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1a6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a6d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1a70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a74: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a79: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1a7c: mov_imm:
	regs[5] = 0x99ce1c71, opcode= 0x00
0x1a82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a85: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1a88: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1a8e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1a94: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1a97: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1a9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1a9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1aa0: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1aa3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1aa6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1aa9: mov_imm:
	regs[5] = 0x49579818, opcode= 0x00
0x1ab0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ab5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ab8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1abb: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1abe: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1ac1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ac5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1aca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ace: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ad3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1ad6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ad9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1adc: mov_imm:
	regs[5] = 0xb2afc4bb, opcode= 0x00
0x1ae2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ae6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1aeb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1aee: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1af4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1afb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b00: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1b04: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b09: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1b0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1b0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b12: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1b16: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b1e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1b21: mov_imm:
	regs[5] = 0x3df23d8a, opcode= 0x00
0x1b27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b2b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b30: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1b33: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1b36: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1b39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1b3d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b45: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1b48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b4b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1b4e: mov_imm:
	regs[5] = 0x6f1d0edc, opcode= 0x00
0x1b54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b58: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b5d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1b60: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1b67: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b6c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1b72: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1b76: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b7b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1b7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1b81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b85: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b8a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1b8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b90: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1b93: mov_imm:
	regs[5] = 0x81e88c09, opcode= 0x00
0x1b99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b9c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1b9f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1ba2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1ba5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ba9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1bb1: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1bb4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1bb7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1bbb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bc0: mov_imm:
	regs[5] = 0x21d0ab29, opcode= 0x00
0x1bc6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1bc9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1bcd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bd2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1bd8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1bde: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1be2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1be7: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1bea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1bed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1bf0: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1bf3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1bf6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1bf9: mov_imm:
	regs[5] = 0x2a9ffb75, opcode= 0x00
0x1bff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c03: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c08: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1c0b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1c0f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c14: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1c18: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1c20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c24: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c29: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1c2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c2f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1c32: mov_imm:
	regs[5] = 0x6dd96634, opcode= 0x00
0x1c38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c3b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1c3e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1c44: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1c4a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1c4d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1c50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1c53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c56: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1c59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c5c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1c5f: mov_imm:
	regs[5] = 0x644cede4, opcode= 0x00
0x1c65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c68: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1c6b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1c6e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1c72: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1c7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c7d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1c80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c83: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1c86: mov_imm:
	regs[5] = 0xeeaecc49, opcode= 0x00
0x1c8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c8f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1c93: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c98: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1c9f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ca4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1caa: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1cad: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1cb1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1cb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1cbc: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1cc0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1cc8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1ccc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cd1: mov_imm:
	regs[5] = 0x8f08c643, opcode= 0x00
0x1cd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1cdb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ce0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1ce3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1ce6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1ce9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1cec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1cef: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1cf2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1cf5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1cf8: mov_imm:
	regs[5] = 0x82dade4, opcode= 0x00
0x1cfe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d01: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1d04: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1d0b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d10: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1d16: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1d19: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1d1d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1d26: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d2e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1d31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d34: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1d37: mov_imm:
	regs[5] = 0x2adca329, opcode= 0x00
0x1d3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d40: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1d44: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d49: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1d4c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1d50: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1d58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d5b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1d5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d61: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1d64: mov_imm:
	regs[5] = 0xa9124fe8, opcode= 0x00
0x1d6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d6d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1d70: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1d76: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1d7d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d82: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1d85: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1d89: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1d92: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d9a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1d9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1da0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1da4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1da9: mov_imm:
	regs[5] = 0x80f36589, opcode= 0x00
0x1daf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1db3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1db8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1dbb: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1dbe: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1dc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1dc5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1dce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dd3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1dd6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1dd9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1ddc: mov_imm:
	regs[5] = 0xa63367fe, opcode= 0x00
0x1de2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1de6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1deb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1dee: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1df4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1dfa: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1dfd: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1e01: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1e09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e0d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e12: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1e15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e18: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1e1b: mov_imm:
	regs[5] = 0x87c1c6d, opcode= 0x00
0x1e22: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e2b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e30: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1e33: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1e37: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e3c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1e3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1e42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e46: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e4b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1e4f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e57: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1e5a: mov_imm:
	regs[5] = 0x1fab0b11, opcode= 0x00
0x1e60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e63: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1e66: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1e6c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1e72: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1e75: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1e79: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1e82: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e8a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1e8e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e97: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e9c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1e9f: mov_imm:
	regs[5] = 0xa5895223, opcode= 0x00
0x1ea6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1eab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1eae: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1eb1: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1eb4: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1eb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1eba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ebe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ec3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1ec6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ec9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1ecc: mov_imm:
	regs[5] = 0x354e7543, opcode= 0x00
0x1ed2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ed5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1ed8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1ede: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1ee4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1ee7: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1eeb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ef0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ef3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ef6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1ef9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1efc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1eff: mov_imm:
	regs[5] = 0x6f46602d, opcode= 0x00
0x1f05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f08: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1f0b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1f0e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1f12: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1f1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f1d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1f20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f23: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1f26: mov_imm:
	regs[5] = 0x8b041522, opcode= 0x00
0x1f2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f2f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1f32: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1f39: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f3e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1f45: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f4a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1f4d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1f50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1f54: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f5c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1f5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f62: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1f65: mov_imm:
	regs[5] = 0x673cd4d6, opcode= 0x00
0x1f6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f6e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1f71: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1f74: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1f77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1f7b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f84: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f89: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1f8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f8f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1f92: mov_imm:
	regs[5] = 0xca48495c, opcode= 0x00
0x1f98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f9c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fa1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1fa5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1faa: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1fb0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1fb6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1fb9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1fbd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fc2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1fc6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fcb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1fce: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1fd1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1fd4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1fd7: mov_imm:
	regs[5] = 0x313d9362, opcode= 0x00
0x1fde: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fe3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1fe6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1fe9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1fec: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1fef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ff2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ff6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ffb: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1fff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2004: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2008: jmp_imm:
	pc += 0x1, opcode= 0x09
0x200d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2010: mov_imm:
	regs[5] = 0xa10b19eb, opcode= 0x00
0x2017: jmp_imm:
	pc += 0x1, opcode= 0x09
0x201c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x201f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2022: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2028: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x202e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2031: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2034: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2037: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2040: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2043: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2047: jmp_imm:
	pc += 0x1, opcode= 0x09
0x204c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x204f: mov_imm:
	regs[5] = 0x942ff48c, opcode= 0x00
0x2055: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2059: jmp_imm:
	pc += 0x1, opcode= 0x09
0x205e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2062: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2067: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x206b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2070: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2074: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2079: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x207c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2080: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2085: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2089: jmp_imm:
	pc += 0x1, opcode= 0x09
0x208e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2092: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2097: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x209a: mov_imm:
	regs[5] = 0xb8d672db, opcode= 0x00
0x20a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x20a9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x20ac: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x20b3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20b8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x20be: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x20c1: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x20c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x20c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x20ca: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x20ce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20d6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x20d9: mov_imm:
	regs[5] = 0xe3cd9a07, opcode= 0x00
0x20df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x20e2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x20e5: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x20e8: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x20eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x20ef: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x20f8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20fd: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2100: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2103: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2106: mov_imm:
	regs[5] = 0x167017bf, opcode= 0x00
0x210c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x210f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2113: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2118: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x211e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2124: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2128: jmp_imm:
	pc += 0x1, opcode= 0x09
0x212d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2130: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2133: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2136: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x213a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x213f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2142: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2145: mov_imm:
	regs[5] = 0xefa853b6, opcode= 0x00
0x214b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x214e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2152: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2157: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x215a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x215d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2160: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2163: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2166: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2169: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x216c: mov_imm:
	regs[5] = 0xacf42739, opcode= 0x00
0x2173: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2178: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x217b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x217e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2185: jmp_imm:
	pc += 0x1, opcode= 0x09
0x218a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2190: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2194: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2199: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x219d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x21a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x21a8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x21ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21b4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x21b7: mov_imm:
	regs[5] = 0xae97de59, opcode= 0x00
0x21bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21c0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x21c3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x21c6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x21c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x21cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x21d0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21d5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x21d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21db: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x21de: mov_imm:
	regs[5] = 0x6cad5a5c, opcode= 0x00
0x21e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21e7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x21ea: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x21f0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x21f6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x21f9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x21fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x21ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2202: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2205: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2208: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x220c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2211: mov_imm:
	regs[5] = 0x596a0734, opcode= 0x00
0x2217: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x221a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x221e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2223: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2226: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x222a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x222f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2233: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2238: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x223b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x223e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2241: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2244: mov_imm:
	regs[5] = 0x2ae70c91, opcode= 0x00
0x224a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x224d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2250: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2257: jmp_imm:
	pc += 0x1, opcode= 0x09
0x225c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2262: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2266: jmp_imm:
	pc += 0x1, opcode= 0x09
0x226b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x226f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2274: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2277: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x227a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x227e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2283: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2286: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2289: mov_imm:
	regs[5] = 0x51f7de18, opcode= 0x00
0x228f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2292: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2295: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2298: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x229c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x22a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x22a7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x22aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22ad: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x22b1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22b6: mov_imm:
	regs[5] = 0x75caa3ae, opcode= 0x00
0x22bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x22c0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22c5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x22c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22ce: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x22d4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x22da: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x22dd: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x22e1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x22e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x22ec: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x22ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22f2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x22f5: mov_imm:
	regs[5] = 0xe21f4b80, opcode= 0x00
0x22fc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2301: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2304: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2307: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x230a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x230e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2313: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2316: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2319: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x231c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x231f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2322: mov_imm:
	regs[5] = 0x52a2b2a1, opcode= 0x00
0x2328: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x232c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2331: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2335: jmp_imm:
	pc += 0x1, opcode= 0x09
0x233a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2340: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2347: jmp_imm:
	pc += 0x1, opcode= 0x09
0x234c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x234f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2352: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2355: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2358: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x235b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x235e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2361: mov_imm:
	regs[5] = 0xbc285560, opcode= 0x00
0x2367: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x236a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x236d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2370: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2373: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2376: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2379: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x237c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x237f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2382: mov_imm:
	regs[5] = 0x739ada4e, opcode= 0x00
0x2389: jmp_imm:
	pc += 0x1, opcode= 0x09
0x238e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2391: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2395: jmp_imm:
	pc += 0x1, opcode= 0x09
0x239a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x23a0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x23a6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x23a9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x23ad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x23b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x23b8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x23bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x23be: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x23c1: mov_imm:
	regs[5] = 0x27e605e6, opcode= 0x00
0x23c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x23ca: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x23cd: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x23d0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x23d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x23d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x23df: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x23e3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x23eb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x23ef: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23f4: mov_imm:
	regs[5] = 0xbd8cb005, opcode= 0x00
0x23fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x23fd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2400: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2406: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x240c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x240f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2412: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2415: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2418: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x241b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x241e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2421: mov_imm:
	regs[5] = 0xe55e0da1, opcode= 0x00
0x2427: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x242a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x242e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2433: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2436: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2439: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x243c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x243f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2443: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2448: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x244b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x244e: mov_imm:
	regs[5] = 0xbb39b150, opcode= 0x00
0x2455: jmp_imm:
	pc += 0x1, opcode= 0x09
0x245a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x245d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2460: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2466: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x246c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2470: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2475: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2479: jmp_imm:
	pc += 0x1, opcode= 0x09
0x247e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2481: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2484: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2487: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x248b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2490: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2493: mov_imm:
	regs[5] = 0xea363954, opcode= 0x00
0x2499: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x249c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x249f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x24a2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x24a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x24a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x24ab: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x24af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24b7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x24ba: mov_imm:
	regs[5] = 0xa8e471bb, opcode= 0x00
0x24c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x24c3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x24c6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x24cc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x24d2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x24d5: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x24d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x24db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x24de: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x24e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24e4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x24e8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24ed: mov_imm:
	regs[5] = 0xd152d8fb, opcode= 0x00
0x24f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x24f6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x24f9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x24fc: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x24ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2502: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2506: jmp_imm:
	pc += 0x1, opcode= 0x09
0x250b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x250f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2514: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2517: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x251a: mov_imm:
	regs[5] = 0x817f1074, opcode= 0x00
0x2520: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2524: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2529: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x252d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2532: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2538: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x253e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2541: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2545: jmp_imm:
	pc += 0x1, opcode= 0x09
0x254a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x254d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2550: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2553: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2556: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2559: mov_imm:
	regs[5] = 0x2cb7db2c, opcode= 0x00
0x255f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2563: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2568: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x256b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x256f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2574: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2578: jmp_imm:
	pc += 0x1, opcode= 0x09
0x257d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2580: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2583: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2587: jmp_imm:
	pc += 0x1, opcode= 0x09
0x258c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x258f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2592: mov_imm:
	regs[5] = 0x45bc89b, opcode= 0x00
0x2599: jmp_imm:
	pc += 0x1, opcode= 0x09
0x259e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25a1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x25a4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x25aa: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x25b0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x25b3: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x25b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x25b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x25bd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25c2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x25c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x25c8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x25cb: mov_imm:
	regs[5] = 0x6863fb25, opcode= 0x00
0x25d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25d4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x25d7: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x25db: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25e0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x25e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x25e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x25e9: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x25ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x25ef: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x25f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25f8: mov_imm:
	regs[5] = 0x47dfcc00, opcode= 0x00
0x25fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2601: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2604: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x260b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2610: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2616: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x261a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x261f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2623: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2628: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x262c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2631: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2634: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2637: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x263b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2640: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2643: mov_imm:
	regs[5] = 0x565831e, opcode= 0x00
0x2649: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x264c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x264f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2653: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2658: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x265b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x265e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2661: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2664: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2667: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x266b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2670: mov_imm:
	regs[5] = 0xb6cd913f, opcode= 0x00
0x2676: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2679: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x267c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2682: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2689: jmp_imm:
	pc += 0x1, opcode= 0x09
0x268e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2691: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2694: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2697: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x269a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x269e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26ac: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x26b0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26b5: mov_imm:
	regs[5] = 0x587b0817, opcode= 0x00
0x26bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26c4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x26c7: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x26ca: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x26cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x26d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x26d4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26d9: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x26dd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26e5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x26e9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26ee: mov_imm:
	regs[5] = 0x8cce0269, opcode= 0x00
0x26f5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26fd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2700: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2707: jmp_imm:
	pc += 0x1, opcode= 0x09
0x270c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2713: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2718: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x271c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2721: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2724: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2727: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x272b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2730: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2733: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2736: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2739: mov_imm:
	regs[5] = 0xddc0ab8e, opcode= 0x00
0x2740: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2745: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2748: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x274c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2751: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2755: jmp_imm:
	pc += 0x1, opcode= 0x09
0x275a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x275d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2761: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2766: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2769: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x276c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2770: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2775: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2779: jmp_imm:
	pc += 0x1, opcode= 0x09
0x277e: mov_imm:
	regs[5] = 0xa1882eb0, opcode= 0x00
0x2784: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2787: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x278a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2790: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2796: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2799: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x279c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x279f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x27a2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x27a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x27a8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x27ab: mov_imm:
	regs[5] = 0x592cdf32, opcode= 0x00
0x27b2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x27ba: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x27bd: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x27c0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x27c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x27c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x27cf: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x27d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x27d5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x27d9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27de: mov_imm:
	regs[5] = 0xff19e60f, opcode= 0x00
0x27e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x27e7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x27ea: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x27f1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27f6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x27fc: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x27ff: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2803: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2808: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x280b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x280e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2812: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2817: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x281b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2820: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2823: mov_imm:
	regs[5] = 0xda53c41b, opcode= 0x00
0x2829: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x282c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2830: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2835: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2839: jmp_imm:
	pc += 0x1, opcode= 0x09
0x283e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2841: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2844: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2848: jmp_imm:
	pc += 0x1, opcode= 0x09
0x284d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2850: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2853: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2856: mov_imm:
	regs[5] = 0xeb41d935, opcode= 0x00
0x285d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2862: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2865: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2868: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x286f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2874: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x287a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x287d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2880: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2884: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2889: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x288c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x288f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2892: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2895: mov_imm:
	regs[5] = 0xa7616ad0, opcode= 0x00
0x289b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x289e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x28a2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28a7: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x28ab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28b0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x28b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x28b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x28b9: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x28bd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x28c5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x28c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28ce: mov_imm:
	regs[5] = 0x3cacfa58, opcode= 0x00
0x28d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28d7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x28da: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x28e0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x28e6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x28ea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28ef: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x28f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x28f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x28f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28fe: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2901: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2904: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2907: mov_imm:
	regs[5] = 0xd487a860, opcode= 0x00
0x290d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2910: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2913: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2916: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x291a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x291f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2922: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2925: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2928: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x292b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x292e: mov_imm:
	regs[5] = 0xc4b996b, opcode= 0x00
0x2934: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2938: jmp_imm:
	pc += 0x1, opcode= 0x09
0x293d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2940: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2947: jmp_imm:
	pc += 0x1, opcode= 0x09
0x294c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2952: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2955: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2958: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x295b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x295f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2964: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2967: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x296a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x296d: mov_imm:
	regs[5] = 0xa5f99c5a, opcode= 0x00
0x2974: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2979: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x297c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2980: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2985: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2989: jmp_imm:
	pc += 0x1, opcode= 0x09
0x298e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2991: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2994: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2997: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x299b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29a3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x29a6: mov_imm:
	regs[5] = 0x9eab1e29, opcode= 0x00
0x29ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x29af: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x29b2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x29b8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x29bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29c4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x29c7: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x29ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x29cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x29d0: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x29d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29d6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x29d9: mov_imm:
	regs[5] = 0x1b6c4fda, opcode= 0x00
0x29df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x29e2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x29e5: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x29e8: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x29ec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x29f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x29f7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x29fb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a03: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2a06: mov_imm:
	regs[5] = 0xa6f1d958, opcode= 0x00
0x2a0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a0f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2a12: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2a18: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2a1f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a24: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2a27: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2a2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2a2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a30: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2a33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a36: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2a3a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a3f: mov_imm:
	regs[5] = 0xffe42fbf, opcode= 0x00
0x2a46: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a4e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2a52: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a57: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2a5b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a60: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2a64: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a69: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2a6c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a6f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a78: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a7b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2a7e: mov_imm:
	regs[5] = 0x51c08609, opcode= 0x00
0x2a84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a87: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2a8a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2a90: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2a96: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2a99: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2a9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2a9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2aa2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2aa6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2aab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2aaf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ab4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2ab7: mov_imm:
	regs[5] = 0xef270b67, opcode= 0x00
0x2abe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ac3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ac6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2ac9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2acc: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2acf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2ad2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ad5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2ad8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2adb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2ade: mov_imm:
	regs[5] = 0x93e9c053, opcode= 0x00
0x2ae4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ae7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2aeb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2af0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2af7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2afc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2b02: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2b05: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2b08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2b0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b0e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2b11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b14: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2b17: mov_imm:
	regs[5] = 0x3729ea68, opcode= 0x00
0x2b1e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b23: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b26: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2b29: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2b2c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2b2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2b32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b35: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2b38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b3c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b41: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2b44: mov_imm:
	regs[5] = 0x9baed037, opcode= 0x00
0x2b4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b4d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2b51: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b56: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2b5d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b62: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2b69: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b6e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2b71: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2b75: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2b7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b80: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2b83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b86: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2b8a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b8f: mov_imm:
	regs[5] = 0x2bdd8519, opcode= 0x00
0x2b95: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b98: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2b9b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2b9e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2ba1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2ba5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2baa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2bad: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2bb0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2bb3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2bb6: mov_imm:
	regs[5] = 0x42d3d72f, opcode= 0x00
0x2bbd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bc2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2bc5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2bc8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2bce: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2bd4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2bd7: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2bda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2bdd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2be0: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2be3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2be7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bec: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2bef: mov_imm:
	regs[5] = 0x3b557bf2, opcode= 0x00
0x2bf6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bfb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2bfe: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2c01: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2c04: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2c07: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2c0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c0e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c13: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2c16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c1a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c1f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2c23: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c28: mov_imm:
	regs[5] = 0xae1bb78c, opcode= 0x00
0x2c2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c31: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2c34: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2c3a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2c40: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2c43: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2c46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2c49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c4d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c52: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2c56: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c5e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2c61: mov_imm:
	regs[5] = 0x92284fd1, opcode= 0x00
0x2c67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c6b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c70: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2c73: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2c76: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2c79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2c7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c7f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2c83: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c8b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2c8e: mov_imm:
	regs[5] = 0xd2674aca, opcode= 0x00
0x2c94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c97: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2c9a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2ca0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2ca6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2ca9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2cac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2caf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2cb2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2cb5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2cb8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2cbb: mov_imm:
	regs[5] = 0xb5af98d9, opcode= 0x00
0x2cc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2cc4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2cc7: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2ccb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cd0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2cd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2cd7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ce0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ce5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2ce9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2cf2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cf7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2cfa: mov_imm:
	regs[5] = 0x5ac8e73d, opcode= 0x00
0x2d00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d04: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d09: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2d0c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2d12: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2d19: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d1e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2d21: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2d24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2d27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d2a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2d2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d30: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2d33: mov_imm:
	regs[5] = 0x1041654, opcode= 0x00
0x2d39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d3d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d42: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2d46: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d4b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2d4e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2d51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2d54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d57: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2d5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d5d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2d61: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d66: mov_imm:
	regs[5] = 0xc44fe886, opcode= 0x00
0x2d6d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d75: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2d78: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2d7f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d84: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2d8a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2d8d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2d91: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2d9a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2da3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2da8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2dab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2daf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2db4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2db7: mov_imm:
	regs[5] = 0x3433afa1, opcode= 0x00
0x2dbd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2dc0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2dc4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2dc9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2dcc: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2dcf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2dd2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2dd5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2dd8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ddc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2de1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2de4: mov_imm:
	regs[5] = 0xa2547b6e, opcode= 0x00
0x2deb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2df0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2df3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2df6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2dfc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2e03: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e08: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2e0b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2e0e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2e11: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e14: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2e17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e1b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e20: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2e23: mov_imm:
	regs[5] = 0xc23c461f, opcode= 0x00
0x2e29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e2c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2e30: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e35: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2e38: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2e3b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2e3f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e47: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2e4b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e53: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2e56: mov_imm:
	regs[5] = 0xaf8efb8a, opcode= 0x00
0x2e5d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e65: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2e69: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e6e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2e74: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2e7a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2e7d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2e80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2e83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e86: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2e8a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e92: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2e95: mov_imm:
	regs[5] = 0xf17fcb95, opcode= 0x00
0x2e9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ea4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2ea8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ead: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2eb0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2eb3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2eb6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2eb9: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2ebc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ebf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2ec2: mov_imm:
	regs[5] = 0xab1b8d07, opcode= 0x00
0x2ec8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ecb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2ece: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2ed4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2eda: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2edd: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2ee0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2ee3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ee6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2eea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2eef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ef3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ef8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2efb: mov_imm:
	regs[5] = 0x4eeb4df8, opcode= 0x00
0x2f01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f04: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2f07: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2f0a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2f0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2f10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f13: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2f16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f19: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2f1c: mov_imm:
	regs[5] = 0x94b6f236, opcode= 0x00
0x2f23: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f28: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f2b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2f2e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2f34: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2f3a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2f3d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2f40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2f43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f46: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2f4a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f53: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f58: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2f5b: mov_imm:
	regs[5] = 0x161dc4e8, opcode= 0x00
0x2f61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f64: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2f67: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2f6a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2f6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2f70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f73: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2f76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f79: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2f7c: mov_imm:
	regs[5] = 0x9c24d6f7, opcode= 0x00
0x2f82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f85: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2f88: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2f8e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2f95: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f9a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2f9d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2fa0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2fa3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2fa7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fac: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2faf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2fb2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2fb5: mov_imm:
	regs[5] = 0xc9b52935, opcode= 0x00
0x2fbc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2fc5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fca: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2fcd: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2fd1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fd6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2fda: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fdf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2fe2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2fe5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2fe9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ff1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2ff4: mov_imm:
	regs[5] = 0xa375cbfe, opcode= 0x00
0x2ffa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ffd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3000: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3006: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x300c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3010: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3015: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x301b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x301e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3024: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3027: mov_imm:
	regs[5] = 0xf42ce88a, opcode= 0x00
0x302d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3030: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3033: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3036: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3039: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x303d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3042: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3045: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x304b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x304e: mov_imm:
	regs[5] = 0x3c4b822, opcode= 0x00
0x3054: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3057: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x305a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3060: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3067: jmp_imm:
	pc += 0x1, opcode= 0x09
0x306c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x306f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3073: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3078: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x307b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x307e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3081: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3084: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3087: mov_imm:
	regs[5] = 0x4f32c4d7, opcode= 0x00
0x308d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3090: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3093: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3097: jmp_imm:
	pc += 0x1, opcode= 0x09
0x309c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x309f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x30a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x30a6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30ab: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x30ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x30b1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x30b4: mov_imm:
	regs[5] = 0x15850cff, opcode= 0x00
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x30c3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x30c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30cc: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x30d2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x30d8: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x30db: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x30df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x30e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x30ea: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x30ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x30f1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30f6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x30fa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30ff: mov_imm:
	regs[5] = 0x730e23a5, opcode= 0x00
0x3106: jmp_imm:
	pc += 0x1, opcode= 0x09
0x310b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x310e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3112: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3117: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x311a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x311d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3123: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3126: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x312f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3133: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3138: mov_imm:
	regs[5] = 0xfdbf09a0, opcode= 0x00
0x313f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3144: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3147: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x314a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3151: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3156: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x315c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x315f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3162: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3165: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3169: jmp_imm:
	pc += 0x1, opcode= 0x09
0x316e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3171: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3174: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3178: jmp_imm:
	pc += 0x1, opcode= 0x09
0x317d: mov_imm:
	regs[5] = 0x78b00e28, opcode= 0x00
0x3183: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3186: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3189: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x318d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3192: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3195: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3198: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x319c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31a1: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x31a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x31a7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x31aa: mov_imm:
	regs[5] = 0xc66f7d3, opcode= 0x00
0x31b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31b3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x31b6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x31bc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x31c3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31c8: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x31cb: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x31cf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x31d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x31da: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x31dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x31e1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31e6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x31e9: mov_imm:
	regs[5] = 0xa680cd84, opcode= 0x00
0x31ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31f8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x31fb: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x31fe: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3201: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3204: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3207: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x320a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x320d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3210: mov_imm:
	regs[5] = 0x293f80e5, opcode= 0x00
0x3216: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3219: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x321c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3222: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3229: jmp_imm:
	pc += 0x1, opcode= 0x09
0x322e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3232: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3237: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x323b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3240: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3243: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3246: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3249: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x324c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x324f: mov_imm:
	regs[5] = 0xb8f3b5fc, opcode= 0x00
0x3255: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3259: jmp_imm:
	pc += 0x1, opcode= 0x09
0x325e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3261: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3264: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3267: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x326a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x326d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3270: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3273: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x09
0x327c: mov_imm:
	regs[5] = 0x1a9267d0, opcode= 0x00
0x3283: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3288: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x328c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3291: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3294: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x329a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x32a0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x32a3: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x32a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x32aa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x32b2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x32b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x32b8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x32bc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32c1: mov_imm:
	regs[5] = 0xd945ef28, opcode= 0x00
0x32c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x32ca: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x32cd: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x32d0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x32d4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x32dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x32df: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x32e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x32e5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x32e9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32ee: mov_imm:
	regs[5] = 0xbd020a56, opcode= 0x00
0x32f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x32f8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32fd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3300: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3307: jmp_imm:
	pc += 0x1, opcode= 0x09
0x330c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3312: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3315: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3318: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x331c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3321: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3324: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3327: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x332b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3330: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3333: mov_imm:
	regs[5] = 0x93695ea2, opcode= 0x00
0x333a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x333f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3342: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3345: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3348: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x334b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x334f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3354: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3357: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x335b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3360: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3363: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3367: jmp_imm:
	pc += 0x1, opcode= 0x09
0x336c: mov_imm:
	regs[5] = 0x16d28703, opcode= 0x00
0x3372: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3376: jmp_imm:
	pc += 0x1, opcode= 0x09
0x337b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x337e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3384: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x338b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3390: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3394: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3399: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x339c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x339f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x33a2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x33a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x33a9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33ae: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x33b1: mov_imm:
	regs[5] = 0x9c5d871e, opcode= 0x00
0x33b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33ba: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x33bd: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x33c0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x33c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x33c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x33c9: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x33cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x33cf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x33d2: mov_imm:
	regs[5] = 0x443d0d67, opcode= 0x00
0x33d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33dc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33e1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x33e4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x33eb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33f0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x33f7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33fc: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x33ff: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3402: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3405: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3409: jmp_imm:
	pc += 0x1, opcode= 0x09
0x340e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3412: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3417: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x341a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x341d: mov_imm:
	regs[5] = 0xb837e126, opcode= 0x00
0x3423: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3426: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x342a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x342f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3432: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3436: jmp_imm:
	pc += 0x1, opcode= 0x09
0x343b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x343e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3441: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3445: jmp_imm:
	pc += 0x1, opcode= 0x09
0x344a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x344d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3450: mov_imm:
	regs[5] = 0xf2eabb56, opcode= 0x00
0x3457: jmp_imm:
	pc += 0x1, opcode= 0x09
0x345c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x345f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3462: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3469: jmp_imm:
	pc += 0x1, opcode= 0x09
0x346e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3474: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3477: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x347a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x347d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3480: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3484: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3489: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x348c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3490: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3495: mov_imm:
	regs[5] = 0x2a257297, opcode= 0x00
0x349c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34a5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34aa: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x34ad: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x34b0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x34b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x34bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x34bf: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x34c3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34cc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34d1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x34d4: mov_imm:
	regs[5] = 0x168f08b8, opcode= 0x00
0x34db: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34e3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x34e6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x34ec: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x34f2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x34f5: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x34f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x34fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x34ff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3504: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3508: jmp_imm:
	pc += 0x1, opcode= 0x09
0x350d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3511: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3516: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3519: mov_imm:
	regs[5] = 0xea55b9d5, opcode= 0x00
0x351f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3522: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3526: jmp_imm:
	pc += 0x1, opcode= 0x09
0x352b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x352e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3532: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3537: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x353a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x353e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3543: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3547: jmp_imm:
	pc += 0x1, opcode= 0x09
0x354c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x354f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3552: mov_imm:
	regs[5] = 0x89575ba6, opcode= 0x00
0x3559: jmp_imm:
	pc += 0x1, opcode= 0x09
0x355e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3561: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3564: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x356a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3570: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3573: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3576: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3579: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x357d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3582: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3585: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3589: jmp_imm:
	pc += 0x1, opcode= 0x09
0x358e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3591: mov_imm:
	regs[5] = 0xd54aea3, opcode= 0x00
0x3598: jmp_imm:
	pc += 0x1, opcode= 0x09
0x359d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35a0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x35a4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35a9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x35ac: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x35af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x35b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x35b5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x35b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x35bb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x35be: mov_imm:
	regs[5] = 0x5e2024e9, opcode= 0x00
0x35c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35cd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x35d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35d6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x35dc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x35e2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x35e6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35eb: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x35ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x35f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x35f5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35fa: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x35fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3600: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3603: mov_imm:
	regs[5] = 0xa9b498bc, opcode= 0x00
0x3609: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x360c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x360f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3612: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3615: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3618: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x361b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x361e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3621: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3624: mov_imm:
	regs[5] = 0xeb2aa1a6, opcode= 0x00
0x362a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x362d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3630: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3636: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x363d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3642: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3645: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3648: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x364c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3651: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3655: jmp_imm:
	pc += 0x1, opcode= 0x09
0x365a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x365d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3660: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3664: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3669: mov_imm:
	regs[5] = 0x3577df06, opcode= 0x00
0x366f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3672: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3675: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3678: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x367b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x367e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3681: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3684: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3687: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x368a: mov_imm:
	regs[5] = 0x6f60578a, opcode= 0x00
0x3691: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3696: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3699: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36a2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x36a8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x36af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36b4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x36b7: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x36ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x36bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x36c1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36c6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x36c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x36cc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x36d0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36d5: mov_imm:
	regs[5] = 0x18f1f304, opcode= 0x00
0x36dc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x36e4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x36e7: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x36ea: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x36ee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x36f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x36f9: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x36fd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3702: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3706: jmp_imm:
	pc += 0x1, opcode= 0x09
0x370b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x370e: mov_imm:
	regs[5] = 0x2d7c09db, opcode= 0x00
0x3714: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3718: jmp_imm:
	pc += 0x1, opcode= 0x09
0x371d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3721: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3726: mov_imm:
	regs[30] = 0x695eaa27, opcode= 0x00
0x372c: mov_imm:
	regs[31] = 0xbfff7558, opcode= 0x00
0x3732: xor_regs:
	regs[0] ^= regs[30], opcode= 0x08
0x3735: xor_regs:
	regs[1] ^= regs[31], opcode= 0x08
max register index:31
