
# Ready Signal Delay Tests
axi4_aw_ready_delay_test
axi4_w_ready_delay_test
axi4_b_ready_delay_test
axi4_ar_ready_delay_test
axi4_r_ready_delay_test
axi4_aw_w_channel_separation_test

# Write Strobe Tests
axi4_wstrb_all_zero_test
axi4_wstrb_all_ones_test
axi4_wstrb_upper_half_test
axi4_wstrb_lower_half_test
axi4_wstrb_alternating_test
axi4_wstrb_single_bit_test
axi4_wstrb_random_burst_test
axi4_wstrb_illegal_test

# Boundary and Access Tests
axi4_upper_boundary_write_test
axi4_lower_boundary_write_test
axi4_upper_boundary_read_test
axi4_lower_boundary_read_test
axi4_4k_boundary_cross_test
axi4_unaligned_access_test

# Master-Slave Access Test
axi4_all_master_slave_access_test

# Enhanced Bus Matrix Test (claude.md compliance)
axi4_enhanced_bus_matrix_test

# Claude.md Test Cases: 10x10 Enhanced Bus Matrix Verification
axi4_tc_001_concurrent_reads_test run_cnt=10
axi4_tc_002_concurrent_writes_raw_test run_cnt=10
axi4_tc_003_sequential_mixed_ops_test run_cnt=10
axi4_tc_004_concurrent_error_stress_test run_cnt=10
axi4_tc_005_exhaustive_random_reads_test run_cnt=10

# TC_046~TC_058: AXI4 ID Management and Protocol Violation Tests
axi4_tc_046_id_multiple_writes_same_awid_test run_cnt=10 
axi4_tc_047_id_multiple_writes_different_awid_test run_cnt=10
axi4_tc_048_id_multiple_reads_same_arid_test run_cnt=10
axi4_tc_049_id_multiple_reads_different_arid_test run_cnt=10
axi4_tc_050_wid_awid_mismatch_test run_cnt=10
axi4_tc_051_wlast_too_early_test run_cnt=10
axi4_tc_052_wlast_too_late_test run_cnt=10
axi4_tc_053_awlen_out_of_spec_test run_cnt=10
axi4_tc_054_arlen_out_of_spec_test run_cnt=10
axi4_tc_055_exclusive_write_success_test run_cnt=10
axi4_tc_056_exclusive_write_fail_test run_cnt=10
axi4_tc_057_exclusive_read_success_test run_cnt=10
axi4_tc_058_exclusive_read_fail_test run_cnt=10

