\hypertarget{rte__port__ethdev_8h}{}\section{lib/librte\+\_\+port/rte\+\_\+port\+\_\+ethdev.h File Reference}
\label{rte__port__ethdev_8h}\index{lib/librte\+\_\+port/rte\+\_\+port\+\_\+ethdev.\+h@{lib/librte\+\_\+port/rte\+\_\+port\+\_\+ethdev.\+h}}
{\ttfamily \#include $<$stdint.\+h$>$}\\*
{\ttfamily \#include \char`\"{}rte\+\_\+port.\+h\char`\"{}}\\*
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structrte__port__ethdev__reader__params}{rte\+\_\+port\+\_\+ethdev\+\_\+reader\+\_\+params}
\item 
struct \hyperlink{structrte__port__ethdev__writer__params}{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+params}
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structrte__port__in__ops}{rte\+\_\+port\+\_\+in\+\_\+ops} \hyperlink{rte__port__ethdev_8h_ae118ef74190911c882e0ce7029affb55}{rte\+\_\+port\+\_\+ethdev\+\_\+reader\+\_\+ops}
\item 
struct \hyperlink{structrte__port__out__ops}{rte\+\_\+port\+\_\+out\+\_\+ops} \hyperlink{rte__port__ethdev_8h_a3b78a74a428484403e04cfff80c0aea0}{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+ops}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+T\+E Port Ethernet Device

ethdev\+\_\+reader\+: input port built on top of pre-\/initialized N\+I\+C R\+X queue ethdev\+\_\+writer\+: output port built on top of pre-\/initialized N\+I\+C T\+X queue 

\subsection{Variable Documentation}
\hypertarget{rte__port__ethdev_8h_ae118ef74190911c882e0ce7029affb55}{}\index{rte\+\_\+port\+\_\+ethdev.\+h@{rte\+\_\+port\+\_\+ethdev.\+h}!rte\+\_\+port\+\_\+ethdev\+\_\+reader\+\_\+ops@{rte\+\_\+port\+\_\+ethdev\+\_\+reader\+\_\+ops}}
\index{rte\+\_\+port\+\_\+ethdev\+\_\+reader\+\_\+ops@{rte\+\_\+port\+\_\+ethdev\+\_\+reader\+\_\+ops}!rte\+\_\+port\+\_\+ethdev.\+h@{rte\+\_\+port\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+port\+\_\+ethdev\+\_\+reader\+\_\+ops}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf rte\+\_\+port\+\_\+in\+\_\+ops} rte\+\_\+port\+\_\+ethdev\+\_\+reader\+\_\+ops}\label{rte__port__ethdev_8h_ae118ef74190911c882e0ce7029affb55}
ethdev\+\_\+reader port operations \hypertarget{rte__port__ethdev_8h_a3b78a74a428484403e04cfff80c0aea0}{}\index{rte\+\_\+port\+\_\+ethdev.\+h@{rte\+\_\+port\+\_\+ethdev.\+h}!rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+ops@{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+ops}}
\index{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+ops@{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+ops}!rte\+\_\+port\+\_\+ethdev.\+h@{rte\+\_\+port\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+ops}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf rte\+\_\+port\+\_\+out\+\_\+ops} rte\+\_\+port\+\_\+ethdev\+\_\+writer\+\_\+ops}\label{rte__port__ethdev_8h_a3b78a74a428484403e04cfff80c0aea0}
ethdev\+\_\+writer port operations 