<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>SPSR_hyp</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">SPSR_hyp, Saved Program Status Register (Hyp mode)</h1><p>The SPSR_hyp characteristics are:</p><h2>Purpose</h2>
          <p>Holds the saved process state when an exception is taken to Hyp mode.</p>
        <p>This 
        register
       is part of the Special-purpose registers functional group.</p><h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register SPSR_hyp
                is architecturally mapped to
              AArch64 System register <a href="AArch64-spsr_el2.html">SPSR_EL2</a>.
          </p><h2>Attributes</h2>
          <p>SPSR_hyp is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The SPSR_hyp bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#N">N</a></td><td class="lr" colspan="1"><a href="#Z">Z</a></td><td class="lr" colspan="1"><a href="#C">C</a></td><td class="lr" colspan="1"><a href="#V">V</a></td><td class="lr" colspan="1"><a href="#Q">Q</a></td><td class="lr" colspan="2"><a href="#IT[1:0]">IT[1:0]</a></td><td class="lr" colspan="1"><a href="#J">J</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#PAN">PAN</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#IL">IL</a></td><td class="lr" colspan="4"><a href="#GE">GE</a></td><td class="lr" colspan="6"><a href="#IT[7:2]">IT[7:2]</a></td><td class="lr" colspan="1"><a href="#E">E</a></td><td class="lr" colspan="1"><a href="#A">A</a></td><td class="lr" colspan="1"><a href="#I">I</a></td><td class="lr" colspan="1"><a href="#F">F</a></td><td class="lr" colspan="1"><a href="#T">T</a></td><td class="lr" colspan="1"><a href="#M[4]">M[4]</a></td><td class="lr" colspan="4"><a href="#M[3:0]">M[3:0]</a></td></tr></tbody></table><h4 id="N">N, bit [31]
              </h4>
              <p>Set to the value of <a href="AArch32-cpsr.html">CPSR</a>.N on taking an exception to Hyp mode, and copied to <a href="AArch32-cpsr.html">CPSR</a>.N on executing an exception return operation in Hyp mode.</p>
            <h4 id="Z">Z, bit [30]
              </h4>
              <p>Set to the value of <a href="AArch32-cpsr.html">CPSR</a>.Z on taking an exception to Hyp mode, and copied to <a href="AArch32-cpsr.html">CPSR</a>.Z on executing an exception return operation in Hyp mode.</p>
            <h4 id="C">C, bit [29]
              </h4>
              <p>Set to the value of <a href="AArch32-cpsr.html">CPSR</a>.C on taking an exception to Hyp mode, and copied to <a href="AArch32-cpsr.html">CPSR</a>.C on executing an exception return operation in Hyp mode.</p>
            <h4 id="V">V, bit [28]
              </h4>
              <p>Set to the value of <a href="AArch32-cpsr.html">CPSR</a>.V on taking an exception to Hyp mode, and copied to <a href="AArch32-cpsr.html">CPSR</a>.V on executing an exception return operation in Hyp mode.</p>
            <h4 id="Q">Q, bit [27]
              </h4>
              <p>Set to the value of <a href="AArch32-cpsr.html">CPSR</a>.Q on taking an exception to Hyp mode, and copied to <a href="AArch32-cpsr.html">CPSR</a>.Q on executing an exception return operation in Hyp mode.</p>
            <h4 id="IT[1:0]">IT[1:0], bits [26:25]
                  </h4>
              <p>IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.</p>
            <h4 id="J">J, bit [24]
              </h4>
              <p><span class="arm-defined-word">RES0</span>.</p>
            
              <p>In previous versions of the architecture, the {J, T} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.</p>
            <h4 id="0">
                Bit [23]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="PAN">PAN, bit [22]
              <font style="font-size:smaller;"><br />
            In 
            ARMv8.1:</font></h4>
              <p>When <span class="xref">ARMv8.1-PAN</span> is implemented, set  to the value of <a href="AArch32-cpsr.html">CPSR</a>.PAN on taking an exception to Hyp mode, and copied to <a href="AArch32-cpsr.html">CPSR</a>.PAN on executing an exception return operation in Hyp mode.</p>
            
              <p>When <span class="xref">ARMv8.1-PAN</span> is not implemented, this bit is <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="0"><font style="font-size:smaller;"><br />
            In 
            ARMv8.0:</font></h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="0">
                Bit [21]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="IL">IL, bit [20]
              </h4>
              <p>Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.</p>
            <h4 id="GE">GE, bits [19:16]
                  </h4>
              <p>Greater than or Equal flags, for parallel addition and subtraction.</p>
            <h4 id="IT[7:2]">IT[7:2], bits [15:10]
                  </h4>
              <p>IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.</p>
            
              <ul>
                <li>
                  IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.
                </li>
                <li>
                  IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.
                </li>
              </ul>
            
              <p>The IT field is <span class="binarynumber">0b00000000</span> when no IT block is active.</p>
            <h4 id="E">E, bit [9]
              </h4>
              <p>Endianness state bit. Controls the load and store endianness for data accesses:</p>
            <table class="valuetable"><tr><th>E</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Little-endian operation</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Big-endian operation.</p>
                </td></tr></table>
              <p>Instruction fetches ignore this bit.</p>
            
              <p>When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.</p>
            
              <p>If an implementation does not provide Big-endian support, this bit is <span class="arm-defined-word">RES0</span>. If it does not provide Little-endian support, this bit is <span class="arm-defined-word">RES1</span>.</p>
            
              <p>If an implementation provides Big-endian support but only at EL0, this bit is <span class="arm-defined-word">RES0</span> for an exception return to any Exception level other than EL0.</p>
            
              <p>Likewise, if it provides Little-endian support only at EL0, this bit is <span class="arm-defined-word">RES1</span> for an exception return to any Exception level other than EL0.</p>
            <h4 id="A">A, bit [8]
              </h4>
              <p>SError interrupt mask bit. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>A</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Exception not masked.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Exception masked.</p>
                </td></tr></table><h4 id="I">I, bit [7]
              </h4>
              <p>IRQ mask bit. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>I</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Exception not masked.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Exception masked.</p>
                </td></tr></table><h4 id="F">F, bit [6]
              </h4>
              <p>FIQ mask bit. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>F</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Exception not masked.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Exception masked.</p>
                </td></tr></table><h4 id="T">T, bit [5]
              </h4>
              <p>T32 Instruction set state bit. Determines the AArch32 instruction set state that the exception was taken from. Possible values of this bit are:</p>
            <table class="valuetable"><tr><th>T</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Taken from A32 state.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Taken from T32 state.</p>
                </td></tr></table><h4 id="M[4]">M[4], bit [4]
              </h4>
              <p>Execution state that the exception was taken from. Possible values of this bit are:</p>
            <table class="valuetable"><tr><th>M[4]</th><th>Meaning</th></tr><tr><td class="bitfield">1</td><td>
                  <p>Exception taken from AArch32.</p>
                </td></tr></table><h4 id="M[3:0]">M[3:0], bits [3:0]
                  </h4>
              <p>AArch32 mode that an exception was taken from. The possible values are:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>M[3:0]</th>
                      <th>Mode</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>
                        <span class="binarynumber">0b0000</span>
                      </td>
                      <td>User</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">0b0001</span>
                      </td>
                      <td>FIQ</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">0b0010</span>
                      </td>
                      <td>IRQ</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">0b0011</span>
                      </td>
                      <td>Supervisor</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">0b0111</span>
                      </td>
                      <td>Abort</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">0b1010</span>
                      </td>
                      <td>Hyp</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">0b1011</span>
                      </td>
                      <td>Undefined</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">0b1111</span>
                      </td>
                      <td>System</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>Other values are reserved. The effect of programming this field to a Reserved value is that behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, as described in <span class="xref">'Unallocated values in fields of AArch32 System registers and translation table entries' in the ARM ARM, section K1.1.11</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the SPSR_hyp</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS (banked register) with the following syntax:</p><p class="asm-code">MRS  &lt;Rd&gt;, &lt;banked_reg&gt;</p></div><div class="access_instruction"><p>This register can be written using MSR (banked register) with the following syntax:</p><p class="asm-code">MSR  &lt;banked_reg&gt;, &lt;Rd&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;banked_reg&gt;
      </th><th>R</th><th>M</th><th>M1</th></tr><tr><td>SPSR_hyp</td><td>1</td><td>1</td><td>1110</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>
        -
      </td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>
        -
      </td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p>
            <p>Using MRS (banked register) and MSR (banked register) instructions, this register is only accessible from Monitor mode. In Hyp mode, this register is accessible as the current SPSR.</p>
          </div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
