<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: FSMC_NORSRAMTimingInitTypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">FSMC_NORSRAMTimingInitTypeDef Struct Reference<div class="ingroups"><a class="el" href="group___s_t_m32_f10x___std_periph___driver.html">STM32F10x_StdPeriph_Driver</a> &raquo; <a class="el" href="group___f_s_m_c.html">FSMC</a> &raquo; <a class="el" href="group___f_s_m_c___exported___types.html">FSMC_Exported_Types</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Timing parameters For NOR/SRAM Banks.  
 <a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a3d360eae9bc9afb020760d4df1659159"><td class="memItemLeft" align="right" valign="top"><a class="el" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d360eae9bc9afb020760d4df1659159">FSMC_AddressSetupTime</a></td></tr>
<tr class="separator:a3d360eae9bc9afb020760d4df1659159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac030a512b4d7cf3eb18f1c2b4f2d7456"><td class="memItemLeft" align="right" valign="top"><a class="el" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ac030a512b4d7cf3eb18f1c2b4f2d7456">FSMC_AddressHoldTime</a></td></tr>
<tr class="separator:ac030a512b4d7cf3eb18f1c2b4f2d7456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44195e51b8b2b74d70c354daea11027f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a44195e51b8b2b74d70c354daea11027f">FSMC_DataSetupTime</a></td></tr>
<tr class="separator:a44195e51b8b2b74d70c354daea11027f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6cf3ade160c979c56d9239bcce4ac18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ab6cf3ade160c979c56d9239bcce4ac18">FSMC_BusTurnAroundDuration</a></td></tr>
<tr class="separator:ab6cf3ade160c979c56d9239bcce4ac18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78bdec78fe90681fcadda5424a8ba606"><td class="memItemLeft" align="right" valign="top"><a class="el" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a78bdec78fe90681fcadda5424a8ba606">FSMC_CLKDivision</a></td></tr>
<tr class="separator:a78bdec78fe90681fcadda5424a8ba606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85ad0cb267164d7ad9c5c662a455b5a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a85ad0cb267164d7ad9c5c662a455b5a6">FSMC_DataLatency</a></td></tr>
<tr class="separator:a85ad0cb267164d7ad9c5c662a455b5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a101b772eba1960ec456418228a6172d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a101b772eba1960ec456418228a6172d8">FSMC_AccessMode</a></td></tr>
<tr class="separator:a101b772eba1960ec456418228a6172d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba90f4ec16bc38a2c4fa29c593b713b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_AddressSetupTime</a></td></tr>
<tr class="separator:a2ba90f4ec16bc38a2c4fa29c593b713b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917b227ccb0a765791897ce3647ab26b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">FSMC_AddressHoldTime</a></td></tr>
<tr class="separator:a917b227ccb0a765791897ce3647ab26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa0a9178766adeed424d5c4eb728d1b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_DataSetupTime</a></td></tr>
<tr class="separator:aaa0a9178766adeed424d5c4eb728d1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d98d57618e46ec6aa5d876dcc047d32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d98d57618e46ec6aa5d876dcc047d32">FSMC_BusTurnAroundDuration</a></td></tr>
<tr class="separator:a3d98d57618e46ec6aa5d876dcc047d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a251b439331b82eecea58aa3f8882ea15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a251b439331b82eecea58aa3f8882ea15">FSMC_CLKDivision</a></td></tr>
<tr class="separator:a251b439331b82eecea58aa3f8882ea15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc33886615fc3627448aa2dba11cfc77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abc33886615fc3627448aa2dba11cfc77">FSMC_DataLatency</a></td></tr>
<tr class="separator:abc33886615fc3627448aa2dba11cfc77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a261d043a19cecf77e6859403be204efc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">FSMC_AccessMode</a></td></tr>
<tr class="separator:a261d043a19cecf77e6859403be204efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Timing parameters For NOR/SRAM Banks. </p>

<p>Definition at line <a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00026">26</a> of file <a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a101b772eba1960ec456418228a6172d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the asynchronous access mode. This parameter can be a value of <a class="el" href="group___f_s_m_c___access___mode.html">FSMC_Access_Mode</a> </p>

<p>Definition at line <a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00034">34</a> of file <a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a261d043a19cecf77e6859403be204efc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the asynchronous access mode. This parameter can be a value of <a class="el" href="group___f_s_m_c___access___mode.html">FSMC_Access_Mode</a> </p>

<p>Definition at line <a class="el" href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f1050dfe14cd8fd11afff34147cc7a6547e_source.html#l00084">84</a> of file <a class="el" href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f1050dfe14cd8fd11afff34147cc7a6547e_source.html">stm32f10x_fsmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac030a512b4d7cf3eb18f1c2b4f2d7456"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of HCLK cycles to configure the duration of the address hold time. This parameter can be a value between 0 and 0xF. </p><dl class="section note"><dt>Note</dt><dd>: It is not used with synchronous NOR Flash memories. </dd></dl>

<p>Definition at line <a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00029">29</a> of file <a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a917b227ccb0a765791897ce3647ab26b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of HCLK cycles to configure the duration of the address hold time. This parameter can be a value between 0 and 0xF. </p><dl class="section note"><dt>Note</dt><dd>: It is not used with synchronous NOR Flash memories. </dd></dl>

<p>Definition at line <a class="el" href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f1050dfe14cd8fd11afff34147cc7a6547e_source.html#l00057">57</a> of file <a class="el" href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f1050dfe14cd8fd11afff34147cc7a6547e_source.html">stm32f10x_fsmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3d360eae9bc9afb020760d4df1659159"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of HCLK cycles to configure the duration of the address setup time. This parameter can be a value between 0 and 0xF. </p><dl class="section note"><dt>Note</dt><dd>: It is not used with synchronous NOR Flash memories. </dd></dl>

<p>Definition at line <a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00028">28</a> of file <a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ba90f4ec16bc38a2c4fa29c593b713b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of HCLK cycles to configure the duration of the address setup time. This parameter can be a value between 0 and 0xF. </p><dl class="section note"><dt>Note</dt><dd>: It is not used with synchronous NOR Flash memories. </dd></dl>

<p>Definition at line <a class="el" href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f1050dfe14cd8fd11afff34147cc7a6547e_source.html#l00052">52</a> of file <a class="el" href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f1050dfe14cd8fd11afff34147cc7a6547e_source.html">stm32f10x_fsmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab6cf3ade160c979c56d9239bcce4ac18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of HCLK cycles to configure the duration of the bus turnaround. This parameter can be a value between 0 and 0xF. </p><dl class="section note"><dt>Note</dt><dd>: It is only used for multiplexed NOR Flash memories. </dd></dl>

<p>Definition at line <a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00031">31</a> of file <a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3d98d57618e46ec6aa5d876dcc047d32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of HCLK cycles to configure the duration of the bus turnaround. This parameter can be a value between 0 and 0xF. </p><dl class="section note"><dt>Note</dt><dd>: It is only used for multiplexed NOR Flash memories. </dd></dl>

<p>Definition at line <a class="el" href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f1050dfe14cd8fd11afff34147cc7a6547e_source.html#l00067">67</a> of file <a class="el" href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f1050dfe14cd8fd11afff34147cc7a6547e_source.html">stm32f10x_fsmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a78bdec78fe90681fcadda5424a8ba606"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the period of CLK clock output signal, expressed in number of HCLK cycles. This parameter can be a value between 1 and 0xF. </p><dl class="section note"><dt>Note</dt><dd>: This parameter is not used for asynchronous NOR Flash, SRAM or ROM accesses. </dd></dl>

<p>Definition at line <a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00032">32</a> of file <a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a251b439331b82eecea58aa3f8882ea15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the period of CLK clock output signal, expressed in number of HCLK cycles. This parameter can be a value between 1 and 0xF. </p><dl class="section note"><dt>Note</dt><dd>: This parameter is not used for asynchronous NOR Flash, SRAM or ROM accesses. </dd></dl>

<p>Definition at line <a class="el" href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f1050dfe14cd8fd11afff34147cc7a6547e_source.html#l00072">72</a> of file <a class="el" href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f1050dfe14cd8fd11afff34147cc7a6547e_source.html">stm32f10x_fsmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a85ad0cb267164d7ad9c5c662a455b5a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of memory clock cycles to issue to the memory before getting the first data. The value of this parameter depends on the memory type as shown below:</p><ul>
<li>It must be set to 0 in case of a CRAM</li>
<li>It is don't care in asynchronous NOR, SRAM or ROM accesses</li>
<li>It may assume a value between 0 and 0xF in NOR Flash memories with synchronous burst mode enable </li>
</ul>

<p>Definition at line <a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00033">33</a> of file <a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="abc33886615fc3627448aa2dba11cfc77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of memory clock cycles to issue to the memory before getting the first data. The value of this parameter depends on the memory type as shown below:</p><ul>
<li>It must be set to 0 in case of a CRAM</li>
<li>It is don't care in asynchronous NOR, SRAM or ROM accesses</li>
<li>It may assume a value between 0 and 0xF in NOR Flash memories with synchronous burst mode enable </li>
</ul>

<p>Definition at line <a class="el" href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f1050dfe14cd8fd11afff34147cc7a6547e_source.html#l00076">76</a> of file <a class="el" href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f1050dfe14cd8fd11afff34147cc7a6547e_source.html">stm32f10x_fsmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a44195e51b8b2b74d70c354daea11027f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of HCLK cycles to configure the duration of the data setup time. This parameter can be a value between 0 and 0xFF. </p><dl class="section note"><dt>Note</dt><dd>: It is used for SRAMs, ROMs and asynchronous multiplexed NOR Flash memories. </dd></dl>

<p>Definition at line <a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00030">30</a> of file <a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaa0a9178766adeed424d5c4eb728d1b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of HCLK cycles to configure the duration of the data setup time. This parameter can be a value between 0 and 0xFF. </p><dl class="section note"><dt>Note</dt><dd>: It is used for SRAMs, ROMs and asynchronous multiplexed NOR Flash memories. </dd></dl>

<p>Definition at line <a class="el" href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f1050dfe14cd8fd11afff34147cc7a6547e_source.html#l00062">62</a> of file <a class="el" href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f1050dfe14cd8fd11afff34147cc7a6547e_source.html">stm32f10x_fsmc.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/lkn/offCloud/Smartgrid-code/GitHub/openwsn-fw/bsp/boards/agilefox/library/inc/<a class="el" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Feb 22 2016 17:23:21 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
