
dustsensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000846c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  08008580  08008580  00018580  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080089ac  080089ac  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080089ac  080089ac  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080089ac  080089ac  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080089ac  080089ac  000189ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080089b0  080089b0  000189b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080089b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  200001e0  08008b90  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000454  08008b90  00020454  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f21b  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002518  00000000  00000000  0002f420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea8  00000000  00000000  00031938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000dc0  00000000  00000000  000327e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000195da  00000000  00000000  000335a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f7ca  00000000  00000000  0004cb7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000912e0  00000000  00000000  0005c344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ed624  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f64  00000000  00000000  000ed678  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08008564 	.word	0x08008564

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08008564 	.word	0x08008564

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <microDelay>:
uint16_t dustDensity;
float voltage;
#define        COV_RATIO                       0.2            //ug/mmm / mv
#define        NO_DUST_VOLTAGE                 400            //mv
#define        SYS_VOLTAGE                     3300
void microDelay(uint16_t delay) {
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 800102e:	4b08      	ldr	r3, [pc, #32]	; (8001050 <microDelay+0x2c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2200      	movs	r2, #0
 8001034:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < delay)
 8001036:	bf00      	nop
 8001038:	4b05      	ldr	r3, [pc, #20]	; (8001050 <microDelay+0x2c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800103e:	88fb      	ldrh	r3, [r7, #6]
 8001040:	429a      	cmp	r2, r3
 8001042:	d3f9      	bcc.n	8001038 <microDelay+0x14>
		;
}
 8001044:	bf00      	nop
 8001046:	bf00      	nop
 8001048:	370c      	adds	r7, #12
 800104a:	46bd      	mov	sp, r7
 800104c:	bc80      	pop	{r7}
 800104e:	4770      	bx	lr
 8001050:	200003a0 	.word	0x200003a0

08001054 <Filter>:

uint16_t Filter(uint16_t m) {
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	80fb      	strh	r3, [r7, #6]
	static uint16_t flag_first = 0, _buff[10], sum;
	const uint16_t _buff_max = 10;
 800105e:	230a      	movs	r3, #10
 8001060:	817b      	strh	r3, [r7, #10]
	int i;

	if (flag_first == 0) {
 8001062:	4b32      	ldr	r3, [pc, #200]	; (800112c <Filter+0xd8>)
 8001064:	881b      	ldrh	r3, [r3, #0]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d120      	bne.n	80010ac <Filter+0x58>
		flag_first = 1;
 800106a:	4b30      	ldr	r3, [pc, #192]	; (800112c <Filter+0xd8>)
 800106c:	2201      	movs	r2, #1
 800106e:	801a      	strh	r2, [r3, #0]
		for (i = 0, sum = 0; i < _buff_max; i++) {
 8001070:	2300      	movs	r3, #0
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	4b2e      	ldr	r3, [pc, #184]	; (8001130 <Filter+0xdc>)
 8001076:	2200      	movs	r2, #0
 8001078:	801a      	strh	r2, [r3, #0]
 800107a:	e011      	b.n	80010a0 <Filter+0x4c>
			_buff[i] = m;
 800107c:	492d      	ldr	r1, [pc, #180]	; (8001134 <Filter+0xe0>)
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	88fa      	ldrh	r2, [r7, #6]
 8001082:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			sum += _buff[i];
 8001086:	4a2b      	ldr	r2, [pc, #172]	; (8001134 <Filter+0xe0>)
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800108e:	4b28      	ldr	r3, [pc, #160]	; (8001130 <Filter+0xdc>)
 8001090:	881b      	ldrh	r3, [r3, #0]
 8001092:	4413      	add	r3, r2
 8001094:	b29a      	uxth	r2, r3
 8001096:	4b26      	ldr	r3, [pc, #152]	; (8001130 <Filter+0xdc>)
 8001098:	801a      	strh	r2, [r3, #0]
		for (i = 0, sum = 0; i < _buff_max; i++) {
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	3301      	adds	r3, #1
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	897b      	ldrh	r3, [r7, #10]
 80010a2:	68fa      	ldr	r2, [r7, #12]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	dbe9      	blt.n	800107c <Filter+0x28>
		}
		return m;
 80010a8:	88fb      	ldrh	r3, [r7, #6]
 80010aa:	e03a      	b.n	8001122 <Filter+0xce>
	} else {
		sum -= _buff[0];
 80010ac:	4b20      	ldr	r3, [pc, #128]	; (8001130 <Filter+0xdc>)
 80010ae:	881a      	ldrh	r2, [r3, #0]
 80010b0:	4b20      	ldr	r3, [pc, #128]	; (8001134 <Filter+0xe0>)
 80010b2:	881b      	ldrh	r3, [r3, #0]
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	b29a      	uxth	r2, r3
 80010b8:	4b1d      	ldr	r3, [pc, #116]	; (8001130 <Filter+0xdc>)
 80010ba:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < (_buff_max - 1); i++) {
 80010bc:	2300      	movs	r3, #0
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	e00b      	b.n	80010da <Filter+0x86>
			_buff[i] = _buff[i + 1];
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	3301      	adds	r3, #1
 80010c6:	4a1b      	ldr	r2, [pc, #108]	; (8001134 <Filter+0xe0>)
 80010c8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80010cc:	4a19      	ldr	r2, [pc, #100]	; (8001134 <Filter+0xe0>)
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (i = 0; i < (_buff_max - 1); i++) {
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	3301      	adds	r3, #1
 80010d8:	60fb      	str	r3, [r7, #12]
 80010da:	897b      	ldrh	r3, [r7, #10]
 80010dc:	3b01      	subs	r3, #1
 80010de:	68fa      	ldr	r2, [r7, #12]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	dbee      	blt.n	80010c2 <Filter+0x6e>
		}
		_buff[9] = m;
 80010e4:	4a13      	ldr	r2, [pc, #76]	; (8001134 <Filter+0xe0>)
 80010e6:	88fb      	ldrh	r3, [r7, #6]
 80010e8:	8253      	strh	r3, [r2, #18]
		sum += _buff[9];
 80010ea:	4b12      	ldr	r3, [pc, #72]	; (8001134 <Filter+0xe0>)
 80010ec:	8a5a      	ldrh	r2, [r3, #18]
 80010ee:	4b10      	ldr	r3, [pc, #64]	; (8001130 <Filter+0xdc>)
 80010f0:	881b      	ldrh	r3, [r3, #0]
 80010f2:	4413      	add	r3, r2
 80010f4:	b29a      	uxth	r2, r3
 80010f6:	4b0e      	ldr	r3, [pc, #56]	; (8001130 <Filter+0xdc>)
 80010f8:	801a      	strh	r2, [r3, #0]

		i = sum / 10.0;
 80010fa:	4b0d      	ldr	r3, [pc, #52]	; (8001130 <Filter+0xdc>)
 80010fc:	881b      	ldrh	r3, [r3, #0]
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff f980 	bl	8000404 <__aeabi_i2d>
 8001104:	f04f 0200 	mov.w	r2, #0
 8001108:	4b0b      	ldr	r3, [pc, #44]	; (8001138 <Filter+0xe4>)
 800110a:	f7ff fb0f 	bl	800072c <__aeabi_ddiv>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	4610      	mov	r0, r2
 8001114:	4619      	mov	r1, r3
 8001116:	f7ff fc8f 	bl	8000a38 <__aeabi_d2iz>
 800111a:	4603      	mov	r3, r0
 800111c:	60fb      	str	r3, [r7, #12]
		return i;
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	b29b      	uxth	r3, r3
	}
}
 8001122:	4618      	mov	r0, r3
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	20000218 	.word	0x20000218
 8001130:	2000021a 	.word	0x2000021a
 8001134:	2000021c 	.word	0x2000021c
 8001138:	40240000 	.word	0x40240000
 800113c:	00000000 	.word	0x00000000

08001140 <value_Gp2y10>:
uint16_t value_Gp2y10(uint16_t value) {
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	4603      	mov	r3, r0
 8001148:	80fb      	strh	r3, [r7, #6]
	uint16_t value_Dust;
	value = Filter(value);
 800114a:	88fb      	ldrh	r3, [r7, #6]
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff ff81 	bl	8001054 <Filter>
 8001152:	4603      	mov	r3, r0
 8001154:	80fb      	strh	r3, [r7, #6]
	voltage = (3300 / 4096.0) * value * 11;
 8001156:	88fb      	ldrh	r3, [r7, #6]
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff f953 	bl	8000404 <__aeabi_i2d>
 800115e:	a31c      	add	r3, pc, #112	; (adr r3, 80011d0 <value_Gp2y10+0x90>)
 8001160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001164:	f7ff f9b8 	bl	80004d8 <__aeabi_dmul>
 8001168:	4602      	mov	r2, r0
 800116a:	460b      	mov	r3, r1
 800116c:	4610      	mov	r0, r2
 800116e:	4619      	mov	r1, r3
 8001170:	f04f 0200 	mov.w	r2, #0
 8001174:	4b1c      	ldr	r3, [pc, #112]	; (80011e8 <value_Gp2y10+0xa8>)
 8001176:	f7ff f9af 	bl	80004d8 <__aeabi_dmul>
 800117a:	4602      	mov	r2, r0
 800117c:	460b      	mov	r3, r1
 800117e:	4610      	mov	r0, r2
 8001180:	4619      	mov	r1, r3
 8001182:	f7ff fca1 	bl	8000ac8 <__aeabi_d2f>
 8001186:	4603      	mov	r3, r0
 8001188:	4a18      	ldr	r2, [pc, #96]	; (80011ec <value_Gp2y10+0xac>)
 800118a:	6013      	str	r3, [r2, #0]
	value_Dust = 0.17 * voltage - 0.1;
 800118c:	4b17      	ldr	r3, [pc, #92]	; (80011ec <value_Gp2y10+0xac>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff f949 	bl	8000428 <__aeabi_f2d>
 8001196:	a310      	add	r3, pc, #64	; (adr r3, 80011d8 <value_Gp2y10+0x98>)
 8001198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119c:	f7ff f99c 	bl	80004d8 <__aeabi_dmul>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	4610      	mov	r0, r2
 80011a6:	4619      	mov	r1, r3
 80011a8:	a30d      	add	r3, pc, #52	; (adr r3, 80011e0 <value_Gp2y10+0xa0>)
 80011aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ae:	f7fe ffdb 	bl	8000168 <__aeabi_dsub>
 80011b2:	4602      	mov	r2, r0
 80011b4:	460b      	mov	r3, r1
 80011b6:	4610      	mov	r0, r2
 80011b8:	4619      	mov	r1, r3
 80011ba:	f7ff fc65 	bl	8000a88 <__aeabi_d2uiz>
 80011be:	4603      	mov	r3, r0
 80011c0:	81fb      	strh	r3, [r7, #14]
	return value_Dust;
 80011c2:	89fb      	ldrh	r3, [r7, #14]
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3710      	adds	r7, #16
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	f3af 8000 	nop.w
 80011d0:	00000000 	.word	0x00000000
 80011d4:	3fe9c800 	.word	0x3fe9c800
 80011d8:	5c28f5c3 	.word	0x5c28f5c3
 80011dc:	3fc5c28f 	.word	0x3fc5c28f
 80011e0:	9999999a 	.word	0x9999999a
 80011e4:	3fb99999 	.word	0x3fb99999
 80011e8:	40260000 	.word	0x40260000
 80011ec:	2000029c 	.word	0x2000029c

080011f0 <map>:
int co2ppm = 0;                               //int for calculated ppm
int zzz = 0;                                  //int for averaging
int grafX = 0;
uint16_t count = 0;
uint16_t value_MQ;
long map(long x, long in_min, long in_max, long out_min, long out_max) {
 80011f0:	b480      	push	{r7}
 80011f2:	b085      	sub	sp, #20
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	607a      	str	r2, [r7, #4]
 80011fc:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80011fe:	68fa      	ldr	r2, [r7, #12]
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	1ad3      	subs	r3, r2, r3
 8001204:	69b9      	ldr	r1, [r7, #24]
 8001206:	683a      	ldr	r2, [r7, #0]
 8001208:	1a8a      	subs	r2, r1, r2
 800120a:	fb02 f203 	mul.w	r2, r2, r3
 800120e:	6879      	ldr	r1, [r7, #4]
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	1acb      	subs	r3, r1, r3
 8001214:	fb92 f2f3 	sdiv	r2, r2, r3
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	4413      	add	r3, r2
}
 800121c:	4618      	mov	r0, r3
 800121e:	3714      	adds	r7, #20
 8001220:	46bd      	mov	sp, r7
 8001222:	bc80      	pop	{r7}
 8001224:	4770      	bx	lr
	...

08001228 <get_PPM>:
uint16_t get_PPM(uint16_t value_mq) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af02      	add	r7, sp, #8
 800122e:	4603      	mov	r3, r0
 8001230:	80fb      	strh	r3, [r7, #6]

	if (count == 10) {
 8001232:	4b22      	ldr	r3, [pc, #136]	; (80012bc <get_PPM+0x94>)
 8001234:	881b      	ldrh	r3, [r3, #0]
 8001236:	2b0a      	cmp	r3, #10
 8001238:	d12d      	bne.n	8001296 <get_PPM+0x6e>
		count = 0;
 800123a:	4b20      	ldr	r3, [pc, #128]	; (80012bc <get_PPM+0x94>)
 800123c:	2200      	movs	r2, #0
 800123e:	801a      	strh	r2, [r3, #0]
		co2raw = co2now / 10.0;
 8001240:	4b1f      	ldr	r3, [pc, #124]	; (80012c0 <get_PPM+0x98>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff f8cd 	bl	80003e4 <__aeabi_ui2d>
 800124a:	f04f 0200 	mov.w	r2, #0
 800124e:	4b1d      	ldr	r3, [pc, #116]	; (80012c4 <get_PPM+0x9c>)
 8001250:	f7ff fa6c 	bl	800072c <__aeabi_ddiv>
 8001254:	4602      	mov	r2, r0
 8001256:	460b      	mov	r3, r1
 8001258:	4610      	mov	r0, r2
 800125a:	4619      	mov	r1, r3
 800125c:	f7ff fbec 	bl	8000a38 <__aeabi_d2iz>
 8001260:	4603      	mov	r3, r0
 8001262:	4a19      	ldr	r2, [pc, #100]	; (80012c8 <get_PPM+0xa0>)
 8001264:	6013      	str	r3, [r2, #0]
		co2comp = co2raw - co2Zero;
 8001266:	4b18      	ldr	r3, [pc, #96]	; (80012c8 <get_PPM+0xa0>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	3b37      	subs	r3, #55	; 0x37
 800126c:	4a17      	ldr	r2, [pc, #92]	; (80012cc <get_PPM+0xa4>)
 800126e:	6013      	str	r3, [r2, #0]
		co2ppm = map(co2comp, 0, 4096, 400, 5000);
 8001270:	4b16      	ldr	r3, [pc, #88]	; (80012cc <get_PPM+0xa4>)
 8001272:	6818      	ldr	r0, [r3, #0]
 8001274:	f241 3388 	movw	r3, #5000	; 0x1388
 8001278:	9300      	str	r3, [sp, #0]
 800127a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800127e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001282:	2100      	movs	r1, #0
 8001284:	f7ff ffb4 	bl	80011f0 <map>
 8001288:	4603      	mov	r3, r0
 800128a:	4a11      	ldr	r2, [pc, #68]	; (80012d0 <get_PPM+0xa8>)
 800128c:	6013      	str	r3, [r2, #0]
		co2now = 0;
 800128e:	4b0c      	ldr	r3, [pc, #48]	; (80012c0 <get_PPM+0x98>)
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	e00b      	b.n	80012ae <get_PPM+0x86>
	} else {
		co2now += value_mq;
 8001296:	88fa      	ldrh	r2, [r7, #6]
 8001298:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <get_PPM+0x98>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4413      	add	r3, r2
 800129e:	4a08      	ldr	r2, [pc, #32]	; (80012c0 <get_PPM+0x98>)
 80012a0:	6013      	str	r3, [r2, #0]
		count++;
 80012a2:	4b06      	ldr	r3, [pc, #24]	; (80012bc <get_PPM+0x94>)
 80012a4:	881b      	ldrh	r3, [r3, #0]
 80012a6:	3301      	adds	r3, #1
 80012a8:	b29a      	uxth	r2, r3
 80012aa:	4b04      	ldr	r3, [pc, #16]	; (80012bc <get_PPM+0x94>)
 80012ac:	801a      	strh	r2, [r3, #0]
	}
	return co2ppm;
 80012ae:	4b08      	ldr	r3, [pc, #32]	; (80012d0 <get_PPM+0xa8>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	b29b      	uxth	r3, r3
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20000208 	.word	0x20000208
 80012c0:	200003f0 	.word	0x200003f0
 80012c4:	40240000 	.word	0x40240000
 80012c8:	200001fc 	.word	0x200001fc
 80012cc:	20000200 	.word	0x20000200
 80012d0:	20000204 	.word	0x20000204

080012d4 <DHT22_Start>:
uint32_t pMillis, cMillis;
float tCelsius = 0;
float tFahrenheit = 0;
float RH = 0;

uint8_t DHT22_Start(void) {
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 80012da:	2300      	movs	r3, #0
 80012dc:	75fb      	strb	r3, [r7, #23]
	GPIO_InitTypeDef GPIO_InitStructPrivate = { 0 };
 80012de:	1d3b      	adds	r3, r7, #4
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]
 80012e6:	609a      	str	r2, [r3, #8]
 80012e8:	60da      	str	r2, [r3, #12]
	GPIO_InitStructPrivate.Pin = DHT22_PIN;
 80012ea:	2301      	movs	r3, #1
 80012ec:	607b      	str	r3, [r7, #4]
	GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 80012ee:	2301      	movs	r3, #1
 80012f0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 80012f2:	2302      	movs	r3, #2
 80012f4:	613b      	str	r3, [r7, #16]
	GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 80012f6:	2300      	movs	r3, #0
 80012f8:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(DHT22_PORT, &GPIO_InitStructPrivate); // set the pin as output
 80012fa:	1d3b      	adds	r3, r7, #4
 80012fc:	4619      	mov	r1, r3
 80012fe:	482b      	ldr	r0, [pc, #172]	; (80013ac <DHT22_Start+0xd8>)
 8001300:	f002 f814 	bl	800332c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(DHT22_PORT, DHT22_PIN, 0);   // pull the pin low
 8001304:	2200      	movs	r2, #0
 8001306:	2101      	movs	r1, #1
 8001308:	4828      	ldr	r0, [pc, #160]	; (80013ac <DHT22_Start+0xd8>)
 800130a:	f002 f9aa 	bl	8003662 <HAL_GPIO_WritePin>
	microDelay(1300);   // wait for 1300us
 800130e:	f240 5014 	movw	r0, #1300	; 0x514
 8001312:	f7ff fe87 	bl	8001024 <microDelay>
	HAL_GPIO_WritePin(DHT22_PORT, DHT22_PIN, 1);   // pull the pin high
 8001316:	2201      	movs	r2, #1
 8001318:	2101      	movs	r1, #1
 800131a:	4824      	ldr	r0, [pc, #144]	; (80013ac <DHT22_Start+0xd8>)
 800131c:	f002 f9a1 	bl	8003662 <HAL_GPIO_WritePin>
	microDelay(30);   // wait for 30us
 8001320:	201e      	movs	r0, #30
 8001322:	f7ff fe7f 	bl	8001024 <microDelay>
	GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8001326:	2300      	movs	r3, #0
 8001328:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 800132a:	2301      	movs	r3, #1
 800132c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(DHT22_PORT, &GPIO_InitStructPrivate); // set the pin as input
 800132e:	1d3b      	adds	r3, r7, #4
 8001330:	4619      	mov	r1, r3
 8001332:	481e      	ldr	r0, [pc, #120]	; (80013ac <DHT22_Start+0xd8>)
 8001334:	f001 fffa 	bl	800332c <HAL_GPIO_Init>
	microDelay(40);
 8001338:	2028      	movs	r0, #40	; 0x28
 800133a:	f7ff fe73 	bl	8001024 <microDelay>
	if (!(HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))) {
 800133e:	2101      	movs	r1, #1
 8001340:	481a      	ldr	r0, [pc, #104]	; (80013ac <DHT22_Start+0xd8>)
 8001342:	f002 f977 	bl	8003634 <HAL_GPIO_ReadPin>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d10b      	bne.n	8001364 <DHT22_Start+0x90>
		microDelay(80);
 800134c:	2050      	movs	r0, #80	; 0x50
 800134e:	f7ff fe69 	bl	8001024 <microDelay>
		if ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)))
 8001352:	2101      	movs	r1, #1
 8001354:	4815      	ldr	r0, [pc, #84]	; (80013ac <DHT22_Start+0xd8>)
 8001356:	f002 f96d 	bl	8003634 <HAL_GPIO_ReadPin>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <DHT22_Start+0x90>
			Response = 1;
 8001360:	2301      	movs	r3, #1
 8001362:	75fb      	strb	r3, [r7, #23]
	}
	pMillis = HAL_GetTick();
 8001364:	f000 ff90 	bl	8002288 <HAL_GetTick>
 8001368:	4603      	mov	r3, r0
 800136a:	4a11      	ldr	r2, [pc, #68]	; (80013b0 <DHT22_Start+0xdc>)
 800136c:	6013      	str	r3, [r2, #0]
	cMillis = HAL_GetTick();
 800136e:	f000 ff8b 	bl	8002288 <HAL_GetTick>
 8001372:	4603      	mov	r3, r0
 8001374:	4a0f      	ldr	r2, [pc, #60]	; (80013b4 <DHT22_Start+0xe0>)
 8001376:	6013      	str	r3, [r2, #0]
	while ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis) {
 8001378:	e004      	b.n	8001384 <DHT22_Start+0xb0>
		cMillis = HAL_GetTick();
 800137a:	f000 ff85 	bl	8002288 <HAL_GetTick>
 800137e:	4603      	mov	r3, r0
 8001380:	4a0c      	ldr	r2, [pc, #48]	; (80013b4 <DHT22_Start+0xe0>)
 8001382:	6013      	str	r3, [r2, #0]
	while ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis) {
 8001384:	2101      	movs	r1, #1
 8001386:	4809      	ldr	r0, [pc, #36]	; (80013ac <DHT22_Start+0xd8>)
 8001388:	f002 f954 	bl	8003634 <HAL_GPIO_ReadPin>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d006      	beq.n	80013a0 <DHT22_Start+0xcc>
 8001392:	4b07      	ldr	r3, [pc, #28]	; (80013b0 <DHT22_Start+0xdc>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	1c9a      	adds	r2, r3, #2
 8001398:	4b06      	ldr	r3, [pc, #24]	; (80013b4 <DHT22_Start+0xe0>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	429a      	cmp	r2, r3
 800139e:	d8ec      	bhi.n	800137a <DHT22_Start+0xa6>
	}
	return Response;
 80013a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3718      	adds	r7, #24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40010800 	.word	0x40010800
 80013b0:	20000248 	.word	0x20000248
 80013b4:	20000244 	.word	0x20000244

080013b8 <DHT22_Read>:
uint8_t DHT22_Read(void) {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
	uint8_t a, b;
	for (a = 0; a < 8; a++) {
 80013be:	2300      	movs	r3, #0
 80013c0:	71fb      	strb	r3, [r7, #7]
 80013c2:	e063      	b.n	800148c <DHT22_Read+0xd4>
		pMillis = HAL_GetTick();
 80013c4:	f000 ff60 	bl	8002288 <HAL_GetTick>
 80013c8:	4603      	mov	r3, r0
 80013ca:	4a34      	ldr	r2, [pc, #208]	; (800149c <DHT22_Read+0xe4>)
 80013cc:	6013      	str	r3, [r2, #0]
		cMillis = HAL_GetTick();
 80013ce:	f000 ff5b 	bl	8002288 <HAL_GetTick>
 80013d2:	4603      	mov	r3, r0
 80013d4:	4a32      	ldr	r2, [pc, #200]	; (80014a0 <DHT22_Read+0xe8>)
 80013d6:	6013      	str	r3, [r2, #0]
		while (!(HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))
 80013d8:	e004      	b.n	80013e4 <DHT22_Read+0x2c>
				&& pMillis + 2 > cMillis) {  // wait for the pin to go high
			cMillis = HAL_GetTick();
 80013da:	f000 ff55 	bl	8002288 <HAL_GetTick>
 80013de:	4603      	mov	r3, r0
 80013e0:	4a2f      	ldr	r2, [pc, #188]	; (80014a0 <DHT22_Read+0xe8>)
 80013e2:	6013      	str	r3, [r2, #0]
		while (!(HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))
 80013e4:	2101      	movs	r1, #1
 80013e6:	482f      	ldr	r0, [pc, #188]	; (80014a4 <DHT22_Read+0xec>)
 80013e8:	f002 f924 	bl	8003634 <HAL_GPIO_ReadPin>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d106      	bne.n	8001400 <DHT22_Read+0x48>
				&& pMillis + 2 > cMillis) {  // wait for the pin to go high
 80013f2:	4b2a      	ldr	r3, [pc, #168]	; (800149c <DHT22_Read+0xe4>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	1c9a      	adds	r2, r3, #2
 80013f8:	4b29      	ldr	r3, [pc, #164]	; (80014a0 <DHT22_Read+0xe8>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d8ec      	bhi.n	80013da <DHT22_Read+0x22>
		}
		microDelay(40);   // wait for 40 us
 8001400:	2028      	movs	r0, #40	; 0x28
 8001402:	f7ff fe0f 	bl	8001024 <microDelay>
		if (!(HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)))   // if the pin is low
 8001406:	2101      	movs	r1, #1
 8001408:	4826      	ldr	r0, [pc, #152]	; (80014a4 <DHT22_Read+0xec>)
 800140a:	f002 f913 	bl	8003634 <HAL_GPIO_ReadPin>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d10e      	bne.n	8001432 <DHT22_Read+0x7a>
			b &= ~(1 << (7 - a));
 8001414:	79fb      	ldrb	r3, [r7, #7]
 8001416:	f1c3 0307 	rsb	r3, r3, #7
 800141a:	2201      	movs	r2, #1
 800141c:	fa02 f303 	lsl.w	r3, r2, r3
 8001420:	b25b      	sxtb	r3, r3
 8001422:	43db      	mvns	r3, r3
 8001424:	b25a      	sxtb	r2, r3
 8001426:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800142a:	4013      	ands	r3, r2
 800142c:	b25b      	sxtb	r3, r3
 800142e:	71bb      	strb	r3, [r7, #6]
 8001430:	e00b      	b.n	800144a <DHT22_Read+0x92>
		else
			b |= (1 << (7 - a));
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	f1c3 0307 	rsb	r3, r3, #7
 8001438:	2201      	movs	r2, #1
 800143a:	fa02 f303 	lsl.w	r3, r2, r3
 800143e:	b25a      	sxtb	r2, r3
 8001440:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001444:	4313      	orrs	r3, r2
 8001446:	b25b      	sxtb	r3, r3
 8001448:	71bb      	strb	r3, [r7, #6]
		pMillis = HAL_GetTick();
 800144a:	f000 ff1d 	bl	8002288 <HAL_GetTick>
 800144e:	4603      	mov	r3, r0
 8001450:	4a12      	ldr	r2, [pc, #72]	; (800149c <DHT22_Read+0xe4>)
 8001452:	6013      	str	r3, [r2, #0]
		cMillis = HAL_GetTick();
 8001454:	f000 ff18 	bl	8002288 <HAL_GetTick>
 8001458:	4603      	mov	r3, r0
 800145a:	4a11      	ldr	r2, [pc, #68]	; (80014a0 <DHT22_Read+0xe8>)
 800145c:	6013      	str	r3, [r2, #0]
		while ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))
 800145e:	e004      	b.n	800146a <DHT22_Read+0xb2>
				&& pMillis + 2 > cMillis) {  // wait for the pin to go low
			cMillis = HAL_GetTick();
 8001460:	f000 ff12 	bl	8002288 <HAL_GetTick>
 8001464:	4603      	mov	r3, r0
 8001466:	4a0e      	ldr	r2, [pc, #56]	; (80014a0 <DHT22_Read+0xe8>)
 8001468:	6013      	str	r3, [r2, #0]
		while ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))
 800146a:	2101      	movs	r1, #1
 800146c:	480d      	ldr	r0, [pc, #52]	; (80014a4 <DHT22_Read+0xec>)
 800146e:	f002 f8e1 	bl	8003634 <HAL_GPIO_ReadPin>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d006      	beq.n	8001486 <DHT22_Read+0xce>
				&& pMillis + 2 > cMillis) {  // wait for the pin to go low
 8001478:	4b08      	ldr	r3, [pc, #32]	; (800149c <DHT22_Read+0xe4>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	1c9a      	adds	r2, r3, #2
 800147e:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <DHT22_Read+0xe8>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	429a      	cmp	r2, r3
 8001484:	d8ec      	bhi.n	8001460 <DHT22_Read+0xa8>
	for (a = 0; a < 8; a++) {
 8001486:	79fb      	ldrb	r3, [r7, #7]
 8001488:	3301      	adds	r3, #1
 800148a:	71fb      	strb	r3, [r7, #7]
 800148c:	79fb      	ldrb	r3, [r7, #7]
 800148e:	2b07      	cmp	r3, #7
 8001490:	d998      	bls.n	80013c4 <DHT22_Read+0xc>
		}
	}
	return b;
 8001492:	79bb      	ldrb	r3, [r7, #6]
}
 8001494:	4618      	mov	r0, r3
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	20000248 	.word	0x20000248
 80014a0:	20000244 	.word	0x20000244
 80014a4:	40010800 	.word	0x40010800

080014a8 <DHT22_value>:
void DHT22_value() {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
	if (DHT22_Start()) {
 80014ac:	f7ff ff12 	bl	80012d4 <DHT22_Start>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	f000 8082 	beq.w	80015bc <DHT22_value+0x114>
		RH1 = DHT22_Read(); // First 8bits of humidity
 80014b8:	f7ff ff7e 	bl	80013b8 <DHT22_Read>
 80014bc:	4603      	mov	r3, r0
 80014be:	461a      	mov	r2, r3
 80014c0:	4b3f      	ldr	r3, [pc, #252]	; (80015c0 <DHT22_value+0x118>)
 80014c2:	701a      	strb	r2, [r3, #0]
		RH2 = DHT22_Read(); // Second 8bits of Relative humidity
 80014c4:	f7ff ff78 	bl	80013b8 <DHT22_Read>
 80014c8:	4603      	mov	r3, r0
 80014ca:	461a      	mov	r2, r3
 80014cc:	4b3d      	ldr	r3, [pc, #244]	; (80015c4 <DHT22_value+0x11c>)
 80014ce:	701a      	strb	r2, [r3, #0]
		TC1 = DHT22_Read(); // First 8bits of Celsius
 80014d0:	f7ff ff72 	bl	80013b8 <DHT22_Read>
 80014d4:	4603      	mov	r3, r0
 80014d6:	461a      	mov	r2, r3
 80014d8:	4b3b      	ldr	r3, [pc, #236]	; (80015c8 <DHT22_value+0x120>)
 80014da:	701a      	strb	r2, [r3, #0]
		TC2 = DHT22_Read(); // Second 8bits of Celsius
 80014dc:	f7ff ff6c 	bl	80013b8 <DHT22_Read>
 80014e0:	4603      	mov	r3, r0
 80014e2:	461a      	mov	r2, r3
 80014e4:	4b39      	ldr	r3, [pc, #228]	; (80015cc <DHT22_value+0x124>)
 80014e6:	701a      	strb	r2, [r3, #0]
		SUM = DHT22_Read(); // Check sum
 80014e8:	f7ff ff66 	bl	80013b8 <DHT22_Read>
 80014ec:	4603      	mov	r3, r0
 80014ee:	461a      	mov	r2, r3
 80014f0:	4b37      	ldr	r3, [pc, #220]	; (80015d0 <DHT22_value+0x128>)
 80014f2:	701a      	strb	r2, [r3, #0]
		CHECK = RH1 + RH2 + TC1 + TC2;
 80014f4:	4b32      	ldr	r3, [pc, #200]	; (80015c0 <DHT22_value+0x118>)
 80014f6:	781a      	ldrb	r2, [r3, #0]
 80014f8:	4b32      	ldr	r3, [pc, #200]	; (80015c4 <DHT22_value+0x11c>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	4413      	add	r3, r2
 80014fe:	b2da      	uxtb	r2, r3
 8001500:	4b31      	ldr	r3, [pc, #196]	; (80015c8 <DHT22_value+0x120>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	4413      	add	r3, r2
 8001506:	b2da      	uxtb	r2, r3
 8001508:	4b30      	ldr	r3, [pc, #192]	; (80015cc <DHT22_value+0x124>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	4413      	add	r3, r2
 800150e:	b2da      	uxtb	r2, r3
 8001510:	4b30      	ldr	r3, [pc, #192]	; (80015d4 <DHT22_value+0x12c>)
 8001512:	701a      	strb	r2, [r3, #0]
		if (CHECK == SUM) {
 8001514:	4b2f      	ldr	r3, [pc, #188]	; (80015d4 <DHT22_value+0x12c>)
 8001516:	781a      	ldrb	r2, [r3, #0]
 8001518:	4b2d      	ldr	r3, [pc, #180]	; (80015d0 <DHT22_value+0x128>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	429a      	cmp	r2, r3
 800151e:	d14d      	bne.n	80015bc <DHT22_value+0x114>
			if (TC1 > 127) // If TC1=10000000, negative temperature
 8001520:	4b29      	ldr	r3, [pc, #164]	; (80015c8 <DHT22_value+0x120>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	b25b      	sxtb	r3, r3
 8001526:	2b00      	cmp	r3, #0
 8001528:	da0f      	bge.n	800154a <DHT22_value+0xa2>
					{
				tCelsius = (float) TC2 / 10 * (-1);
 800152a:	4b28      	ldr	r3, [pc, #160]	; (80015cc <DHT22_value+0x124>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff fbd0 	bl	8000cd4 <__aeabi_ui2f>
 8001534:	4603      	mov	r3, r0
 8001536:	4928      	ldr	r1, [pc, #160]	; (80015d8 <DHT22_value+0x130>)
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff fcd7 	bl	8000eec <__aeabi_fdiv>
 800153e:	4603      	mov	r3, r0
 8001540:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001544:	4a25      	ldr	r2, [pc, #148]	; (80015dc <DHT22_value+0x134>)
 8001546:	6013      	str	r3, [r2, #0]
 8001548:	e011      	b.n	800156e <DHT22_value+0xc6>
			} else {
				tCelsius = (float) ((TC1 << 8) | TC2) / 10;
 800154a:	4b1f      	ldr	r3, [pc, #124]	; (80015c8 <DHT22_value+0x120>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	021b      	lsls	r3, r3, #8
 8001550:	4a1e      	ldr	r2, [pc, #120]	; (80015cc <DHT22_value+0x124>)
 8001552:	7812      	ldrb	r2, [r2, #0]
 8001554:	4313      	orrs	r3, r2
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff fbc0 	bl	8000cdc <__aeabi_i2f>
 800155c:	4603      	mov	r3, r0
 800155e:	491e      	ldr	r1, [pc, #120]	; (80015d8 <DHT22_value+0x130>)
 8001560:	4618      	mov	r0, r3
 8001562:	f7ff fcc3 	bl	8000eec <__aeabi_fdiv>
 8001566:	4603      	mov	r3, r0
 8001568:	461a      	mov	r2, r3
 800156a:	4b1c      	ldr	r3, [pc, #112]	; (80015dc <DHT22_value+0x134>)
 800156c:	601a      	str	r2, [r3, #0]
			}
			tFahrenheit = tCelsius * 9 / 5 + 32;
 800156e:	4b1b      	ldr	r3, [pc, #108]	; (80015dc <DHT22_value+0x134>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	491b      	ldr	r1, [pc, #108]	; (80015e0 <DHT22_value+0x138>)
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff fc05 	bl	8000d84 <__aeabi_fmul>
 800157a:	4603      	mov	r3, r0
 800157c:	4919      	ldr	r1, [pc, #100]	; (80015e4 <DHT22_value+0x13c>)
 800157e:	4618      	mov	r0, r3
 8001580:	f7ff fcb4 	bl	8000eec <__aeabi_fdiv>
 8001584:	4603      	mov	r3, r0
 8001586:	f04f 4184 	mov.w	r1, #1107296256	; 0x42000000
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff faf2 	bl	8000b74 <__addsf3>
 8001590:	4603      	mov	r3, r0
 8001592:	461a      	mov	r2, r3
 8001594:	4b14      	ldr	r3, [pc, #80]	; (80015e8 <DHT22_value+0x140>)
 8001596:	601a      	str	r2, [r3, #0]
			RH = (float) ((RH1 << 8) | RH2) / 10;
 8001598:	4b09      	ldr	r3, [pc, #36]	; (80015c0 <DHT22_value+0x118>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	021b      	lsls	r3, r3, #8
 800159e:	4a09      	ldr	r2, [pc, #36]	; (80015c4 <DHT22_value+0x11c>)
 80015a0:	7812      	ldrb	r2, [r2, #0]
 80015a2:	4313      	orrs	r3, r2
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7ff fb99 	bl	8000cdc <__aeabi_i2f>
 80015aa:	4603      	mov	r3, r0
 80015ac:	490a      	ldr	r1, [pc, #40]	; (80015d8 <DHT22_value+0x130>)
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7ff fc9c 	bl	8000eec <__aeabi_fdiv>
 80015b4:	4603      	mov	r3, r0
 80015b6:	461a      	mov	r2, r3
 80015b8:	4b0c      	ldr	r3, [pc, #48]	; (80015ec <DHT22_value+0x144>)
 80015ba:	601a      	str	r2, [r3, #0]
		}
	}
}
 80015bc:	bf00      	nop
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	2000043d 	.word	0x2000043d
 80015c4:	2000039c 	.word	0x2000039c
 80015c8:	2000029a 	.word	0x2000029a
 80015cc:	20000320 	.word	0x20000320
 80015d0:	2000043c 	.word	0x2000043c
 80015d4:	2000029b 	.word	0x2000029b
 80015d8:	41200000 	.word	0x41200000
 80015dc:	2000020c 	.word	0x2000020c
 80015e0:	41100000 	.word	0x41100000
 80015e4:	40a00000 	.word	0x40a00000
 80015e8:	20000210 	.word	0x20000210
 80015ec:	20000214 	.word	0x20000214

080015f0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80015f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80015f4:	b084      	sub	sp, #16
 80015f6:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80015f8:	f000 fdee 	bl	80021d8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80015fc:	f000 f8b2 	bl	8001764 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001600:	f000 fab6 	bl	8001b70 <MX_GPIO_Init>
	MX_DMA_Init();
 8001604:	f000 fa96 	bl	8001b34 <MX_DMA_Init>
	MX_ADC1_Init();
 8001608:	f000 f908 	bl	800181c <MX_ADC1_Init>
	MX_TIM1_Init();
 800160c:	f000 f956 	bl	80018bc <MX_TIM1_Init>
	MX_TIM2_Init();
 8001610:	f000 f9a4 	bl	800195c <MX_TIM2_Init>
	MX_TIM3_Init();
 8001614:	f000 f9ee 	bl	80019f4 <MX_TIM3_Init>
	MX_USART1_UART_Init();
 8001618:	f000 fa62 	bl	8001ae0 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim1);
 800161c:	4841      	ldr	r0, [pc, #260]	; (8001724 <main+0x134>)
 800161e:	f002 fe35 	bl	800428c <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001622:	2100      	movs	r1, #0
 8001624:	4840      	ldr	r0, [pc, #256]	; (8001728 <main+0x138>)
 8001626:	f002 fed3 	bl	80043d0 <HAL_TIM_PWM_Start>
	HAL_ADCEx_Calibration_Start(&hadc1);
 800162a:	4840      	ldr	r0, [pc, #256]	; (800172c <main+0x13c>)
 800162c:	f001 fa26 	bl	8002a7c <HAL_ADCEx_Calibration_Start>
	t_prev = HAL_GetTick();
 8001630:	f000 fe2a 	bl	8002288 <HAL_GetTick>
 8001634:	4603      	mov	r3, r0
 8001636:	461a      	mov	r2, r3
 8001638:	f04f 0300 	mov.w	r3, #0
 800163c:	493c      	ldr	r1, [pc, #240]	; (8001730 <main+0x140>)
 800163e:	e9c1 2300 	strd	r2, r3, [r1]
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		HAL_GPIO_TogglePin(LED_ONBOAR_GPIO_Port, LED_ONBOAR_Pin);
 8001642:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001646:	483b      	ldr	r0, [pc, #236]	; (8001734 <main+0x144>)
 8001648:	f002 f823 	bl	8003692 <HAL_GPIO_TogglePin>

		DHT22_value();
 800164c:	f7ff ff2c 	bl	80014a8 <DHT22_value>

		HAL_GPIO_WritePin(LED_PIN_GPIO_Port, LED_PIN_Pin, GPIO_PIN_SET);
 8001650:	2201      	movs	r2, #1
 8001652:	2104      	movs	r1, #4
 8001654:	4838      	ldr	r0, [pc, #224]	; (8001738 <main+0x148>)
 8001656:	f002 f804 	bl	8003662 <HAL_GPIO_WritePin>
		microDelay(SharpGP2Y10_SAMPLINGTIME);		// delay 0.28ms
 800165a:	f44f 708c 	mov.w	r0, #280	; 0x118
 800165e:	f7ff fce1 	bl	8001024 <microDelay>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) value_Adc, 2);
 8001662:	2202      	movs	r2, #2
 8001664:	4935      	ldr	r1, [pc, #212]	; (800173c <main+0x14c>)
 8001666:	4831      	ldr	r0, [pc, #196]	; (800172c <main+0x13c>)
 8001668:	f000 ff14 	bl	8002494 <HAL_ADC_Start_DMA>
		HAL_GPIO_WritePin(LED_PIN_GPIO_Port, LED_PIN_Pin, GPIO_PIN_RESET);
 800166c:	2200      	movs	r2, #0
 800166e:	2104      	movs	r1, #4
 8001670:	4831      	ldr	r0, [pc, #196]	; (8001738 <main+0x148>)
 8001672:	f001 fff6 	bl	8003662 <HAL_GPIO_WritePin>
		dustDensity = value_Gp2y10(value_Adc[1]);
 8001676:	4b31      	ldr	r3, [pc, #196]	; (800173c <main+0x14c>)
 8001678:	885b      	ldrh	r3, [r3, #2]
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff fd60 	bl	8001140 <value_Gp2y10>
 8001680:	4603      	mov	r3, r0
 8001682:	461a      	mov	r2, r3
 8001684:	4b2e      	ldr	r3, [pc, #184]	; (8001740 <main+0x150>)
 8001686:	801a      	strh	r2, [r3, #0]
		value_MQ = get_PPM(value_Adc[0]);
 8001688:	4b2c      	ldr	r3, [pc, #176]	; (800173c <main+0x14c>)
 800168a:	881b      	ldrh	r3, [r3, #0]
 800168c:	4618      	mov	r0, r3
 800168e:	f7ff fdcb 	bl	8001228 <get_PPM>
 8001692:	4603      	mov	r3, r0
 8001694:	461a      	mov	r2, r3
 8001696:	4b2b      	ldr	r3, [pc, #172]	; (8001744 <main+0x154>)
 8001698:	801a      	strh	r2, [r3, #0]

		// DHT22

		vatcan = HAL_GPIO_ReadPin(VATCAN_GPIO_Port, VATCAN_Pin);
 800169a:	2110      	movs	r1, #16
 800169c:	4826      	ldr	r0, [pc, #152]	; (8001738 <main+0x148>)
 800169e:	f001 ffc9 	bl	8003634 <HAL_GPIO_ReadPin>
 80016a2:	4603      	mov	r3, r0
 80016a4:	461a      	mov	r2, r3
 80016a6:	4b28      	ldr	r3, [pc, #160]	; (8001748 <main+0x158>)
 80016a8:	701a      	strb	r2, [r3, #0]
		if (vatcan == GPIO_PIN_RESET) {
 80016aa:	4b27      	ldr	r3, [pc, #156]	; (8001748 <main+0x158>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d105      	bne.n	80016be <main+0xce>
			HAL_GPIO_WritePin(LED_VATCAN_GPIO_Port, LED_VATCAN_Pin,
 80016b2:	2201      	movs	r2, #1
 80016b4:	2120      	movs	r1, #32
 80016b6:	4825      	ldr	r0, [pc, #148]	; (800174c <main+0x15c>)
 80016b8:	f001 ffd3 	bl	8003662 <HAL_GPIO_WritePin>
 80016bc:	e004      	b.n	80016c8 <main+0xd8>
					GPIO_PIN_SET);
		} else {
			HAL_GPIO_WritePin(LED_VATCAN_GPIO_Port, LED_VATCAN_Pin,
 80016be:	2200      	movs	r2, #0
 80016c0:	2120      	movs	r1, #32
 80016c2:	4822      	ldr	r0, [pc, #136]	; (800174c <main+0x15c>)
 80016c4:	f001 ffcd 	bl	8003662 <HAL_GPIO_WritePin>
//				check = 0;
//				t_prev = HAL_GetTick();
//			}
//		}

		sprintf(buffer, "/%d/%d/%.1f/%.1f\n", dustDensity, value_MQ, tCelsius,
 80016c8:	4b1d      	ldr	r3, [pc, #116]	; (8001740 <main+0x150>)
 80016ca:	881b      	ldrh	r3, [r3, #0]
 80016cc:	461e      	mov	r6, r3
 80016ce:	4b1d      	ldr	r3, [pc, #116]	; (8001744 <main+0x154>)
 80016d0:	881b      	ldrh	r3, [r3, #0]
 80016d2:	4698      	mov	r8, r3
 80016d4:	4b1e      	ldr	r3, [pc, #120]	; (8001750 <main+0x160>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4618      	mov	r0, r3
 80016da:	f7fe fea5 	bl	8000428 <__aeabi_f2d>
 80016de:	4604      	mov	r4, r0
 80016e0:	460d      	mov	r5, r1
 80016e2:	4b1c      	ldr	r3, [pc, #112]	; (8001754 <main+0x164>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7fe fe9e 	bl	8000428 <__aeabi_f2d>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80016f4:	e9cd 4500 	strd	r4, r5, [sp]
 80016f8:	4643      	mov	r3, r8
 80016fa:	4632      	mov	r2, r6
 80016fc:	4916      	ldr	r1, [pc, #88]	; (8001758 <main+0x168>)
 80016fe:	4817      	ldr	r0, [pc, #92]	; (800175c <main+0x16c>)
 8001700:	f004 fcf6 	bl	80060f0 <siprintf>
				RH);
		HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8001704:	4815      	ldr	r0, [pc, #84]	; (800175c <main+0x16c>)
 8001706:	f7fe fd23 	bl	8000150 <strlen>
 800170a:	4603      	mov	r3, r0
 800170c:	b29a      	uxth	r2, r3
 800170e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001712:	4912      	ldr	r1, [pc, #72]	; (800175c <main+0x16c>)
 8001714:	4812      	ldr	r0, [pc, #72]	; (8001760 <main+0x170>)
 8001716:	f003 fbce 	bl	8004eb6 <HAL_UART_Transmit>
		HAL_Delay(100);
 800171a:	2064      	movs	r0, #100	; 0x64
 800171c:	f000 fdbe 	bl	800229c <HAL_Delay>
		HAL_GPIO_TogglePin(LED_ONBOAR_GPIO_Port, LED_ONBOAR_Pin);
 8001720:	e78f      	b.n	8001642 <main+0x52>
 8001722:	bf00      	nop
 8001724:	200003a0 	.word	0x200003a0
 8001728:	20000250 	.word	0x20000250
 800172c:	200002a8 	.word	0x200002a8
 8001730:	200002a0 	.word	0x200002a0
 8001734:	40011000 	.word	0x40011000
 8001738:	40010800 	.word	0x40010800
 800173c:	200003e8 	.word	0x200003e8
 8001740:	2000024e 	.word	0x2000024e
 8001744:	20000298 	.word	0x20000298
 8001748:	20000357 	.word	0x20000357
 800174c:	40010c00 	.word	0x40010c00
 8001750:	2000020c 	.word	0x2000020c
 8001754:	20000214 	.word	0x20000214
 8001758:	08008580 	.word	0x08008580
 800175c:	20000324 	.word	0x20000324
 8001760:	200002dc 	.word	0x200002dc

08001764 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001764:	b580      	push	{r7, lr}
 8001766:	b094      	sub	sp, #80	; 0x50
 8001768:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800176a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800176e:	2228      	movs	r2, #40	; 0x28
 8001770:	2100      	movs	r1, #0
 8001772:	4618      	mov	r0, r3
 8001774:	f004 f854 	bl	8005820 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001778:	f107 0314 	add.w	r3, r7, #20
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	60da      	str	r2, [r3, #12]
 8001786:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8001788:	1d3b      	adds	r3, r7, #4
 800178a:	2200      	movs	r2, #0
 800178c:	601a      	str	r2, [r3, #0]
 800178e:	605a      	str	r2, [r3, #4]
 8001790:	609a      	str	r2, [r3, #8]
 8001792:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001794:	2301      	movs	r3, #1
 8001796:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001798:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800179c:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800179e:	2300      	movs	r3, #0
 80017a0:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017a2:	2301      	movs	r3, #1
 80017a4:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017a6:	2302      	movs	r3, #2
 80017a8:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017ae:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80017b0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80017b4:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80017b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017ba:	4618      	mov	r0, r3
 80017bc:	f001 ff82 	bl	80036c4 <HAL_RCC_OscConfig>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <SystemClock_Config+0x66>
		Error_Handler();
 80017c6:	f000 fa61 	bl	8001c8c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80017ca:	230f      	movs	r3, #15
 80017cc:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017ce:	2302      	movs	r3, #2
 80017d0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017d2:	2300      	movs	r3, #0
 80017d4:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017da:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017dc:	2300      	movs	r3, #0
 80017de:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80017e0:	f107 0314 	add.w	r3, r7, #20
 80017e4:	2102      	movs	r1, #2
 80017e6:	4618      	mov	r0, r3
 80017e8:	f002 f9ec 	bl	8003bc4 <HAL_RCC_ClockConfig>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <SystemClock_Config+0x92>
		Error_Handler();
 80017f2:	f000 fa4b 	bl	8001c8c <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80017f6:	2302      	movs	r3, #2
 80017f8:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80017fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80017fe:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001800:	1d3b      	adds	r3, r7, #4
 8001802:	4618      	mov	r0, r3
 8001804:	f002 fb78 	bl	8003ef8 <HAL_RCCEx_PeriphCLKConfig>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <SystemClock_Config+0xae>
		Error_Handler();
 800180e:	f000 fa3d 	bl	8001c8c <Error_Handler>
	}
}
 8001812:	bf00      	nop
 8001814:	3750      	adds	r7, #80	; 0x50
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
	...

0800181c <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001822:	1d3b      	adds	r3, r7, #4
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	605a      	str	r2, [r3, #4]
 800182a:	609a      	str	r2, [r3, #8]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Common config
	 */
	hadc1.Instance = ADC1;
 800182c:	4b21      	ldr	r3, [pc, #132]	; (80018b4 <MX_ADC1_Init+0x98>)
 800182e:	4a22      	ldr	r2, [pc, #136]	; (80018b8 <MX_ADC1_Init+0x9c>)
 8001830:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001832:	4b20      	ldr	r3, [pc, #128]	; (80018b4 <MX_ADC1_Init+0x98>)
 8001834:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001838:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = DISABLE;
 800183a:	4b1e      	ldr	r3, [pc, #120]	; (80018b4 <MX_ADC1_Init+0x98>)
 800183c:	2200      	movs	r2, #0
 800183e:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001840:	4b1c      	ldr	r3, [pc, #112]	; (80018b4 <MX_ADC1_Init+0x98>)
 8001842:	2200      	movs	r2, #0
 8001844:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001846:	4b1b      	ldr	r3, [pc, #108]	; (80018b4 <MX_ADC1_Init+0x98>)
 8001848:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800184c:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800184e:	4b19      	ldr	r3, [pc, #100]	; (80018b4 <MX_ADC1_Init+0x98>)
 8001850:	2200      	movs	r2, #0
 8001852:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 2;
 8001854:	4b17      	ldr	r3, [pc, #92]	; (80018b4 <MX_ADC1_Init+0x98>)
 8001856:	2202      	movs	r2, #2
 8001858:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 800185a:	4816      	ldr	r0, [pc, #88]	; (80018b4 <MX_ADC1_Init+0x98>)
 800185c:	f000 fd42 	bl	80022e4 <HAL_ADC_Init>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_ADC1_Init+0x4e>
		Error_Handler();
 8001866:	f000 fa11 	bl	8001c8c <Error_Handler>
	}
	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 800186a:	2305      	movs	r3, #5
 800186c:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800186e:	2301      	movs	r3, #1
 8001870:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8001872:	2303      	movs	r3, #3
 8001874:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001876:	1d3b      	adds	r3, r7, #4
 8001878:	4619      	mov	r1, r3
 800187a:	480e      	ldr	r0, [pc, #56]	; (80018b4 <MX_ADC1_Init+0x98>)
 800187c:	f000 ff04 	bl	8002688 <HAL_ADC_ConfigChannel>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_ADC1_Init+0x6e>
		Error_Handler();
 8001886:	f000 fa01 	bl	8001c8c <Error_Handler>
	}
	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 800188a:	2301      	movs	r3, #1
 800188c:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_2;
 800188e:	2302      	movs	r3, #2
 8001890:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8001892:	2304      	movs	r3, #4
 8001894:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001896:	1d3b      	adds	r3, r7, #4
 8001898:	4619      	mov	r1, r3
 800189a:	4806      	ldr	r0, [pc, #24]	; (80018b4 <MX_ADC1_Init+0x98>)
 800189c:	f000 fef4 	bl	8002688 <HAL_ADC_ConfigChannel>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_ADC1_Init+0x8e>
		Error_Handler();
 80018a6:	f000 f9f1 	bl	8001c8c <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80018aa:	bf00      	nop
 80018ac:	3710      	adds	r7, #16
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	200002a8 	.word	0x200002a8
 80018b8:	40012400 	.word	0x40012400

080018bc <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 80018bc:	b580      	push	{r7, lr}
 80018be:	b086      	sub	sp, #24
 80018c0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80018c2:	f107 0308 	add.w	r3, r7, #8
 80018c6:	2200      	movs	r2, #0
 80018c8:	601a      	str	r2, [r3, #0]
 80018ca:	605a      	str	r2, [r3, #4]
 80018cc:	609a      	str	r2, [r3, #8]
 80018ce:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80018d0:	463b      	mov	r3, r7
 80018d2:	2200      	movs	r2, #0
 80018d4:	601a      	str	r2, [r3, #0]
 80018d6:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 80018d8:	4b1e      	ldr	r3, [pc, #120]	; (8001954 <MX_TIM1_Init+0x98>)
 80018da:	4a1f      	ldr	r2, [pc, #124]	; (8001958 <MX_TIM1_Init+0x9c>)
 80018dc:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 72 - 1;
 80018de:	4b1d      	ldr	r3, [pc, #116]	; (8001954 <MX_TIM1_Init+0x98>)
 80018e0:	2247      	movs	r2, #71	; 0x47
 80018e2:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018e4:	4b1b      	ldr	r3, [pc, #108]	; (8001954 <MX_TIM1_Init+0x98>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 0xffff - 1;
 80018ea:	4b1a      	ldr	r3, [pc, #104]	; (8001954 <MX_TIM1_Init+0x98>)
 80018ec:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80018f0:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018f2:	4b18      	ldr	r3, [pc, #96]	; (8001954 <MX_TIM1_Init+0x98>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 80018f8:	4b16      	ldr	r3, [pc, #88]	; (8001954 <MX_TIM1_Init+0x98>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018fe:	4b15      	ldr	r3, [pc, #84]	; (8001954 <MX_TIM1_Init+0x98>)
 8001900:	2200      	movs	r2, #0
 8001902:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8001904:	4813      	ldr	r0, [pc, #76]	; (8001954 <MX_TIM1_Init+0x98>)
 8001906:	f002 fc71 	bl	80041ec <HAL_TIM_Base_Init>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <MX_TIM1_Init+0x58>
		Error_Handler();
 8001910:	f000 f9bc 	bl	8001c8c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001914:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001918:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 800191a:	f107 0308 	add.w	r3, r7, #8
 800191e:	4619      	mov	r1, r3
 8001920:	480c      	ldr	r0, [pc, #48]	; (8001954 <MX_TIM1_Init+0x98>)
 8001922:	f002 feb5 	bl	8004690 <HAL_TIM_ConfigClockSource>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <MX_TIM1_Init+0x74>
		Error_Handler();
 800192c:	f000 f9ae 	bl	8001c8c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001930:	2300      	movs	r3, #0
 8001932:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001934:	2300      	movs	r3, #0
 8001936:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001938:	463b      	mov	r3, r7
 800193a:	4619      	mov	r1, r3
 800193c:	4805      	ldr	r0, [pc, #20]	; (8001954 <MX_TIM1_Init+0x98>)
 800193e:	f003 fa0f 	bl	8004d60 <HAL_TIMEx_MasterConfigSynchronization>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <MX_TIM1_Init+0x90>
			!= HAL_OK) {
		Error_Handler();
 8001948:	f000 f9a0 	bl	8001c8c <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 800194c:	bf00      	nop
 800194e:	3718      	adds	r7, #24
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	200003a0 	.word	0x200003a0
 8001958:	40012c00 	.word	0x40012c00

0800195c <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 800195c:	b580      	push	{r7, lr}
 800195e:	b086      	sub	sp, #24
 8001960:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001962:	f107 0308 	add.w	r3, r7, #8
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	605a      	str	r2, [r3, #4]
 800196c:	609a      	str	r2, [r3, #8]
 800196e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001970:	463b      	mov	r3, r7
 8001972:	2200      	movs	r2, #0
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001978:	4b1d      	ldr	r3, [pc, #116]	; (80019f0 <MX_TIM2_Init+0x94>)
 800197a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800197e:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 72 - 1;
 8001980:	4b1b      	ldr	r3, [pc, #108]	; (80019f0 <MX_TIM2_Init+0x94>)
 8001982:	2247      	movs	r2, #71	; 0x47
 8001984:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001986:	4b1a      	ldr	r3, [pc, #104]	; (80019f0 <MX_TIM2_Init+0x94>)
 8001988:	2200      	movs	r2, #0
 800198a:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 999;
 800198c:	4b18      	ldr	r3, [pc, #96]	; (80019f0 <MX_TIM2_Init+0x94>)
 800198e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001992:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001994:	4b16      	ldr	r3, [pc, #88]	; (80019f0 <MX_TIM2_Init+0x94>)
 8001996:	2200      	movs	r2, #0
 8001998:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800199a:	4b15      	ldr	r3, [pc, #84]	; (80019f0 <MX_TIM2_Init+0x94>)
 800199c:	2200      	movs	r2, #0
 800199e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80019a0:	4813      	ldr	r0, [pc, #76]	; (80019f0 <MX_TIM2_Init+0x94>)
 80019a2:	f002 fc23 	bl	80041ec <HAL_TIM_Base_Init>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_TIM2_Init+0x54>
		Error_Handler();
 80019ac:	f000 f96e 	bl	8001c8c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019b4:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80019b6:	f107 0308 	add.w	r3, r7, #8
 80019ba:	4619      	mov	r1, r3
 80019bc:	480c      	ldr	r0, [pc, #48]	; (80019f0 <MX_TIM2_Init+0x94>)
 80019be:	f002 fe67 	bl	8004690 <HAL_TIM_ConfigClockSource>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <MX_TIM2_Init+0x70>
		Error_Handler();
 80019c8:	f000 f960 	bl	8001c8c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019cc:	2300      	movs	r3, #0
 80019ce:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019d0:	2300      	movs	r3, #0
 80019d2:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80019d4:	463b      	mov	r3, r7
 80019d6:	4619      	mov	r1, r3
 80019d8:	4805      	ldr	r0, [pc, #20]	; (80019f0 <MX_TIM2_Init+0x94>)
 80019da:	f003 f9c1 	bl	8004d60 <HAL_TIMEx_MasterConfigSynchronization>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 80019e4:	f000 f952 	bl	8001c8c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80019e8:	bf00      	nop
 80019ea:	3718      	adds	r7, #24
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	200003f4 	.word	0x200003f4

080019f4 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08e      	sub	sp, #56	; 0x38
 80019f8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80019fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019fe:	2200      	movs	r2, #0
 8001a00:	601a      	str	r2, [r3, #0]
 8001a02:	605a      	str	r2, [r3, #4]
 8001a04:	609a      	str	r2, [r3, #8]
 8001a06:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001a08:	f107 0320 	add.w	r3, r7, #32
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
 8001a10:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001a12:	1d3b      	adds	r3, r7, #4
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	605a      	str	r2, [r3, #4]
 8001a1a:	609a      	str	r2, [r3, #8]
 8001a1c:	60da      	str	r2, [r3, #12]
 8001a1e:	611a      	str	r2, [r3, #16]
 8001a20:	615a      	str	r2, [r3, #20]
 8001a22:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001a24:	4b2c      	ldr	r3, [pc, #176]	; (8001ad8 <MX_TIM3_Init+0xe4>)
 8001a26:	4a2d      	ldr	r2, [pc, #180]	; (8001adc <MX_TIM3_Init+0xe8>)
 8001a28:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 72 - 1;
 8001a2a:	4b2b      	ldr	r3, [pc, #172]	; (8001ad8 <MX_TIM3_Init+0xe4>)
 8001a2c:	2247      	movs	r2, #71	; 0x47
 8001a2e:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a30:	4b29      	ldr	r3, [pc, #164]	; (8001ad8 <MX_TIM3_Init+0xe4>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 19999;
 8001a36:	4b28      	ldr	r3, [pc, #160]	; (8001ad8 <MX_TIM3_Init+0xe4>)
 8001a38:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001a3c:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a3e:	4b26      	ldr	r3, [pc, #152]	; (8001ad8 <MX_TIM3_Init+0xe4>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a44:	4b24      	ldr	r3, [pc, #144]	; (8001ad8 <MX_TIM3_Init+0xe4>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001a4a:	4823      	ldr	r0, [pc, #140]	; (8001ad8 <MX_TIM3_Init+0xe4>)
 8001a4c:	f002 fbce 	bl	80041ec <HAL_TIM_Base_Init>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <MX_TIM3_Init+0x66>
		Error_Handler();
 8001a56:	f000 f919 	bl	8001c8c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a5e:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001a60:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a64:	4619      	mov	r1, r3
 8001a66:	481c      	ldr	r0, [pc, #112]	; (8001ad8 <MX_TIM3_Init+0xe4>)
 8001a68:	f002 fe12 	bl	8004690 <HAL_TIM_ConfigClockSource>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_TIM3_Init+0x82>
		Error_Handler();
 8001a72:	f000 f90b 	bl	8001c8c <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8001a76:	4818      	ldr	r0, [pc, #96]	; (8001ad8 <MX_TIM3_Init+0xe4>)
 8001a78:	f002 fc52 	bl	8004320 <HAL_TIM_PWM_Init>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_TIM3_Init+0x92>
		Error_Handler();
 8001a82:	f000 f903 	bl	8001c8c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a86:	2300      	movs	r3, #0
 8001a88:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001a8e:	f107 0320 	add.w	r3, r7, #32
 8001a92:	4619      	mov	r1, r3
 8001a94:	4810      	ldr	r0, [pc, #64]	; (8001ad8 <MX_TIM3_Init+0xe4>)
 8001a96:	f003 f963 	bl	8004d60 <HAL_TIMEx_MasterConfigSynchronization>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_TIM3_Init+0xb0>
			!= HAL_OK) {
		Error_Handler();
 8001aa0:	f000 f8f4 	bl	8001c8c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001aa4:	2360      	movs	r3, #96	; 0x60
 8001aa6:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001aac:	2300      	movs	r3, #0
 8001aae:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 8001ab4:	1d3b      	adds	r3, r7, #4
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4807      	ldr	r0, [pc, #28]	; (8001ad8 <MX_TIM3_Init+0xe4>)
 8001abc:	f002 fd2a 	bl	8004514 <HAL_TIM_PWM_ConfigChannel>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <MX_TIM3_Init+0xd6>
			!= HAL_OK) {
		Error_Handler();
 8001ac6:	f000 f8e1 	bl	8001c8c <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8001aca:	4803      	ldr	r0, [pc, #12]	; (8001ad8 <MX_TIM3_Init+0xe4>)
 8001acc:	f000 f9c2 	bl	8001e54 <HAL_TIM_MspPostInit>

}
 8001ad0:	bf00      	nop
 8001ad2:	3738      	adds	r7, #56	; 0x38
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	20000250 	.word	0x20000250
 8001adc:	40000400 	.word	0x40000400

08001ae0 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001ae4:	4b11      	ldr	r3, [pc, #68]	; (8001b2c <MX_USART1_UART_Init+0x4c>)
 8001ae6:	4a12      	ldr	r2, [pc, #72]	; (8001b30 <MX_USART1_UART_Init+0x50>)
 8001ae8:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 8001aea:	4b10      	ldr	r3, [pc, #64]	; (8001b2c <MX_USART1_UART_Init+0x4c>)
 8001aec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001af0:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001af2:	4b0e      	ldr	r3, [pc, #56]	; (8001b2c <MX_USART1_UART_Init+0x4c>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001af8:	4b0c      	ldr	r3, [pc, #48]	; (8001b2c <MX_USART1_UART_Init+0x4c>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001afe:	4b0b      	ldr	r3, [pc, #44]	; (8001b2c <MX_USART1_UART_Init+0x4c>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001b04:	4b09      	ldr	r3, [pc, #36]	; (8001b2c <MX_USART1_UART_Init+0x4c>)
 8001b06:	220c      	movs	r2, #12
 8001b08:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b0a:	4b08      	ldr	r3, [pc, #32]	; (8001b2c <MX_USART1_UART_Init+0x4c>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b10:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <MX_USART1_UART_Init+0x4c>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001b16:	4805      	ldr	r0, [pc, #20]	; (8001b2c <MX_USART1_UART_Init+0x4c>)
 8001b18:	f003 f980 	bl	8004e1c <HAL_UART_Init>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8001b22:	f000 f8b3 	bl	8001c8c <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001b26:	bf00      	nop
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	200002dc 	.word	0x200002dc
 8001b30:	40013800 	.word	0x40013800

08001b34 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001b3a:	4b0c      	ldr	r3, [pc, #48]	; (8001b6c <MX_DMA_Init+0x38>)
 8001b3c:	695b      	ldr	r3, [r3, #20]
 8001b3e:	4a0b      	ldr	r2, [pc, #44]	; (8001b6c <MX_DMA_Init+0x38>)
 8001b40:	f043 0301 	orr.w	r3, r3, #1
 8001b44:	6153      	str	r3, [r2, #20]
 8001b46:	4b09      	ldr	r3, [pc, #36]	; (8001b6c <MX_DMA_Init+0x38>)
 8001b48:	695b      	ldr	r3, [r3, #20]
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	607b      	str	r3, [r7, #4]
 8001b50:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001b52:	2200      	movs	r2, #0
 8001b54:	2100      	movs	r1, #0
 8001b56:	200b      	movs	r0, #11
 8001b58:	f001 f913 	bl	8002d82 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001b5c:	200b      	movs	r0, #11
 8001b5e:	f001 f92c 	bl	8002dba <HAL_NVIC_EnableIRQ>

}
 8001b62:	bf00      	nop
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40021000 	.word	0x40021000

08001b70 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b088      	sub	sp, #32
 8001b74:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001b76:	f107 0310 	add.w	r3, r7, #16
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	601a      	str	r2, [r3, #0]
 8001b7e:	605a      	str	r2, [r3, #4]
 8001b80:	609a      	str	r2, [r3, #8]
 8001b82:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001b84:	4b3d      	ldr	r3, [pc, #244]	; (8001c7c <MX_GPIO_Init+0x10c>)
 8001b86:	699b      	ldr	r3, [r3, #24]
 8001b88:	4a3c      	ldr	r2, [pc, #240]	; (8001c7c <MX_GPIO_Init+0x10c>)
 8001b8a:	f043 0310 	orr.w	r3, r3, #16
 8001b8e:	6193      	str	r3, [r2, #24]
 8001b90:	4b3a      	ldr	r3, [pc, #232]	; (8001c7c <MX_GPIO_Init+0x10c>)
 8001b92:	699b      	ldr	r3, [r3, #24]
 8001b94:	f003 0310 	and.w	r3, r3, #16
 8001b98:	60fb      	str	r3, [r7, #12]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001b9c:	4b37      	ldr	r3, [pc, #220]	; (8001c7c <MX_GPIO_Init+0x10c>)
 8001b9e:	699b      	ldr	r3, [r3, #24]
 8001ba0:	4a36      	ldr	r2, [pc, #216]	; (8001c7c <MX_GPIO_Init+0x10c>)
 8001ba2:	f043 0320 	orr.w	r3, r3, #32
 8001ba6:	6193      	str	r3, [r2, #24]
 8001ba8:	4b34      	ldr	r3, [pc, #208]	; (8001c7c <MX_GPIO_Init+0x10c>)
 8001baa:	699b      	ldr	r3, [r3, #24]
 8001bac:	f003 0320 	and.w	r3, r3, #32
 8001bb0:	60bb      	str	r3, [r7, #8]
 8001bb2:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001bb4:	4b31      	ldr	r3, [pc, #196]	; (8001c7c <MX_GPIO_Init+0x10c>)
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	4a30      	ldr	r2, [pc, #192]	; (8001c7c <MX_GPIO_Init+0x10c>)
 8001bba:	f043 0304 	orr.w	r3, r3, #4
 8001bbe:	6193      	str	r3, [r2, #24]
 8001bc0:	4b2e      	ldr	r3, [pc, #184]	; (8001c7c <MX_GPIO_Init+0x10c>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	f003 0304 	and.w	r3, r3, #4
 8001bc8:	607b      	str	r3, [r7, #4]
 8001bca:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001bcc:	4b2b      	ldr	r3, [pc, #172]	; (8001c7c <MX_GPIO_Init+0x10c>)
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	4a2a      	ldr	r2, [pc, #168]	; (8001c7c <MX_GPIO_Init+0x10c>)
 8001bd2:	f043 0308 	orr.w	r3, r3, #8
 8001bd6:	6193      	str	r3, [r2, #24]
 8001bd8:	4b28      	ldr	r3, [pc, #160]	; (8001c7c <MX_GPIO_Init+0x10c>)
 8001bda:	699b      	ldr	r3, [r3, #24]
 8001bdc:	f003 0308 	and.w	r3, r3, #8
 8001be0:	603b      	str	r3, [r7, #0]
 8001be2:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_ONBOAR_GPIO_Port, LED_ONBOAR_Pin, GPIO_PIN_RESET);
 8001be4:	2200      	movs	r2, #0
 8001be6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bea:	4825      	ldr	r0, [pc, #148]	; (8001c80 <MX_GPIO_Init+0x110>)
 8001bec:	f001 fd39 	bl	8003662 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, DHT22_Pin | LED_PIN_Pin, GPIO_PIN_RESET);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2105      	movs	r1, #5
 8001bf4:	4823      	ldr	r0, [pc, #140]	; (8001c84 <MX_GPIO_Init+0x114>)
 8001bf6:	f001 fd34 	bl	8003662 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_VATCAN_GPIO_Port, LED_VATCAN_Pin, GPIO_PIN_RESET);
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	2120      	movs	r1, #32
 8001bfe:	4822      	ldr	r0, [pc, #136]	; (8001c88 <MX_GPIO_Init+0x118>)
 8001c00:	f001 fd2f 	bl	8003662 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : LED_ONBOAR_Pin */
	GPIO_InitStruct.Pin = LED_ONBOAR_Pin;
 8001c04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c08:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c12:	2302      	movs	r3, #2
 8001c14:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LED_ONBOAR_GPIO_Port, &GPIO_InitStruct);
 8001c16:	f107 0310 	add.w	r3, r7, #16
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4818      	ldr	r0, [pc, #96]	; (8001c80 <MX_GPIO_Init+0x110>)
 8001c1e:	f001 fb85 	bl	800332c <HAL_GPIO_Init>

	/*Configure GPIO pins : DHT22_Pin LED_PIN_Pin */
	GPIO_InitStruct.Pin = DHT22_Pin | LED_PIN_Pin;
 8001c22:	2305      	movs	r3, #5
 8001c24:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c26:	2301      	movs	r3, #1
 8001c28:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c32:	f107 0310 	add.w	r3, r7, #16
 8001c36:	4619      	mov	r1, r3
 8001c38:	4812      	ldr	r0, [pc, #72]	; (8001c84 <MX_GPIO_Init+0x114>)
 8001c3a:	f001 fb77 	bl	800332c <HAL_GPIO_Init>

	/*Configure GPIO pin : VATCAN_Pin */
	GPIO_InitStruct.Pin = VATCAN_Pin;
 8001c3e:	2310      	movs	r3, #16
 8001c40:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c42:	2300      	movs	r3, #0
 8001c44:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(VATCAN_GPIO_Port, &GPIO_InitStruct);
 8001c4a:	f107 0310 	add.w	r3, r7, #16
 8001c4e:	4619      	mov	r1, r3
 8001c50:	480c      	ldr	r0, [pc, #48]	; (8001c84 <MX_GPIO_Init+0x114>)
 8001c52:	f001 fb6b 	bl	800332c <HAL_GPIO_Init>

	/*Configure GPIO pin : LED_VATCAN_Pin */
	GPIO_InitStruct.Pin = LED_VATCAN_Pin;
 8001c56:	2320      	movs	r3, #32
 8001c58:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c62:	2302      	movs	r3, #2
 8001c64:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LED_VATCAN_GPIO_Port, &GPIO_InitStruct);
 8001c66:	f107 0310 	add.w	r3, r7, #16
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	4806      	ldr	r0, [pc, #24]	; (8001c88 <MX_GPIO_Init+0x118>)
 8001c6e:	f001 fb5d 	bl	800332c <HAL_GPIO_Init>

}
 8001c72:	bf00      	nop
 8001c74:	3720      	adds	r7, #32
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	40011000 	.word	0x40011000
 8001c84:	40010800 	.word	0x40010800
 8001c88:	40010c00 	.word	0x40010c00

08001c8c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c90:	b672      	cpsid	i
}
 8001c92:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001c94:	e7fe      	b.n	8001c94 <Error_Handler+0x8>
	...

08001c98 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c9e:	4b15      	ldr	r3, [pc, #84]	; (8001cf4 <HAL_MspInit+0x5c>)
 8001ca0:	699b      	ldr	r3, [r3, #24]
 8001ca2:	4a14      	ldr	r2, [pc, #80]	; (8001cf4 <HAL_MspInit+0x5c>)
 8001ca4:	f043 0301 	orr.w	r3, r3, #1
 8001ca8:	6193      	str	r3, [r2, #24]
 8001caa:	4b12      	ldr	r3, [pc, #72]	; (8001cf4 <HAL_MspInit+0x5c>)
 8001cac:	699b      	ldr	r3, [r3, #24]
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	60bb      	str	r3, [r7, #8]
 8001cb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cb6:	4b0f      	ldr	r3, [pc, #60]	; (8001cf4 <HAL_MspInit+0x5c>)
 8001cb8:	69db      	ldr	r3, [r3, #28]
 8001cba:	4a0e      	ldr	r2, [pc, #56]	; (8001cf4 <HAL_MspInit+0x5c>)
 8001cbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cc0:	61d3      	str	r3, [r2, #28]
 8001cc2:	4b0c      	ldr	r3, [pc, #48]	; (8001cf4 <HAL_MspInit+0x5c>)
 8001cc4:	69db      	ldr	r3, [r3, #28]
 8001cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cca:	607b      	str	r3, [r7, #4]
 8001ccc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cce:	4b0a      	ldr	r3, [pc, #40]	; (8001cf8 <HAL_MspInit+0x60>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	60fb      	str	r3, [r7, #12]
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	4a04      	ldr	r2, [pc, #16]	; (8001cf8 <HAL_MspInit+0x60>)
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cea:	bf00      	nop
 8001cec:	3714      	adds	r7, #20
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bc80      	pop	{r7}
 8001cf2:	4770      	bx	lr
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	40010000 	.word	0x40010000

08001cfc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b088      	sub	sp, #32
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d04:	f107 0310 	add.w	r3, r7, #16
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	609a      	str	r2, [r3, #8]
 8001d10:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a28      	ldr	r2, [pc, #160]	; (8001db8 <HAL_ADC_MspInit+0xbc>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d149      	bne.n	8001db0 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d1c:	4b27      	ldr	r3, [pc, #156]	; (8001dbc <HAL_ADC_MspInit+0xc0>)
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	4a26      	ldr	r2, [pc, #152]	; (8001dbc <HAL_ADC_MspInit+0xc0>)
 8001d22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d26:	6193      	str	r3, [r2, #24]
 8001d28:	4b24      	ldr	r3, [pc, #144]	; (8001dbc <HAL_ADC_MspInit+0xc0>)
 8001d2a:	699b      	ldr	r3, [r3, #24]
 8001d2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d30:	60fb      	str	r3, [r7, #12]
 8001d32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d34:	4b21      	ldr	r3, [pc, #132]	; (8001dbc <HAL_ADC_MspInit+0xc0>)
 8001d36:	699b      	ldr	r3, [r3, #24]
 8001d38:	4a20      	ldr	r2, [pc, #128]	; (8001dbc <HAL_ADC_MspInit+0xc0>)
 8001d3a:	f043 0304 	orr.w	r3, r3, #4
 8001d3e:	6193      	str	r3, [r2, #24]
 8001d40:	4b1e      	ldr	r3, [pc, #120]	; (8001dbc <HAL_ADC_MspInit+0xc0>)
 8001d42:	699b      	ldr	r3, [r3, #24]
 8001d44:	f003 0304 	and.w	r3, r3, #4
 8001d48:	60bb      	str	r3, [r7, #8]
 8001d4a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = MQ135_Pin|DUST_Pin;
 8001d4c:	2322      	movs	r3, #34	; 0x22
 8001d4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d50:	2303      	movs	r3, #3
 8001d52:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d54:	f107 0310 	add.w	r3, r7, #16
 8001d58:	4619      	mov	r1, r3
 8001d5a:	4819      	ldr	r0, [pc, #100]	; (8001dc0 <HAL_ADC_MspInit+0xc4>)
 8001d5c:	f001 fae6 	bl	800332c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001d60:	4b18      	ldr	r3, [pc, #96]	; (8001dc4 <HAL_ADC_MspInit+0xc8>)
 8001d62:	4a19      	ldr	r2, [pc, #100]	; (8001dc8 <HAL_ADC_MspInit+0xcc>)
 8001d64:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d66:	4b17      	ldr	r3, [pc, #92]	; (8001dc4 <HAL_ADC_MspInit+0xc8>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d6c:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <HAL_ADC_MspInit+0xc8>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001d72:	4b14      	ldr	r3, [pc, #80]	; (8001dc4 <HAL_ADC_MspInit+0xc8>)
 8001d74:	2280      	movs	r2, #128	; 0x80
 8001d76:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d78:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <HAL_ADC_MspInit+0xc8>)
 8001d7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d7e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d80:	4b10      	ldr	r3, [pc, #64]	; (8001dc4 <HAL_ADC_MspInit+0xc8>)
 8001d82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d86:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001d88:	4b0e      	ldr	r3, [pc, #56]	; (8001dc4 <HAL_ADC_MspInit+0xc8>)
 8001d8a:	2220      	movs	r2, #32
 8001d8c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001d8e:	4b0d      	ldr	r3, [pc, #52]	; (8001dc4 <HAL_ADC_MspInit+0xc8>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d94:	480b      	ldr	r0, [pc, #44]	; (8001dc4 <HAL_ADC_MspInit+0xc8>)
 8001d96:	f001 f82b 	bl	8002df0 <HAL_DMA_Init>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001da0:	f7ff ff74 	bl	8001c8c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	4a07      	ldr	r2, [pc, #28]	; (8001dc4 <HAL_ADC_MspInit+0xc8>)
 8001da8:	621a      	str	r2, [r3, #32]
 8001daa:	4a06      	ldr	r2, [pc, #24]	; (8001dc4 <HAL_ADC_MspInit+0xc8>)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001db0:	bf00      	nop
 8001db2:	3720      	adds	r7, #32
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40012400 	.word	0x40012400
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	40010800 	.word	0x40010800
 8001dc4:	20000358 	.word	0x20000358
 8001dc8:	40020008 	.word	0x40020008

08001dcc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b087      	sub	sp, #28
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a1b      	ldr	r2, [pc, #108]	; (8001e48 <HAL_TIM_Base_MspInit+0x7c>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d10c      	bne.n	8001df8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001dde:	4b1b      	ldr	r3, [pc, #108]	; (8001e4c <HAL_TIM_Base_MspInit+0x80>)
 8001de0:	699b      	ldr	r3, [r3, #24]
 8001de2:	4a1a      	ldr	r2, [pc, #104]	; (8001e4c <HAL_TIM_Base_MspInit+0x80>)
 8001de4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001de8:	6193      	str	r3, [r2, #24]
 8001dea:	4b18      	ldr	r3, [pc, #96]	; (8001e4c <HAL_TIM_Base_MspInit+0x80>)
 8001dec:	699b      	ldr	r3, [r3, #24]
 8001dee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001df2:	617b      	str	r3, [r7, #20]
 8001df4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001df6:	e022      	b.n	8001e3e <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM2)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e00:	d10c      	bne.n	8001e1c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e02:	4b12      	ldr	r3, [pc, #72]	; (8001e4c <HAL_TIM_Base_MspInit+0x80>)
 8001e04:	69db      	ldr	r3, [r3, #28]
 8001e06:	4a11      	ldr	r2, [pc, #68]	; (8001e4c <HAL_TIM_Base_MspInit+0x80>)
 8001e08:	f043 0301 	orr.w	r3, r3, #1
 8001e0c:	61d3      	str	r3, [r2, #28]
 8001e0e:	4b0f      	ldr	r3, [pc, #60]	; (8001e4c <HAL_TIM_Base_MspInit+0x80>)
 8001e10:	69db      	ldr	r3, [r3, #28]
 8001e12:	f003 0301 	and.w	r3, r3, #1
 8001e16:	613b      	str	r3, [r7, #16]
 8001e18:	693b      	ldr	r3, [r7, #16]
}
 8001e1a:	e010      	b.n	8001e3e <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM3)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a0b      	ldr	r2, [pc, #44]	; (8001e50 <HAL_TIM_Base_MspInit+0x84>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d10b      	bne.n	8001e3e <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e26:	4b09      	ldr	r3, [pc, #36]	; (8001e4c <HAL_TIM_Base_MspInit+0x80>)
 8001e28:	69db      	ldr	r3, [r3, #28]
 8001e2a:	4a08      	ldr	r2, [pc, #32]	; (8001e4c <HAL_TIM_Base_MspInit+0x80>)
 8001e2c:	f043 0302 	orr.w	r3, r3, #2
 8001e30:	61d3      	str	r3, [r2, #28]
 8001e32:	4b06      	ldr	r3, [pc, #24]	; (8001e4c <HAL_TIM_Base_MspInit+0x80>)
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	f003 0302 	and.w	r3, r3, #2
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
}
 8001e3e:	bf00      	nop
 8001e40:	371c      	adds	r7, #28
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bc80      	pop	{r7}
 8001e46:	4770      	bx	lr
 8001e48:	40012c00 	.word	0x40012c00
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	40000400 	.word	0x40000400

08001e54 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b088      	sub	sp, #32
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5c:	f107 030c 	add.w	r3, r7, #12
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a18      	ldr	r2, [pc, #96]	; (8001ed0 <HAL_TIM_MspPostInit+0x7c>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d129      	bne.n	8001ec8 <HAL_TIM_MspPostInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e74:	4b17      	ldr	r3, [pc, #92]	; (8001ed4 <HAL_TIM_MspPostInit+0x80>)
 8001e76:	699b      	ldr	r3, [r3, #24]
 8001e78:	4a16      	ldr	r2, [pc, #88]	; (8001ed4 <HAL_TIM_MspPostInit+0x80>)
 8001e7a:	f043 0308 	orr.w	r3, r3, #8
 8001e7e:	6193      	str	r3, [r2, #24]
 8001e80:	4b14      	ldr	r3, [pc, #80]	; (8001ed4 <HAL_TIM_MspPostInit+0x80>)
 8001e82:	699b      	ldr	r3, [r3, #24]
 8001e84:	f003 0308 	and.w	r3, r3, #8
 8001e88:	60bb      	str	r3, [r7, #8]
 8001e8a:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e8c:	2310      	movs	r3, #16
 8001e8e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e90:	2302      	movs	r3, #2
 8001e92:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e94:	2302      	movs	r3, #2
 8001e96:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e98:	f107 030c 	add.w	r3, r7, #12
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	480e      	ldr	r0, [pc, #56]	; (8001ed8 <HAL_TIM_MspPostInit+0x84>)
 8001ea0:	f001 fa44 	bl	800332c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8001ea4:	4b0d      	ldr	r3, [pc, #52]	; (8001edc <HAL_TIM_MspPostInit+0x88>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	61fb      	str	r3, [r7, #28]
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001eb0:	61fb      	str	r3, [r7, #28]
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001eb8:	61fb      	str	r3, [r7, #28]
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ec0:	61fb      	str	r3, [r7, #28]
 8001ec2:	4a06      	ldr	r2, [pc, #24]	; (8001edc <HAL_TIM_MspPostInit+0x88>)
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001ec8:	bf00      	nop
 8001eca:	3720      	adds	r7, #32
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	40000400 	.word	0x40000400
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	40010c00 	.word	0x40010c00
 8001edc:	40010000 	.word	0x40010000

08001ee0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b088      	sub	sp, #32
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee8:	f107 0310 	add.w	r3, r7, #16
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a20      	ldr	r2, [pc, #128]	; (8001f7c <HAL_UART_MspInit+0x9c>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d139      	bne.n	8001f74 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f00:	4b1f      	ldr	r3, [pc, #124]	; (8001f80 <HAL_UART_MspInit+0xa0>)
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	4a1e      	ldr	r2, [pc, #120]	; (8001f80 <HAL_UART_MspInit+0xa0>)
 8001f06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f0a:	6193      	str	r3, [r2, #24]
 8001f0c:	4b1c      	ldr	r3, [pc, #112]	; (8001f80 <HAL_UART_MspInit+0xa0>)
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f14:	60fb      	str	r3, [r7, #12]
 8001f16:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f18:	4b19      	ldr	r3, [pc, #100]	; (8001f80 <HAL_UART_MspInit+0xa0>)
 8001f1a:	699b      	ldr	r3, [r3, #24]
 8001f1c:	4a18      	ldr	r2, [pc, #96]	; (8001f80 <HAL_UART_MspInit+0xa0>)
 8001f1e:	f043 0304 	orr.w	r3, r3, #4
 8001f22:	6193      	str	r3, [r2, #24]
 8001f24:	4b16      	ldr	r3, [pc, #88]	; (8001f80 <HAL_UART_MspInit+0xa0>)
 8001f26:	699b      	ldr	r3, [r3, #24]
 8001f28:	f003 0304 	and.w	r3, r3, #4
 8001f2c:	60bb      	str	r3, [r7, #8]
 8001f2e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f34:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f36:	2302      	movs	r3, #2
 8001f38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3e:	f107 0310 	add.w	r3, r7, #16
 8001f42:	4619      	mov	r1, r3
 8001f44:	480f      	ldr	r0, [pc, #60]	; (8001f84 <HAL_UART_MspInit+0xa4>)
 8001f46:	f001 f9f1 	bl	800332c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f50:	2300      	movs	r3, #0
 8001f52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f58:	f107 0310 	add.w	r3, r7, #16
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4809      	ldr	r0, [pc, #36]	; (8001f84 <HAL_UART_MspInit+0xa4>)
 8001f60:	f001 f9e4 	bl	800332c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001f64:	2200      	movs	r2, #0
 8001f66:	2100      	movs	r1, #0
 8001f68:	2025      	movs	r0, #37	; 0x25
 8001f6a:	f000 ff0a 	bl	8002d82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f6e:	2025      	movs	r0, #37	; 0x25
 8001f70:	f000 ff23 	bl	8002dba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001f74:	bf00      	nop
 8001f76:	3720      	adds	r7, #32
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	40013800 	.word	0x40013800
 8001f80:	40021000 	.word	0x40021000
 8001f84:	40010800 	.word	0x40010800

08001f88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f8c:	e7fe      	b.n	8001f8c <NMI_Handler+0x4>

08001f8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f92:	e7fe      	b.n	8001f92 <HardFault_Handler+0x4>

08001f94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f98:	e7fe      	b.n	8001f98 <MemManage_Handler+0x4>

08001f9a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f9e:	e7fe      	b.n	8001f9e <BusFault_Handler+0x4>

08001fa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fa4:	e7fe      	b.n	8001fa4 <UsageFault_Handler+0x4>

08001fa6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fa6:	b480      	push	{r7}
 8001fa8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001faa:	bf00      	nop
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bc80      	pop	{r7}
 8001fb0:	4770      	bx	lr

08001fb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bc80      	pop	{r7}
 8001fbc:	4770      	bx	lr

08001fbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fbe:	b480      	push	{r7}
 8001fc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fc2:	bf00      	nop
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bc80      	pop	{r7}
 8001fc8:	4770      	bx	lr

08001fca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fce:	f000 f949 	bl	8002264 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
	...

08001fd8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001fdc:	4802      	ldr	r0, [pc, #8]	; (8001fe8 <DMA1_Channel1_IRQHandler+0x10>)
 8001fde:	f001 f871 	bl	80030c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001fe2:	bf00      	nop
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20000358 	.word	0x20000358

08001fec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ff0:	4802      	ldr	r0, [pc, #8]	; (8001ffc <USART1_IRQHandler+0x10>)
 8001ff2:	f002 fff3 	bl	8004fdc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	200002dc 	.word	0x200002dc

08002000 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
	return 1;
 8002004:	2301      	movs	r3, #1
}
 8002006:	4618      	mov	r0, r3
 8002008:	46bd      	mov	sp, r7
 800200a:	bc80      	pop	{r7}
 800200c:	4770      	bx	lr

0800200e <_kill>:

int _kill(int pid, int sig)
{
 800200e:	b580      	push	{r7, lr}
 8002010:	b082      	sub	sp, #8
 8002012:	af00      	add	r7, sp, #0
 8002014:	6078      	str	r0, [r7, #4]
 8002016:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002018:	f003 fbd8 	bl	80057cc <__errno>
 800201c:	4603      	mov	r3, r0
 800201e:	2216      	movs	r2, #22
 8002020:	601a      	str	r2, [r3, #0]
	return -1;
 8002022:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002026:	4618      	mov	r0, r3
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}

0800202e <_exit>:

void _exit (int status)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b082      	sub	sp, #8
 8002032:	af00      	add	r7, sp, #0
 8002034:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002036:	f04f 31ff 	mov.w	r1, #4294967295
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f7ff ffe7 	bl	800200e <_kill>
	while (1) {}		/* Make sure we hang here */
 8002040:	e7fe      	b.n	8002040 <_exit+0x12>

08002042 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	b086      	sub	sp, #24
 8002046:	af00      	add	r7, sp, #0
 8002048:	60f8      	str	r0, [r7, #12]
 800204a:	60b9      	str	r1, [r7, #8]
 800204c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800204e:	2300      	movs	r3, #0
 8002050:	617b      	str	r3, [r7, #20]
 8002052:	e00a      	b.n	800206a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002054:	f3af 8000 	nop.w
 8002058:	4601      	mov	r1, r0
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	1c5a      	adds	r2, r3, #1
 800205e:	60ba      	str	r2, [r7, #8]
 8002060:	b2ca      	uxtb	r2, r1
 8002062:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	3301      	adds	r3, #1
 8002068:	617b      	str	r3, [r7, #20]
 800206a:	697a      	ldr	r2, [r7, #20]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	429a      	cmp	r2, r3
 8002070:	dbf0      	blt.n	8002054 <_read+0x12>
	}

return len;
 8002072:	687b      	ldr	r3, [r7, #4]
}
 8002074:	4618      	mov	r0, r3
 8002076:	3718      	adds	r7, #24
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b086      	sub	sp, #24
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002088:	2300      	movs	r3, #0
 800208a:	617b      	str	r3, [r7, #20]
 800208c:	e009      	b.n	80020a2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	1c5a      	adds	r2, r3, #1
 8002092:	60ba      	str	r2, [r7, #8]
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	4618      	mov	r0, r3
 8002098:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	3301      	adds	r3, #1
 80020a0:	617b      	str	r3, [r7, #20]
 80020a2:	697a      	ldr	r2, [r7, #20]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	dbf1      	blt.n	800208e <_write+0x12>
	}
	return len;
 80020aa:	687b      	ldr	r3, [r7, #4]
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3718      	adds	r7, #24
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <_close>:

int _close(int file)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
	return -1;
 80020bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bc80      	pop	{r7}
 80020c8:	4770      	bx	lr

080020ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020ca:	b480      	push	{r7}
 80020cc:	b083      	sub	sp, #12
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
 80020d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020da:	605a      	str	r2, [r3, #4]
	return 0;
 80020dc:	2300      	movs	r3, #0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	370c      	adds	r7, #12
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bc80      	pop	{r7}
 80020e6:	4770      	bx	lr

080020e8 <_isatty>:

int _isatty(int file)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
	return 1;
 80020f0:	2301      	movs	r3, #1
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bc80      	pop	{r7}
 80020fa:	4770      	bx	lr

080020fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
	return 0;
 8002108:	2300      	movs	r3, #0
}
 800210a:	4618      	mov	r0, r3
 800210c:	3714      	adds	r7, #20
 800210e:	46bd      	mov	sp, r7
 8002110:	bc80      	pop	{r7}
 8002112:	4770      	bx	lr

08002114 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800211c:	4a14      	ldr	r2, [pc, #80]	; (8002170 <_sbrk+0x5c>)
 800211e:	4b15      	ldr	r3, [pc, #84]	; (8002174 <_sbrk+0x60>)
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002128:	4b13      	ldr	r3, [pc, #76]	; (8002178 <_sbrk+0x64>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d102      	bne.n	8002136 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002130:	4b11      	ldr	r3, [pc, #68]	; (8002178 <_sbrk+0x64>)
 8002132:	4a12      	ldr	r2, [pc, #72]	; (800217c <_sbrk+0x68>)
 8002134:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002136:	4b10      	ldr	r3, [pc, #64]	; (8002178 <_sbrk+0x64>)
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4413      	add	r3, r2
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	429a      	cmp	r2, r3
 8002142:	d207      	bcs.n	8002154 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002144:	f003 fb42 	bl	80057cc <__errno>
 8002148:	4603      	mov	r3, r0
 800214a:	220c      	movs	r2, #12
 800214c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800214e:	f04f 33ff 	mov.w	r3, #4294967295
 8002152:	e009      	b.n	8002168 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002154:	4b08      	ldr	r3, [pc, #32]	; (8002178 <_sbrk+0x64>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800215a:	4b07      	ldr	r3, [pc, #28]	; (8002178 <_sbrk+0x64>)
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4413      	add	r3, r2
 8002162:	4a05      	ldr	r2, [pc, #20]	; (8002178 <_sbrk+0x64>)
 8002164:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002166:	68fb      	ldr	r3, [r7, #12]
}
 8002168:	4618      	mov	r0, r3
 800216a:	3718      	adds	r7, #24
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	20005000 	.word	0x20005000
 8002174:	00000400 	.word	0x00000400
 8002178:	20000230 	.word	0x20000230
 800217c:	20000458 	.word	0x20000458

08002180 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002184:	bf00      	nop
 8002186:	46bd      	mov	sp, r7
 8002188:	bc80      	pop	{r7}
 800218a:	4770      	bx	lr

0800218c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800218c:	480c      	ldr	r0, [pc, #48]	; (80021c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800218e:	490d      	ldr	r1, [pc, #52]	; (80021c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002190:	4a0d      	ldr	r2, [pc, #52]	; (80021c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002192:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002194:	e002      	b.n	800219c <LoopCopyDataInit>

08002196 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002196:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002198:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800219a:	3304      	adds	r3, #4

0800219c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800219c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800219e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021a0:	d3f9      	bcc.n	8002196 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021a2:	4a0a      	ldr	r2, [pc, #40]	; (80021cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021a4:	4c0a      	ldr	r4, [pc, #40]	; (80021d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021a8:	e001      	b.n	80021ae <LoopFillZerobss>

080021aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021ac:	3204      	adds	r2, #4

080021ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021b0:	d3fb      	bcc.n	80021aa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80021b2:	f7ff ffe5 	bl	8002180 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021b6:	f003 fb0f 	bl	80057d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021ba:	f7ff fa19 	bl	80015f0 <main>
  bx lr
 80021be:	4770      	bx	lr
  ldr r0, =_sdata
 80021c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021c4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80021c8:	080089b4 	.word	0x080089b4
  ldr r2, =_sbss
 80021cc:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80021d0:	20000454 	.word	0x20000454

080021d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021d4:	e7fe      	b.n	80021d4 <ADC1_2_IRQHandler>
	...

080021d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021dc:	4b08      	ldr	r3, [pc, #32]	; (8002200 <HAL_Init+0x28>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a07      	ldr	r2, [pc, #28]	; (8002200 <HAL_Init+0x28>)
 80021e2:	f043 0310 	orr.w	r3, r3, #16
 80021e6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021e8:	2003      	movs	r0, #3
 80021ea:	f000 fdbf 	bl	8002d6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021ee:	2000      	movs	r0, #0
 80021f0:	f000 f808 	bl	8002204 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021f4:	f7ff fd50 	bl	8001c98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021f8:	2300      	movs	r3, #0
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	40022000 	.word	0x40022000

08002204 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800220c:	4b12      	ldr	r3, [pc, #72]	; (8002258 <HAL_InitTick+0x54>)
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	4b12      	ldr	r3, [pc, #72]	; (800225c <HAL_InitTick+0x58>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	4619      	mov	r1, r3
 8002216:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800221a:	fbb3 f3f1 	udiv	r3, r3, r1
 800221e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002222:	4618      	mov	r0, r3
 8002224:	f000 fdd7 	bl	8002dd6 <HAL_SYSTICK_Config>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e00e      	b.n	8002250 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2b0f      	cmp	r3, #15
 8002236:	d80a      	bhi.n	800224e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002238:	2200      	movs	r2, #0
 800223a:	6879      	ldr	r1, [r7, #4]
 800223c:	f04f 30ff 	mov.w	r0, #4294967295
 8002240:	f000 fd9f 	bl	8002d82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002244:	4a06      	ldr	r2, [pc, #24]	; (8002260 <HAL_InitTick+0x5c>)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800224a:	2300      	movs	r3, #0
 800224c:	e000      	b.n	8002250 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800224e:	2301      	movs	r3, #1
}
 8002250:	4618      	mov	r0, r3
 8002252:	3708      	adds	r7, #8
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	20000000 	.word	0x20000000
 800225c:	20000008 	.word	0x20000008
 8002260:	20000004 	.word	0x20000004

08002264 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002268:	4b05      	ldr	r3, [pc, #20]	; (8002280 <HAL_IncTick+0x1c>)
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	461a      	mov	r2, r3
 800226e:	4b05      	ldr	r3, [pc, #20]	; (8002284 <HAL_IncTick+0x20>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4413      	add	r3, r2
 8002274:	4a03      	ldr	r2, [pc, #12]	; (8002284 <HAL_IncTick+0x20>)
 8002276:	6013      	str	r3, [r2, #0]
}
 8002278:	bf00      	nop
 800227a:	46bd      	mov	sp, r7
 800227c:	bc80      	pop	{r7}
 800227e:	4770      	bx	lr
 8002280:	20000008 	.word	0x20000008
 8002284:	20000440 	.word	0x20000440

08002288 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  return uwTick;
 800228c:	4b02      	ldr	r3, [pc, #8]	; (8002298 <HAL_GetTick+0x10>)
 800228e:	681b      	ldr	r3, [r3, #0]
}
 8002290:	4618      	mov	r0, r3
 8002292:	46bd      	mov	sp, r7
 8002294:	bc80      	pop	{r7}
 8002296:	4770      	bx	lr
 8002298:	20000440 	.word	0x20000440

0800229c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022a4:	f7ff fff0 	bl	8002288 <HAL_GetTick>
 80022a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b4:	d005      	beq.n	80022c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022b6:	4b0a      	ldr	r3, [pc, #40]	; (80022e0 <HAL_Delay+0x44>)
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	461a      	mov	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4413      	add	r3, r2
 80022c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80022c2:	bf00      	nop
 80022c4:	f7ff ffe0 	bl	8002288 <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d8f7      	bhi.n	80022c4 <HAL_Delay+0x28>
  {
  }
}
 80022d4:	bf00      	nop
 80022d6:	bf00      	nop
 80022d8:	3710      	adds	r7, #16
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000008 	.word	0x20000008

080022e4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b086      	sub	sp, #24
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022ec:	2300      	movs	r3, #0
 80022ee:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80022f0:	2300      	movs	r3, #0
 80022f2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80022f4:	2300      	movs	r3, #0
 80022f6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80022f8:	2300      	movs	r3, #0
 80022fa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d101      	bne.n	8002306 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e0be      	b.n	8002484 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002310:	2b00      	cmp	r3, #0
 8002312:	d109      	bne.n	8002328 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f7ff fcea 	bl	8001cfc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f000 faff 	bl	800292c <ADC_ConversionStop_Disable>
 800232e:	4603      	mov	r3, r0
 8002330:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002336:	f003 0310 	and.w	r3, r3, #16
 800233a:	2b00      	cmp	r3, #0
 800233c:	f040 8099 	bne.w	8002472 <HAL_ADC_Init+0x18e>
 8002340:	7dfb      	ldrb	r3, [r7, #23]
 8002342:	2b00      	cmp	r3, #0
 8002344:	f040 8095 	bne.w	8002472 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800234c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002350:	f023 0302 	bic.w	r3, r3, #2
 8002354:	f043 0202 	orr.w	r2, r3, #2
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002364:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	7b1b      	ldrb	r3, [r3, #12]
 800236a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800236c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800236e:	68ba      	ldr	r2, [r7, #8]
 8002370:	4313      	orrs	r3, r2
 8002372:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800237c:	d003      	beq.n	8002386 <HAL_ADC_Init+0xa2>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	2b01      	cmp	r3, #1
 8002384:	d102      	bne.n	800238c <HAL_ADC_Init+0xa8>
 8002386:	f44f 7380 	mov.w	r3, #256	; 0x100
 800238a:	e000      	b.n	800238e <HAL_ADC_Init+0xaa>
 800238c:	2300      	movs	r3, #0
 800238e:	693a      	ldr	r2, [r7, #16]
 8002390:	4313      	orrs	r3, r2
 8002392:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	7d1b      	ldrb	r3, [r3, #20]
 8002398:	2b01      	cmp	r3, #1
 800239a:	d119      	bne.n	80023d0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	7b1b      	ldrb	r3, [r3, #12]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d109      	bne.n	80023b8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	3b01      	subs	r3, #1
 80023aa:	035a      	lsls	r2, r3, #13
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023b4:	613b      	str	r3, [r7, #16]
 80023b6:	e00b      	b.n	80023d0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023bc:	f043 0220 	orr.w	r2, r3, #32
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023c8:	f043 0201 	orr.w	r2, r3, #1
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	693a      	ldr	r2, [r7, #16]
 80023e0:	430a      	orrs	r2, r1
 80023e2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	689a      	ldr	r2, [r3, #8]
 80023ea:	4b28      	ldr	r3, [pc, #160]	; (800248c <HAL_ADC_Init+0x1a8>)
 80023ec:	4013      	ands	r3, r2
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	6812      	ldr	r2, [r2, #0]
 80023f2:	68b9      	ldr	r1, [r7, #8]
 80023f4:	430b      	orrs	r3, r1
 80023f6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002400:	d003      	beq.n	800240a <HAL_ADC_Init+0x126>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	2b01      	cmp	r3, #1
 8002408:	d104      	bne.n	8002414 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	3b01      	subs	r3, #1
 8002410:	051b      	lsls	r3, r3, #20
 8002412:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800241a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	68fa      	ldr	r2, [r7, #12]
 8002424:	430a      	orrs	r2, r1
 8002426:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	689a      	ldr	r2, [r3, #8]
 800242e:	4b18      	ldr	r3, [pc, #96]	; (8002490 <HAL_ADC_Init+0x1ac>)
 8002430:	4013      	ands	r3, r2
 8002432:	68ba      	ldr	r2, [r7, #8]
 8002434:	429a      	cmp	r2, r3
 8002436:	d10b      	bne.n	8002450 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002442:	f023 0303 	bic.w	r3, r3, #3
 8002446:	f043 0201 	orr.w	r2, r3, #1
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800244e:	e018      	b.n	8002482 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002454:	f023 0312 	bic.w	r3, r3, #18
 8002458:	f043 0210 	orr.w	r2, r3, #16
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002464:	f043 0201 	orr.w	r2, r3, #1
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002470:	e007      	b.n	8002482 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002476:	f043 0210 	orr.w	r2, r3, #16
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002482:	7dfb      	ldrb	r3, [r7, #23]
}
 8002484:	4618      	mov	r0, r3
 8002486:	3718      	adds	r7, #24
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	ffe1f7fd 	.word	0xffe1f7fd
 8002490:	ff1f0efe 	.word	0xff1f0efe

08002494 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b086      	sub	sp, #24
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024a0:	2300      	movs	r3, #0
 80024a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a64      	ldr	r2, [pc, #400]	; (800263c <HAL_ADC_Start_DMA+0x1a8>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d004      	beq.n	80024b8 <HAL_ADC_Start_DMA+0x24>
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a63      	ldr	r2, [pc, #396]	; (8002640 <HAL_ADC_Start_DMA+0x1ac>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d106      	bne.n	80024c6 <HAL_ADC_Start_DMA+0x32>
 80024b8:	4b60      	ldr	r3, [pc, #384]	; (800263c <HAL_ADC_Start_DMA+0x1a8>)
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	f040 80b3 	bne.w	800262c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d101      	bne.n	80024d4 <HAL_ADC_Start_DMA+0x40>
 80024d0:	2302      	movs	r3, #2
 80024d2:	e0ae      	b.n	8002632 <HAL_ADC_Start_DMA+0x19e>
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2201      	movs	r2, #1
 80024d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80024dc:	68f8      	ldr	r0, [r7, #12]
 80024de:	f000 f9cb 	bl	8002878 <ADC_Enable>
 80024e2:	4603      	mov	r3, r0
 80024e4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80024e6:	7dfb      	ldrb	r3, [r7, #23]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	f040 809a 	bne.w	8002622 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80024f6:	f023 0301 	bic.w	r3, r3, #1
 80024fa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a4e      	ldr	r2, [pc, #312]	; (8002640 <HAL_ADC_Start_DMA+0x1ac>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d105      	bne.n	8002518 <HAL_ADC_Start_DMA+0x84>
 800250c:	4b4b      	ldr	r3, [pc, #300]	; (800263c <HAL_ADC_Start_DMA+0x1a8>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d115      	bne.n	8002544 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800251c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800252e:	2b00      	cmp	r3, #0
 8002530:	d026      	beq.n	8002580 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002536:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800253a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002542:	e01d      	b.n	8002580 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002548:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a39      	ldr	r2, [pc, #228]	; (800263c <HAL_ADC_Start_DMA+0x1a8>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d004      	beq.n	8002564 <HAL_ADC_Start_DMA+0xd0>
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a38      	ldr	r2, [pc, #224]	; (8002640 <HAL_ADC_Start_DMA+0x1ac>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d10d      	bne.n	8002580 <HAL_ADC_Start_DMA+0xec>
 8002564:	4b35      	ldr	r3, [pc, #212]	; (800263c <HAL_ADC_Start_DMA+0x1a8>)
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800256c:	2b00      	cmp	r3, #0
 800256e:	d007      	beq.n	8002580 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002574:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002578:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002584:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d006      	beq.n	800259a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002590:	f023 0206 	bic.w	r2, r3, #6
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	62da      	str	r2, [r3, #44]	; 0x2c
 8002598:	e002      	b.n	80025a0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2200      	movs	r2, #0
 800259e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2200      	movs	r2, #0
 80025a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	6a1b      	ldr	r3, [r3, #32]
 80025ac:	4a25      	ldr	r2, [pc, #148]	; (8002644 <HAL_ADC_Start_DMA+0x1b0>)
 80025ae:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6a1b      	ldr	r3, [r3, #32]
 80025b4:	4a24      	ldr	r2, [pc, #144]	; (8002648 <HAL_ADC_Start_DMA+0x1b4>)
 80025b6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	6a1b      	ldr	r3, [r3, #32]
 80025bc:	4a23      	ldr	r2, [pc, #140]	; (800264c <HAL_ADC_Start_DMA+0x1b8>)
 80025be:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f06f 0202 	mvn.w	r2, #2
 80025c8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	689a      	ldr	r2, [r3, #8]
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025d8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	6a18      	ldr	r0, [r3, #32]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	334c      	adds	r3, #76	; 0x4c
 80025e4:	4619      	mov	r1, r3
 80025e6:	68ba      	ldr	r2, [r7, #8]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f000 fc5b 	bl	8002ea4 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80025f8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80025fc:	d108      	bne.n	8002610 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	689a      	ldr	r2, [r3, #8]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800260c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800260e:	e00f      	b.n	8002630 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	689a      	ldr	r2, [r3, #8]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800261e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002620:	e006      	b.n	8002630 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800262a:	e001      	b.n	8002630 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002630:	7dfb      	ldrb	r3, [r7, #23]
}
 8002632:	4618      	mov	r0, r3
 8002634:	3718      	adds	r7, #24
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	40012400 	.word	0x40012400
 8002640:	40012800 	.word	0x40012800
 8002644:	080029af 	.word	0x080029af
 8002648:	08002a2b 	.word	0x08002a2b
 800264c:	08002a47 	.word	0x08002a47

08002650 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002658:	bf00      	nop
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	bc80      	pop	{r7}
 8002660:	4770      	bx	lr

08002662 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002662:	b480      	push	{r7}
 8002664:	b083      	sub	sp, #12
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800266a:	bf00      	nop
 800266c:	370c      	adds	r7, #12
 800266e:	46bd      	mov	sp, r7
 8002670:	bc80      	pop	{r7}
 8002672:	4770      	bx	lr

08002674 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800267c:	bf00      	nop
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	bc80      	pop	{r7}
 8002684:	4770      	bx	lr
	...

08002688 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002688:	b480      	push	{r7}
 800268a:	b085      	sub	sp, #20
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002692:	2300      	movs	r3, #0
 8002694:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002696:	2300      	movs	r3, #0
 8002698:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d101      	bne.n	80026a8 <HAL_ADC_ConfigChannel+0x20>
 80026a4:	2302      	movs	r3, #2
 80026a6:	e0dc      	b.n	8002862 <HAL_ADC_ConfigChannel+0x1da>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	2b06      	cmp	r3, #6
 80026b6:	d81c      	bhi.n	80026f2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685a      	ldr	r2, [r3, #4]
 80026c2:	4613      	mov	r3, r2
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	4413      	add	r3, r2
 80026c8:	3b05      	subs	r3, #5
 80026ca:	221f      	movs	r2, #31
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	43db      	mvns	r3, r3
 80026d2:	4019      	ands	r1, r3
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	6818      	ldr	r0, [r3, #0]
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685a      	ldr	r2, [r3, #4]
 80026dc:	4613      	mov	r3, r2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	4413      	add	r3, r2
 80026e2:	3b05      	subs	r3, #5
 80026e4:	fa00 f203 	lsl.w	r2, r0, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	430a      	orrs	r2, r1
 80026ee:	635a      	str	r2, [r3, #52]	; 0x34
 80026f0:	e03c      	b.n	800276c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	2b0c      	cmp	r3, #12
 80026f8:	d81c      	bhi.n	8002734 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685a      	ldr	r2, [r3, #4]
 8002704:	4613      	mov	r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	4413      	add	r3, r2
 800270a:	3b23      	subs	r3, #35	; 0x23
 800270c:	221f      	movs	r2, #31
 800270e:	fa02 f303 	lsl.w	r3, r2, r3
 8002712:	43db      	mvns	r3, r3
 8002714:	4019      	ands	r1, r3
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	6818      	ldr	r0, [r3, #0]
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	685a      	ldr	r2, [r3, #4]
 800271e:	4613      	mov	r3, r2
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	4413      	add	r3, r2
 8002724:	3b23      	subs	r3, #35	; 0x23
 8002726:	fa00 f203 	lsl.w	r2, r0, r3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	430a      	orrs	r2, r1
 8002730:	631a      	str	r2, [r3, #48]	; 0x30
 8002732:	e01b      	b.n	800276c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	685a      	ldr	r2, [r3, #4]
 800273e:	4613      	mov	r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	4413      	add	r3, r2
 8002744:	3b41      	subs	r3, #65	; 0x41
 8002746:	221f      	movs	r2, #31
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	43db      	mvns	r3, r3
 800274e:	4019      	ands	r1, r3
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	6818      	ldr	r0, [r3, #0]
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685a      	ldr	r2, [r3, #4]
 8002758:	4613      	mov	r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	4413      	add	r3, r2
 800275e:	3b41      	subs	r3, #65	; 0x41
 8002760:	fa00 f203 	lsl.w	r2, r0, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	430a      	orrs	r2, r1
 800276a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2b09      	cmp	r3, #9
 8002772:	d91c      	bls.n	80027ae <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	68d9      	ldr	r1, [r3, #12]
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	4613      	mov	r3, r2
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	4413      	add	r3, r2
 8002784:	3b1e      	subs	r3, #30
 8002786:	2207      	movs	r2, #7
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	43db      	mvns	r3, r3
 800278e:	4019      	ands	r1, r3
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	6898      	ldr	r0, [r3, #8]
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	4613      	mov	r3, r2
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	4413      	add	r3, r2
 800279e:	3b1e      	subs	r3, #30
 80027a0:	fa00 f203 	lsl.w	r2, r0, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	430a      	orrs	r2, r1
 80027aa:	60da      	str	r2, [r3, #12]
 80027ac:	e019      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	6919      	ldr	r1, [r3, #16]
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	4613      	mov	r3, r2
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	4413      	add	r3, r2
 80027be:	2207      	movs	r2, #7
 80027c0:	fa02 f303 	lsl.w	r3, r2, r3
 80027c4:	43db      	mvns	r3, r3
 80027c6:	4019      	ands	r1, r3
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	6898      	ldr	r0, [r3, #8]
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	4613      	mov	r3, r2
 80027d2:	005b      	lsls	r3, r3, #1
 80027d4:	4413      	add	r3, r2
 80027d6:	fa00 f203 	lsl.w	r2, r0, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	430a      	orrs	r2, r1
 80027e0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	2b10      	cmp	r3, #16
 80027e8:	d003      	beq.n	80027f2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027ee:	2b11      	cmp	r3, #17
 80027f0:	d132      	bne.n	8002858 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a1d      	ldr	r2, [pc, #116]	; (800286c <HAL_ADC_ConfigChannel+0x1e4>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d125      	bne.n	8002848 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d126      	bne.n	8002858 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	689a      	ldr	r2, [r3, #8]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002818:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2b10      	cmp	r3, #16
 8002820:	d11a      	bne.n	8002858 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002822:	4b13      	ldr	r3, [pc, #76]	; (8002870 <HAL_ADC_ConfigChannel+0x1e8>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a13      	ldr	r2, [pc, #76]	; (8002874 <HAL_ADC_ConfigChannel+0x1ec>)
 8002828:	fba2 2303 	umull	r2, r3, r2, r3
 800282c:	0c9a      	lsrs	r2, r3, #18
 800282e:	4613      	mov	r3, r2
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	4413      	add	r3, r2
 8002834:	005b      	lsls	r3, r3, #1
 8002836:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002838:	e002      	b.n	8002840 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	3b01      	subs	r3, #1
 800283e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d1f9      	bne.n	800283a <HAL_ADC_ConfigChannel+0x1b2>
 8002846:	e007      	b.n	8002858 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800284c:	f043 0220 	orr.w	r2, r3, #32
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002860:	7bfb      	ldrb	r3, [r7, #15]
}
 8002862:	4618      	mov	r0, r3
 8002864:	3714      	adds	r7, #20
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr
 800286c:	40012400 	.word	0x40012400
 8002870:	20000000 	.word	0x20000000
 8002874:	431bde83 	.word	0x431bde83

08002878 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002880:	2300      	movs	r3, #0
 8002882:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002884:	2300      	movs	r3, #0
 8002886:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b01      	cmp	r3, #1
 8002894:	d040      	beq.n	8002918 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f042 0201 	orr.w	r2, r2, #1
 80028a4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80028a6:	4b1f      	ldr	r3, [pc, #124]	; (8002924 <ADC_Enable+0xac>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a1f      	ldr	r2, [pc, #124]	; (8002928 <ADC_Enable+0xb0>)
 80028ac:	fba2 2303 	umull	r2, r3, r2, r3
 80028b0:	0c9b      	lsrs	r3, r3, #18
 80028b2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80028b4:	e002      	b.n	80028bc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	3b01      	subs	r3, #1
 80028ba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d1f9      	bne.n	80028b6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80028c2:	f7ff fce1 	bl	8002288 <HAL_GetTick>
 80028c6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80028c8:	e01f      	b.n	800290a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80028ca:	f7ff fcdd 	bl	8002288 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d918      	bls.n	800290a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d011      	beq.n	800290a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ea:	f043 0210 	orr.w	r2, r3, #16
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f6:	f043 0201 	orr.w	r2, r3, #1
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e007      	b.n	800291a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	f003 0301 	and.w	r3, r3, #1
 8002914:	2b01      	cmp	r3, #1
 8002916:	d1d8      	bne.n	80028ca <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	3710      	adds	r7, #16
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	20000000 	.word	0x20000000
 8002928:	431bde83 	.word	0x431bde83

0800292c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002934:	2300      	movs	r3, #0
 8002936:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	2b01      	cmp	r3, #1
 8002944:	d12e      	bne.n	80029a4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	689a      	ldr	r2, [r3, #8]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f022 0201 	bic.w	r2, r2, #1
 8002954:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002956:	f7ff fc97 	bl	8002288 <HAL_GetTick>
 800295a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800295c:	e01b      	b.n	8002996 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800295e:	f7ff fc93 	bl	8002288 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b02      	cmp	r3, #2
 800296a:	d914      	bls.n	8002996 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	f003 0301 	and.w	r3, r3, #1
 8002976:	2b01      	cmp	r3, #1
 8002978:	d10d      	bne.n	8002996 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800297e:	f043 0210 	orr.w	r2, r3, #16
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800298a:	f043 0201 	orr.w	r2, r3, #1
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e007      	b.n	80029a6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	f003 0301 	and.w	r3, r3, #1
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d0dc      	beq.n	800295e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80029a4:	2300      	movs	r3, #0
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3710      	adds	r7, #16
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}

080029ae <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80029ae:	b580      	push	{r7, lr}
 80029b0:	b084      	sub	sp, #16
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ba:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d127      	bne.n	8002a18 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029cc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80029de:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80029e2:	d115      	bne.n	8002a10 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d111      	bne.n	8002a10 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d105      	bne.n	8002a10 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a08:	f043 0201 	orr.w	r2, r3, #1
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a10:	68f8      	ldr	r0, [r7, #12]
 8002a12:	f7ff fe1d 	bl	8002650 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002a16:	e004      	b.n	8002a22 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	6a1b      	ldr	r3, [r3, #32]
 8002a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	4798      	blx	r3
}
 8002a22:	bf00      	nop
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b084      	sub	sp, #16
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a36:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002a38:	68f8      	ldr	r0, [r7, #12]
 8002a3a:	f7ff fe12 	bl	8002662 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a3e:	bf00      	nop
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b084      	sub	sp, #16
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a52:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a58:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a64:	f043 0204 	orr.w	r2, r3, #4
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002a6c:	68f8      	ldr	r0, [r7, #12]
 8002a6e:	f7ff fe01 	bl	8002674 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a72:	bf00      	nop
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
	...

08002a7c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002a7c:	b590      	push	{r4, r7, lr}
 8002a7e:	b087      	sub	sp, #28
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a84:	2300      	movs	r3, #0
 8002a86:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d101      	bne.n	8002a9a <HAL_ADCEx_Calibration_Start+0x1e>
 8002a96:	2302      	movs	r3, #2
 8002a98:	e095      	b.n	8002bc6 <HAL_ADCEx_Calibration_Start+0x14a>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f7ff ff42 	bl	800292c <ADC_ConversionStop_Disable>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002aac:	7dfb      	ldrb	r3, [r7, #23]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	f040 8084 	bne.w	8002bbc <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ab8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002abc:	f023 0302 	bic.w	r3, r3, #2
 8002ac0:	f043 0202 	orr.w	r2, r3, #2
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002ac8:	4b41      	ldr	r3, [pc, #260]	; (8002bd0 <HAL_ADCEx_Calibration_Start+0x154>)
 8002aca:	681c      	ldr	r4, [r3, #0]
 8002acc:	2002      	movs	r0, #2
 8002ace:	f001 fac9 	bl	8004064 <HAL_RCCEx_GetPeriphCLKFreq>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002ad8:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002ada:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002adc:	e002      	b.n	8002ae4 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	3b01      	subs	r3, #1
 8002ae2:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1f9      	bne.n	8002ade <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f7ff fec4 	bl	8002878 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	689a      	ldr	r2, [r3, #8]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f042 0208 	orr.w	r2, r2, #8
 8002afe:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002b00:	f7ff fbc2 	bl	8002288 <HAL_GetTick>
 8002b04:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002b06:	e01b      	b.n	8002b40 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002b08:	f7ff fbbe 	bl	8002288 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b0a      	cmp	r3, #10
 8002b14:	d914      	bls.n	8002b40 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f003 0308 	and.w	r3, r3, #8
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d00d      	beq.n	8002b40 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b28:	f023 0312 	bic.w	r3, r3, #18
 8002b2c:	f043 0210 	orr.w	r2, r3, #16
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e042      	b.n	8002bc6 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	f003 0308 	and.w	r3, r3, #8
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d1dc      	bne.n	8002b08 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f042 0204 	orr.w	r2, r2, #4
 8002b5c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002b5e:	f7ff fb93 	bl	8002288 <HAL_GetTick>
 8002b62:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002b64:	e01b      	b.n	8002b9e <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002b66:	f7ff fb8f 	bl	8002288 <HAL_GetTick>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	2b0a      	cmp	r3, #10
 8002b72:	d914      	bls.n	8002b9e <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f003 0304 	and.w	r3, r3, #4
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d00d      	beq.n	8002b9e <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b86:	f023 0312 	bic.w	r3, r3, #18
 8002b8a:	f043 0210 	orr.w	r2, r3, #16
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e013      	b.n	8002bc6 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	f003 0304 	and.w	r3, r3, #4
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d1dc      	bne.n	8002b66 <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb0:	f023 0303 	bic.w	r3, r3, #3
 8002bb4:	f043 0201 	orr.w	r2, r3, #1
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002bc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	371c      	adds	r7, #28
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd90      	pop	{r4, r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	20000000 	.word	0x20000000

08002bd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b085      	sub	sp, #20
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f003 0307 	and.w	r3, r3, #7
 8002be2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002be4:	4b0c      	ldr	r3, [pc, #48]	; (8002c18 <__NVIC_SetPriorityGrouping+0x44>)
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bea:	68ba      	ldr	r2, [r7, #8]
 8002bec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bfc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c06:	4a04      	ldr	r2, [pc, #16]	; (8002c18 <__NVIC_SetPriorityGrouping+0x44>)
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	60d3      	str	r3, [r2, #12]
}
 8002c0c:	bf00      	nop
 8002c0e:	3714      	adds	r7, #20
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bc80      	pop	{r7}
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	e000ed00 	.word	0xe000ed00

08002c1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c20:	4b04      	ldr	r3, [pc, #16]	; (8002c34 <__NVIC_GetPriorityGrouping+0x18>)
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	0a1b      	lsrs	r3, r3, #8
 8002c26:	f003 0307 	and.w	r3, r3, #7
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bc80      	pop	{r7}
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	e000ed00 	.word	0xe000ed00

08002c38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	4603      	mov	r3, r0
 8002c40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	db0b      	blt.n	8002c62 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c4a:	79fb      	ldrb	r3, [r7, #7]
 8002c4c:	f003 021f 	and.w	r2, r3, #31
 8002c50:	4906      	ldr	r1, [pc, #24]	; (8002c6c <__NVIC_EnableIRQ+0x34>)
 8002c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c56:	095b      	lsrs	r3, r3, #5
 8002c58:	2001      	movs	r0, #1
 8002c5a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c62:	bf00      	nop
 8002c64:	370c      	adds	r7, #12
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bc80      	pop	{r7}
 8002c6a:	4770      	bx	lr
 8002c6c:	e000e100 	.word	0xe000e100

08002c70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	4603      	mov	r3, r0
 8002c78:	6039      	str	r1, [r7, #0]
 8002c7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	db0a      	blt.n	8002c9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	b2da      	uxtb	r2, r3
 8002c88:	490c      	ldr	r1, [pc, #48]	; (8002cbc <__NVIC_SetPriority+0x4c>)
 8002c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8e:	0112      	lsls	r2, r2, #4
 8002c90:	b2d2      	uxtb	r2, r2
 8002c92:	440b      	add	r3, r1
 8002c94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c98:	e00a      	b.n	8002cb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	b2da      	uxtb	r2, r3
 8002c9e:	4908      	ldr	r1, [pc, #32]	; (8002cc0 <__NVIC_SetPriority+0x50>)
 8002ca0:	79fb      	ldrb	r3, [r7, #7]
 8002ca2:	f003 030f 	and.w	r3, r3, #15
 8002ca6:	3b04      	subs	r3, #4
 8002ca8:	0112      	lsls	r2, r2, #4
 8002caa:	b2d2      	uxtb	r2, r2
 8002cac:	440b      	add	r3, r1
 8002cae:	761a      	strb	r2, [r3, #24]
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bc80      	pop	{r7}
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	e000e100 	.word	0xe000e100
 8002cc0:	e000ed00 	.word	0xe000ed00

08002cc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b089      	sub	sp, #36	; 0x24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f003 0307 	and.w	r3, r3, #7
 8002cd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	f1c3 0307 	rsb	r3, r3, #7
 8002cde:	2b04      	cmp	r3, #4
 8002ce0:	bf28      	it	cs
 8002ce2:	2304      	movcs	r3, #4
 8002ce4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	3304      	adds	r3, #4
 8002cea:	2b06      	cmp	r3, #6
 8002cec:	d902      	bls.n	8002cf4 <NVIC_EncodePriority+0x30>
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	3b03      	subs	r3, #3
 8002cf2:	e000      	b.n	8002cf6 <NVIC_EncodePriority+0x32>
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002d02:	43da      	mvns	r2, r3
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	401a      	ands	r2, r3
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	fa01 f303 	lsl.w	r3, r1, r3
 8002d16:	43d9      	mvns	r1, r3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d1c:	4313      	orrs	r3, r2
         );
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3724      	adds	r7, #36	; 0x24
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr

08002d28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	3b01      	subs	r3, #1
 8002d34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d38:	d301      	bcc.n	8002d3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e00f      	b.n	8002d5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d3e:	4a0a      	ldr	r2, [pc, #40]	; (8002d68 <SysTick_Config+0x40>)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	3b01      	subs	r3, #1
 8002d44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d46:	210f      	movs	r1, #15
 8002d48:	f04f 30ff 	mov.w	r0, #4294967295
 8002d4c:	f7ff ff90 	bl	8002c70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d50:	4b05      	ldr	r3, [pc, #20]	; (8002d68 <SysTick_Config+0x40>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d56:	4b04      	ldr	r3, [pc, #16]	; (8002d68 <SysTick_Config+0x40>)
 8002d58:	2207      	movs	r2, #7
 8002d5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3708      	adds	r7, #8
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	e000e010 	.word	0xe000e010

08002d6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f7ff ff2d 	bl	8002bd4 <__NVIC_SetPriorityGrouping>
}
 8002d7a:	bf00      	nop
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}

08002d82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d82:	b580      	push	{r7, lr}
 8002d84:	b086      	sub	sp, #24
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	4603      	mov	r3, r0
 8002d8a:	60b9      	str	r1, [r7, #8]
 8002d8c:	607a      	str	r2, [r7, #4]
 8002d8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d90:	2300      	movs	r3, #0
 8002d92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d94:	f7ff ff42 	bl	8002c1c <__NVIC_GetPriorityGrouping>
 8002d98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	68b9      	ldr	r1, [r7, #8]
 8002d9e:	6978      	ldr	r0, [r7, #20]
 8002da0:	f7ff ff90 	bl	8002cc4 <NVIC_EncodePriority>
 8002da4:	4602      	mov	r2, r0
 8002da6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002daa:	4611      	mov	r1, r2
 8002dac:	4618      	mov	r0, r3
 8002dae:	f7ff ff5f 	bl	8002c70 <__NVIC_SetPriority>
}
 8002db2:	bf00      	nop
 8002db4:	3718      	adds	r7, #24
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}

08002dba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b082      	sub	sp, #8
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f7ff ff35 	bl	8002c38 <__NVIC_EnableIRQ>
}
 8002dce:	bf00      	nop
 8002dd0:	3708      	adds	r7, #8
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dd6:	b580      	push	{r7, lr}
 8002dd8:	b082      	sub	sp, #8
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f7ff ffa2 	bl	8002d28 <SysTick_Config>
 8002de4:	4603      	mov	r3, r0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3708      	adds	r7, #8
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
	...

08002df0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d101      	bne.n	8002e06 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e043      	b.n	8002e8e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	4b22      	ldr	r3, [pc, #136]	; (8002e98 <HAL_DMA_Init+0xa8>)
 8002e0e:	4413      	add	r3, r2
 8002e10:	4a22      	ldr	r2, [pc, #136]	; (8002e9c <HAL_DMA_Init+0xac>)
 8002e12:	fba2 2303 	umull	r2, r3, r2, r3
 8002e16:	091b      	lsrs	r3, r3, #4
 8002e18:	009a      	lsls	r2, r3, #2
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a1f      	ldr	r2, [pc, #124]	; (8002ea0 <HAL_DMA_Init+0xb0>)
 8002e22:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2202      	movs	r2, #2
 8002e28:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002e3a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002e3e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002e48:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e54:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	695b      	ldr	r3, [r3, #20]
 8002e5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e60:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	69db      	ldr	r3, [r3, #28]
 8002e66:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002e68:	68fa      	ldr	r2, [r7, #12]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	68fa      	ldr	r2, [r7, #12]
 8002e74:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3714      	adds	r7, #20
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bc80      	pop	{r7}
 8002e96:	4770      	bx	lr
 8002e98:	bffdfff8 	.word	0xbffdfff8
 8002e9c:	cccccccd 	.word	0xcccccccd
 8002ea0:	40020000 	.word	0x40020000

08002ea4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b086      	sub	sp, #24
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	60f8      	str	r0, [r7, #12]
 8002eac:	60b9      	str	r1, [r7, #8]
 8002eae:	607a      	str	r2, [r7, #4]
 8002eb0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d101      	bne.n	8002ec4 <HAL_DMA_Start_IT+0x20>
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	e04a      	b.n	8002f5a <HAL_DMA_Start_IT+0xb6>
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d13a      	bne.n	8002f4c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2202      	movs	r2, #2
 8002eda:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f022 0201 	bic.w	r2, r2, #1
 8002ef2:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	68b9      	ldr	r1, [r7, #8]
 8002efa:	68f8      	ldr	r0, [r7, #12]
 8002efc:	f000 f9e8 	bl	80032d0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d008      	beq.n	8002f1a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f042 020e 	orr.w	r2, r2, #14
 8002f16:	601a      	str	r2, [r3, #0]
 8002f18:	e00f      	b.n	8002f3a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f022 0204 	bic.w	r2, r2, #4
 8002f28:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f042 020a 	orr.w	r2, r2, #10
 8002f38:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f042 0201 	orr.w	r2, r2, #1
 8002f48:	601a      	str	r2, [r3, #0]
 8002f4a:	e005      	b.n	8002f58 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002f54:	2302      	movs	r3, #2
 8002f56:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002f58:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3718      	adds	r7, #24
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}

08002f62 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f62:	b480      	push	{r7}
 8002f64:	b085      	sub	sp, #20
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d008      	beq.n	8002f8a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2204      	movs	r2, #4
 8002f7c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e020      	b.n	8002fcc <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f022 020e 	bic.w	r2, r2, #14
 8002f98:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f022 0201 	bic.w	r2, r2, #1
 8002fa8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fb2:	2101      	movs	r1, #1
 8002fb4:	fa01 f202 	lsl.w	r2, r1, r2
 8002fb8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3714      	adds	r7, #20
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bc80      	pop	{r7}
 8002fd4:	4770      	bx	lr
	...

08002fd8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d005      	beq.n	8002ffa <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2204      	movs	r2, #4
 8002ff2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	73fb      	strb	r3, [r7, #15]
 8002ff8:	e051      	b.n	800309e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f022 020e 	bic.w	r2, r2, #14
 8003008:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f022 0201 	bic.w	r2, r2, #1
 8003018:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a22      	ldr	r2, [pc, #136]	; (80030a8 <HAL_DMA_Abort_IT+0xd0>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d029      	beq.n	8003078 <HAL_DMA_Abort_IT+0xa0>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a20      	ldr	r2, [pc, #128]	; (80030ac <HAL_DMA_Abort_IT+0xd4>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d022      	beq.n	8003074 <HAL_DMA_Abort_IT+0x9c>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a1f      	ldr	r2, [pc, #124]	; (80030b0 <HAL_DMA_Abort_IT+0xd8>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d01a      	beq.n	800306e <HAL_DMA_Abort_IT+0x96>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a1d      	ldr	r2, [pc, #116]	; (80030b4 <HAL_DMA_Abort_IT+0xdc>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d012      	beq.n	8003068 <HAL_DMA_Abort_IT+0x90>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a1c      	ldr	r2, [pc, #112]	; (80030b8 <HAL_DMA_Abort_IT+0xe0>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d00a      	beq.n	8003062 <HAL_DMA_Abort_IT+0x8a>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a1a      	ldr	r2, [pc, #104]	; (80030bc <HAL_DMA_Abort_IT+0xe4>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d102      	bne.n	800305c <HAL_DMA_Abort_IT+0x84>
 8003056:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800305a:	e00e      	b.n	800307a <HAL_DMA_Abort_IT+0xa2>
 800305c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003060:	e00b      	b.n	800307a <HAL_DMA_Abort_IT+0xa2>
 8003062:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003066:	e008      	b.n	800307a <HAL_DMA_Abort_IT+0xa2>
 8003068:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800306c:	e005      	b.n	800307a <HAL_DMA_Abort_IT+0xa2>
 800306e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003072:	e002      	b.n	800307a <HAL_DMA_Abort_IT+0xa2>
 8003074:	2310      	movs	r3, #16
 8003076:	e000      	b.n	800307a <HAL_DMA_Abort_IT+0xa2>
 8003078:	2301      	movs	r3, #1
 800307a:	4a11      	ldr	r2, [pc, #68]	; (80030c0 <HAL_DMA_Abort_IT+0xe8>)
 800307c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2201      	movs	r2, #1
 8003082:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003092:	2b00      	cmp	r3, #0
 8003094:	d003      	beq.n	800309e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	4798      	blx	r3
    } 
  }
  return status;
 800309e:	7bfb      	ldrb	r3, [r7, #15]
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3710      	adds	r7, #16
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	40020008 	.word	0x40020008
 80030ac:	4002001c 	.word	0x4002001c
 80030b0:	40020030 	.word	0x40020030
 80030b4:	40020044 	.word	0x40020044
 80030b8:	40020058 	.word	0x40020058
 80030bc:	4002006c 	.word	0x4002006c
 80030c0:	40020000 	.word	0x40020000

080030c4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b084      	sub	sp, #16
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e0:	2204      	movs	r2, #4
 80030e2:	409a      	lsls	r2, r3
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	4013      	ands	r3, r2
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d04f      	beq.n	800318c <HAL_DMA_IRQHandler+0xc8>
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	f003 0304 	and.w	r3, r3, #4
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d04a      	beq.n	800318c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0320 	and.w	r3, r3, #32
 8003100:	2b00      	cmp	r3, #0
 8003102:	d107      	bne.n	8003114 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f022 0204 	bic.w	r2, r2, #4
 8003112:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a66      	ldr	r2, [pc, #408]	; (80032b4 <HAL_DMA_IRQHandler+0x1f0>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d029      	beq.n	8003172 <HAL_DMA_IRQHandler+0xae>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a65      	ldr	r2, [pc, #404]	; (80032b8 <HAL_DMA_IRQHandler+0x1f4>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d022      	beq.n	800316e <HAL_DMA_IRQHandler+0xaa>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a63      	ldr	r2, [pc, #396]	; (80032bc <HAL_DMA_IRQHandler+0x1f8>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d01a      	beq.n	8003168 <HAL_DMA_IRQHandler+0xa4>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a62      	ldr	r2, [pc, #392]	; (80032c0 <HAL_DMA_IRQHandler+0x1fc>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d012      	beq.n	8003162 <HAL_DMA_IRQHandler+0x9e>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a60      	ldr	r2, [pc, #384]	; (80032c4 <HAL_DMA_IRQHandler+0x200>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d00a      	beq.n	800315c <HAL_DMA_IRQHandler+0x98>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a5f      	ldr	r2, [pc, #380]	; (80032c8 <HAL_DMA_IRQHandler+0x204>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d102      	bne.n	8003156 <HAL_DMA_IRQHandler+0x92>
 8003150:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003154:	e00e      	b.n	8003174 <HAL_DMA_IRQHandler+0xb0>
 8003156:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800315a:	e00b      	b.n	8003174 <HAL_DMA_IRQHandler+0xb0>
 800315c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003160:	e008      	b.n	8003174 <HAL_DMA_IRQHandler+0xb0>
 8003162:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003166:	e005      	b.n	8003174 <HAL_DMA_IRQHandler+0xb0>
 8003168:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800316c:	e002      	b.n	8003174 <HAL_DMA_IRQHandler+0xb0>
 800316e:	2340      	movs	r3, #64	; 0x40
 8003170:	e000      	b.n	8003174 <HAL_DMA_IRQHandler+0xb0>
 8003172:	2304      	movs	r3, #4
 8003174:	4a55      	ldr	r2, [pc, #340]	; (80032cc <HAL_DMA_IRQHandler+0x208>)
 8003176:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800317c:	2b00      	cmp	r3, #0
 800317e:	f000 8094 	beq.w	80032aa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800318a:	e08e      	b.n	80032aa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003190:	2202      	movs	r2, #2
 8003192:	409a      	lsls	r2, r3
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	4013      	ands	r3, r2
 8003198:	2b00      	cmp	r3, #0
 800319a:	d056      	beq.n	800324a <HAL_DMA_IRQHandler+0x186>
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	f003 0302 	and.w	r3, r3, #2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d051      	beq.n	800324a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0320 	and.w	r3, r3, #32
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d10b      	bne.n	80031cc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f022 020a 	bic.w	r2, r2, #10
 80031c2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a38      	ldr	r2, [pc, #224]	; (80032b4 <HAL_DMA_IRQHandler+0x1f0>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d029      	beq.n	800322a <HAL_DMA_IRQHandler+0x166>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a37      	ldr	r2, [pc, #220]	; (80032b8 <HAL_DMA_IRQHandler+0x1f4>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d022      	beq.n	8003226 <HAL_DMA_IRQHandler+0x162>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a35      	ldr	r2, [pc, #212]	; (80032bc <HAL_DMA_IRQHandler+0x1f8>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d01a      	beq.n	8003220 <HAL_DMA_IRQHandler+0x15c>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a34      	ldr	r2, [pc, #208]	; (80032c0 <HAL_DMA_IRQHandler+0x1fc>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d012      	beq.n	800321a <HAL_DMA_IRQHandler+0x156>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a32      	ldr	r2, [pc, #200]	; (80032c4 <HAL_DMA_IRQHandler+0x200>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d00a      	beq.n	8003214 <HAL_DMA_IRQHandler+0x150>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a31      	ldr	r2, [pc, #196]	; (80032c8 <HAL_DMA_IRQHandler+0x204>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d102      	bne.n	800320e <HAL_DMA_IRQHandler+0x14a>
 8003208:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800320c:	e00e      	b.n	800322c <HAL_DMA_IRQHandler+0x168>
 800320e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003212:	e00b      	b.n	800322c <HAL_DMA_IRQHandler+0x168>
 8003214:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003218:	e008      	b.n	800322c <HAL_DMA_IRQHandler+0x168>
 800321a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800321e:	e005      	b.n	800322c <HAL_DMA_IRQHandler+0x168>
 8003220:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003224:	e002      	b.n	800322c <HAL_DMA_IRQHandler+0x168>
 8003226:	2320      	movs	r3, #32
 8003228:	e000      	b.n	800322c <HAL_DMA_IRQHandler+0x168>
 800322a:	2302      	movs	r3, #2
 800322c:	4a27      	ldr	r2, [pc, #156]	; (80032cc <HAL_DMA_IRQHandler+0x208>)
 800322e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800323c:	2b00      	cmp	r3, #0
 800323e:	d034      	beq.n	80032aa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003248:	e02f      	b.n	80032aa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324e:	2208      	movs	r2, #8
 8003250:	409a      	lsls	r2, r3
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	4013      	ands	r3, r2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d028      	beq.n	80032ac <HAL_DMA_IRQHandler+0x1e8>
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	f003 0308 	and.w	r3, r3, #8
 8003260:	2b00      	cmp	r3, #0
 8003262:	d023      	beq.n	80032ac <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f022 020e 	bic.w	r2, r2, #14
 8003272:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800327c:	2101      	movs	r1, #1
 800327e:	fa01 f202 	lsl.w	r2, r1, r2
 8003282:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2201      	movs	r2, #1
 800328e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d004      	beq.n	80032ac <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	4798      	blx	r3
    }
  }
  return;
 80032aa:	bf00      	nop
 80032ac:	bf00      	nop
}
 80032ae:	3710      	adds	r7, #16
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	40020008 	.word	0x40020008
 80032b8:	4002001c 	.word	0x4002001c
 80032bc:	40020030 	.word	0x40020030
 80032c0:	40020044 	.word	0x40020044
 80032c4:	40020058 	.word	0x40020058
 80032c8:	4002006c 	.word	0x4002006c
 80032cc:	40020000 	.word	0x40020000

080032d0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b085      	sub	sp, #20
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
 80032dc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032e6:	2101      	movs	r1, #1
 80032e8:	fa01 f202 	lsl.w	r2, r1, r2
 80032ec:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	683a      	ldr	r2, [r7, #0]
 80032f4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	2b10      	cmp	r3, #16
 80032fc:	d108      	bne.n	8003310 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68ba      	ldr	r2, [r7, #8]
 800330c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800330e:	e007      	b.n	8003320 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	68ba      	ldr	r2, [r7, #8]
 8003316:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	60da      	str	r2, [r3, #12]
}
 8003320:	bf00      	nop
 8003322:	3714      	adds	r7, #20
 8003324:	46bd      	mov	sp, r7
 8003326:	bc80      	pop	{r7}
 8003328:	4770      	bx	lr
	...

0800332c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800332c:	b480      	push	{r7}
 800332e:	b08b      	sub	sp, #44	; 0x2c
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003336:	2300      	movs	r3, #0
 8003338:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800333a:	2300      	movs	r3, #0
 800333c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800333e:	e169      	b.n	8003614 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003340:	2201      	movs	r2, #1
 8003342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003344:	fa02 f303 	lsl.w	r3, r2, r3
 8003348:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	69fa      	ldr	r2, [r7, #28]
 8003350:	4013      	ands	r3, r2
 8003352:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	429a      	cmp	r2, r3
 800335a:	f040 8158 	bne.w	800360e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	4a9a      	ldr	r2, [pc, #616]	; (80035cc <HAL_GPIO_Init+0x2a0>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d05e      	beq.n	8003426 <HAL_GPIO_Init+0xfa>
 8003368:	4a98      	ldr	r2, [pc, #608]	; (80035cc <HAL_GPIO_Init+0x2a0>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d875      	bhi.n	800345a <HAL_GPIO_Init+0x12e>
 800336e:	4a98      	ldr	r2, [pc, #608]	; (80035d0 <HAL_GPIO_Init+0x2a4>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d058      	beq.n	8003426 <HAL_GPIO_Init+0xfa>
 8003374:	4a96      	ldr	r2, [pc, #600]	; (80035d0 <HAL_GPIO_Init+0x2a4>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d86f      	bhi.n	800345a <HAL_GPIO_Init+0x12e>
 800337a:	4a96      	ldr	r2, [pc, #600]	; (80035d4 <HAL_GPIO_Init+0x2a8>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d052      	beq.n	8003426 <HAL_GPIO_Init+0xfa>
 8003380:	4a94      	ldr	r2, [pc, #592]	; (80035d4 <HAL_GPIO_Init+0x2a8>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d869      	bhi.n	800345a <HAL_GPIO_Init+0x12e>
 8003386:	4a94      	ldr	r2, [pc, #592]	; (80035d8 <HAL_GPIO_Init+0x2ac>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d04c      	beq.n	8003426 <HAL_GPIO_Init+0xfa>
 800338c:	4a92      	ldr	r2, [pc, #584]	; (80035d8 <HAL_GPIO_Init+0x2ac>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d863      	bhi.n	800345a <HAL_GPIO_Init+0x12e>
 8003392:	4a92      	ldr	r2, [pc, #584]	; (80035dc <HAL_GPIO_Init+0x2b0>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d046      	beq.n	8003426 <HAL_GPIO_Init+0xfa>
 8003398:	4a90      	ldr	r2, [pc, #576]	; (80035dc <HAL_GPIO_Init+0x2b0>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d85d      	bhi.n	800345a <HAL_GPIO_Init+0x12e>
 800339e:	2b12      	cmp	r3, #18
 80033a0:	d82a      	bhi.n	80033f8 <HAL_GPIO_Init+0xcc>
 80033a2:	2b12      	cmp	r3, #18
 80033a4:	d859      	bhi.n	800345a <HAL_GPIO_Init+0x12e>
 80033a6:	a201      	add	r2, pc, #4	; (adr r2, 80033ac <HAL_GPIO_Init+0x80>)
 80033a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ac:	08003427 	.word	0x08003427
 80033b0:	08003401 	.word	0x08003401
 80033b4:	08003413 	.word	0x08003413
 80033b8:	08003455 	.word	0x08003455
 80033bc:	0800345b 	.word	0x0800345b
 80033c0:	0800345b 	.word	0x0800345b
 80033c4:	0800345b 	.word	0x0800345b
 80033c8:	0800345b 	.word	0x0800345b
 80033cc:	0800345b 	.word	0x0800345b
 80033d0:	0800345b 	.word	0x0800345b
 80033d4:	0800345b 	.word	0x0800345b
 80033d8:	0800345b 	.word	0x0800345b
 80033dc:	0800345b 	.word	0x0800345b
 80033e0:	0800345b 	.word	0x0800345b
 80033e4:	0800345b 	.word	0x0800345b
 80033e8:	0800345b 	.word	0x0800345b
 80033ec:	0800345b 	.word	0x0800345b
 80033f0:	08003409 	.word	0x08003409
 80033f4:	0800341d 	.word	0x0800341d
 80033f8:	4a79      	ldr	r2, [pc, #484]	; (80035e0 <HAL_GPIO_Init+0x2b4>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d013      	beq.n	8003426 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80033fe:	e02c      	b.n	800345a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	623b      	str	r3, [r7, #32]
          break;
 8003406:	e029      	b.n	800345c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	3304      	adds	r3, #4
 800340e:	623b      	str	r3, [r7, #32]
          break;
 8003410:	e024      	b.n	800345c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	68db      	ldr	r3, [r3, #12]
 8003416:	3308      	adds	r3, #8
 8003418:	623b      	str	r3, [r7, #32]
          break;
 800341a:	e01f      	b.n	800345c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	330c      	adds	r3, #12
 8003422:	623b      	str	r3, [r7, #32]
          break;
 8003424:	e01a      	b.n	800345c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d102      	bne.n	8003434 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800342e:	2304      	movs	r3, #4
 8003430:	623b      	str	r3, [r7, #32]
          break;
 8003432:	e013      	b.n	800345c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	2b01      	cmp	r3, #1
 800343a:	d105      	bne.n	8003448 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800343c:	2308      	movs	r3, #8
 800343e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	69fa      	ldr	r2, [r7, #28]
 8003444:	611a      	str	r2, [r3, #16]
          break;
 8003446:	e009      	b.n	800345c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003448:	2308      	movs	r3, #8
 800344a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	69fa      	ldr	r2, [r7, #28]
 8003450:	615a      	str	r2, [r3, #20]
          break;
 8003452:	e003      	b.n	800345c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003454:	2300      	movs	r3, #0
 8003456:	623b      	str	r3, [r7, #32]
          break;
 8003458:	e000      	b.n	800345c <HAL_GPIO_Init+0x130>
          break;
 800345a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	2bff      	cmp	r3, #255	; 0xff
 8003460:	d801      	bhi.n	8003466 <HAL_GPIO_Init+0x13a>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	e001      	b.n	800346a <HAL_GPIO_Init+0x13e>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	3304      	adds	r3, #4
 800346a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	2bff      	cmp	r3, #255	; 0xff
 8003470:	d802      	bhi.n	8003478 <HAL_GPIO_Init+0x14c>
 8003472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	e002      	b.n	800347e <HAL_GPIO_Init+0x152>
 8003478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347a:	3b08      	subs	r3, #8
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	210f      	movs	r1, #15
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	fa01 f303 	lsl.w	r3, r1, r3
 800348c:	43db      	mvns	r3, r3
 800348e:	401a      	ands	r2, r3
 8003490:	6a39      	ldr	r1, [r7, #32]
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	fa01 f303 	lsl.w	r3, r1, r3
 8003498:	431a      	orrs	r2, r3
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	f000 80b1 	beq.w	800360e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80034ac:	4b4d      	ldr	r3, [pc, #308]	; (80035e4 <HAL_GPIO_Init+0x2b8>)
 80034ae:	699b      	ldr	r3, [r3, #24]
 80034b0:	4a4c      	ldr	r2, [pc, #304]	; (80035e4 <HAL_GPIO_Init+0x2b8>)
 80034b2:	f043 0301 	orr.w	r3, r3, #1
 80034b6:	6193      	str	r3, [r2, #24]
 80034b8:	4b4a      	ldr	r3, [pc, #296]	; (80035e4 <HAL_GPIO_Init+0x2b8>)
 80034ba:	699b      	ldr	r3, [r3, #24]
 80034bc:	f003 0301 	and.w	r3, r3, #1
 80034c0:	60bb      	str	r3, [r7, #8]
 80034c2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80034c4:	4a48      	ldr	r2, [pc, #288]	; (80035e8 <HAL_GPIO_Init+0x2bc>)
 80034c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c8:	089b      	lsrs	r3, r3, #2
 80034ca:	3302      	adds	r3, #2
 80034cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034d0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80034d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d4:	f003 0303 	and.w	r3, r3, #3
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	220f      	movs	r2, #15
 80034dc:	fa02 f303 	lsl.w	r3, r2, r3
 80034e0:	43db      	mvns	r3, r3
 80034e2:	68fa      	ldr	r2, [r7, #12]
 80034e4:	4013      	ands	r3, r2
 80034e6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	4a40      	ldr	r2, [pc, #256]	; (80035ec <HAL_GPIO_Init+0x2c0>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d013      	beq.n	8003518 <HAL_GPIO_Init+0x1ec>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	4a3f      	ldr	r2, [pc, #252]	; (80035f0 <HAL_GPIO_Init+0x2c4>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d00d      	beq.n	8003514 <HAL_GPIO_Init+0x1e8>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	4a3e      	ldr	r2, [pc, #248]	; (80035f4 <HAL_GPIO_Init+0x2c8>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d007      	beq.n	8003510 <HAL_GPIO_Init+0x1e4>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4a3d      	ldr	r2, [pc, #244]	; (80035f8 <HAL_GPIO_Init+0x2cc>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d101      	bne.n	800350c <HAL_GPIO_Init+0x1e0>
 8003508:	2303      	movs	r3, #3
 800350a:	e006      	b.n	800351a <HAL_GPIO_Init+0x1ee>
 800350c:	2304      	movs	r3, #4
 800350e:	e004      	b.n	800351a <HAL_GPIO_Init+0x1ee>
 8003510:	2302      	movs	r3, #2
 8003512:	e002      	b.n	800351a <HAL_GPIO_Init+0x1ee>
 8003514:	2301      	movs	r3, #1
 8003516:	e000      	b.n	800351a <HAL_GPIO_Init+0x1ee>
 8003518:	2300      	movs	r3, #0
 800351a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800351c:	f002 0203 	and.w	r2, r2, #3
 8003520:	0092      	lsls	r2, r2, #2
 8003522:	4093      	lsls	r3, r2
 8003524:	68fa      	ldr	r2, [r7, #12]
 8003526:	4313      	orrs	r3, r2
 8003528:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800352a:	492f      	ldr	r1, [pc, #188]	; (80035e8 <HAL_GPIO_Init+0x2bc>)
 800352c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352e:	089b      	lsrs	r3, r3, #2
 8003530:	3302      	adds	r3, #2
 8003532:	68fa      	ldr	r2, [r7, #12]
 8003534:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d006      	beq.n	8003552 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003544:	4b2d      	ldr	r3, [pc, #180]	; (80035fc <HAL_GPIO_Init+0x2d0>)
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	492c      	ldr	r1, [pc, #176]	; (80035fc <HAL_GPIO_Init+0x2d0>)
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	4313      	orrs	r3, r2
 800354e:	600b      	str	r3, [r1, #0]
 8003550:	e006      	b.n	8003560 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003552:	4b2a      	ldr	r3, [pc, #168]	; (80035fc <HAL_GPIO_Init+0x2d0>)
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	43db      	mvns	r3, r3
 800355a:	4928      	ldr	r1, [pc, #160]	; (80035fc <HAL_GPIO_Init+0x2d0>)
 800355c:	4013      	ands	r3, r2
 800355e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003568:	2b00      	cmp	r3, #0
 800356a:	d006      	beq.n	800357a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800356c:	4b23      	ldr	r3, [pc, #140]	; (80035fc <HAL_GPIO_Init+0x2d0>)
 800356e:	685a      	ldr	r2, [r3, #4]
 8003570:	4922      	ldr	r1, [pc, #136]	; (80035fc <HAL_GPIO_Init+0x2d0>)
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	4313      	orrs	r3, r2
 8003576:	604b      	str	r3, [r1, #4]
 8003578:	e006      	b.n	8003588 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800357a:	4b20      	ldr	r3, [pc, #128]	; (80035fc <HAL_GPIO_Init+0x2d0>)
 800357c:	685a      	ldr	r2, [r3, #4]
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	43db      	mvns	r3, r3
 8003582:	491e      	ldr	r1, [pc, #120]	; (80035fc <HAL_GPIO_Init+0x2d0>)
 8003584:	4013      	ands	r3, r2
 8003586:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d006      	beq.n	80035a2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003594:	4b19      	ldr	r3, [pc, #100]	; (80035fc <HAL_GPIO_Init+0x2d0>)
 8003596:	689a      	ldr	r2, [r3, #8]
 8003598:	4918      	ldr	r1, [pc, #96]	; (80035fc <HAL_GPIO_Init+0x2d0>)
 800359a:	69bb      	ldr	r3, [r7, #24]
 800359c:	4313      	orrs	r3, r2
 800359e:	608b      	str	r3, [r1, #8]
 80035a0:	e006      	b.n	80035b0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80035a2:	4b16      	ldr	r3, [pc, #88]	; (80035fc <HAL_GPIO_Init+0x2d0>)
 80035a4:	689a      	ldr	r2, [r3, #8]
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	43db      	mvns	r3, r3
 80035aa:	4914      	ldr	r1, [pc, #80]	; (80035fc <HAL_GPIO_Init+0x2d0>)
 80035ac:	4013      	ands	r3, r2
 80035ae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d021      	beq.n	8003600 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80035bc:	4b0f      	ldr	r3, [pc, #60]	; (80035fc <HAL_GPIO_Init+0x2d0>)
 80035be:	68da      	ldr	r2, [r3, #12]
 80035c0:	490e      	ldr	r1, [pc, #56]	; (80035fc <HAL_GPIO_Init+0x2d0>)
 80035c2:	69bb      	ldr	r3, [r7, #24]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	60cb      	str	r3, [r1, #12]
 80035c8:	e021      	b.n	800360e <HAL_GPIO_Init+0x2e2>
 80035ca:	bf00      	nop
 80035cc:	10320000 	.word	0x10320000
 80035d0:	10310000 	.word	0x10310000
 80035d4:	10220000 	.word	0x10220000
 80035d8:	10210000 	.word	0x10210000
 80035dc:	10120000 	.word	0x10120000
 80035e0:	10110000 	.word	0x10110000
 80035e4:	40021000 	.word	0x40021000
 80035e8:	40010000 	.word	0x40010000
 80035ec:	40010800 	.word	0x40010800
 80035f0:	40010c00 	.word	0x40010c00
 80035f4:	40011000 	.word	0x40011000
 80035f8:	40011400 	.word	0x40011400
 80035fc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003600:	4b0b      	ldr	r3, [pc, #44]	; (8003630 <HAL_GPIO_Init+0x304>)
 8003602:	68da      	ldr	r2, [r3, #12]
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	43db      	mvns	r3, r3
 8003608:	4909      	ldr	r1, [pc, #36]	; (8003630 <HAL_GPIO_Init+0x304>)
 800360a:	4013      	ands	r3, r2
 800360c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800360e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003610:	3301      	adds	r3, #1
 8003612:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800361a:	fa22 f303 	lsr.w	r3, r2, r3
 800361e:	2b00      	cmp	r3, #0
 8003620:	f47f ae8e 	bne.w	8003340 <HAL_GPIO_Init+0x14>
  }
}
 8003624:	bf00      	nop
 8003626:	bf00      	nop
 8003628:	372c      	adds	r7, #44	; 0x2c
 800362a:	46bd      	mov	sp, r7
 800362c:	bc80      	pop	{r7}
 800362e:	4770      	bx	lr
 8003630:	40010400 	.word	0x40010400

08003634 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003634:	b480      	push	{r7}
 8003636:	b085      	sub	sp, #20
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	460b      	mov	r3, r1
 800363e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	689a      	ldr	r2, [r3, #8]
 8003644:	887b      	ldrh	r3, [r7, #2]
 8003646:	4013      	ands	r3, r2
 8003648:	2b00      	cmp	r3, #0
 800364a:	d002      	beq.n	8003652 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800364c:	2301      	movs	r3, #1
 800364e:	73fb      	strb	r3, [r7, #15]
 8003650:	e001      	b.n	8003656 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003652:	2300      	movs	r3, #0
 8003654:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003656:	7bfb      	ldrb	r3, [r7, #15]
}
 8003658:	4618      	mov	r0, r3
 800365a:	3714      	adds	r7, #20
 800365c:	46bd      	mov	sp, r7
 800365e:	bc80      	pop	{r7}
 8003660:	4770      	bx	lr

08003662 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003662:	b480      	push	{r7}
 8003664:	b083      	sub	sp, #12
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
 800366a:	460b      	mov	r3, r1
 800366c:	807b      	strh	r3, [r7, #2]
 800366e:	4613      	mov	r3, r2
 8003670:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003672:	787b      	ldrb	r3, [r7, #1]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d003      	beq.n	8003680 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003678:	887a      	ldrh	r2, [r7, #2]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800367e:	e003      	b.n	8003688 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003680:	887b      	ldrh	r3, [r7, #2]
 8003682:	041a      	lsls	r2, r3, #16
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	611a      	str	r2, [r3, #16]
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	bc80      	pop	{r7}
 8003690:	4770      	bx	lr

08003692 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003692:	b480      	push	{r7}
 8003694:	b085      	sub	sp, #20
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
 800369a:	460b      	mov	r3, r1
 800369c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80036a4:	887a      	ldrh	r2, [r7, #2]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	4013      	ands	r3, r2
 80036aa:	041a      	lsls	r2, r3, #16
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	43d9      	mvns	r1, r3
 80036b0:	887b      	ldrh	r3, [r7, #2]
 80036b2:	400b      	ands	r3, r1
 80036b4:	431a      	orrs	r2, r3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	611a      	str	r2, [r3, #16]
}
 80036ba:	bf00      	nop
 80036bc:	3714      	adds	r7, #20
 80036be:	46bd      	mov	sp, r7
 80036c0:	bc80      	pop	{r7}
 80036c2:	4770      	bx	lr

080036c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b086      	sub	sp, #24
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d101      	bne.n	80036d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e26c      	b.n	8003bb0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0301 	and.w	r3, r3, #1
 80036de:	2b00      	cmp	r3, #0
 80036e0:	f000 8087 	beq.w	80037f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036e4:	4b92      	ldr	r3, [pc, #584]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f003 030c 	and.w	r3, r3, #12
 80036ec:	2b04      	cmp	r3, #4
 80036ee:	d00c      	beq.n	800370a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036f0:	4b8f      	ldr	r3, [pc, #572]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f003 030c 	and.w	r3, r3, #12
 80036f8:	2b08      	cmp	r3, #8
 80036fa:	d112      	bne.n	8003722 <HAL_RCC_OscConfig+0x5e>
 80036fc:	4b8c      	ldr	r3, [pc, #560]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003704:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003708:	d10b      	bne.n	8003722 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800370a:	4b89      	ldr	r3, [pc, #548]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d06c      	beq.n	80037f0 <HAL_RCC_OscConfig+0x12c>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d168      	bne.n	80037f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e246      	b.n	8003bb0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800372a:	d106      	bne.n	800373a <HAL_RCC_OscConfig+0x76>
 800372c:	4b80      	ldr	r3, [pc, #512]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a7f      	ldr	r2, [pc, #508]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 8003732:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003736:	6013      	str	r3, [r2, #0]
 8003738:	e02e      	b.n	8003798 <HAL_RCC_OscConfig+0xd4>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d10c      	bne.n	800375c <HAL_RCC_OscConfig+0x98>
 8003742:	4b7b      	ldr	r3, [pc, #492]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a7a      	ldr	r2, [pc, #488]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 8003748:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800374c:	6013      	str	r3, [r2, #0]
 800374e:	4b78      	ldr	r3, [pc, #480]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a77      	ldr	r2, [pc, #476]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 8003754:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003758:	6013      	str	r3, [r2, #0]
 800375a:	e01d      	b.n	8003798 <HAL_RCC_OscConfig+0xd4>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003764:	d10c      	bne.n	8003780 <HAL_RCC_OscConfig+0xbc>
 8003766:	4b72      	ldr	r3, [pc, #456]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a71      	ldr	r2, [pc, #452]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 800376c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003770:	6013      	str	r3, [r2, #0]
 8003772:	4b6f      	ldr	r3, [pc, #444]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a6e      	ldr	r2, [pc, #440]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 8003778:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800377c:	6013      	str	r3, [r2, #0]
 800377e:	e00b      	b.n	8003798 <HAL_RCC_OscConfig+0xd4>
 8003780:	4b6b      	ldr	r3, [pc, #428]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a6a      	ldr	r2, [pc, #424]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 8003786:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800378a:	6013      	str	r3, [r2, #0]
 800378c:	4b68      	ldr	r3, [pc, #416]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a67      	ldr	r2, [pc, #412]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 8003792:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003796:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d013      	beq.n	80037c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037a0:	f7fe fd72 	bl	8002288 <HAL_GetTick>
 80037a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037a6:	e008      	b.n	80037ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037a8:	f7fe fd6e 	bl	8002288 <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	2b64      	cmp	r3, #100	; 0x64
 80037b4:	d901      	bls.n	80037ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e1fa      	b.n	8003bb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037ba:	4b5d      	ldr	r3, [pc, #372]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d0f0      	beq.n	80037a8 <HAL_RCC_OscConfig+0xe4>
 80037c6:	e014      	b.n	80037f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c8:	f7fe fd5e 	bl	8002288 <HAL_GetTick>
 80037cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ce:	e008      	b.n	80037e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037d0:	f7fe fd5a 	bl	8002288 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	2b64      	cmp	r3, #100	; 0x64
 80037dc:	d901      	bls.n	80037e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e1e6      	b.n	8003bb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037e2:	4b53      	ldr	r3, [pc, #332]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d1f0      	bne.n	80037d0 <HAL_RCC_OscConfig+0x10c>
 80037ee:	e000      	b.n	80037f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0302 	and.w	r3, r3, #2
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d063      	beq.n	80038c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037fe:	4b4c      	ldr	r3, [pc, #304]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f003 030c 	and.w	r3, r3, #12
 8003806:	2b00      	cmp	r3, #0
 8003808:	d00b      	beq.n	8003822 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800380a:	4b49      	ldr	r3, [pc, #292]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f003 030c 	and.w	r3, r3, #12
 8003812:	2b08      	cmp	r3, #8
 8003814:	d11c      	bne.n	8003850 <HAL_RCC_OscConfig+0x18c>
 8003816:	4b46      	ldr	r3, [pc, #280]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d116      	bne.n	8003850 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003822:	4b43      	ldr	r3, [pc, #268]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0302 	and.w	r3, r3, #2
 800382a:	2b00      	cmp	r3, #0
 800382c:	d005      	beq.n	800383a <HAL_RCC_OscConfig+0x176>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	2b01      	cmp	r3, #1
 8003834:	d001      	beq.n	800383a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e1ba      	b.n	8003bb0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800383a:	4b3d      	ldr	r3, [pc, #244]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	695b      	ldr	r3, [r3, #20]
 8003846:	00db      	lsls	r3, r3, #3
 8003848:	4939      	ldr	r1, [pc, #228]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 800384a:	4313      	orrs	r3, r2
 800384c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800384e:	e03a      	b.n	80038c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	691b      	ldr	r3, [r3, #16]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d020      	beq.n	800389a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003858:	4b36      	ldr	r3, [pc, #216]	; (8003934 <HAL_RCC_OscConfig+0x270>)
 800385a:	2201      	movs	r2, #1
 800385c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800385e:	f7fe fd13 	bl	8002288 <HAL_GetTick>
 8003862:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003864:	e008      	b.n	8003878 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003866:	f7fe fd0f 	bl	8002288 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	2b02      	cmp	r3, #2
 8003872:	d901      	bls.n	8003878 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e19b      	b.n	8003bb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003878:	4b2d      	ldr	r3, [pc, #180]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d0f0      	beq.n	8003866 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003884:	4b2a      	ldr	r3, [pc, #168]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	695b      	ldr	r3, [r3, #20]
 8003890:	00db      	lsls	r3, r3, #3
 8003892:	4927      	ldr	r1, [pc, #156]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 8003894:	4313      	orrs	r3, r2
 8003896:	600b      	str	r3, [r1, #0]
 8003898:	e015      	b.n	80038c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800389a:	4b26      	ldr	r3, [pc, #152]	; (8003934 <HAL_RCC_OscConfig+0x270>)
 800389c:	2200      	movs	r2, #0
 800389e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038a0:	f7fe fcf2 	bl	8002288 <HAL_GetTick>
 80038a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038a6:	e008      	b.n	80038ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038a8:	f7fe fcee 	bl	8002288 <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d901      	bls.n	80038ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e17a      	b.n	8003bb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038ba:	4b1d      	ldr	r3, [pc, #116]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d1f0      	bne.n	80038a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0308 	and.w	r3, r3, #8
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d03a      	beq.n	8003948 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	699b      	ldr	r3, [r3, #24]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d019      	beq.n	800390e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038da:	4b17      	ldr	r3, [pc, #92]	; (8003938 <HAL_RCC_OscConfig+0x274>)
 80038dc:	2201      	movs	r2, #1
 80038de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038e0:	f7fe fcd2 	bl	8002288 <HAL_GetTick>
 80038e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038e6:	e008      	b.n	80038fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038e8:	f7fe fcce 	bl	8002288 <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	2b02      	cmp	r3, #2
 80038f4:	d901      	bls.n	80038fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	e15a      	b.n	8003bb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038fa:	4b0d      	ldr	r3, [pc, #52]	; (8003930 <HAL_RCC_OscConfig+0x26c>)
 80038fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fe:	f003 0302 	and.w	r3, r3, #2
 8003902:	2b00      	cmp	r3, #0
 8003904:	d0f0      	beq.n	80038e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003906:	2001      	movs	r0, #1
 8003908:	f000 fad8 	bl	8003ebc <RCC_Delay>
 800390c:	e01c      	b.n	8003948 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800390e:	4b0a      	ldr	r3, [pc, #40]	; (8003938 <HAL_RCC_OscConfig+0x274>)
 8003910:	2200      	movs	r2, #0
 8003912:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003914:	f7fe fcb8 	bl	8002288 <HAL_GetTick>
 8003918:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800391a:	e00f      	b.n	800393c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800391c:	f7fe fcb4 	bl	8002288 <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b02      	cmp	r3, #2
 8003928:	d908      	bls.n	800393c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e140      	b.n	8003bb0 <HAL_RCC_OscConfig+0x4ec>
 800392e:	bf00      	nop
 8003930:	40021000 	.word	0x40021000
 8003934:	42420000 	.word	0x42420000
 8003938:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800393c:	4b9e      	ldr	r3, [pc, #632]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 800393e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003940:	f003 0302 	and.w	r3, r3, #2
 8003944:	2b00      	cmp	r3, #0
 8003946:	d1e9      	bne.n	800391c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 0304 	and.w	r3, r3, #4
 8003950:	2b00      	cmp	r3, #0
 8003952:	f000 80a6 	beq.w	8003aa2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003956:	2300      	movs	r3, #0
 8003958:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800395a:	4b97      	ldr	r3, [pc, #604]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 800395c:	69db      	ldr	r3, [r3, #28]
 800395e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d10d      	bne.n	8003982 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003966:	4b94      	ldr	r3, [pc, #592]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003968:	69db      	ldr	r3, [r3, #28]
 800396a:	4a93      	ldr	r2, [pc, #588]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 800396c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003970:	61d3      	str	r3, [r2, #28]
 8003972:	4b91      	ldr	r3, [pc, #580]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003974:	69db      	ldr	r3, [r3, #28]
 8003976:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800397a:	60bb      	str	r3, [r7, #8]
 800397c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800397e:	2301      	movs	r3, #1
 8003980:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003982:	4b8e      	ldr	r3, [pc, #568]	; (8003bbc <HAL_RCC_OscConfig+0x4f8>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800398a:	2b00      	cmp	r3, #0
 800398c:	d118      	bne.n	80039c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800398e:	4b8b      	ldr	r3, [pc, #556]	; (8003bbc <HAL_RCC_OscConfig+0x4f8>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a8a      	ldr	r2, [pc, #552]	; (8003bbc <HAL_RCC_OscConfig+0x4f8>)
 8003994:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003998:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800399a:	f7fe fc75 	bl	8002288 <HAL_GetTick>
 800399e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a0:	e008      	b.n	80039b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039a2:	f7fe fc71 	bl	8002288 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b64      	cmp	r3, #100	; 0x64
 80039ae:	d901      	bls.n	80039b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e0fd      	b.n	8003bb0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039b4:	4b81      	ldr	r3, [pc, #516]	; (8003bbc <HAL_RCC_OscConfig+0x4f8>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d0f0      	beq.n	80039a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d106      	bne.n	80039d6 <HAL_RCC_OscConfig+0x312>
 80039c8:	4b7b      	ldr	r3, [pc, #492]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	4a7a      	ldr	r2, [pc, #488]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 80039ce:	f043 0301 	orr.w	r3, r3, #1
 80039d2:	6213      	str	r3, [r2, #32]
 80039d4:	e02d      	b.n	8003a32 <HAL_RCC_OscConfig+0x36e>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d10c      	bne.n	80039f8 <HAL_RCC_OscConfig+0x334>
 80039de:	4b76      	ldr	r3, [pc, #472]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 80039e0:	6a1b      	ldr	r3, [r3, #32]
 80039e2:	4a75      	ldr	r2, [pc, #468]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 80039e4:	f023 0301 	bic.w	r3, r3, #1
 80039e8:	6213      	str	r3, [r2, #32]
 80039ea:	4b73      	ldr	r3, [pc, #460]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 80039ec:	6a1b      	ldr	r3, [r3, #32]
 80039ee:	4a72      	ldr	r2, [pc, #456]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 80039f0:	f023 0304 	bic.w	r3, r3, #4
 80039f4:	6213      	str	r3, [r2, #32]
 80039f6:	e01c      	b.n	8003a32 <HAL_RCC_OscConfig+0x36e>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	2b05      	cmp	r3, #5
 80039fe:	d10c      	bne.n	8003a1a <HAL_RCC_OscConfig+0x356>
 8003a00:	4b6d      	ldr	r3, [pc, #436]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003a02:	6a1b      	ldr	r3, [r3, #32]
 8003a04:	4a6c      	ldr	r2, [pc, #432]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003a06:	f043 0304 	orr.w	r3, r3, #4
 8003a0a:	6213      	str	r3, [r2, #32]
 8003a0c:	4b6a      	ldr	r3, [pc, #424]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003a0e:	6a1b      	ldr	r3, [r3, #32]
 8003a10:	4a69      	ldr	r2, [pc, #420]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003a12:	f043 0301 	orr.w	r3, r3, #1
 8003a16:	6213      	str	r3, [r2, #32]
 8003a18:	e00b      	b.n	8003a32 <HAL_RCC_OscConfig+0x36e>
 8003a1a:	4b67      	ldr	r3, [pc, #412]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003a1c:	6a1b      	ldr	r3, [r3, #32]
 8003a1e:	4a66      	ldr	r2, [pc, #408]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003a20:	f023 0301 	bic.w	r3, r3, #1
 8003a24:	6213      	str	r3, [r2, #32]
 8003a26:	4b64      	ldr	r3, [pc, #400]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003a28:	6a1b      	ldr	r3, [r3, #32]
 8003a2a:	4a63      	ldr	r2, [pc, #396]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003a2c:	f023 0304 	bic.w	r3, r3, #4
 8003a30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d015      	beq.n	8003a66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a3a:	f7fe fc25 	bl	8002288 <HAL_GetTick>
 8003a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a40:	e00a      	b.n	8003a58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a42:	f7fe fc21 	bl	8002288 <HAL_GetTick>
 8003a46:	4602      	mov	r2, r0
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d901      	bls.n	8003a58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003a54:	2303      	movs	r3, #3
 8003a56:	e0ab      	b.n	8003bb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a58:	4b57      	ldr	r3, [pc, #348]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003a5a:	6a1b      	ldr	r3, [r3, #32]
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d0ee      	beq.n	8003a42 <HAL_RCC_OscConfig+0x37e>
 8003a64:	e014      	b.n	8003a90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a66:	f7fe fc0f 	bl	8002288 <HAL_GetTick>
 8003a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a6c:	e00a      	b.n	8003a84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a6e:	f7fe fc0b 	bl	8002288 <HAL_GetTick>
 8003a72:	4602      	mov	r2, r0
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	1ad3      	subs	r3, r2, r3
 8003a78:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d901      	bls.n	8003a84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003a80:	2303      	movs	r3, #3
 8003a82:	e095      	b.n	8003bb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a84:	4b4c      	ldr	r3, [pc, #304]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003a86:	6a1b      	ldr	r3, [r3, #32]
 8003a88:	f003 0302 	and.w	r3, r3, #2
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1ee      	bne.n	8003a6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a90:	7dfb      	ldrb	r3, [r7, #23]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d105      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a96:	4b48      	ldr	r3, [pc, #288]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003a98:	69db      	ldr	r3, [r3, #28]
 8003a9a:	4a47      	ldr	r2, [pc, #284]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003a9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003aa0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	69db      	ldr	r3, [r3, #28]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	f000 8081 	beq.w	8003bae <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003aac:	4b42      	ldr	r3, [pc, #264]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f003 030c 	and.w	r3, r3, #12
 8003ab4:	2b08      	cmp	r3, #8
 8003ab6:	d061      	beq.n	8003b7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	69db      	ldr	r3, [r3, #28]
 8003abc:	2b02      	cmp	r3, #2
 8003abe:	d146      	bne.n	8003b4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ac0:	4b3f      	ldr	r3, [pc, #252]	; (8003bc0 <HAL_RCC_OscConfig+0x4fc>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac6:	f7fe fbdf 	bl	8002288 <HAL_GetTick>
 8003aca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003acc:	e008      	b.n	8003ae0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ace:	f7fe fbdb 	bl	8002288 <HAL_GetTick>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d901      	bls.n	8003ae0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003adc:	2303      	movs	r3, #3
 8003ade:	e067      	b.n	8003bb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ae0:	4b35      	ldr	r3, [pc, #212]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d1f0      	bne.n	8003ace <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a1b      	ldr	r3, [r3, #32]
 8003af0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003af4:	d108      	bne.n	8003b08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003af6:	4b30      	ldr	r3, [pc, #192]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	492d      	ldr	r1, [pc, #180]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b08:	4b2b      	ldr	r3, [pc, #172]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a19      	ldr	r1, [r3, #32]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b18:	430b      	orrs	r3, r1
 8003b1a:	4927      	ldr	r1, [pc, #156]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b20:	4b27      	ldr	r3, [pc, #156]	; (8003bc0 <HAL_RCC_OscConfig+0x4fc>)
 8003b22:	2201      	movs	r2, #1
 8003b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b26:	f7fe fbaf 	bl	8002288 <HAL_GetTick>
 8003b2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b2c:	e008      	b.n	8003b40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b2e:	f7fe fbab 	bl	8002288 <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	2b02      	cmp	r3, #2
 8003b3a:	d901      	bls.n	8003b40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	e037      	b.n	8003bb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b40:	4b1d      	ldr	r3, [pc, #116]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d0f0      	beq.n	8003b2e <HAL_RCC_OscConfig+0x46a>
 8003b4c:	e02f      	b.n	8003bae <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b4e:	4b1c      	ldr	r3, [pc, #112]	; (8003bc0 <HAL_RCC_OscConfig+0x4fc>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b54:	f7fe fb98 	bl	8002288 <HAL_GetTick>
 8003b58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b5a:	e008      	b.n	8003b6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b5c:	f7fe fb94 	bl	8002288 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d901      	bls.n	8003b6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e020      	b.n	8003bb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b6e:	4b12      	ldr	r3, [pc, #72]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1f0      	bne.n	8003b5c <HAL_RCC_OscConfig+0x498>
 8003b7a:	e018      	b.n	8003bae <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	69db      	ldr	r3, [r3, #28]
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d101      	bne.n	8003b88 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e013      	b.n	8003bb0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b88:	4b0b      	ldr	r3, [pc, #44]	; (8003bb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6a1b      	ldr	r3, [r3, #32]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d106      	bne.n	8003baa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d001      	beq.n	8003bae <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e000      	b.n	8003bb0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003bae:	2300      	movs	r3, #0
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3718      	adds	r7, #24
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}
 8003bb8:	40021000 	.word	0x40021000
 8003bbc:	40007000 	.word	0x40007000
 8003bc0:	42420060 	.word	0x42420060

08003bc4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b084      	sub	sp, #16
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d101      	bne.n	8003bd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e0d0      	b.n	8003d7a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bd8:	4b6a      	ldr	r3, [pc, #424]	; (8003d84 <HAL_RCC_ClockConfig+0x1c0>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 0307 	and.w	r3, r3, #7
 8003be0:	683a      	ldr	r2, [r7, #0]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d910      	bls.n	8003c08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003be6:	4b67      	ldr	r3, [pc, #412]	; (8003d84 <HAL_RCC_ClockConfig+0x1c0>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f023 0207 	bic.w	r2, r3, #7
 8003bee:	4965      	ldr	r1, [pc, #404]	; (8003d84 <HAL_RCC_ClockConfig+0x1c0>)
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bf6:	4b63      	ldr	r3, [pc, #396]	; (8003d84 <HAL_RCC_ClockConfig+0x1c0>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0307 	and.w	r3, r3, #7
 8003bfe:	683a      	ldr	r2, [r7, #0]
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d001      	beq.n	8003c08 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e0b8      	b.n	8003d7a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0302 	and.w	r3, r3, #2
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d020      	beq.n	8003c56 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0304 	and.w	r3, r3, #4
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d005      	beq.n	8003c2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c20:	4b59      	ldr	r3, [pc, #356]	; (8003d88 <HAL_RCC_ClockConfig+0x1c4>)
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	4a58      	ldr	r2, [pc, #352]	; (8003d88 <HAL_RCC_ClockConfig+0x1c4>)
 8003c26:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003c2a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0308 	and.w	r3, r3, #8
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d005      	beq.n	8003c44 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c38:	4b53      	ldr	r3, [pc, #332]	; (8003d88 <HAL_RCC_ClockConfig+0x1c4>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	4a52      	ldr	r2, [pc, #328]	; (8003d88 <HAL_RCC_ClockConfig+0x1c4>)
 8003c3e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003c42:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c44:	4b50      	ldr	r3, [pc, #320]	; (8003d88 <HAL_RCC_ClockConfig+0x1c4>)
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	494d      	ldr	r1, [pc, #308]	; (8003d88 <HAL_RCC_ClockConfig+0x1c4>)
 8003c52:	4313      	orrs	r3, r2
 8003c54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 0301 	and.w	r3, r3, #1
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d040      	beq.n	8003ce4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d107      	bne.n	8003c7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c6a:	4b47      	ldr	r3, [pc, #284]	; (8003d88 <HAL_RCC_ClockConfig+0x1c4>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d115      	bne.n	8003ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e07f      	b.n	8003d7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d107      	bne.n	8003c92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c82:	4b41      	ldr	r3, [pc, #260]	; (8003d88 <HAL_RCC_ClockConfig+0x1c4>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d109      	bne.n	8003ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e073      	b.n	8003d7a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c92:	4b3d      	ldr	r3, [pc, #244]	; (8003d88 <HAL_RCC_ClockConfig+0x1c4>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0302 	and.w	r3, r3, #2
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d101      	bne.n	8003ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e06b      	b.n	8003d7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ca2:	4b39      	ldr	r3, [pc, #228]	; (8003d88 <HAL_RCC_ClockConfig+0x1c4>)
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f023 0203 	bic.w	r2, r3, #3
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	4936      	ldr	r1, [pc, #216]	; (8003d88 <HAL_RCC_ClockConfig+0x1c4>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003cb4:	f7fe fae8 	bl	8002288 <HAL_GetTick>
 8003cb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cba:	e00a      	b.n	8003cd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cbc:	f7fe fae4 	bl	8002288 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e053      	b.n	8003d7a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cd2:	4b2d      	ldr	r3, [pc, #180]	; (8003d88 <HAL_RCC_ClockConfig+0x1c4>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f003 020c 	and.w	r2, r3, #12
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d1eb      	bne.n	8003cbc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ce4:	4b27      	ldr	r3, [pc, #156]	; (8003d84 <HAL_RCC_ClockConfig+0x1c0>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0307 	and.w	r3, r3, #7
 8003cec:	683a      	ldr	r2, [r7, #0]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d210      	bcs.n	8003d14 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cf2:	4b24      	ldr	r3, [pc, #144]	; (8003d84 <HAL_RCC_ClockConfig+0x1c0>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f023 0207 	bic.w	r2, r3, #7
 8003cfa:	4922      	ldr	r1, [pc, #136]	; (8003d84 <HAL_RCC_ClockConfig+0x1c0>)
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d02:	4b20      	ldr	r3, [pc, #128]	; (8003d84 <HAL_RCC_ClockConfig+0x1c0>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0307 	and.w	r3, r3, #7
 8003d0a:	683a      	ldr	r2, [r7, #0]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d001      	beq.n	8003d14 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e032      	b.n	8003d7a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0304 	and.w	r3, r3, #4
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d008      	beq.n	8003d32 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d20:	4b19      	ldr	r3, [pc, #100]	; (8003d88 <HAL_RCC_ClockConfig+0x1c4>)
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	4916      	ldr	r1, [pc, #88]	; (8003d88 <HAL_RCC_ClockConfig+0x1c4>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0308 	and.w	r3, r3, #8
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d009      	beq.n	8003d52 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003d3e:	4b12      	ldr	r3, [pc, #72]	; (8003d88 <HAL_RCC_ClockConfig+0x1c4>)
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	00db      	lsls	r3, r3, #3
 8003d4c:	490e      	ldr	r1, [pc, #56]	; (8003d88 <HAL_RCC_ClockConfig+0x1c4>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d52:	f000 f821 	bl	8003d98 <HAL_RCC_GetSysClockFreq>
 8003d56:	4602      	mov	r2, r0
 8003d58:	4b0b      	ldr	r3, [pc, #44]	; (8003d88 <HAL_RCC_ClockConfig+0x1c4>)
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	091b      	lsrs	r3, r3, #4
 8003d5e:	f003 030f 	and.w	r3, r3, #15
 8003d62:	490a      	ldr	r1, [pc, #40]	; (8003d8c <HAL_RCC_ClockConfig+0x1c8>)
 8003d64:	5ccb      	ldrb	r3, [r1, r3]
 8003d66:	fa22 f303 	lsr.w	r3, r2, r3
 8003d6a:	4a09      	ldr	r2, [pc, #36]	; (8003d90 <HAL_RCC_ClockConfig+0x1cc>)
 8003d6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d6e:	4b09      	ldr	r3, [pc, #36]	; (8003d94 <HAL_RCC_ClockConfig+0x1d0>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4618      	mov	r0, r3
 8003d74:	f7fe fa46 	bl	8002204 <HAL_InitTick>

  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3710      	adds	r7, #16
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	40022000 	.word	0x40022000
 8003d88:	40021000 	.word	0x40021000
 8003d8c:	080085b4 	.word	0x080085b4
 8003d90:	20000000 	.word	0x20000000
 8003d94:	20000004 	.word	0x20000004

08003d98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d98:	b490      	push	{r4, r7}
 8003d9a:	b08a      	sub	sp, #40	; 0x28
 8003d9c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003d9e:	4b2a      	ldr	r3, [pc, #168]	; (8003e48 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003da0:	1d3c      	adds	r4, r7, #4
 8003da2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003da4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003da8:	f240 2301 	movw	r3, #513	; 0x201
 8003dac:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003dae:	2300      	movs	r3, #0
 8003db0:	61fb      	str	r3, [r7, #28]
 8003db2:	2300      	movs	r3, #0
 8003db4:	61bb      	str	r3, [r7, #24]
 8003db6:	2300      	movs	r3, #0
 8003db8:	627b      	str	r3, [r7, #36]	; 0x24
 8003dba:	2300      	movs	r3, #0
 8003dbc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003dc2:	4b22      	ldr	r3, [pc, #136]	; (8003e4c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	f003 030c 	and.w	r3, r3, #12
 8003dce:	2b04      	cmp	r3, #4
 8003dd0:	d002      	beq.n	8003dd8 <HAL_RCC_GetSysClockFreq+0x40>
 8003dd2:	2b08      	cmp	r3, #8
 8003dd4:	d003      	beq.n	8003dde <HAL_RCC_GetSysClockFreq+0x46>
 8003dd6:	e02d      	b.n	8003e34 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003dd8:	4b1d      	ldr	r3, [pc, #116]	; (8003e50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dda:	623b      	str	r3, [r7, #32]
      break;
 8003ddc:	e02d      	b.n	8003e3a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	0c9b      	lsrs	r3, r3, #18
 8003de2:	f003 030f 	and.w	r3, r3, #15
 8003de6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003dea:	4413      	add	r3, r2
 8003dec:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003df0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d013      	beq.n	8003e24 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003dfc:	4b13      	ldr	r3, [pc, #76]	; (8003e4c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	0c5b      	lsrs	r3, r3, #17
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003e0a:	4413      	add	r3, r2
 8003e0c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003e10:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	4a0e      	ldr	r2, [pc, #56]	; (8003e50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e16:	fb02 f203 	mul.w	r2, r2, r3
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e20:	627b      	str	r3, [r7, #36]	; 0x24
 8003e22:	e004      	b.n	8003e2e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	4a0b      	ldr	r2, [pc, #44]	; (8003e54 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003e28:	fb02 f303 	mul.w	r3, r2, r3
 8003e2c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e30:	623b      	str	r3, [r7, #32]
      break;
 8003e32:	e002      	b.n	8003e3a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e34:	4b06      	ldr	r3, [pc, #24]	; (8003e50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e36:	623b      	str	r3, [r7, #32]
      break;
 8003e38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e3a:	6a3b      	ldr	r3, [r7, #32]
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3728      	adds	r7, #40	; 0x28
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bc90      	pop	{r4, r7}
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	08008594 	.word	0x08008594
 8003e4c:	40021000 	.word	0x40021000
 8003e50:	007a1200 	.word	0x007a1200
 8003e54:	003d0900 	.word	0x003d0900

08003e58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e5c:	4b02      	ldr	r3, [pc, #8]	; (8003e68 <HAL_RCC_GetHCLKFreq+0x10>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bc80      	pop	{r7}
 8003e66:	4770      	bx	lr
 8003e68:	20000000 	.word	0x20000000

08003e6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e70:	f7ff fff2 	bl	8003e58 <HAL_RCC_GetHCLKFreq>
 8003e74:	4602      	mov	r2, r0
 8003e76:	4b05      	ldr	r3, [pc, #20]	; (8003e8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	0a1b      	lsrs	r3, r3, #8
 8003e7c:	f003 0307 	and.w	r3, r3, #7
 8003e80:	4903      	ldr	r1, [pc, #12]	; (8003e90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e82:	5ccb      	ldrb	r3, [r1, r3]
 8003e84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	40021000 	.word	0x40021000
 8003e90:	080085c4 	.word	0x080085c4

08003e94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e98:	f7ff ffde 	bl	8003e58 <HAL_RCC_GetHCLKFreq>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	4b05      	ldr	r3, [pc, #20]	; (8003eb4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	0adb      	lsrs	r3, r3, #11
 8003ea4:	f003 0307 	and.w	r3, r3, #7
 8003ea8:	4903      	ldr	r1, [pc, #12]	; (8003eb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003eaa:	5ccb      	ldrb	r3, [r1, r3]
 8003eac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	080085c4 	.word	0x080085c4

08003ebc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b085      	sub	sp, #20
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ec4:	4b0a      	ldr	r3, [pc, #40]	; (8003ef0 <RCC_Delay+0x34>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a0a      	ldr	r2, [pc, #40]	; (8003ef4 <RCC_Delay+0x38>)
 8003eca:	fba2 2303 	umull	r2, r3, r2, r3
 8003ece:	0a5b      	lsrs	r3, r3, #9
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	fb02 f303 	mul.w	r3, r2, r3
 8003ed6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003ed8:	bf00      	nop
  }
  while (Delay --);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	1e5a      	subs	r2, r3, #1
 8003ede:	60fa      	str	r2, [r7, #12]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d1f9      	bne.n	8003ed8 <RCC_Delay+0x1c>
}
 8003ee4:	bf00      	nop
 8003ee6:	bf00      	nop
 8003ee8:	3714      	adds	r7, #20
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bc80      	pop	{r7}
 8003eee:	4770      	bx	lr
 8003ef0:	20000000 	.word	0x20000000
 8003ef4:	10624dd3 	.word	0x10624dd3

08003ef8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b086      	sub	sp, #24
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003f00:	2300      	movs	r3, #0
 8003f02:	613b      	str	r3, [r7, #16]
 8003f04:	2300      	movs	r3, #0
 8003f06:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0301 	and.w	r3, r3, #1
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d07d      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003f14:	2300      	movs	r3, #0
 8003f16:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f18:	4b4f      	ldr	r3, [pc, #316]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f1a:	69db      	ldr	r3, [r3, #28]
 8003f1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d10d      	bne.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f24:	4b4c      	ldr	r3, [pc, #304]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f26:	69db      	ldr	r3, [r3, #28]
 8003f28:	4a4b      	ldr	r2, [pc, #300]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f2e:	61d3      	str	r3, [r2, #28]
 8003f30:	4b49      	ldr	r3, [pc, #292]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f32:	69db      	ldr	r3, [r3, #28]
 8003f34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f38:	60bb      	str	r3, [r7, #8]
 8003f3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f40:	4b46      	ldr	r3, [pc, #280]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d118      	bne.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f4c:	4b43      	ldr	r3, [pc, #268]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a42      	ldr	r2, [pc, #264]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f56:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f58:	f7fe f996 	bl	8002288 <HAL_GetTick>
 8003f5c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f5e:	e008      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f60:	f7fe f992 	bl	8002288 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	2b64      	cmp	r3, #100	; 0x64
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e06d      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f72:	4b3a      	ldr	r3, [pc, #232]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d0f0      	beq.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f7e:	4b36      	ldr	r3, [pc, #216]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f80:	6a1b      	ldr	r3, [r3, #32]
 8003f82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f86:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d02e      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f96:	68fa      	ldr	r2, [r7, #12]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d027      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f9c:	4b2e      	ldr	r3, [pc, #184]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f9e:	6a1b      	ldr	r3, [r3, #32]
 8003fa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fa4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003fa6:	4b2e      	ldr	r3, [pc, #184]	; (8004060 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003fa8:	2201      	movs	r2, #1
 8003faa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003fac:	4b2c      	ldr	r3, [pc, #176]	; (8004060 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003fb2:	4a29      	ldr	r2, [pc, #164]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d014      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fc2:	f7fe f961 	bl	8002288 <HAL_GetTick>
 8003fc6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fc8:	e00a      	b.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fca:	f7fe f95d 	bl	8002288 <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d901      	bls.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003fdc:	2303      	movs	r3, #3
 8003fde:	e036      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fe0:	4b1d      	ldr	r3, [pc, #116]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fe2:	6a1b      	ldr	r3, [r3, #32]
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d0ee      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fec:	4b1a      	ldr	r3, [pc, #104]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fee:	6a1b      	ldr	r3, [r3, #32]
 8003ff0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	4917      	ldr	r1, [pc, #92]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ffe:	7dfb      	ldrb	r3, [r7, #23]
 8004000:	2b01      	cmp	r3, #1
 8004002:	d105      	bne.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004004:	4b14      	ldr	r3, [pc, #80]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004006:	69db      	ldr	r3, [r3, #28]
 8004008:	4a13      	ldr	r2, [pc, #76]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800400a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800400e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0302 	and.w	r3, r3, #2
 8004018:	2b00      	cmp	r3, #0
 800401a:	d008      	beq.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800401c:	4b0e      	ldr	r3, [pc, #56]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	490b      	ldr	r1, [pc, #44]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800402a:	4313      	orrs	r3, r2
 800402c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0310 	and.w	r3, r3, #16
 8004036:	2b00      	cmp	r3, #0
 8004038:	d008      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800403a:	4b07      	ldr	r3, [pc, #28]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	4904      	ldr	r1, [pc, #16]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004048:	4313      	orrs	r3, r2
 800404a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3718      	adds	r7, #24
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	40021000 	.word	0x40021000
 800405c:	40007000 	.word	0x40007000
 8004060:	42420440 	.word	0x42420440

08004064 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004064:	b590      	push	{r4, r7, lr}
 8004066:	b08d      	sub	sp, #52	; 0x34
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800406c:	4b5a      	ldr	r3, [pc, #360]	; (80041d8 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800406e:	f107 040c 	add.w	r4, r7, #12
 8004072:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004074:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004078:	f240 2301 	movw	r3, #513	; 0x201
 800407c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800407e:	2300      	movs	r3, #0
 8004080:	627b      	str	r3, [r7, #36]	; 0x24
 8004082:	2300      	movs	r3, #0
 8004084:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004086:	2300      	movs	r3, #0
 8004088:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800408a:	2300      	movs	r3, #0
 800408c:	61fb      	str	r3, [r7, #28]
 800408e:	2300      	movs	r3, #0
 8004090:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2b10      	cmp	r3, #16
 8004096:	d00a      	beq.n	80040ae <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2b10      	cmp	r3, #16
 800409c:	f200 8091 	bhi.w	80041c2 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d04c      	beq.n	8004140 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d07c      	beq.n	80041a6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80040ac:	e089      	b.n	80041c2 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 80040ae:	4b4b      	ldr	r3, [pc, #300]	; (80041dc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80040b4:	4b49      	ldr	r3, [pc, #292]	; (80041dc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	f000 8082 	beq.w	80041c6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	0c9b      	lsrs	r3, r3, #18
 80040c6:	f003 030f 	and.w	r3, r3, #15
 80040ca:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80040ce:	4413      	add	r3, r2
 80040d0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80040d4:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80040d6:	69fb      	ldr	r3, [r7, #28]
 80040d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d018      	beq.n	8004112 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80040e0:	4b3e      	ldr	r3, [pc, #248]	; (80041dc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	0c5b      	lsrs	r3, r3, #17
 80040e6:	f003 0301 	and.w	r3, r3, #1
 80040ea:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80040ee:	4413      	add	r3, r2
 80040f0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80040f4:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d00d      	beq.n	800411c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004100:	4a37      	ldr	r2, [pc, #220]	; (80041e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8004102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004104:	fbb2 f2f3 	udiv	r2, r2, r3
 8004108:	6a3b      	ldr	r3, [r7, #32]
 800410a:	fb02 f303 	mul.w	r3, r2, r3
 800410e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004110:	e004      	b.n	800411c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004112:	6a3b      	ldr	r3, [r7, #32]
 8004114:	4a33      	ldr	r2, [pc, #204]	; (80041e4 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8004116:	fb02 f303 	mul.w	r3, r2, r3
 800411a:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800411c:	4b2f      	ldr	r3, [pc, #188]	; (80041dc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004124:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004128:	d102      	bne.n	8004130 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 800412a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800412c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800412e:	e04a      	b.n	80041c6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8004130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004132:	005b      	lsls	r3, r3, #1
 8004134:	4a2c      	ldr	r2, [pc, #176]	; (80041e8 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8004136:	fba2 2303 	umull	r2, r3, r2, r3
 800413a:	085b      	lsrs	r3, r3, #1
 800413c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800413e:	e042      	b.n	80041c6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8004140:	4b26      	ldr	r3, [pc, #152]	; (80041dc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004142:	6a1b      	ldr	r3, [r3, #32]
 8004144:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800414c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004150:	d108      	bne.n	8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	2b00      	cmp	r3, #0
 800415a:	d003      	beq.n	8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 800415c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004160:	62bb      	str	r3, [r7, #40]	; 0x28
 8004162:	e01f      	b.n	80041a4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800416a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800416e:	d109      	bne.n	8004184 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8004170:	4b1a      	ldr	r3, [pc, #104]	; (80041dc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004174:	f003 0302 	and.w	r3, r3, #2
 8004178:	2b00      	cmp	r3, #0
 800417a:	d003      	beq.n	8004184 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 800417c:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004180:	62bb      	str	r3, [r7, #40]	; 0x28
 8004182:	e00f      	b.n	80041a4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800418a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800418e:	d11c      	bne.n	80041ca <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8004190:	4b12      	ldr	r3, [pc, #72]	; (80041dc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d016      	beq.n	80041ca <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 800419c:	f24f 4324 	movw	r3, #62500	; 0xf424
 80041a0:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80041a2:	e012      	b.n	80041ca <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80041a4:	e011      	b.n	80041ca <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80041a6:	f7ff fe75 	bl	8003e94 <HAL_RCC_GetPCLK2Freq>
 80041aa:	4602      	mov	r2, r0
 80041ac:	4b0b      	ldr	r3, [pc, #44]	; (80041dc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	0b9b      	lsrs	r3, r3, #14
 80041b2:	f003 0303 	and.w	r3, r3, #3
 80041b6:	3301      	adds	r3, #1
 80041b8:	005b      	lsls	r3, r3, #1
 80041ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80041be:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80041c0:	e004      	b.n	80041cc <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80041c2:	bf00      	nop
 80041c4:	e002      	b.n	80041cc <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80041c6:	bf00      	nop
 80041c8:	e000      	b.n	80041cc <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80041ca:	bf00      	nop
    }
  }
  return (frequency);
 80041cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3734      	adds	r7, #52	; 0x34
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd90      	pop	{r4, r7, pc}
 80041d6:	bf00      	nop
 80041d8:	080085a4 	.word	0x080085a4
 80041dc:	40021000 	.word	0x40021000
 80041e0:	007a1200 	.word	0x007a1200
 80041e4:	003d0900 	.word	0x003d0900
 80041e8:	aaaaaaab 	.word	0xaaaaaaab

080041ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d101      	bne.n	80041fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e041      	b.n	8004282 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b00      	cmp	r3, #0
 8004208:	d106      	bne.n	8004218 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7fd fdda 	bl	8001dcc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2202      	movs	r2, #2
 800421c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	3304      	adds	r3, #4
 8004228:	4619      	mov	r1, r3
 800422a:	4610      	mov	r0, r2
 800422c:	f000 faf4 	bl	8004818 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3708      	adds	r7, #8
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
	...

0800428c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800428c:	b480      	push	{r7}
 800428e:	b085      	sub	sp, #20
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800429a:	b2db      	uxtb	r3, r3
 800429c:	2b01      	cmp	r3, #1
 800429e:	d001      	beq.n	80042a4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e032      	b.n	800430a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2202      	movs	r2, #2
 80042a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a18      	ldr	r2, [pc, #96]	; (8004314 <HAL_TIM_Base_Start+0x88>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d00e      	beq.n	80042d4 <HAL_TIM_Base_Start+0x48>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042be:	d009      	beq.n	80042d4 <HAL_TIM_Base_Start+0x48>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a14      	ldr	r2, [pc, #80]	; (8004318 <HAL_TIM_Base_Start+0x8c>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d004      	beq.n	80042d4 <HAL_TIM_Base_Start+0x48>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a13      	ldr	r2, [pc, #76]	; (800431c <HAL_TIM_Base_Start+0x90>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d111      	bne.n	80042f8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f003 0307 	and.w	r3, r3, #7
 80042de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2b06      	cmp	r3, #6
 80042e4:	d010      	beq.n	8004308 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f042 0201 	orr.w	r2, r2, #1
 80042f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042f6:	e007      	b.n	8004308 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f042 0201 	orr.w	r2, r2, #1
 8004306:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3714      	adds	r7, #20
 800430e:	46bd      	mov	sp, r7
 8004310:	bc80      	pop	{r7}
 8004312:	4770      	bx	lr
 8004314:	40012c00 	.word	0x40012c00
 8004318:	40000400 	.word	0x40000400
 800431c:	40000800 	.word	0x40000800

08004320 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b082      	sub	sp, #8
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d101      	bne.n	8004332 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e041      	b.n	80043b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004338:	b2db      	uxtb	r3, r3
 800433a:	2b00      	cmp	r3, #0
 800433c:	d106      	bne.n	800434c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f000 f839 	bl	80043be <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2202      	movs	r2, #2
 8004350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	3304      	adds	r3, #4
 800435c:	4619      	mov	r1, r3
 800435e:	4610      	mov	r0, r2
 8004360:	f000 fa5a 	bl	8004818 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043b4:	2300      	movs	r3, #0
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3708      	adds	r7, #8
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}

080043be <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80043be:	b480      	push	{r7}
 80043c0:	b083      	sub	sp, #12
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80043c6:	bf00      	nop
 80043c8:	370c      	adds	r7, #12
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bc80      	pop	{r7}
 80043ce:	4770      	bx	lr

080043d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d109      	bne.n	80043f4 <HAL_TIM_PWM_Start+0x24>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	bf14      	ite	ne
 80043ec:	2301      	movne	r3, #1
 80043ee:	2300      	moveq	r3, #0
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	e022      	b.n	800443a <HAL_TIM_PWM_Start+0x6a>
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	2b04      	cmp	r3, #4
 80043f8:	d109      	bne.n	800440e <HAL_TIM_PWM_Start+0x3e>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004400:	b2db      	uxtb	r3, r3
 8004402:	2b01      	cmp	r3, #1
 8004404:	bf14      	ite	ne
 8004406:	2301      	movne	r3, #1
 8004408:	2300      	moveq	r3, #0
 800440a:	b2db      	uxtb	r3, r3
 800440c:	e015      	b.n	800443a <HAL_TIM_PWM_Start+0x6a>
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	2b08      	cmp	r3, #8
 8004412:	d109      	bne.n	8004428 <HAL_TIM_PWM_Start+0x58>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800441a:	b2db      	uxtb	r3, r3
 800441c:	2b01      	cmp	r3, #1
 800441e:	bf14      	ite	ne
 8004420:	2301      	movne	r3, #1
 8004422:	2300      	moveq	r3, #0
 8004424:	b2db      	uxtb	r3, r3
 8004426:	e008      	b.n	800443a <HAL_TIM_PWM_Start+0x6a>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2b01      	cmp	r3, #1
 8004432:	bf14      	ite	ne
 8004434:	2301      	movne	r3, #1
 8004436:	2300      	moveq	r3, #0
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b00      	cmp	r3, #0
 800443c:	d001      	beq.n	8004442 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e05e      	b.n	8004500 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d104      	bne.n	8004452 <HAL_TIM_PWM_Start+0x82>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2202      	movs	r2, #2
 800444c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004450:	e013      	b.n	800447a <HAL_TIM_PWM_Start+0xaa>
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	2b04      	cmp	r3, #4
 8004456:	d104      	bne.n	8004462 <HAL_TIM_PWM_Start+0x92>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2202      	movs	r2, #2
 800445c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004460:	e00b      	b.n	800447a <HAL_TIM_PWM_Start+0xaa>
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	2b08      	cmp	r3, #8
 8004466:	d104      	bne.n	8004472 <HAL_TIM_PWM_Start+0xa2>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2202      	movs	r2, #2
 800446c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004470:	e003      	b.n	800447a <HAL_TIM_PWM_Start+0xaa>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2202      	movs	r2, #2
 8004476:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2201      	movs	r2, #1
 8004480:	6839      	ldr	r1, [r7, #0]
 8004482:	4618      	mov	r0, r3
 8004484:	f000 fc48 	bl	8004d18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a1e      	ldr	r2, [pc, #120]	; (8004508 <HAL_TIM_PWM_Start+0x138>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d107      	bne.n	80044a2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044a0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a18      	ldr	r2, [pc, #96]	; (8004508 <HAL_TIM_PWM_Start+0x138>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d00e      	beq.n	80044ca <HAL_TIM_PWM_Start+0xfa>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044b4:	d009      	beq.n	80044ca <HAL_TIM_PWM_Start+0xfa>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a14      	ldr	r2, [pc, #80]	; (800450c <HAL_TIM_PWM_Start+0x13c>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d004      	beq.n	80044ca <HAL_TIM_PWM_Start+0xfa>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a12      	ldr	r2, [pc, #72]	; (8004510 <HAL_TIM_PWM_Start+0x140>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d111      	bne.n	80044ee <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	f003 0307 	and.w	r3, r3, #7
 80044d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2b06      	cmp	r3, #6
 80044da:	d010      	beq.n	80044fe <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f042 0201 	orr.w	r2, r2, #1
 80044ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ec:	e007      	b.n	80044fe <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f042 0201 	orr.w	r2, r2, #1
 80044fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044fe:	2300      	movs	r3, #0
}
 8004500:	4618      	mov	r0, r3
 8004502:	3710      	adds	r7, #16
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}
 8004508:	40012c00 	.word	0x40012c00
 800450c:	40000400 	.word	0x40000400
 8004510:	40000800 	.word	0x40000800

08004514 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	60f8      	str	r0, [r7, #12]
 800451c:	60b9      	str	r1, [r7, #8]
 800451e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004526:	2b01      	cmp	r3, #1
 8004528:	d101      	bne.n	800452e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800452a:	2302      	movs	r3, #2
 800452c:	e0ac      	b.n	8004688 <HAL_TIM_PWM_ConfigChannel+0x174>
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2201      	movs	r2, #1
 8004532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2b0c      	cmp	r3, #12
 800453a:	f200 809f 	bhi.w	800467c <HAL_TIM_PWM_ConfigChannel+0x168>
 800453e:	a201      	add	r2, pc, #4	; (adr r2, 8004544 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004544:	08004579 	.word	0x08004579
 8004548:	0800467d 	.word	0x0800467d
 800454c:	0800467d 	.word	0x0800467d
 8004550:	0800467d 	.word	0x0800467d
 8004554:	080045b9 	.word	0x080045b9
 8004558:	0800467d 	.word	0x0800467d
 800455c:	0800467d 	.word	0x0800467d
 8004560:	0800467d 	.word	0x0800467d
 8004564:	080045fb 	.word	0x080045fb
 8004568:	0800467d 	.word	0x0800467d
 800456c:	0800467d 	.word	0x0800467d
 8004570:	0800467d 	.word	0x0800467d
 8004574:	0800463b 	.word	0x0800463b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	68b9      	ldr	r1, [r7, #8]
 800457e:	4618      	mov	r0, r3
 8004580:	f000 f9ac 	bl	80048dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	699a      	ldr	r2, [r3, #24]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f042 0208 	orr.w	r2, r2, #8
 8004592:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	699a      	ldr	r2, [r3, #24]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f022 0204 	bic.w	r2, r2, #4
 80045a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	6999      	ldr	r1, [r3, #24]
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	691a      	ldr	r2, [r3, #16]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	430a      	orrs	r2, r1
 80045b4:	619a      	str	r2, [r3, #24]
      break;
 80045b6:	e062      	b.n	800467e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68b9      	ldr	r1, [r7, #8]
 80045be:	4618      	mov	r0, r3
 80045c0:	f000 f9f2 	bl	80049a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	699a      	ldr	r2, [r3, #24]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	699a      	ldr	r2, [r3, #24]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	6999      	ldr	r1, [r3, #24]
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	691b      	ldr	r3, [r3, #16]
 80045ee:	021a      	lsls	r2, r3, #8
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	430a      	orrs	r2, r1
 80045f6:	619a      	str	r2, [r3, #24]
      break;
 80045f8:	e041      	b.n	800467e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	68b9      	ldr	r1, [r7, #8]
 8004600:	4618      	mov	r0, r3
 8004602:	f000 fa3b 	bl	8004a7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	69da      	ldr	r2, [r3, #28]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f042 0208 	orr.w	r2, r2, #8
 8004614:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	69da      	ldr	r2, [r3, #28]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f022 0204 	bic.w	r2, r2, #4
 8004624:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	69d9      	ldr	r1, [r3, #28]
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	691a      	ldr	r2, [r3, #16]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	430a      	orrs	r2, r1
 8004636:	61da      	str	r2, [r3, #28]
      break;
 8004638:	e021      	b.n	800467e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68b9      	ldr	r1, [r7, #8]
 8004640:	4618      	mov	r0, r3
 8004642:	f000 fa85 	bl	8004b50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	69da      	ldr	r2, [r3, #28]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004654:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	69da      	ldr	r2, [r3, #28]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004664:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	69d9      	ldr	r1, [r3, #28]
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	691b      	ldr	r3, [r3, #16]
 8004670:	021a      	lsls	r2, r3, #8
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	430a      	orrs	r2, r1
 8004678:	61da      	str	r2, [r3, #28]
      break;
 800467a:	e000      	b.n	800467e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800467c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004686:	2300      	movs	r3, #0
}
 8004688:	4618      	mov	r0, r3
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d101      	bne.n	80046a8 <HAL_TIM_ConfigClockSource+0x18>
 80046a4:	2302      	movs	r3, #2
 80046a6:	e0b3      	b.n	8004810 <HAL_TIM_ConfigClockSource+0x180>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2202      	movs	r2, #2
 80046b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80046c6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046ce:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046e0:	d03e      	beq.n	8004760 <HAL_TIM_ConfigClockSource+0xd0>
 80046e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046e6:	f200 8087 	bhi.w	80047f8 <HAL_TIM_ConfigClockSource+0x168>
 80046ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046ee:	f000 8085 	beq.w	80047fc <HAL_TIM_ConfigClockSource+0x16c>
 80046f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046f6:	d87f      	bhi.n	80047f8 <HAL_TIM_ConfigClockSource+0x168>
 80046f8:	2b70      	cmp	r3, #112	; 0x70
 80046fa:	d01a      	beq.n	8004732 <HAL_TIM_ConfigClockSource+0xa2>
 80046fc:	2b70      	cmp	r3, #112	; 0x70
 80046fe:	d87b      	bhi.n	80047f8 <HAL_TIM_ConfigClockSource+0x168>
 8004700:	2b60      	cmp	r3, #96	; 0x60
 8004702:	d050      	beq.n	80047a6 <HAL_TIM_ConfigClockSource+0x116>
 8004704:	2b60      	cmp	r3, #96	; 0x60
 8004706:	d877      	bhi.n	80047f8 <HAL_TIM_ConfigClockSource+0x168>
 8004708:	2b50      	cmp	r3, #80	; 0x50
 800470a:	d03c      	beq.n	8004786 <HAL_TIM_ConfigClockSource+0xf6>
 800470c:	2b50      	cmp	r3, #80	; 0x50
 800470e:	d873      	bhi.n	80047f8 <HAL_TIM_ConfigClockSource+0x168>
 8004710:	2b40      	cmp	r3, #64	; 0x40
 8004712:	d058      	beq.n	80047c6 <HAL_TIM_ConfigClockSource+0x136>
 8004714:	2b40      	cmp	r3, #64	; 0x40
 8004716:	d86f      	bhi.n	80047f8 <HAL_TIM_ConfigClockSource+0x168>
 8004718:	2b30      	cmp	r3, #48	; 0x30
 800471a:	d064      	beq.n	80047e6 <HAL_TIM_ConfigClockSource+0x156>
 800471c:	2b30      	cmp	r3, #48	; 0x30
 800471e:	d86b      	bhi.n	80047f8 <HAL_TIM_ConfigClockSource+0x168>
 8004720:	2b20      	cmp	r3, #32
 8004722:	d060      	beq.n	80047e6 <HAL_TIM_ConfigClockSource+0x156>
 8004724:	2b20      	cmp	r3, #32
 8004726:	d867      	bhi.n	80047f8 <HAL_TIM_ConfigClockSource+0x168>
 8004728:	2b00      	cmp	r3, #0
 800472a:	d05c      	beq.n	80047e6 <HAL_TIM_ConfigClockSource+0x156>
 800472c:	2b10      	cmp	r3, #16
 800472e:	d05a      	beq.n	80047e6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004730:	e062      	b.n	80047f8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6818      	ldr	r0, [r3, #0]
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	6899      	ldr	r1, [r3, #8]
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	685a      	ldr	r2, [r3, #4]
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	f000 faca 	bl	8004cda <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004754:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68fa      	ldr	r2, [r7, #12]
 800475c:	609a      	str	r2, [r3, #8]
      break;
 800475e:	e04e      	b.n	80047fe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6818      	ldr	r0, [r3, #0]
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	6899      	ldr	r1, [r3, #8]
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	685a      	ldr	r2, [r3, #4]
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	f000 fab3 	bl	8004cda <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	689a      	ldr	r2, [r3, #8]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004782:	609a      	str	r2, [r3, #8]
      break;
 8004784:	e03b      	b.n	80047fe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6818      	ldr	r0, [r3, #0]
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	6859      	ldr	r1, [r3, #4]
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	68db      	ldr	r3, [r3, #12]
 8004792:	461a      	mov	r2, r3
 8004794:	f000 fa2a 	bl	8004bec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	2150      	movs	r1, #80	; 0x50
 800479e:	4618      	mov	r0, r3
 80047a0:	f000 fa81 	bl	8004ca6 <TIM_ITRx_SetConfig>
      break;
 80047a4:	e02b      	b.n	80047fe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6818      	ldr	r0, [r3, #0]
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	6859      	ldr	r1, [r3, #4]
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	461a      	mov	r2, r3
 80047b4:	f000 fa48 	bl	8004c48 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2160      	movs	r1, #96	; 0x60
 80047be:	4618      	mov	r0, r3
 80047c0:	f000 fa71 	bl	8004ca6 <TIM_ITRx_SetConfig>
      break;
 80047c4:	e01b      	b.n	80047fe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6818      	ldr	r0, [r3, #0]
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	6859      	ldr	r1, [r3, #4]
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	68db      	ldr	r3, [r3, #12]
 80047d2:	461a      	mov	r2, r3
 80047d4:	f000 fa0a 	bl	8004bec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2140      	movs	r1, #64	; 0x40
 80047de:	4618      	mov	r0, r3
 80047e0:	f000 fa61 	bl	8004ca6 <TIM_ITRx_SetConfig>
      break;
 80047e4:	e00b      	b.n	80047fe <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4619      	mov	r1, r3
 80047f0:	4610      	mov	r0, r2
 80047f2:	f000 fa58 	bl	8004ca6 <TIM_ITRx_SetConfig>
        break;
 80047f6:	e002      	b.n	80047fe <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80047f8:	bf00      	nop
 80047fa:	e000      	b.n	80047fe <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80047fc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2201      	movs	r2, #1
 8004802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800480e:	2300      	movs	r3, #0
}
 8004810:	4618      	mov	r0, r3
 8004812:	3710      	adds	r7, #16
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}

08004818 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004818:	b480      	push	{r7}
 800481a:	b085      	sub	sp, #20
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4a29      	ldr	r2, [pc, #164]	; (80048d0 <TIM_Base_SetConfig+0xb8>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d00b      	beq.n	8004848 <TIM_Base_SetConfig+0x30>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004836:	d007      	beq.n	8004848 <TIM_Base_SetConfig+0x30>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	4a26      	ldr	r2, [pc, #152]	; (80048d4 <TIM_Base_SetConfig+0xbc>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d003      	beq.n	8004848 <TIM_Base_SetConfig+0x30>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	4a25      	ldr	r2, [pc, #148]	; (80048d8 <TIM_Base_SetConfig+0xc0>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d108      	bne.n	800485a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800484e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	68fa      	ldr	r2, [r7, #12]
 8004856:	4313      	orrs	r3, r2
 8004858:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a1c      	ldr	r2, [pc, #112]	; (80048d0 <TIM_Base_SetConfig+0xb8>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d00b      	beq.n	800487a <TIM_Base_SetConfig+0x62>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004868:	d007      	beq.n	800487a <TIM_Base_SetConfig+0x62>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a19      	ldr	r2, [pc, #100]	; (80048d4 <TIM_Base_SetConfig+0xbc>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d003      	beq.n	800487a <TIM_Base_SetConfig+0x62>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a18      	ldr	r2, [pc, #96]	; (80048d8 <TIM_Base_SetConfig+0xc0>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d108      	bne.n	800488c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004880:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	4313      	orrs	r3, r2
 800488a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	4313      	orrs	r3, r2
 8004898:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	68fa      	ldr	r2, [r7, #12]
 800489e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	689a      	ldr	r2, [r3, #8]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4a07      	ldr	r2, [pc, #28]	; (80048d0 <TIM_Base_SetConfig+0xb8>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d103      	bne.n	80048c0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	691a      	ldr	r2, [r3, #16]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	615a      	str	r2, [r3, #20]
}
 80048c6:	bf00      	nop
 80048c8:	3714      	adds	r7, #20
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bc80      	pop	{r7}
 80048ce:	4770      	bx	lr
 80048d0:	40012c00 	.word	0x40012c00
 80048d4:	40000400 	.word	0x40000400
 80048d8:	40000800 	.word	0x40000800

080048dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048dc:	b480      	push	{r7}
 80048de:	b087      	sub	sp, #28
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	f023 0201 	bic.w	r2, r3, #1
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a1b      	ldr	r3, [r3, #32]
 80048f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	699b      	ldr	r3, [r3, #24]
 8004902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800490a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f023 0303 	bic.w	r3, r3, #3
 8004912:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	68fa      	ldr	r2, [r7, #12]
 800491a:	4313      	orrs	r3, r2
 800491c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	f023 0302 	bic.w	r3, r3, #2
 8004924:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	697a      	ldr	r2, [r7, #20]
 800492c:	4313      	orrs	r3, r2
 800492e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a1c      	ldr	r2, [pc, #112]	; (80049a4 <TIM_OC1_SetConfig+0xc8>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d10c      	bne.n	8004952 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	f023 0308 	bic.w	r3, r3, #8
 800493e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	697a      	ldr	r2, [r7, #20]
 8004946:	4313      	orrs	r3, r2
 8004948:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	f023 0304 	bic.w	r3, r3, #4
 8004950:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	4a13      	ldr	r2, [pc, #76]	; (80049a4 <TIM_OC1_SetConfig+0xc8>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d111      	bne.n	800497e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004960:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004968:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	695b      	ldr	r3, [r3, #20]
 800496e:	693a      	ldr	r2, [r7, #16]
 8004970:	4313      	orrs	r3, r2
 8004972:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	693a      	ldr	r2, [r7, #16]
 800497a:	4313      	orrs	r3, r2
 800497c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	693a      	ldr	r2, [r7, #16]
 8004982:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	68fa      	ldr	r2, [r7, #12]
 8004988:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	685a      	ldr	r2, [r3, #4]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	697a      	ldr	r2, [r7, #20]
 8004996:	621a      	str	r2, [r3, #32]
}
 8004998:	bf00      	nop
 800499a:	371c      	adds	r7, #28
 800499c:	46bd      	mov	sp, r7
 800499e:	bc80      	pop	{r7}
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop
 80049a4:	40012c00 	.word	0x40012c00

080049a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b087      	sub	sp, #28
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a1b      	ldr	r3, [r3, #32]
 80049b6:	f023 0210 	bic.w	r2, r3, #16
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a1b      	ldr	r3, [r3, #32]
 80049c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	699b      	ldr	r3, [r3, #24]
 80049ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	021b      	lsls	r3, r3, #8
 80049e6:	68fa      	ldr	r2, [r7, #12]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	f023 0320 	bic.w	r3, r3, #32
 80049f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	011b      	lsls	r3, r3, #4
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4a1d      	ldr	r2, [pc, #116]	; (8004a78 <TIM_OC2_SetConfig+0xd0>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d10d      	bne.n	8004a24 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	011b      	lsls	r3, r3, #4
 8004a16:	697a      	ldr	r2, [r7, #20]
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a22:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	4a14      	ldr	r2, [pc, #80]	; (8004a78 <TIM_OC2_SetConfig+0xd0>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d113      	bne.n	8004a54 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a32:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a3a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	695b      	ldr	r3, [r3, #20]
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	693a      	ldr	r2, [r7, #16]
 8004a44:	4313      	orrs	r3, r2
 8004a46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	693a      	ldr	r2, [r7, #16]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	693a      	ldr	r2, [r7, #16]
 8004a58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	68fa      	ldr	r2, [r7, #12]
 8004a5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	685a      	ldr	r2, [r3, #4]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	697a      	ldr	r2, [r7, #20]
 8004a6c:	621a      	str	r2, [r3, #32]
}
 8004a6e:	bf00      	nop
 8004a70:	371c      	adds	r7, #28
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bc80      	pop	{r7}
 8004a76:	4770      	bx	lr
 8004a78:	40012c00 	.word	0x40012c00

08004a7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b087      	sub	sp, #28
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a1b      	ldr	r3, [r3, #32]
 8004a8a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6a1b      	ldr	r3, [r3, #32]
 8004a96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	69db      	ldr	r3, [r3, #28]
 8004aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f023 0303 	bic.w	r3, r3, #3
 8004ab2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68fa      	ldr	r2, [r7, #12]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ac4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	021b      	lsls	r3, r3, #8
 8004acc:	697a      	ldr	r2, [r7, #20]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a1d      	ldr	r2, [pc, #116]	; (8004b4c <TIM_OC3_SetConfig+0xd0>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d10d      	bne.n	8004af6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ae0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	68db      	ldr	r3, [r3, #12]
 8004ae6:	021b      	lsls	r3, r3, #8
 8004ae8:	697a      	ldr	r2, [r7, #20]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004af4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a14      	ldr	r2, [pc, #80]	; (8004b4c <TIM_OC3_SetConfig+0xd0>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d113      	bne.n	8004b26 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	695b      	ldr	r3, [r3, #20]
 8004b12:	011b      	lsls	r3, r3, #4
 8004b14:	693a      	ldr	r2, [r7, #16]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	011b      	lsls	r3, r3, #4
 8004b20:	693a      	ldr	r2, [r7, #16]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	693a      	ldr	r2, [r7, #16]
 8004b2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	68fa      	ldr	r2, [r7, #12]
 8004b30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	697a      	ldr	r2, [r7, #20]
 8004b3e:	621a      	str	r2, [r3, #32]
}
 8004b40:	bf00      	nop
 8004b42:	371c      	adds	r7, #28
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bc80      	pop	{r7}
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop
 8004b4c:	40012c00 	.word	0x40012c00

08004b50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b087      	sub	sp, #28
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	69db      	ldr	r3, [r3, #28]
 8004b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	021b      	lsls	r3, r3, #8
 8004b8e:	68fa      	ldr	r2, [r7, #12]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	031b      	lsls	r3, r3, #12
 8004ba2:	693a      	ldr	r2, [r7, #16]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a0f      	ldr	r2, [pc, #60]	; (8004be8 <TIM_OC4_SetConfig+0x98>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d109      	bne.n	8004bc4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004bb6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	695b      	ldr	r3, [r3, #20]
 8004bbc:	019b      	lsls	r3, r3, #6
 8004bbe:	697a      	ldr	r2, [r7, #20]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	697a      	ldr	r2, [r7, #20]
 8004bc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	68fa      	ldr	r2, [r7, #12]
 8004bce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	685a      	ldr	r2, [r3, #4]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	693a      	ldr	r2, [r7, #16]
 8004bdc:	621a      	str	r2, [r3, #32]
}
 8004bde:	bf00      	nop
 8004be0:	371c      	adds	r7, #28
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bc80      	pop	{r7}
 8004be6:	4770      	bx	lr
 8004be8:	40012c00 	.word	0x40012c00

08004bec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b087      	sub	sp, #28
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	60f8      	str	r0, [r7, #12]
 8004bf4:	60b9      	str	r1, [r7, #8]
 8004bf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6a1b      	ldr	r3, [r3, #32]
 8004bfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6a1b      	ldr	r3, [r3, #32]
 8004c02:	f023 0201 	bic.w	r2, r3, #1
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	699b      	ldr	r3, [r3, #24]
 8004c0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	011b      	lsls	r3, r3, #4
 8004c1c:	693a      	ldr	r2, [r7, #16]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	f023 030a 	bic.w	r3, r3, #10
 8004c28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c2a:	697a      	ldr	r2, [r7, #20]
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	693a      	ldr	r2, [r7, #16]
 8004c36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	697a      	ldr	r2, [r7, #20]
 8004c3c:	621a      	str	r2, [r3, #32]
}
 8004c3e:	bf00      	nop
 8004c40:	371c      	adds	r7, #28
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bc80      	pop	{r7}
 8004c46:	4770      	bx	lr

08004c48 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b087      	sub	sp, #28
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6a1b      	ldr	r3, [r3, #32]
 8004c58:	f023 0210 	bic.w	r2, r3, #16
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6a1b      	ldr	r3, [r3, #32]
 8004c6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c72:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	031b      	lsls	r3, r3, #12
 8004c78:	697a      	ldr	r2, [r7, #20]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004c84:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	011b      	lsls	r3, r3, #4
 8004c8a:	693a      	ldr	r2, [r7, #16]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	697a      	ldr	r2, [r7, #20]
 8004c94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	693a      	ldr	r2, [r7, #16]
 8004c9a:	621a      	str	r2, [r3, #32]
}
 8004c9c:	bf00      	nop
 8004c9e:	371c      	adds	r7, #28
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bc80      	pop	{r7}
 8004ca4:	4770      	bx	lr

08004ca6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ca6:	b480      	push	{r7}
 8004ca8:	b085      	sub	sp, #20
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6078      	str	r0, [r7, #4]
 8004cae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004cbe:	683a      	ldr	r2, [r7, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	f043 0307 	orr.w	r3, r3, #7
 8004cc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	68fa      	ldr	r2, [r7, #12]
 8004cce:	609a      	str	r2, [r3, #8]
}
 8004cd0:	bf00      	nop
 8004cd2:	3714      	adds	r7, #20
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bc80      	pop	{r7}
 8004cd8:	4770      	bx	lr

08004cda <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004cda:	b480      	push	{r7}
 8004cdc:	b087      	sub	sp, #28
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	60f8      	str	r0, [r7, #12]
 8004ce2:	60b9      	str	r1, [r7, #8]
 8004ce4:	607a      	str	r2, [r7, #4]
 8004ce6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004cf4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	021a      	lsls	r2, r3, #8
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	431a      	orrs	r2, r3
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	697a      	ldr	r2, [r7, #20]
 8004d0c:	609a      	str	r2, [r3, #8]
}
 8004d0e:	bf00      	nop
 8004d10:	371c      	adds	r7, #28
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bc80      	pop	{r7}
 8004d16:	4770      	bx	lr

08004d18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b087      	sub	sp, #28
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	f003 031f 	and.w	r3, r3, #31
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6a1a      	ldr	r2, [r3, #32]
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	43db      	mvns	r3, r3
 8004d3a:	401a      	ands	r2, r3
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6a1a      	ldr	r2, [r3, #32]
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	f003 031f 	and.w	r3, r3, #31
 8004d4a:	6879      	ldr	r1, [r7, #4]
 8004d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8004d50:	431a      	orrs	r2, r3
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	621a      	str	r2, [r3, #32]
}
 8004d56:	bf00      	nop
 8004d58:	371c      	adds	r7, #28
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bc80      	pop	{r7}
 8004d5e:	4770      	bx	lr

08004d60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b085      	sub	sp, #20
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
 8004d68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d101      	bne.n	8004d78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d74:	2302      	movs	r3, #2
 8004d76:	e046      	b.n	8004e06 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2202      	movs	r2, #2
 8004d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a16      	ldr	r2, [pc, #88]	; (8004e10 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d00e      	beq.n	8004dda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dc4:	d009      	beq.n	8004dda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a12      	ldr	r2, [pc, #72]	; (8004e14 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d004      	beq.n	8004dda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a10      	ldr	r2, [pc, #64]	; (8004e18 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d10c      	bne.n	8004df4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004de0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	68ba      	ldr	r2, [r7, #8]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	68ba      	ldr	r2, [r7, #8]
 8004df2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e04:	2300      	movs	r3, #0
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3714      	adds	r7, #20
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bc80      	pop	{r7}
 8004e0e:	4770      	bx	lr
 8004e10:	40012c00 	.word	0x40012c00
 8004e14:	40000400 	.word	0x40000400
 8004e18:	40000800 	.word	0x40000800

08004e1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b082      	sub	sp, #8
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d101      	bne.n	8004e2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e03f      	b.n	8004eae <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e34:	b2db      	uxtb	r3, r3
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d106      	bne.n	8004e48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f7fd f84c 	bl	8001ee0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2224      	movs	r2, #36	; 0x24
 8004e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	68da      	ldr	r2, [r3, #12]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f000 fc25 	bl	80056b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	691a      	ldr	r2, [r3, #16]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	695a      	ldr	r2, [r3, #20]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	68da      	ldr	r2, [r3, #12]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2220      	movs	r2, #32
 8004ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2220      	movs	r2, #32
 8004ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004eac:	2300      	movs	r3, #0
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3708      	adds	r7, #8
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}

08004eb6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eb6:	b580      	push	{r7, lr}
 8004eb8:	b08a      	sub	sp, #40	; 0x28
 8004eba:	af02      	add	r7, sp, #8
 8004ebc:	60f8      	str	r0, [r7, #12]
 8004ebe:	60b9      	str	r1, [r7, #8]
 8004ec0:	603b      	str	r3, [r7, #0]
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	2b20      	cmp	r3, #32
 8004ed4:	d17c      	bne.n	8004fd0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d002      	beq.n	8004ee2 <HAL_UART_Transmit+0x2c>
 8004edc:	88fb      	ldrh	r3, [r7, #6]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d101      	bne.n	8004ee6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e075      	b.n	8004fd2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d101      	bne.n	8004ef4 <HAL_UART_Transmit+0x3e>
 8004ef0:	2302      	movs	r3, #2
 8004ef2:	e06e      	b.n	8004fd2 <HAL_UART_Transmit+0x11c>
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2200      	movs	r2, #0
 8004f00:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2221      	movs	r2, #33	; 0x21
 8004f06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f0a:	f7fd f9bd 	bl	8002288 <HAL_GetTick>
 8004f0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	88fa      	ldrh	r2, [r7, #6]
 8004f14:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	88fa      	ldrh	r2, [r7, #6]
 8004f1a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f24:	d108      	bne.n	8004f38 <HAL_UART_Transmit+0x82>
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d104      	bne.n	8004f38 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	61bb      	str	r3, [r7, #24]
 8004f36:	e003      	b.n	8004f40 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2200      	movs	r2, #0
 8004f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004f48:	e02a      	b.n	8004fa0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	9300      	str	r3, [sp, #0]
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	2200      	movs	r2, #0
 8004f52:	2180      	movs	r1, #128	; 0x80
 8004f54:	68f8      	ldr	r0, [r7, #12]
 8004f56:	f000 fa11 	bl	800537c <UART_WaitOnFlagUntilTimeout>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d001      	beq.n	8004f64 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004f60:	2303      	movs	r3, #3
 8004f62:	e036      	b.n	8004fd2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004f64:	69fb      	ldr	r3, [r7, #28]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d10b      	bne.n	8004f82 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f6a:	69bb      	ldr	r3, [r7, #24]
 8004f6c:	881b      	ldrh	r3, [r3, #0]
 8004f6e:	461a      	mov	r2, r3
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f78:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	3302      	adds	r3, #2
 8004f7e:	61bb      	str	r3, [r7, #24]
 8004f80:	e007      	b.n	8004f92 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	781a      	ldrb	r2, [r3, #0]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004f8c:	69fb      	ldr	r3, [r7, #28]
 8004f8e:	3301      	adds	r3, #1
 8004f90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	3b01      	subs	r3, #1
 8004f9a:	b29a      	uxth	r2, r3
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d1cf      	bne.n	8004f4a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	9300      	str	r3, [sp, #0]
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	2140      	movs	r1, #64	; 0x40
 8004fb4:	68f8      	ldr	r0, [r7, #12]
 8004fb6:	f000 f9e1 	bl	800537c <UART_WaitOnFlagUntilTimeout>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d001      	beq.n	8004fc4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	e006      	b.n	8004fd2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2220      	movs	r2, #32
 8004fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	e000      	b.n	8004fd2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004fd0:	2302      	movs	r3, #2
  }
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3720      	adds	r7, #32
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
	...

08004fdc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b08a      	sub	sp, #40	; 0x28
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	695b      	ldr	r3, [r3, #20]
 8004ffa:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005000:	2300      	movs	r3, #0
 8005002:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005006:	f003 030f 	and.w	r3, r3, #15
 800500a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800500c:	69bb      	ldr	r3, [r7, #24]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d10d      	bne.n	800502e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005014:	f003 0320 	and.w	r3, r3, #32
 8005018:	2b00      	cmp	r3, #0
 800501a:	d008      	beq.n	800502e <HAL_UART_IRQHandler+0x52>
 800501c:	6a3b      	ldr	r3, [r7, #32]
 800501e:	f003 0320 	and.w	r3, r3, #32
 8005022:	2b00      	cmp	r3, #0
 8005024:	d003      	beq.n	800502e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 fa99 	bl	800555e <UART_Receive_IT>
      return;
 800502c:	e17b      	b.n	8005326 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800502e:	69bb      	ldr	r3, [r7, #24]
 8005030:	2b00      	cmp	r3, #0
 8005032:	f000 80b1 	beq.w	8005198 <HAL_UART_IRQHandler+0x1bc>
 8005036:	69fb      	ldr	r3, [r7, #28]
 8005038:	f003 0301 	and.w	r3, r3, #1
 800503c:	2b00      	cmp	r3, #0
 800503e:	d105      	bne.n	800504c <HAL_UART_IRQHandler+0x70>
 8005040:	6a3b      	ldr	r3, [r7, #32]
 8005042:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005046:	2b00      	cmp	r3, #0
 8005048:	f000 80a6 	beq.w	8005198 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800504c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800504e:	f003 0301 	and.w	r3, r3, #1
 8005052:	2b00      	cmp	r3, #0
 8005054:	d00a      	beq.n	800506c <HAL_UART_IRQHandler+0x90>
 8005056:	6a3b      	ldr	r3, [r7, #32]
 8005058:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800505c:	2b00      	cmp	r3, #0
 800505e:	d005      	beq.n	800506c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005064:	f043 0201 	orr.w	r2, r3, #1
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800506c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800506e:	f003 0304 	and.w	r3, r3, #4
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00a      	beq.n	800508c <HAL_UART_IRQHandler+0xb0>
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	f003 0301 	and.w	r3, r3, #1
 800507c:	2b00      	cmp	r3, #0
 800507e:	d005      	beq.n	800508c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005084:	f043 0202 	orr.w	r2, r3, #2
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800508c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800508e:	f003 0302 	and.w	r3, r3, #2
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00a      	beq.n	80050ac <HAL_UART_IRQHandler+0xd0>
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	f003 0301 	and.w	r3, r3, #1
 800509c:	2b00      	cmp	r3, #0
 800509e:	d005      	beq.n	80050ac <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a4:	f043 0204 	orr.w	r2, r3, #4
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80050ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ae:	f003 0308 	and.w	r3, r3, #8
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d00f      	beq.n	80050d6 <HAL_UART_IRQHandler+0xfa>
 80050b6:	6a3b      	ldr	r3, [r7, #32]
 80050b8:	f003 0320 	and.w	r3, r3, #32
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d104      	bne.n	80050ca <HAL_UART_IRQHandler+0xee>
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	f003 0301 	and.w	r3, r3, #1
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d005      	beq.n	80050d6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ce:	f043 0208 	orr.w	r2, r3, #8
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050da:	2b00      	cmp	r3, #0
 80050dc:	f000 811e 	beq.w	800531c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e2:	f003 0320 	and.w	r3, r3, #32
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d007      	beq.n	80050fa <HAL_UART_IRQHandler+0x11e>
 80050ea:	6a3b      	ldr	r3, [r7, #32]
 80050ec:	f003 0320 	and.w	r3, r3, #32
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d002      	beq.n	80050fa <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f000 fa32 	bl	800555e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	695b      	ldr	r3, [r3, #20]
 8005100:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005104:	2b00      	cmp	r3, #0
 8005106:	bf14      	ite	ne
 8005108:	2301      	movne	r3, #1
 800510a:	2300      	moveq	r3, #0
 800510c:	b2db      	uxtb	r3, r3
 800510e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005114:	f003 0308 	and.w	r3, r3, #8
 8005118:	2b00      	cmp	r3, #0
 800511a:	d102      	bne.n	8005122 <HAL_UART_IRQHandler+0x146>
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d031      	beq.n	8005186 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 f974 	bl	8005410 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	695b      	ldr	r3, [r3, #20]
 800512e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005132:	2b00      	cmp	r3, #0
 8005134:	d023      	beq.n	800517e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	695a      	ldr	r2, [r3, #20]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005144:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800514a:	2b00      	cmp	r3, #0
 800514c:	d013      	beq.n	8005176 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005152:	4a76      	ldr	r2, [pc, #472]	; (800532c <HAL_UART_IRQHandler+0x350>)
 8005154:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800515a:	4618      	mov	r0, r3
 800515c:	f7fd ff3c 	bl	8002fd8 <HAL_DMA_Abort_IT>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d016      	beq.n	8005194 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800516a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005170:	4610      	mov	r0, r2
 8005172:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005174:	e00e      	b.n	8005194 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 f8ec 	bl	8005354 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800517c:	e00a      	b.n	8005194 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 f8e8 	bl	8005354 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005184:	e006      	b.n	8005194 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 f8e4 	bl	8005354 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2200      	movs	r2, #0
 8005190:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005192:	e0c3      	b.n	800531c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005194:	bf00      	nop
    return;
 8005196:	e0c1      	b.n	800531c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800519c:	2b01      	cmp	r3, #1
 800519e:	f040 80a1 	bne.w	80052e4 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80051a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a4:	f003 0310 	and.w	r3, r3, #16
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	f000 809b 	beq.w	80052e4 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80051ae:	6a3b      	ldr	r3, [r7, #32]
 80051b0:	f003 0310 	and.w	r3, r3, #16
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f000 8095 	beq.w	80052e4 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80051ba:	2300      	movs	r3, #0
 80051bc:	60fb      	str	r3, [r7, #12]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	60fb      	str	r3, [r7, #12]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	60fb      	str	r3, [r7, #12]
 80051ce:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	695b      	ldr	r3, [r3, #20]
 80051d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d04e      	beq.n	800527c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80051e8:	8a3b      	ldrh	r3, [r7, #16]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	f000 8098 	beq.w	8005320 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80051f4:	8a3a      	ldrh	r2, [r7, #16]
 80051f6:	429a      	cmp	r2, r3
 80051f8:	f080 8092 	bcs.w	8005320 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	8a3a      	ldrh	r2, [r7, #16]
 8005200:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	2b20      	cmp	r3, #32
 800520a:	d02b      	beq.n	8005264 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	68da      	ldr	r2, [r3, #12]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800521a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	695a      	ldr	r2, [r3, #20]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f022 0201 	bic.w	r2, r2, #1
 800522a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	695a      	ldr	r2, [r3, #20]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800523a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2220      	movs	r2, #32
 8005240:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68da      	ldr	r2, [r3, #12]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f022 0210 	bic.w	r2, r2, #16
 8005258:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800525e:	4618      	mov	r0, r3
 8005260:	f7fd fe7f 	bl	8002f62 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800526c:	b29b      	uxth	r3, r3
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	b29b      	uxth	r3, r3
 8005272:	4619      	mov	r1, r3
 8005274:	6878      	ldr	r0, [r7, #4]
 8005276:	f000 f876 	bl	8005366 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800527a:	e051      	b.n	8005320 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005284:	b29b      	uxth	r3, r3
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800528e:	b29b      	uxth	r3, r3
 8005290:	2b00      	cmp	r3, #0
 8005292:	d047      	beq.n	8005324 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8005294:	8a7b      	ldrh	r3, [r7, #18]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d044      	beq.n	8005324 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	68da      	ldr	r2, [r3, #12]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80052a8:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	695a      	ldr	r2, [r3, #20]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f022 0201 	bic.w	r2, r2, #1
 80052b8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2220      	movs	r2, #32
 80052be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	68da      	ldr	r2, [r3, #12]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f022 0210 	bic.w	r2, r2, #16
 80052d6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80052d8:	8a7b      	ldrh	r3, [r7, #18]
 80052da:	4619      	mov	r1, r3
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f000 f842 	bl	8005366 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80052e2:	e01f      	b.n	8005324 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80052e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d008      	beq.n	8005300 <HAL_UART_IRQHandler+0x324>
 80052ee:	6a3b      	ldr	r3, [r7, #32]
 80052f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d003      	beq.n	8005300 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	f000 f8c9 	bl	8005490 <UART_Transmit_IT>
    return;
 80052fe:	e012      	b.n	8005326 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005302:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00d      	beq.n	8005326 <HAL_UART_IRQHandler+0x34a>
 800530a:	6a3b      	ldr	r3, [r7, #32]
 800530c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005310:	2b00      	cmp	r3, #0
 8005312:	d008      	beq.n	8005326 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f000 f90a 	bl	800552e <UART_EndTransmit_IT>
    return;
 800531a:	e004      	b.n	8005326 <HAL_UART_IRQHandler+0x34a>
    return;
 800531c:	bf00      	nop
 800531e:	e002      	b.n	8005326 <HAL_UART_IRQHandler+0x34a>
      return;
 8005320:	bf00      	nop
 8005322:	e000      	b.n	8005326 <HAL_UART_IRQHandler+0x34a>
      return;
 8005324:	bf00      	nop
  }
}
 8005326:	3728      	adds	r7, #40	; 0x28
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}
 800532c:	08005469 	.word	0x08005469

08005330 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005338:	bf00      	nop
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	bc80      	pop	{r7}
 8005340:	4770      	bx	lr

08005342 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005342:	b480      	push	{r7}
 8005344:	b083      	sub	sp, #12
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800534a:	bf00      	nop
 800534c:	370c      	adds	r7, #12
 800534e:	46bd      	mov	sp, r7
 8005350:	bc80      	pop	{r7}
 8005352:	4770      	bx	lr

08005354 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005354:	b480      	push	{r7}
 8005356:	b083      	sub	sp, #12
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800535c:	bf00      	nop
 800535e:	370c      	adds	r7, #12
 8005360:	46bd      	mov	sp, r7
 8005362:	bc80      	pop	{r7}
 8005364:	4770      	bx	lr

08005366 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005366:	b480      	push	{r7}
 8005368:	b083      	sub	sp, #12
 800536a:	af00      	add	r7, sp, #0
 800536c:	6078      	str	r0, [r7, #4]
 800536e:	460b      	mov	r3, r1
 8005370:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005372:	bf00      	nop
 8005374:	370c      	adds	r7, #12
 8005376:	46bd      	mov	sp, r7
 8005378:	bc80      	pop	{r7}
 800537a:	4770      	bx	lr

0800537c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b084      	sub	sp, #16
 8005380:	af00      	add	r7, sp, #0
 8005382:	60f8      	str	r0, [r7, #12]
 8005384:	60b9      	str	r1, [r7, #8]
 8005386:	603b      	str	r3, [r7, #0]
 8005388:	4613      	mov	r3, r2
 800538a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800538c:	e02c      	b.n	80053e8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800538e:	69bb      	ldr	r3, [r7, #24]
 8005390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005394:	d028      	beq.n	80053e8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005396:	69bb      	ldr	r3, [r7, #24]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d007      	beq.n	80053ac <UART_WaitOnFlagUntilTimeout+0x30>
 800539c:	f7fc ff74 	bl	8002288 <HAL_GetTick>
 80053a0:	4602      	mov	r2, r0
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	69ba      	ldr	r2, [r7, #24]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d21d      	bcs.n	80053e8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	68da      	ldr	r2, [r3, #12]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80053ba:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	695a      	ldr	r2, [r3, #20]
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f022 0201 	bic.w	r2, r2, #1
 80053ca:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2220      	movs	r2, #32
 80053d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2220      	movs	r2, #32
 80053d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2200      	movs	r2, #0
 80053e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80053e4:	2303      	movs	r3, #3
 80053e6:	e00f      	b.n	8005408 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	4013      	ands	r3, r2
 80053f2:	68ba      	ldr	r2, [r7, #8]
 80053f4:	429a      	cmp	r2, r3
 80053f6:	bf0c      	ite	eq
 80053f8:	2301      	moveq	r3, #1
 80053fa:	2300      	movne	r3, #0
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	461a      	mov	r2, r3
 8005400:	79fb      	ldrb	r3, [r7, #7]
 8005402:	429a      	cmp	r2, r3
 8005404:	d0c3      	beq.n	800538e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005406:	2300      	movs	r3, #0
}
 8005408:	4618      	mov	r0, r3
 800540a:	3710      	adds	r7, #16
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}

08005410 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005410:	b480      	push	{r7}
 8005412:	b083      	sub	sp, #12
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68da      	ldr	r2, [r3, #12]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005426:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	695a      	ldr	r2, [r3, #20]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f022 0201 	bic.w	r2, r2, #1
 8005436:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800543c:	2b01      	cmp	r3, #1
 800543e:	d107      	bne.n	8005450 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68da      	ldr	r2, [r3, #12]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f022 0210 	bic.w	r2, r2, #16
 800544e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2220      	movs	r2, #32
 8005454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800545e:	bf00      	nop
 8005460:	370c      	adds	r7, #12
 8005462:	46bd      	mov	sp, r7
 8005464:	bc80      	pop	{r7}
 8005466:	4770      	bx	lr

08005468 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b084      	sub	sp, #16
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005474:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005482:	68f8      	ldr	r0, [r7, #12]
 8005484:	f7ff ff66 	bl	8005354 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005488:	bf00      	nop
 800548a:	3710      	adds	r7, #16
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}

08005490 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005490:	b480      	push	{r7}
 8005492:	b085      	sub	sp, #20
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800549e:	b2db      	uxtb	r3, r3
 80054a0:	2b21      	cmp	r3, #33	; 0x21
 80054a2:	d13e      	bne.n	8005522 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054ac:	d114      	bne.n	80054d8 <UART_Transmit_IT+0x48>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d110      	bne.n	80054d8 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6a1b      	ldr	r3, [r3, #32]
 80054ba:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	881b      	ldrh	r3, [r3, #0]
 80054c0:	461a      	mov	r2, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054ca:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6a1b      	ldr	r3, [r3, #32]
 80054d0:	1c9a      	adds	r2, r3, #2
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	621a      	str	r2, [r3, #32]
 80054d6:	e008      	b.n	80054ea <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a1b      	ldr	r3, [r3, #32]
 80054dc:	1c59      	adds	r1, r3, #1
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	6211      	str	r1, [r2, #32]
 80054e2:	781a      	ldrb	r2, [r3, #0]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	3b01      	subs	r3, #1
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	687a      	ldr	r2, [r7, #4]
 80054f6:	4619      	mov	r1, r3
 80054f8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d10f      	bne.n	800551e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	68da      	ldr	r2, [r3, #12]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800550c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	68da      	ldr	r2, [r3, #12]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800551c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800551e:	2300      	movs	r3, #0
 8005520:	e000      	b.n	8005524 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005522:	2302      	movs	r3, #2
  }
}
 8005524:	4618      	mov	r0, r3
 8005526:	3714      	adds	r7, #20
 8005528:	46bd      	mov	sp, r7
 800552a:	bc80      	pop	{r7}
 800552c:	4770      	bx	lr

0800552e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800552e:	b580      	push	{r7, lr}
 8005530:	b082      	sub	sp, #8
 8005532:	af00      	add	r7, sp, #0
 8005534:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68da      	ldr	r2, [r3, #12]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005544:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2220      	movs	r2, #32
 800554a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f7ff feee 	bl	8005330 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005554:	2300      	movs	r3, #0
}
 8005556:	4618      	mov	r0, r3
 8005558:	3708      	adds	r7, #8
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}

0800555e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800555e:	b580      	push	{r7, lr}
 8005560:	b086      	sub	sp, #24
 8005562:	af00      	add	r7, sp, #0
 8005564:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b22      	cmp	r3, #34	; 0x22
 8005570:	f040 8099 	bne.w	80056a6 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800557c:	d117      	bne.n	80055ae <UART_Receive_IT+0x50>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	691b      	ldr	r3, [r3, #16]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d113      	bne.n	80055ae <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005586:	2300      	movs	r3, #0
 8005588:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800558e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	b29b      	uxth	r3, r3
 8005598:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800559c:	b29a      	uxth	r2, r3
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a6:	1c9a      	adds	r2, r3, #2
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	629a      	str	r2, [r3, #40]	; 0x28
 80055ac:	e026      	b.n	80055fc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b2:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80055b4:	2300      	movs	r3, #0
 80055b6:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055c0:	d007      	beq.n	80055d2 <UART_Receive_IT+0x74>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d10a      	bne.n	80055e0 <UART_Receive_IT+0x82>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	691b      	ldr	r3, [r3, #16]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d106      	bne.n	80055e0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	b2da      	uxtb	r2, r3
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	701a      	strb	r2, [r3, #0]
 80055de:	e008      	b.n	80055f2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80055ec:	b2da      	uxtb	r2, r3
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f6:	1c5a      	adds	r2, r3, #1
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005600:	b29b      	uxth	r3, r3
 8005602:	3b01      	subs	r3, #1
 8005604:	b29b      	uxth	r3, r3
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	4619      	mov	r1, r3
 800560a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800560c:	2b00      	cmp	r3, #0
 800560e:	d148      	bne.n	80056a2 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	68da      	ldr	r2, [r3, #12]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f022 0220 	bic.w	r2, r2, #32
 800561e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68da      	ldr	r2, [r3, #12]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800562e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	695a      	ldr	r2, [r3, #20]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f022 0201 	bic.w	r2, r2, #1
 800563e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2220      	movs	r2, #32
 8005644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800564c:	2b01      	cmp	r3, #1
 800564e:	d123      	bne.n	8005698 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	68da      	ldr	r2, [r3, #12]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f022 0210 	bic.w	r2, r2, #16
 8005664:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 0310 	and.w	r3, r3, #16
 8005670:	2b10      	cmp	r3, #16
 8005672:	d10a      	bne.n	800568a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005674:	2300      	movs	r3, #0
 8005676:	60fb      	str	r3, [r7, #12]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	60fb      	str	r3, [r7, #12]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	60fb      	str	r3, [r7, #12]
 8005688:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800568e:	4619      	mov	r1, r3
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f7ff fe68 	bl	8005366 <HAL_UARTEx_RxEventCallback>
 8005696:	e002      	b.n	800569e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f7ff fe52 	bl	8005342 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800569e:	2300      	movs	r3, #0
 80056a0:	e002      	b.n	80056a8 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80056a2:	2300      	movs	r3, #0
 80056a4:	e000      	b.n	80056a8 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80056a6:	2302      	movs	r3, #2
  }
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3718      	adds	r7, #24
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}

080056b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b084      	sub	sp, #16
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	68da      	ldr	r2, [r3, #12]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	430a      	orrs	r2, r1
 80056cc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	689a      	ldr	r2, [r3, #8]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	691b      	ldr	r3, [r3, #16]
 80056d6:	431a      	orrs	r2, r3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	695b      	ldr	r3, [r3, #20]
 80056dc:	4313      	orrs	r3, r2
 80056de:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80056ea:	f023 030c 	bic.w	r3, r3, #12
 80056ee:	687a      	ldr	r2, [r7, #4]
 80056f0:	6812      	ldr	r2, [r2, #0]
 80056f2:	68b9      	ldr	r1, [r7, #8]
 80056f4:	430b      	orrs	r3, r1
 80056f6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	695b      	ldr	r3, [r3, #20]
 80056fe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	699a      	ldr	r2, [r3, #24]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	430a      	orrs	r2, r1
 800570c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a2c      	ldr	r2, [pc, #176]	; (80057c4 <UART_SetConfig+0x114>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d103      	bne.n	8005720 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005718:	f7fe fbbc 	bl	8003e94 <HAL_RCC_GetPCLK2Freq>
 800571c:	60f8      	str	r0, [r7, #12]
 800571e:	e002      	b.n	8005726 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005720:	f7fe fba4 	bl	8003e6c <HAL_RCC_GetPCLK1Freq>
 8005724:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005726:	68fa      	ldr	r2, [r7, #12]
 8005728:	4613      	mov	r3, r2
 800572a:	009b      	lsls	r3, r3, #2
 800572c:	4413      	add	r3, r2
 800572e:	009a      	lsls	r2, r3, #2
 8005730:	441a      	add	r2, r3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	fbb2 f3f3 	udiv	r3, r2, r3
 800573c:	4a22      	ldr	r2, [pc, #136]	; (80057c8 <UART_SetConfig+0x118>)
 800573e:	fba2 2303 	umull	r2, r3, r2, r3
 8005742:	095b      	lsrs	r3, r3, #5
 8005744:	0119      	lsls	r1, r3, #4
 8005746:	68fa      	ldr	r2, [r7, #12]
 8005748:	4613      	mov	r3, r2
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	4413      	add	r3, r2
 800574e:	009a      	lsls	r2, r3, #2
 8005750:	441a      	add	r2, r3
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	fbb2 f2f3 	udiv	r2, r2, r3
 800575c:	4b1a      	ldr	r3, [pc, #104]	; (80057c8 <UART_SetConfig+0x118>)
 800575e:	fba3 0302 	umull	r0, r3, r3, r2
 8005762:	095b      	lsrs	r3, r3, #5
 8005764:	2064      	movs	r0, #100	; 0x64
 8005766:	fb00 f303 	mul.w	r3, r0, r3
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	011b      	lsls	r3, r3, #4
 800576e:	3332      	adds	r3, #50	; 0x32
 8005770:	4a15      	ldr	r2, [pc, #84]	; (80057c8 <UART_SetConfig+0x118>)
 8005772:	fba2 2303 	umull	r2, r3, r2, r3
 8005776:	095b      	lsrs	r3, r3, #5
 8005778:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800577c:	4419      	add	r1, r3
 800577e:	68fa      	ldr	r2, [r7, #12]
 8005780:	4613      	mov	r3, r2
 8005782:	009b      	lsls	r3, r3, #2
 8005784:	4413      	add	r3, r2
 8005786:	009a      	lsls	r2, r3, #2
 8005788:	441a      	add	r2, r3
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	fbb2 f2f3 	udiv	r2, r2, r3
 8005794:	4b0c      	ldr	r3, [pc, #48]	; (80057c8 <UART_SetConfig+0x118>)
 8005796:	fba3 0302 	umull	r0, r3, r3, r2
 800579a:	095b      	lsrs	r3, r3, #5
 800579c:	2064      	movs	r0, #100	; 0x64
 800579e:	fb00 f303 	mul.w	r3, r0, r3
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	011b      	lsls	r3, r3, #4
 80057a6:	3332      	adds	r3, #50	; 0x32
 80057a8:	4a07      	ldr	r2, [pc, #28]	; (80057c8 <UART_SetConfig+0x118>)
 80057aa:	fba2 2303 	umull	r2, r3, r2, r3
 80057ae:	095b      	lsrs	r3, r3, #5
 80057b0:	f003 020f 	and.w	r2, r3, #15
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	440a      	add	r2, r1
 80057ba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80057bc:	bf00      	nop
 80057be:	3710      	adds	r7, #16
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}
 80057c4:	40013800 	.word	0x40013800
 80057c8:	51eb851f 	.word	0x51eb851f

080057cc <__errno>:
 80057cc:	4b01      	ldr	r3, [pc, #4]	; (80057d4 <__errno+0x8>)
 80057ce:	6818      	ldr	r0, [r3, #0]
 80057d0:	4770      	bx	lr
 80057d2:	bf00      	nop
 80057d4:	2000000c 	.word	0x2000000c

080057d8 <__libc_init_array>:
 80057d8:	b570      	push	{r4, r5, r6, lr}
 80057da:	2600      	movs	r6, #0
 80057dc:	4d0c      	ldr	r5, [pc, #48]	; (8005810 <__libc_init_array+0x38>)
 80057de:	4c0d      	ldr	r4, [pc, #52]	; (8005814 <__libc_init_array+0x3c>)
 80057e0:	1b64      	subs	r4, r4, r5
 80057e2:	10a4      	asrs	r4, r4, #2
 80057e4:	42a6      	cmp	r6, r4
 80057e6:	d109      	bne.n	80057fc <__libc_init_array+0x24>
 80057e8:	f002 febc 	bl	8008564 <_init>
 80057ec:	2600      	movs	r6, #0
 80057ee:	4d0a      	ldr	r5, [pc, #40]	; (8005818 <__libc_init_array+0x40>)
 80057f0:	4c0a      	ldr	r4, [pc, #40]	; (800581c <__libc_init_array+0x44>)
 80057f2:	1b64      	subs	r4, r4, r5
 80057f4:	10a4      	asrs	r4, r4, #2
 80057f6:	42a6      	cmp	r6, r4
 80057f8:	d105      	bne.n	8005806 <__libc_init_array+0x2e>
 80057fa:	bd70      	pop	{r4, r5, r6, pc}
 80057fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005800:	4798      	blx	r3
 8005802:	3601      	adds	r6, #1
 8005804:	e7ee      	b.n	80057e4 <__libc_init_array+0xc>
 8005806:	f855 3b04 	ldr.w	r3, [r5], #4
 800580a:	4798      	blx	r3
 800580c:	3601      	adds	r6, #1
 800580e:	e7f2      	b.n	80057f6 <__libc_init_array+0x1e>
 8005810:	080089ac 	.word	0x080089ac
 8005814:	080089ac 	.word	0x080089ac
 8005818:	080089ac 	.word	0x080089ac
 800581c:	080089b0 	.word	0x080089b0

08005820 <memset>:
 8005820:	4603      	mov	r3, r0
 8005822:	4402      	add	r2, r0
 8005824:	4293      	cmp	r3, r2
 8005826:	d100      	bne.n	800582a <memset+0xa>
 8005828:	4770      	bx	lr
 800582a:	f803 1b01 	strb.w	r1, [r3], #1
 800582e:	e7f9      	b.n	8005824 <memset+0x4>

08005830 <__cvt>:
 8005830:	2b00      	cmp	r3, #0
 8005832:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005836:	461f      	mov	r7, r3
 8005838:	bfbb      	ittet	lt
 800583a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800583e:	461f      	movlt	r7, r3
 8005840:	2300      	movge	r3, #0
 8005842:	232d      	movlt	r3, #45	; 0x2d
 8005844:	b088      	sub	sp, #32
 8005846:	4614      	mov	r4, r2
 8005848:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800584a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800584c:	7013      	strb	r3, [r2, #0]
 800584e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005850:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005854:	f023 0820 	bic.w	r8, r3, #32
 8005858:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800585c:	d005      	beq.n	800586a <__cvt+0x3a>
 800585e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005862:	d100      	bne.n	8005866 <__cvt+0x36>
 8005864:	3501      	adds	r5, #1
 8005866:	2302      	movs	r3, #2
 8005868:	e000      	b.n	800586c <__cvt+0x3c>
 800586a:	2303      	movs	r3, #3
 800586c:	aa07      	add	r2, sp, #28
 800586e:	9204      	str	r2, [sp, #16]
 8005870:	aa06      	add	r2, sp, #24
 8005872:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005876:	e9cd 3500 	strd	r3, r5, [sp]
 800587a:	4622      	mov	r2, r4
 800587c:	463b      	mov	r3, r7
 800587e:	f000 fce7 	bl	8006250 <_dtoa_r>
 8005882:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005886:	4606      	mov	r6, r0
 8005888:	d102      	bne.n	8005890 <__cvt+0x60>
 800588a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800588c:	07db      	lsls	r3, r3, #31
 800588e:	d522      	bpl.n	80058d6 <__cvt+0xa6>
 8005890:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005894:	eb06 0905 	add.w	r9, r6, r5
 8005898:	d110      	bne.n	80058bc <__cvt+0x8c>
 800589a:	7833      	ldrb	r3, [r6, #0]
 800589c:	2b30      	cmp	r3, #48	; 0x30
 800589e:	d10a      	bne.n	80058b6 <__cvt+0x86>
 80058a0:	2200      	movs	r2, #0
 80058a2:	2300      	movs	r3, #0
 80058a4:	4620      	mov	r0, r4
 80058a6:	4639      	mov	r1, r7
 80058a8:	f7fb f87e 	bl	80009a8 <__aeabi_dcmpeq>
 80058ac:	b918      	cbnz	r0, 80058b6 <__cvt+0x86>
 80058ae:	f1c5 0501 	rsb	r5, r5, #1
 80058b2:	f8ca 5000 	str.w	r5, [sl]
 80058b6:	f8da 3000 	ldr.w	r3, [sl]
 80058ba:	4499      	add	r9, r3
 80058bc:	2200      	movs	r2, #0
 80058be:	2300      	movs	r3, #0
 80058c0:	4620      	mov	r0, r4
 80058c2:	4639      	mov	r1, r7
 80058c4:	f7fb f870 	bl	80009a8 <__aeabi_dcmpeq>
 80058c8:	b108      	cbz	r0, 80058ce <__cvt+0x9e>
 80058ca:	f8cd 901c 	str.w	r9, [sp, #28]
 80058ce:	2230      	movs	r2, #48	; 0x30
 80058d0:	9b07      	ldr	r3, [sp, #28]
 80058d2:	454b      	cmp	r3, r9
 80058d4:	d307      	bcc.n	80058e6 <__cvt+0xb6>
 80058d6:	4630      	mov	r0, r6
 80058d8:	9b07      	ldr	r3, [sp, #28]
 80058da:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80058dc:	1b9b      	subs	r3, r3, r6
 80058de:	6013      	str	r3, [r2, #0]
 80058e0:	b008      	add	sp, #32
 80058e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058e6:	1c59      	adds	r1, r3, #1
 80058e8:	9107      	str	r1, [sp, #28]
 80058ea:	701a      	strb	r2, [r3, #0]
 80058ec:	e7f0      	b.n	80058d0 <__cvt+0xa0>

080058ee <__exponent>:
 80058ee:	4603      	mov	r3, r0
 80058f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058f2:	2900      	cmp	r1, #0
 80058f4:	f803 2b02 	strb.w	r2, [r3], #2
 80058f8:	bfb6      	itet	lt
 80058fa:	222d      	movlt	r2, #45	; 0x2d
 80058fc:	222b      	movge	r2, #43	; 0x2b
 80058fe:	4249      	neglt	r1, r1
 8005900:	2909      	cmp	r1, #9
 8005902:	7042      	strb	r2, [r0, #1]
 8005904:	dd2b      	ble.n	800595e <__exponent+0x70>
 8005906:	f10d 0407 	add.w	r4, sp, #7
 800590a:	46a4      	mov	ip, r4
 800590c:	270a      	movs	r7, #10
 800590e:	fb91 f6f7 	sdiv	r6, r1, r7
 8005912:	460a      	mov	r2, r1
 8005914:	46a6      	mov	lr, r4
 8005916:	fb07 1516 	mls	r5, r7, r6, r1
 800591a:	2a63      	cmp	r2, #99	; 0x63
 800591c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005920:	4631      	mov	r1, r6
 8005922:	f104 34ff 	add.w	r4, r4, #4294967295
 8005926:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800592a:	dcf0      	bgt.n	800590e <__exponent+0x20>
 800592c:	3130      	adds	r1, #48	; 0x30
 800592e:	f1ae 0502 	sub.w	r5, lr, #2
 8005932:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005936:	4629      	mov	r1, r5
 8005938:	1c44      	adds	r4, r0, #1
 800593a:	4561      	cmp	r1, ip
 800593c:	d30a      	bcc.n	8005954 <__exponent+0x66>
 800593e:	f10d 0209 	add.w	r2, sp, #9
 8005942:	eba2 020e 	sub.w	r2, r2, lr
 8005946:	4565      	cmp	r5, ip
 8005948:	bf88      	it	hi
 800594a:	2200      	movhi	r2, #0
 800594c:	4413      	add	r3, r2
 800594e:	1a18      	subs	r0, r3, r0
 8005950:	b003      	add	sp, #12
 8005952:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005954:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005958:	f804 2f01 	strb.w	r2, [r4, #1]!
 800595c:	e7ed      	b.n	800593a <__exponent+0x4c>
 800595e:	2330      	movs	r3, #48	; 0x30
 8005960:	3130      	adds	r1, #48	; 0x30
 8005962:	7083      	strb	r3, [r0, #2]
 8005964:	70c1      	strb	r1, [r0, #3]
 8005966:	1d03      	adds	r3, r0, #4
 8005968:	e7f1      	b.n	800594e <__exponent+0x60>
	...

0800596c <_printf_float>:
 800596c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005970:	b091      	sub	sp, #68	; 0x44
 8005972:	460c      	mov	r4, r1
 8005974:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005978:	4616      	mov	r6, r2
 800597a:	461f      	mov	r7, r3
 800597c:	4605      	mov	r5, r0
 800597e:	f001 fa55 	bl	8006e2c <_localeconv_r>
 8005982:	6803      	ldr	r3, [r0, #0]
 8005984:	4618      	mov	r0, r3
 8005986:	9309      	str	r3, [sp, #36]	; 0x24
 8005988:	f7fa fbe2 	bl	8000150 <strlen>
 800598c:	2300      	movs	r3, #0
 800598e:	930e      	str	r3, [sp, #56]	; 0x38
 8005990:	f8d8 3000 	ldr.w	r3, [r8]
 8005994:	900a      	str	r0, [sp, #40]	; 0x28
 8005996:	3307      	adds	r3, #7
 8005998:	f023 0307 	bic.w	r3, r3, #7
 800599c:	f103 0208 	add.w	r2, r3, #8
 80059a0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80059a4:	f8d4 b000 	ldr.w	fp, [r4]
 80059a8:	f8c8 2000 	str.w	r2, [r8]
 80059ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059b0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80059b4:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80059b8:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80059bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80059be:	f04f 32ff 	mov.w	r2, #4294967295
 80059c2:	4640      	mov	r0, r8
 80059c4:	4b9c      	ldr	r3, [pc, #624]	; (8005c38 <_printf_float+0x2cc>)
 80059c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80059c8:	f7fb f820 	bl	8000a0c <__aeabi_dcmpun>
 80059cc:	bb70      	cbnz	r0, 8005a2c <_printf_float+0xc0>
 80059ce:	f04f 32ff 	mov.w	r2, #4294967295
 80059d2:	4640      	mov	r0, r8
 80059d4:	4b98      	ldr	r3, [pc, #608]	; (8005c38 <_printf_float+0x2cc>)
 80059d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80059d8:	f7fa fffa 	bl	80009d0 <__aeabi_dcmple>
 80059dc:	bb30      	cbnz	r0, 8005a2c <_printf_float+0xc0>
 80059de:	2200      	movs	r2, #0
 80059e0:	2300      	movs	r3, #0
 80059e2:	4640      	mov	r0, r8
 80059e4:	4651      	mov	r1, sl
 80059e6:	f7fa ffe9 	bl	80009bc <__aeabi_dcmplt>
 80059ea:	b110      	cbz	r0, 80059f2 <_printf_float+0x86>
 80059ec:	232d      	movs	r3, #45	; 0x2d
 80059ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059f2:	4b92      	ldr	r3, [pc, #584]	; (8005c3c <_printf_float+0x2d0>)
 80059f4:	4892      	ldr	r0, [pc, #584]	; (8005c40 <_printf_float+0x2d4>)
 80059f6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80059fa:	bf94      	ite	ls
 80059fc:	4698      	movls	r8, r3
 80059fe:	4680      	movhi	r8, r0
 8005a00:	2303      	movs	r3, #3
 8005a02:	f04f 0a00 	mov.w	sl, #0
 8005a06:	6123      	str	r3, [r4, #16]
 8005a08:	f02b 0304 	bic.w	r3, fp, #4
 8005a0c:	6023      	str	r3, [r4, #0]
 8005a0e:	4633      	mov	r3, r6
 8005a10:	4621      	mov	r1, r4
 8005a12:	4628      	mov	r0, r5
 8005a14:	9700      	str	r7, [sp, #0]
 8005a16:	aa0f      	add	r2, sp, #60	; 0x3c
 8005a18:	f000 f9d4 	bl	8005dc4 <_printf_common>
 8005a1c:	3001      	adds	r0, #1
 8005a1e:	f040 8090 	bne.w	8005b42 <_printf_float+0x1d6>
 8005a22:	f04f 30ff 	mov.w	r0, #4294967295
 8005a26:	b011      	add	sp, #68	; 0x44
 8005a28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a2c:	4642      	mov	r2, r8
 8005a2e:	4653      	mov	r3, sl
 8005a30:	4640      	mov	r0, r8
 8005a32:	4651      	mov	r1, sl
 8005a34:	f7fa ffea 	bl	8000a0c <__aeabi_dcmpun>
 8005a38:	b148      	cbz	r0, 8005a4e <_printf_float+0xe2>
 8005a3a:	f1ba 0f00 	cmp.w	sl, #0
 8005a3e:	bfb8      	it	lt
 8005a40:	232d      	movlt	r3, #45	; 0x2d
 8005a42:	4880      	ldr	r0, [pc, #512]	; (8005c44 <_printf_float+0x2d8>)
 8005a44:	bfb8      	it	lt
 8005a46:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005a4a:	4b7f      	ldr	r3, [pc, #508]	; (8005c48 <_printf_float+0x2dc>)
 8005a4c:	e7d3      	b.n	80059f6 <_printf_float+0x8a>
 8005a4e:	6863      	ldr	r3, [r4, #4]
 8005a50:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005a54:	1c5a      	adds	r2, r3, #1
 8005a56:	d142      	bne.n	8005ade <_printf_float+0x172>
 8005a58:	2306      	movs	r3, #6
 8005a5a:	6063      	str	r3, [r4, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	9206      	str	r2, [sp, #24]
 8005a60:	aa0e      	add	r2, sp, #56	; 0x38
 8005a62:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005a66:	aa0d      	add	r2, sp, #52	; 0x34
 8005a68:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005a6c:	9203      	str	r2, [sp, #12]
 8005a6e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005a72:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005a76:	6023      	str	r3, [r4, #0]
 8005a78:	6863      	ldr	r3, [r4, #4]
 8005a7a:	4642      	mov	r2, r8
 8005a7c:	9300      	str	r3, [sp, #0]
 8005a7e:	4628      	mov	r0, r5
 8005a80:	4653      	mov	r3, sl
 8005a82:	910b      	str	r1, [sp, #44]	; 0x2c
 8005a84:	f7ff fed4 	bl	8005830 <__cvt>
 8005a88:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005a8a:	4680      	mov	r8, r0
 8005a8c:	2947      	cmp	r1, #71	; 0x47
 8005a8e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005a90:	d108      	bne.n	8005aa4 <_printf_float+0x138>
 8005a92:	1cc8      	adds	r0, r1, #3
 8005a94:	db02      	blt.n	8005a9c <_printf_float+0x130>
 8005a96:	6863      	ldr	r3, [r4, #4]
 8005a98:	4299      	cmp	r1, r3
 8005a9a:	dd40      	ble.n	8005b1e <_printf_float+0x1b2>
 8005a9c:	f1a9 0902 	sub.w	r9, r9, #2
 8005aa0:	fa5f f989 	uxtb.w	r9, r9
 8005aa4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005aa8:	d81f      	bhi.n	8005aea <_printf_float+0x17e>
 8005aaa:	464a      	mov	r2, r9
 8005aac:	3901      	subs	r1, #1
 8005aae:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005ab2:	910d      	str	r1, [sp, #52]	; 0x34
 8005ab4:	f7ff ff1b 	bl	80058ee <__exponent>
 8005ab8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005aba:	4682      	mov	sl, r0
 8005abc:	1813      	adds	r3, r2, r0
 8005abe:	2a01      	cmp	r2, #1
 8005ac0:	6123      	str	r3, [r4, #16]
 8005ac2:	dc02      	bgt.n	8005aca <_printf_float+0x15e>
 8005ac4:	6822      	ldr	r2, [r4, #0]
 8005ac6:	07d2      	lsls	r2, r2, #31
 8005ac8:	d501      	bpl.n	8005ace <_printf_float+0x162>
 8005aca:	3301      	adds	r3, #1
 8005acc:	6123      	str	r3, [r4, #16]
 8005ace:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d09b      	beq.n	8005a0e <_printf_float+0xa2>
 8005ad6:	232d      	movs	r3, #45	; 0x2d
 8005ad8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005adc:	e797      	b.n	8005a0e <_printf_float+0xa2>
 8005ade:	2947      	cmp	r1, #71	; 0x47
 8005ae0:	d1bc      	bne.n	8005a5c <_printf_float+0xf0>
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d1ba      	bne.n	8005a5c <_printf_float+0xf0>
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e7b7      	b.n	8005a5a <_printf_float+0xee>
 8005aea:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005aee:	d118      	bne.n	8005b22 <_printf_float+0x1b6>
 8005af0:	2900      	cmp	r1, #0
 8005af2:	6863      	ldr	r3, [r4, #4]
 8005af4:	dd0b      	ble.n	8005b0e <_printf_float+0x1a2>
 8005af6:	6121      	str	r1, [r4, #16]
 8005af8:	b913      	cbnz	r3, 8005b00 <_printf_float+0x194>
 8005afa:	6822      	ldr	r2, [r4, #0]
 8005afc:	07d0      	lsls	r0, r2, #31
 8005afe:	d502      	bpl.n	8005b06 <_printf_float+0x19a>
 8005b00:	3301      	adds	r3, #1
 8005b02:	440b      	add	r3, r1
 8005b04:	6123      	str	r3, [r4, #16]
 8005b06:	f04f 0a00 	mov.w	sl, #0
 8005b0a:	65a1      	str	r1, [r4, #88]	; 0x58
 8005b0c:	e7df      	b.n	8005ace <_printf_float+0x162>
 8005b0e:	b913      	cbnz	r3, 8005b16 <_printf_float+0x1aa>
 8005b10:	6822      	ldr	r2, [r4, #0]
 8005b12:	07d2      	lsls	r2, r2, #31
 8005b14:	d501      	bpl.n	8005b1a <_printf_float+0x1ae>
 8005b16:	3302      	adds	r3, #2
 8005b18:	e7f4      	b.n	8005b04 <_printf_float+0x198>
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	e7f2      	b.n	8005b04 <_printf_float+0x198>
 8005b1e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005b22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b24:	4299      	cmp	r1, r3
 8005b26:	db05      	blt.n	8005b34 <_printf_float+0x1c8>
 8005b28:	6823      	ldr	r3, [r4, #0]
 8005b2a:	6121      	str	r1, [r4, #16]
 8005b2c:	07d8      	lsls	r0, r3, #31
 8005b2e:	d5ea      	bpl.n	8005b06 <_printf_float+0x19a>
 8005b30:	1c4b      	adds	r3, r1, #1
 8005b32:	e7e7      	b.n	8005b04 <_printf_float+0x198>
 8005b34:	2900      	cmp	r1, #0
 8005b36:	bfcc      	ite	gt
 8005b38:	2201      	movgt	r2, #1
 8005b3a:	f1c1 0202 	rsble	r2, r1, #2
 8005b3e:	4413      	add	r3, r2
 8005b40:	e7e0      	b.n	8005b04 <_printf_float+0x198>
 8005b42:	6823      	ldr	r3, [r4, #0]
 8005b44:	055a      	lsls	r2, r3, #21
 8005b46:	d407      	bmi.n	8005b58 <_printf_float+0x1ec>
 8005b48:	6923      	ldr	r3, [r4, #16]
 8005b4a:	4642      	mov	r2, r8
 8005b4c:	4631      	mov	r1, r6
 8005b4e:	4628      	mov	r0, r5
 8005b50:	47b8      	blx	r7
 8005b52:	3001      	adds	r0, #1
 8005b54:	d12b      	bne.n	8005bae <_printf_float+0x242>
 8005b56:	e764      	b.n	8005a22 <_printf_float+0xb6>
 8005b58:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005b5c:	f240 80dd 	bls.w	8005d1a <_printf_float+0x3ae>
 8005b60:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005b64:	2200      	movs	r2, #0
 8005b66:	2300      	movs	r3, #0
 8005b68:	f7fa ff1e 	bl	80009a8 <__aeabi_dcmpeq>
 8005b6c:	2800      	cmp	r0, #0
 8005b6e:	d033      	beq.n	8005bd8 <_printf_float+0x26c>
 8005b70:	2301      	movs	r3, #1
 8005b72:	4631      	mov	r1, r6
 8005b74:	4628      	mov	r0, r5
 8005b76:	4a35      	ldr	r2, [pc, #212]	; (8005c4c <_printf_float+0x2e0>)
 8005b78:	47b8      	blx	r7
 8005b7a:	3001      	adds	r0, #1
 8005b7c:	f43f af51 	beq.w	8005a22 <_printf_float+0xb6>
 8005b80:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005b84:	429a      	cmp	r2, r3
 8005b86:	db02      	blt.n	8005b8e <_printf_float+0x222>
 8005b88:	6823      	ldr	r3, [r4, #0]
 8005b8a:	07d8      	lsls	r0, r3, #31
 8005b8c:	d50f      	bpl.n	8005bae <_printf_float+0x242>
 8005b8e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b92:	4631      	mov	r1, r6
 8005b94:	4628      	mov	r0, r5
 8005b96:	47b8      	blx	r7
 8005b98:	3001      	adds	r0, #1
 8005b9a:	f43f af42 	beq.w	8005a22 <_printf_float+0xb6>
 8005b9e:	f04f 0800 	mov.w	r8, #0
 8005ba2:	f104 091a 	add.w	r9, r4, #26
 8005ba6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ba8:	3b01      	subs	r3, #1
 8005baa:	4543      	cmp	r3, r8
 8005bac:	dc09      	bgt.n	8005bc2 <_printf_float+0x256>
 8005bae:	6823      	ldr	r3, [r4, #0]
 8005bb0:	079b      	lsls	r3, r3, #30
 8005bb2:	f100 8102 	bmi.w	8005dba <_printf_float+0x44e>
 8005bb6:	68e0      	ldr	r0, [r4, #12]
 8005bb8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005bba:	4298      	cmp	r0, r3
 8005bbc:	bfb8      	it	lt
 8005bbe:	4618      	movlt	r0, r3
 8005bc0:	e731      	b.n	8005a26 <_printf_float+0xba>
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	464a      	mov	r2, r9
 8005bc6:	4631      	mov	r1, r6
 8005bc8:	4628      	mov	r0, r5
 8005bca:	47b8      	blx	r7
 8005bcc:	3001      	adds	r0, #1
 8005bce:	f43f af28 	beq.w	8005a22 <_printf_float+0xb6>
 8005bd2:	f108 0801 	add.w	r8, r8, #1
 8005bd6:	e7e6      	b.n	8005ba6 <_printf_float+0x23a>
 8005bd8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	dc38      	bgt.n	8005c50 <_printf_float+0x2e4>
 8005bde:	2301      	movs	r3, #1
 8005be0:	4631      	mov	r1, r6
 8005be2:	4628      	mov	r0, r5
 8005be4:	4a19      	ldr	r2, [pc, #100]	; (8005c4c <_printf_float+0x2e0>)
 8005be6:	47b8      	blx	r7
 8005be8:	3001      	adds	r0, #1
 8005bea:	f43f af1a 	beq.w	8005a22 <_printf_float+0xb6>
 8005bee:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	d102      	bne.n	8005bfc <_printf_float+0x290>
 8005bf6:	6823      	ldr	r3, [r4, #0]
 8005bf8:	07d9      	lsls	r1, r3, #31
 8005bfa:	d5d8      	bpl.n	8005bae <_printf_float+0x242>
 8005bfc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c00:	4631      	mov	r1, r6
 8005c02:	4628      	mov	r0, r5
 8005c04:	47b8      	blx	r7
 8005c06:	3001      	adds	r0, #1
 8005c08:	f43f af0b 	beq.w	8005a22 <_printf_float+0xb6>
 8005c0c:	f04f 0900 	mov.w	r9, #0
 8005c10:	f104 0a1a 	add.w	sl, r4, #26
 8005c14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c16:	425b      	negs	r3, r3
 8005c18:	454b      	cmp	r3, r9
 8005c1a:	dc01      	bgt.n	8005c20 <_printf_float+0x2b4>
 8005c1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c1e:	e794      	b.n	8005b4a <_printf_float+0x1de>
 8005c20:	2301      	movs	r3, #1
 8005c22:	4652      	mov	r2, sl
 8005c24:	4631      	mov	r1, r6
 8005c26:	4628      	mov	r0, r5
 8005c28:	47b8      	blx	r7
 8005c2a:	3001      	adds	r0, #1
 8005c2c:	f43f aef9 	beq.w	8005a22 <_printf_float+0xb6>
 8005c30:	f109 0901 	add.w	r9, r9, #1
 8005c34:	e7ee      	b.n	8005c14 <_printf_float+0x2a8>
 8005c36:	bf00      	nop
 8005c38:	7fefffff 	.word	0x7fefffff
 8005c3c:	080085d0 	.word	0x080085d0
 8005c40:	080085d4 	.word	0x080085d4
 8005c44:	080085dc 	.word	0x080085dc
 8005c48:	080085d8 	.word	0x080085d8
 8005c4c:	080085e0 	.word	0x080085e0
 8005c50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c52:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005c54:	429a      	cmp	r2, r3
 8005c56:	bfa8      	it	ge
 8005c58:	461a      	movge	r2, r3
 8005c5a:	2a00      	cmp	r2, #0
 8005c5c:	4691      	mov	r9, r2
 8005c5e:	dc37      	bgt.n	8005cd0 <_printf_float+0x364>
 8005c60:	f04f 0b00 	mov.w	fp, #0
 8005c64:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c68:	f104 021a 	add.w	r2, r4, #26
 8005c6c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005c70:	ebaa 0309 	sub.w	r3, sl, r9
 8005c74:	455b      	cmp	r3, fp
 8005c76:	dc33      	bgt.n	8005ce0 <_printf_float+0x374>
 8005c78:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	db3b      	blt.n	8005cf8 <_printf_float+0x38c>
 8005c80:	6823      	ldr	r3, [r4, #0]
 8005c82:	07da      	lsls	r2, r3, #31
 8005c84:	d438      	bmi.n	8005cf8 <_printf_float+0x38c>
 8005c86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c88:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005c8a:	eba2 030a 	sub.w	r3, r2, sl
 8005c8e:	eba2 0901 	sub.w	r9, r2, r1
 8005c92:	4599      	cmp	r9, r3
 8005c94:	bfa8      	it	ge
 8005c96:	4699      	movge	r9, r3
 8005c98:	f1b9 0f00 	cmp.w	r9, #0
 8005c9c:	dc34      	bgt.n	8005d08 <_printf_float+0x39c>
 8005c9e:	f04f 0800 	mov.w	r8, #0
 8005ca2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ca6:	f104 0a1a 	add.w	sl, r4, #26
 8005caa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005cae:	1a9b      	subs	r3, r3, r2
 8005cb0:	eba3 0309 	sub.w	r3, r3, r9
 8005cb4:	4543      	cmp	r3, r8
 8005cb6:	f77f af7a 	ble.w	8005bae <_printf_float+0x242>
 8005cba:	2301      	movs	r3, #1
 8005cbc:	4652      	mov	r2, sl
 8005cbe:	4631      	mov	r1, r6
 8005cc0:	4628      	mov	r0, r5
 8005cc2:	47b8      	blx	r7
 8005cc4:	3001      	adds	r0, #1
 8005cc6:	f43f aeac 	beq.w	8005a22 <_printf_float+0xb6>
 8005cca:	f108 0801 	add.w	r8, r8, #1
 8005cce:	e7ec      	b.n	8005caa <_printf_float+0x33e>
 8005cd0:	4613      	mov	r3, r2
 8005cd2:	4631      	mov	r1, r6
 8005cd4:	4642      	mov	r2, r8
 8005cd6:	4628      	mov	r0, r5
 8005cd8:	47b8      	blx	r7
 8005cda:	3001      	adds	r0, #1
 8005cdc:	d1c0      	bne.n	8005c60 <_printf_float+0x2f4>
 8005cde:	e6a0      	b.n	8005a22 <_printf_float+0xb6>
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	4631      	mov	r1, r6
 8005ce4:	4628      	mov	r0, r5
 8005ce6:	920b      	str	r2, [sp, #44]	; 0x2c
 8005ce8:	47b8      	blx	r7
 8005cea:	3001      	adds	r0, #1
 8005cec:	f43f ae99 	beq.w	8005a22 <_printf_float+0xb6>
 8005cf0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005cf2:	f10b 0b01 	add.w	fp, fp, #1
 8005cf6:	e7b9      	b.n	8005c6c <_printf_float+0x300>
 8005cf8:	4631      	mov	r1, r6
 8005cfa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005cfe:	4628      	mov	r0, r5
 8005d00:	47b8      	blx	r7
 8005d02:	3001      	adds	r0, #1
 8005d04:	d1bf      	bne.n	8005c86 <_printf_float+0x31a>
 8005d06:	e68c      	b.n	8005a22 <_printf_float+0xb6>
 8005d08:	464b      	mov	r3, r9
 8005d0a:	4631      	mov	r1, r6
 8005d0c:	4628      	mov	r0, r5
 8005d0e:	eb08 020a 	add.w	r2, r8, sl
 8005d12:	47b8      	blx	r7
 8005d14:	3001      	adds	r0, #1
 8005d16:	d1c2      	bne.n	8005c9e <_printf_float+0x332>
 8005d18:	e683      	b.n	8005a22 <_printf_float+0xb6>
 8005d1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d1c:	2a01      	cmp	r2, #1
 8005d1e:	dc01      	bgt.n	8005d24 <_printf_float+0x3b8>
 8005d20:	07db      	lsls	r3, r3, #31
 8005d22:	d537      	bpl.n	8005d94 <_printf_float+0x428>
 8005d24:	2301      	movs	r3, #1
 8005d26:	4642      	mov	r2, r8
 8005d28:	4631      	mov	r1, r6
 8005d2a:	4628      	mov	r0, r5
 8005d2c:	47b8      	blx	r7
 8005d2e:	3001      	adds	r0, #1
 8005d30:	f43f ae77 	beq.w	8005a22 <_printf_float+0xb6>
 8005d34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d38:	4631      	mov	r1, r6
 8005d3a:	4628      	mov	r0, r5
 8005d3c:	47b8      	blx	r7
 8005d3e:	3001      	adds	r0, #1
 8005d40:	f43f ae6f 	beq.w	8005a22 <_printf_float+0xb6>
 8005d44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005d48:	2200      	movs	r2, #0
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	f7fa fe2c 	bl	80009a8 <__aeabi_dcmpeq>
 8005d50:	b9d8      	cbnz	r0, 8005d8a <_printf_float+0x41e>
 8005d52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d54:	f108 0201 	add.w	r2, r8, #1
 8005d58:	3b01      	subs	r3, #1
 8005d5a:	4631      	mov	r1, r6
 8005d5c:	4628      	mov	r0, r5
 8005d5e:	47b8      	blx	r7
 8005d60:	3001      	adds	r0, #1
 8005d62:	d10e      	bne.n	8005d82 <_printf_float+0x416>
 8005d64:	e65d      	b.n	8005a22 <_printf_float+0xb6>
 8005d66:	2301      	movs	r3, #1
 8005d68:	464a      	mov	r2, r9
 8005d6a:	4631      	mov	r1, r6
 8005d6c:	4628      	mov	r0, r5
 8005d6e:	47b8      	blx	r7
 8005d70:	3001      	adds	r0, #1
 8005d72:	f43f ae56 	beq.w	8005a22 <_printf_float+0xb6>
 8005d76:	f108 0801 	add.w	r8, r8, #1
 8005d7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	4543      	cmp	r3, r8
 8005d80:	dcf1      	bgt.n	8005d66 <_printf_float+0x3fa>
 8005d82:	4653      	mov	r3, sl
 8005d84:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005d88:	e6e0      	b.n	8005b4c <_printf_float+0x1e0>
 8005d8a:	f04f 0800 	mov.w	r8, #0
 8005d8e:	f104 091a 	add.w	r9, r4, #26
 8005d92:	e7f2      	b.n	8005d7a <_printf_float+0x40e>
 8005d94:	2301      	movs	r3, #1
 8005d96:	4642      	mov	r2, r8
 8005d98:	e7df      	b.n	8005d5a <_printf_float+0x3ee>
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	464a      	mov	r2, r9
 8005d9e:	4631      	mov	r1, r6
 8005da0:	4628      	mov	r0, r5
 8005da2:	47b8      	blx	r7
 8005da4:	3001      	adds	r0, #1
 8005da6:	f43f ae3c 	beq.w	8005a22 <_printf_float+0xb6>
 8005daa:	f108 0801 	add.w	r8, r8, #1
 8005dae:	68e3      	ldr	r3, [r4, #12]
 8005db0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005db2:	1a5b      	subs	r3, r3, r1
 8005db4:	4543      	cmp	r3, r8
 8005db6:	dcf0      	bgt.n	8005d9a <_printf_float+0x42e>
 8005db8:	e6fd      	b.n	8005bb6 <_printf_float+0x24a>
 8005dba:	f04f 0800 	mov.w	r8, #0
 8005dbe:	f104 0919 	add.w	r9, r4, #25
 8005dc2:	e7f4      	b.n	8005dae <_printf_float+0x442>

08005dc4 <_printf_common>:
 8005dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dc8:	4616      	mov	r6, r2
 8005dca:	4699      	mov	r9, r3
 8005dcc:	688a      	ldr	r2, [r1, #8]
 8005dce:	690b      	ldr	r3, [r1, #16]
 8005dd0:	4607      	mov	r7, r0
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	bfb8      	it	lt
 8005dd6:	4613      	movlt	r3, r2
 8005dd8:	6033      	str	r3, [r6, #0]
 8005dda:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005dde:	460c      	mov	r4, r1
 8005de0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005de4:	b10a      	cbz	r2, 8005dea <_printf_common+0x26>
 8005de6:	3301      	adds	r3, #1
 8005de8:	6033      	str	r3, [r6, #0]
 8005dea:	6823      	ldr	r3, [r4, #0]
 8005dec:	0699      	lsls	r1, r3, #26
 8005dee:	bf42      	ittt	mi
 8005df0:	6833      	ldrmi	r3, [r6, #0]
 8005df2:	3302      	addmi	r3, #2
 8005df4:	6033      	strmi	r3, [r6, #0]
 8005df6:	6825      	ldr	r5, [r4, #0]
 8005df8:	f015 0506 	ands.w	r5, r5, #6
 8005dfc:	d106      	bne.n	8005e0c <_printf_common+0x48>
 8005dfe:	f104 0a19 	add.w	sl, r4, #25
 8005e02:	68e3      	ldr	r3, [r4, #12]
 8005e04:	6832      	ldr	r2, [r6, #0]
 8005e06:	1a9b      	subs	r3, r3, r2
 8005e08:	42ab      	cmp	r3, r5
 8005e0a:	dc28      	bgt.n	8005e5e <_printf_common+0x9a>
 8005e0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005e10:	1e13      	subs	r3, r2, #0
 8005e12:	6822      	ldr	r2, [r4, #0]
 8005e14:	bf18      	it	ne
 8005e16:	2301      	movne	r3, #1
 8005e18:	0692      	lsls	r2, r2, #26
 8005e1a:	d42d      	bmi.n	8005e78 <_printf_common+0xb4>
 8005e1c:	4649      	mov	r1, r9
 8005e1e:	4638      	mov	r0, r7
 8005e20:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005e24:	47c0      	blx	r8
 8005e26:	3001      	adds	r0, #1
 8005e28:	d020      	beq.n	8005e6c <_printf_common+0xa8>
 8005e2a:	6823      	ldr	r3, [r4, #0]
 8005e2c:	68e5      	ldr	r5, [r4, #12]
 8005e2e:	f003 0306 	and.w	r3, r3, #6
 8005e32:	2b04      	cmp	r3, #4
 8005e34:	bf18      	it	ne
 8005e36:	2500      	movne	r5, #0
 8005e38:	6832      	ldr	r2, [r6, #0]
 8005e3a:	f04f 0600 	mov.w	r6, #0
 8005e3e:	68a3      	ldr	r3, [r4, #8]
 8005e40:	bf08      	it	eq
 8005e42:	1aad      	subeq	r5, r5, r2
 8005e44:	6922      	ldr	r2, [r4, #16]
 8005e46:	bf08      	it	eq
 8005e48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	bfc4      	itt	gt
 8005e50:	1a9b      	subgt	r3, r3, r2
 8005e52:	18ed      	addgt	r5, r5, r3
 8005e54:	341a      	adds	r4, #26
 8005e56:	42b5      	cmp	r5, r6
 8005e58:	d11a      	bne.n	8005e90 <_printf_common+0xcc>
 8005e5a:	2000      	movs	r0, #0
 8005e5c:	e008      	b.n	8005e70 <_printf_common+0xac>
 8005e5e:	2301      	movs	r3, #1
 8005e60:	4652      	mov	r2, sl
 8005e62:	4649      	mov	r1, r9
 8005e64:	4638      	mov	r0, r7
 8005e66:	47c0      	blx	r8
 8005e68:	3001      	adds	r0, #1
 8005e6a:	d103      	bne.n	8005e74 <_printf_common+0xb0>
 8005e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e74:	3501      	adds	r5, #1
 8005e76:	e7c4      	b.n	8005e02 <_printf_common+0x3e>
 8005e78:	2030      	movs	r0, #48	; 0x30
 8005e7a:	18e1      	adds	r1, r4, r3
 8005e7c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005e80:	1c5a      	adds	r2, r3, #1
 8005e82:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005e86:	4422      	add	r2, r4
 8005e88:	3302      	adds	r3, #2
 8005e8a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005e8e:	e7c5      	b.n	8005e1c <_printf_common+0x58>
 8005e90:	2301      	movs	r3, #1
 8005e92:	4622      	mov	r2, r4
 8005e94:	4649      	mov	r1, r9
 8005e96:	4638      	mov	r0, r7
 8005e98:	47c0      	blx	r8
 8005e9a:	3001      	adds	r0, #1
 8005e9c:	d0e6      	beq.n	8005e6c <_printf_common+0xa8>
 8005e9e:	3601      	adds	r6, #1
 8005ea0:	e7d9      	b.n	8005e56 <_printf_common+0x92>
	...

08005ea4 <_printf_i>:
 8005ea4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ea8:	460c      	mov	r4, r1
 8005eaa:	7e27      	ldrb	r7, [r4, #24]
 8005eac:	4691      	mov	r9, r2
 8005eae:	2f78      	cmp	r7, #120	; 0x78
 8005eb0:	4680      	mov	r8, r0
 8005eb2:	469a      	mov	sl, r3
 8005eb4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005eb6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005eba:	d807      	bhi.n	8005ecc <_printf_i+0x28>
 8005ebc:	2f62      	cmp	r7, #98	; 0x62
 8005ebe:	d80a      	bhi.n	8005ed6 <_printf_i+0x32>
 8005ec0:	2f00      	cmp	r7, #0
 8005ec2:	f000 80d9 	beq.w	8006078 <_printf_i+0x1d4>
 8005ec6:	2f58      	cmp	r7, #88	; 0x58
 8005ec8:	f000 80a4 	beq.w	8006014 <_printf_i+0x170>
 8005ecc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005ed0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005ed4:	e03a      	b.n	8005f4c <_printf_i+0xa8>
 8005ed6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005eda:	2b15      	cmp	r3, #21
 8005edc:	d8f6      	bhi.n	8005ecc <_printf_i+0x28>
 8005ede:	a001      	add	r0, pc, #4	; (adr r0, 8005ee4 <_printf_i+0x40>)
 8005ee0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005ee4:	08005f3d 	.word	0x08005f3d
 8005ee8:	08005f51 	.word	0x08005f51
 8005eec:	08005ecd 	.word	0x08005ecd
 8005ef0:	08005ecd 	.word	0x08005ecd
 8005ef4:	08005ecd 	.word	0x08005ecd
 8005ef8:	08005ecd 	.word	0x08005ecd
 8005efc:	08005f51 	.word	0x08005f51
 8005f00:	08005ecd 	.word	0x08005ecd
 8005f04:	08005ecd 	.word	0x08005ecd
 8005f08:	08005ecd 	.word	0x08005ecd
 8005f0c:	08005ecd 	.word	0x08005ecd
 8005f10:	0800605f 	.word	0x0800605f
 8005f14:	08005f81 	.word	0x08005f81
 8005f18:	08006041 	.word	0x08006041
 8005f1c:	08005ecd 	.word	0x08005ecd
 8005f20:	08005ecd 	.word	0x08005ecd
 8005f24:	08006081 	.word	0x08006081
 8005f28:	08005ecd 	.word	0x08005ecd
 8005f2c:	08005f81 	.word	0x08005f81
 8005f30:	08005ecd 	.word	0x08005ecd
 8005f34:	08005ecd 	.word	0x08005ecd
 8005f38:	08006049 	.word	0x08006049
 8005f3c:	680b      	ldr	r3, [r1, #0]
 8005f3e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005f42:	1d1a      	adds	r2, r3, #4
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	600a      	str	r2, [r1, #0]
 8005f48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e0a4      	b.n	800609a <_printf_i+0x1f6>
 8005f50:	6825      	ldr	r5, [r4, #0]
 8005f52:	6808      	ldr	r0, [r1, #0]
 8005f54:	062e      	lsls	r6, r5, #24
 8005f56:	f100 0304 	add.w	r3, r0, #4
 8005f5a:	d50a      	bpl.n	8005f72 <_printf_i+0xce>
 8005f5c:	6805      	ldr	r5, [r0, #0]
 8005f5e:	600b      	str	r3, [r1, #0]
 8005f60:	2d00      	cmp	r5, #0
 8005f62:	da03      	bge.n	8005f6c <_printf_i+0xc8>
 8005f64:	232d      	movs	r3, #45	; 0x2d
 8005f66:	426d      	negs	r5, r5
 8005f68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f6c:	230a      	movs	r3, #10
 8005f6e:	485e      	ldr	r0, [pc, #376]	; (80060e8 <_printf_i+0x244>)
 8005f70:	e019      	b.n	8005fa6 <_printf_i+0x102>
 8005f72:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005f76:	6805      	ldr	r5, [r0, #0]
 8005f78:	600b      	str	r3, [r1, #0]
 8005f7a:	bf18      	it	ne
 8005f7c:	b22d      	sxthne	r5, r5
 8005f7e:	e7ef      	b.n	8005f60 <_printf_i+0xbc>
 8005f80:	680b      	ldr	r3, [r1, #0]
 8005f82:	6825      	ldr	r5, [r4, #0]
 8005f84:	1d18      	adds	r0, r3, #4
 8005f86:	6008      	str	r0, [r1, #0]
 8005f88:	0628      	lsls	r0, r5, #24
 8005f8a:	d501      	bpl.n	8005f90 <_printf_i+0xec>
 8005f8c:	681d      	ldr	r5, [r3, #0]
 8005f8e:	e002      	b.n	8005f96 <_printf_i+0xf2>
 8005f90:	0669      	lsls	r1, r5, #25
 8005f92:	d5fb      	bpl.n	8005f8c <_printf_i+0xe8>
 8005f94:	881d      	ldrh	r5, [r3, #0]
 8005f96:	2f6f      	cmp	r7, #111	; 0x6f
 8005f98:	bf0c      	ite	eq
 8005f9a:	2308      	moveq	r3, #8
 8005f9c:	230a      	movne	r3, #10
 8005f9e:	4852      	ldr	r0, [pc, #328]	; (80060e8 <_printf_i+0x244>)
 8005fa0:	2100      	movs	r1, #0
 8005fa2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005fa6:	6866      	ldr	r6, [r4, #4]
 8005fa8:	2e00      	cmp	r6, #0
 8005faa:	bfa8      	it	ge
 8005fac:	6821      	ldrge	r1, [r4, #0]
 8005fae:	60a6      	str	r6, [r4, #8]
 8005fb0:	bfa4      	itt	ge
 8005fb2:	f021 0104 	bicge.w	r1, r1, #4
 8005fb6:	6021      	strge	r1, [r4, #0]
 8005fb8:	b90d      	cbnz	r5, 8005fbe <_printf_i+0x11a>
 8005fba:	2e00      	cmp	r6, #0
 8005fbc:	d04d      	beq.n	800605a <_printf_i+0x1b6>
 8005fbe:	4616      	mov	r6, r2
 8005fc0:	fbb5 f1f3 	udiv	r1, r5, r3
 8005fc4:	fb03 5711 	mls	r7, r3, r1, r5
 8005fc8:	5dc7      	ldrb	r7, [r0, r7]
 8005fca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005fce:	462f      	mov	r7, r5
 8005fd0:	42bb      	cmp	r3, r7
 8005fd2:	460d      	mov	r5, r1
 8005fd4:	d9f4      	bls.n	8005fc0 <_printf_i+0x11c>
 8005fd6:	2b08      	cmp	r3, #8
 8005fd8:	d10b      	bne.n	8005ff2 <_printf_i+0x14e>
 8005fda:	6823      	ldr	r3, [r4, #0]
 8005fdc:	07df      	lsls	r7, r3, #31
 8005fde:	d508      	bpl.n	8005ff2 <_printf_i+0x14e>
 8005fe0:	6923      	ldr	r3, [r4, #16]
 8005fe2:	6861      	ldr	r1, [r4, #4]
 8005fe4:	4299      	cmp	r1, r3
 8005fe6:	bfde      	ittt	le
 8005fe8:	2330      	movle	r3, #48	; 0x30
 8005fea:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005fee:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005ff2:	1b92      	subs	r2, r2, r6
 8005ff4:	6122      	str	r2, [r4, #16]
 8005ff6:	464b      	mov	r3, r9
 8005ff8:	4621      	mov	r1, r4
 8005ffa:	4640      	mov	r0, r8
 8005ffc:	f8cd a000 	str.w	sl, [sp]
 8006000:	aa03      	add	r2, sp, #12
 8006002:	f7ff fedf 	bl	8005dc4 <_printf_common>
 8006006:	3001      	adds	r0, #1
 8006008:	d14c      	bne.n	80060a4 <_printf_i+0x200>
 800600a:	f04f 30ff 	mov.w	r0, #4294967295
 800600e:	b004      	add	sp, #16
 8006010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006014:	4834      	ldr	r0, [pc, #208]	; (80060e8 <_printf_i+0x244>)
 8006016:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800601a:	680e      	ldr	r6, [r1, #0]
 800601c:	6823      	ldr	r3, [r4, #0]
 800601e:	f856 5b04 	ldr.w	r5, [r6], #4
 8006022:	061f      	lsls	r7, r3, #24
 8006024:	600e      	str	r6, [r1, #0]
 8006026:	d514      	bpl.n	8006052 <_printf_i+0x1ae>
 8006028:	07d9      	lsls	r1, r3, #31
 800602a:	bf44      	itt	mi
 800602c:	f043 0320 	orrmi.w	r3, r3, #32
 8006030:	6023      	strmi	r3, [r4, #0]
 8006032:	b91d      	cbnz	r5, 800603c <_printf_i+0x198>
 8006034:	6823      	ldr	r3, [r4, #0]
 8006036:	f023 0320 	bic.w	r3, r3, #32
 800603a:	6023      	str	r3, [r4, #0]
 800603c:	2310      	movs	r3, #16
 800603e:	e7af      	b.n	8005fa0 <_printf_i+0xfc>
 8006040:	6823      	ldr	r3, [r4, #0]
 8006042:	f043 0320 	orr.w	r3, r3, #32
 8006046:	6023      	str	r3, [r4, #0]
 8006048:	2378      	movs	r3, #120	; 0x78
 800604a:	4828      	ldr	r0, [pc, #160]	; (80060ec <_printf_i+0x248>)
 800604c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006050:	e7e3      	b.n	800601a <_printf_i+0x176>
 8006052:	065e      	lsls	r6, r3, #25
 8006054:	bf48      	it	mi
 8006056:	b2ad      	uxthmi	r5, r5
 8006058:	e7e6      	b.n	8006028 <_printf_i+0x184>
 800605a:	4616      	mov	r6, r2
 800605c:	e7bb      	b.n	8005fd6 <_printf_i+0x132>
 800605e:	680b      	ldr	r3, [r1, #0]
 8006060:	6826      	ldr	r6, [r4, #0]
 8006062:	1d1d      	adds	r5, r3, #4
 8006064:	6960      	ldr	r0, [r4, #20]
 8006066:	600d      	str	r5, [r1, #0]
 8006068:	0635      	lsls	r5, r6, #24
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	d501      	bpl.n	8006072 <_printf_i+0x1ce>
 800606e:	6018      	str	r0, [r3, #0]
 8006070:	e002      	b.n	8006078 <_printf_i+0x1d4>
 8006072:	0671      	lsls	r1, r6, #25
 8006074:	d5fb      	bpl.n	800606e <_printf_i+0x1ca>
 8006076:	8018      	strh	r0, [r3, #0]
 8006078:	2300      	movs	r3, #0
 800607a:	4616      	mov	r6, r2
 800607c:	6123      	str	r3, [r4, #16]
 800607e:	e7ba      	b.n	8005ff6 <_printf_i+0x152>
 8006080:	680b      	ldr	r3, [r1, #0]
 8006082:	1d1a      	adds	r2, r3, #4
 8006084:	600a      	str	r2, [r1, #0]
 8006086:	681e      	ldr	r6, [r3, #0]
 8006088:	2100      	movs	r1, #0
 800608a:	4630      	mov	r0, r6
 800608c:	6862      	ldr	r2, [r4, #4]
 800608e:	f000 fed9 	bl	8006e44 <memchr>
 8006092:	b108      	cbz	r0, 8006098 <_printf_i+0x1f4>
 8006094:	1b80      	subs	r0, r0, r6
 8006096:	6060      	str	r0, [r4, #4]
 8006098:	6863      	ldr	r3, [r4, #4]
 800609a:	6123      	str	r3, [r4, #16]
 800609c:	2300      	movs	r3, #0
 800609e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060a2:	e7a8      	b.n	8005ff6 <_printf_i+0x152>
 80060a4:	4632      	mov	r2, r6
 80060a6:	4649      	mov	r1, r9
 80060a8:	4640      	mov	r0, r8
 80060aa:	6923      	ldr	r3, [r4, #16]
 80060ac:	47d0      	blx	sl
 80060ae:	3001      	adds	r0, #1
 80060b0:	d0ab      	beq.n	800600a <_printf_i+0x166>
 80060b2:	6823      	ldr	r3, [r4, #0]
 80060b4:	079b      	lsls	r3, r3, #30
 80060b6:	d413      	bmi.n	80060e0 <_printf_i+0x23c>
 80060b8:	68e0      	ldr	r0, [r4, #12]
 80060ba:	9b03      	ldr	r3, [sp, #12]
 80060bc:	4298      	cmp	r0, r3
 80060be:	bfb8      	it	lt
 80060c0:	4618      	movlt	r0, r3
 80060c2:	e7a4      	b.n	800600e <_printf_i+0x16a>
 80060c4:	2301      	movs	r3, #1
 80060c6:	4632      	mov	r2, r6
 80060c8:	4649      	mov	r1, r9
 80060ca:	4640      	mov	r0, r8
 80060cc:	47d0      	blx	sl
 80060ce:	3001      	adds	r0, #1
 80060d0:	d09b      	beq.n	800600a <_printf_i+0x166>
 80060d2:	3501      	adds	r5, #1
 80060d4:	68e3      	ldr	r3, [r4, #12]
 80060d6:	9903      	ldr	r1, [sp, #12]
 80060d8:	1a5b      	subs	r3, r3, r1
 80060da:	42ab      	cmp	r3, r5
 80060dc:	dcf2      	bgt.n	80060c4 <_printf_i+0x220>
 80060de:	e7eb      	b.n	80060b8 <_printf_i+0x214>
 80060e0:	2500      	movs	r5, #0
 80060e2:	f104 0619 	add.w	r6, r4, #25
 80060e6:	e7f5      	b.n	80060d4 <_printf_i+0x230>
 80060e8:	080085e2 	.word	0x080085e2
 80060ec:	080085f3 	.word	0x080085f3

080060f0 <siprintf>:
 80060f0:	b40e      	push	{r1, r2, r3}
 80060f2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80060f6:	b500      	push	{lr}
 80060f8:	b09c      	sub	sp, #112	; 0x70
 80060fa:	ab1d      	add	r3, sp, #116	; 0x74
 80060fc:	9002      	str	r0, [sp, #8]
 80060fe:	9006      	str	r0, [sp, #24]
 8006100:	9107      	str	r1, [sp, #28]
 8006102:	9104      	str	r1, [sp, #16]
 8006104:	4808      	ldr	r0, [pc, #32]	; (8006128 <siprintf+0x38>)
 8006106:	4909      	ldr	r1, [pc, #36]	; (800612c <siprintf+0x3c>)
 8006108:	f853 2b04 	ldr.w	r2, [r3], #4
 800610c:	9105      	str	r1, [sp, #20]
 800610e:	6800      	ldr	r0, [r0, #0]
 8006110:	a902      	add	r1, sp, #8
 8006112:	9301      	str	r3, [sp, #4]
 8006114:	f001 fb44 	bl	80077a0 <_svfiprintf_r>
 8006118:	2200      	movs	r2, #0
 800611a:	9b02      	ldr	r3, [sp, #8]
 800611c:	701a      	strb	r2, [r3, #0]
 800611e:	b01c      	add	sp, #112	; 0x70
 8006120:	f85d eb04 	ldr.w	lr, [sp], #4
 8006124:	b003      	add	sp, #12
 8006126:	4770      	bx	lr
 8006128:	2000000c 	.word	0x2000000c
 800612c:	ffff0208 	.word	0xffff0208

08006130 <quorem>:
 8006130:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006134:	6903      	ldr	r3, [r0, #16]
 8006136:	690c      	ldr	r4, [r1, #16]
 8006138:	4607      	mov	r7, r0
 800613a:	42a3      	cmp	r3, r4
 800613c:	f2c0 8083 	blt.w	8006246 <quorem+0x116>
 8006140:	3c01      	subs	r4, #1
 8006142:	f100 0514 	add.w	r5, r0, #20
 8006146:	f101 0814 	add.w	r8, r1, #20
 800614a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800614e:	9301      	str	r3, [sp, #4]
 8006150:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006154:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006158:	3301      	adds	r3, #1
 800615a:	429a      	cmp	r2, r3
 800615c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006160:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006164:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006168:	d332      	bcc.n	80061d0 <quorem+0xa0>
 800616a:	f04f 0e00 	mov.w	lr, #0
 800616e:	4640      	mov	r0, r8
 8006170:	46ac      	mov	ip, r5
 8006172:	46f2      	mov	sl, lr
 8006174:	f850 2b04 	ldr.w	r2, [r0], #4
 8006178:	b293      	uxth	r3, r2
 800617a:	fb06 e303 	mla	r3, r6, r3, lr
 800617e:	0c12      	lsrs	r2, r2, #16
 8006180:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006184:	fb06 e202 	mla	r2, r6, r2, lr
 8006188:	b29b      	uxth	r3, r3
 800618a:	ebaa 0303 	sub.w	r3, sl, r3
 800618e:	f8dc a000 	ldr.w	sl, [ip]
 8006192:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006196:	fa1f fa8a 	uxth.w	sl, sl
 800619a:	4453      	add	r3, sl
 800619c:	fa1f fa82 	uxth.w	sl, r2
 80061a0:	f8dc 2000 	ldr.w	r2, [ip]
 80061a4:	4581      	cmp	r9, r0
 80061a6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80061aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80061b4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80061b8:	f84c 3b04 	str.w	r3, [ip], #4
 80061bc:	d2da      	bcs.n	8006174 <quorem+0x44>
 80061be:	f855 300b 	ldr.w	r3, [r5, fp]
 80061c2:	b92b      	cbnz	r3, 80061d0 <quorem+0xa0>
 80061c4:	9b01      	ldr	r3, [sp, #4]
 80061c6:	3b04      	subs	r3, #4
 80061c8:	429d      	cmp	r5, r3
 80061ca:	461a      	mov	r2, r3
 80061cc:	d32f      	bcc.n	800622e <quorem+0xfe>
 80061ce:	613c      	str	r4, [r7, #16]
 80061d0:	4638      	mov	r0, r7
 80061d2:	f001 f8cd 	bl	8007370 <__mcmp>
 80061d6:	2800      	cmp	r0, #0
 80061d8:	db25      	blt.n	8006226 <quorem+0xf6>
 80061da:	4628      	mov	r0, r5
 80061dc:	f04f 0c00 	mov.w	ip, #0
 80061e0:	3601      	adds	r6, #1
 80061e2:	f858 1b04 	ldr.w	r1, [r8], #4
 80061e6:	f8d0 e000 	ldr.w	lr, [r0]
 80061ea:	b28b      	uxth	r3, r1
 80061ec:	ebac 0303 	sub.w	r3, ip, r3
 80061f0:	fa1f f28e 	uxth.w	r2, lr
 80061f4:	4413      	add	r3, r2
 80061f6:	0c0a      	lsrs	r2, r1, #16
 80061f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80061fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006200:	b29b      	uxth	r3, r3
 8006202:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006206:	45c1      	cmp	r9, r8
 8006208:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800620c:	f840 3b04 	str.w	r3, [r0], #4
 8006210:	d2e7      	bcs.n	80061e2 <quorem+0xb2>
 8006212:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006216:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800621a:	b922      	cbnz	r2, 8006226 <quorem+0xf6>
 800621c:	3b04      	subs	r3, #4
 800621e:	429d      	cmp	r5, r3
 8006220:	461a      	mov	r2, r3
 8006222:	d30a      	bcc.n	800623a <quorem+0x10a>
 8006224:	613c      	str	r4, [r7, #16]
 8006226:	4630      	mov	r0, r6
 8006228:	b003      	add	sp, #12
 800622a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800622e:	6812      	ldr	r2, [r2, #0]
 8006230:	3b04      	subs	r3, #4
 8006232:	2a00      	cmp	r2, #0
 8006234:	d1cb      	bne.n	80061ce <quorem+0x9e>
 8006236:	3c01      	subs	r4, #1
 8006238:	e7c6      	b.n	80061c8 <quorem+0x98>
 800623a:	6812      	ldr	r2, [r2, #0]
 800623c:	3b04      	subs	r3, #4
 800623e:	2a00      	cmp	r2, #0
 8006240:	d1f0      	bne.n	8006224 <quorem+0xf4>
 8006242:	3c01      	subs	r4, #1
 8006244:	e7eb      	b.n	800621e <quorem+0xee>
 8006246:	2000      	movs	r0, #0
 8006248:	e7ee      	b.n	8006228 <quorem+0xf8>
 800624a:	0000      	movs	r0, r0
 800624c:	0000      	movs	r0, r0
	...

08006250 <_dtoa_r>:
 8006250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006254:	4616      	mov	r6, r2
 8006256:	461f      	mov	r7, r3
 8006258:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800625a:	b099      	sub	sp, #100	; 0x64
 800625c:	4605      	mov	r5, r0
 800625e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006262:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006266:	b974      	cbnz	r4, 8006286 <_dtoa_r+0x36>
 8006268:	2010      	movs	r0, #16
 800626a:	f000 fde3 	bl	8006e34 <malloc>
 800626e:	4602      	mov	r2, r0
 8006270:	6268      	str	r0, [r5, #36]	; 0x24
 8006272:	b920      	cbnz	r0, 800627e <_dtoa_r+0x2e>
 8006274:	21ea      	movs	r1, #234	; 0xea
 8006276:	4bae      	ldr	r3, [pc, #696]	; (8006530 <_dtoa_r+0x2e0>)
 8006278:	48ae      	ldr	r0, [pc, #696]	; (8006534 <_dtoa_r+0x2e4>)
 800627a:	f001 fba1 	bl	80079c0 <__assert_func>
 800627e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006282:	6004      	str	r4, [r0, #0]
 8006284:	60c4      	str	r4, [r0, #12]
 8006286:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006288:	6819      	ldr	r1, [r3, #0]
 800628a:	b151      	cbz	r1, 80062a2 <_dtoa_r+0x52>
 800628c:	685a      	ldr	r2, [r3, #4]
 800628e:	2301      	movs	r3, #1
 8006290:	4093      	lsls	r3, r2
 8006292:	604a      	str	r2, [r1, #4]
 8006294:	608b      	str	r3, [r1, #8]
 8006296:	4628      	mov	r0, r5
 8006298:	f000 fe30 	bl	8006efc <_Bfree>
 800629c:	2200      	movs	r2, #0
 800629e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80062a0:	601a      	str	r2, [r3, #0]
 80062a2:	1e3b      	subs	r3, r7, #0
 80062a4:	bfaf      	iteee	ge
 80062a6:	2300      	movge	r3, #0
 80062a8:	2201      	movlt	r2, #1
 80062aa:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80062ae:	9305      	strlt	r3, [sp, #20]
 80062b0:	bfa8      	it	ge
 80062b2:	f8c8 3000 	strge.w	r3, [r8]
 80062b6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80062ba:	4b9f      	ldr	r3, [pc, #636]	; (8006538 <_dtoa_r+0x2e8>)
 80062bc:	bfb8      	it	lt
 80062be:	f8c8 2000 	strlt.w	r2, [r8]
 80062c2:	ea33 0309 	bics.w	r3, r3, r9
 80062c6:	d119      	bne.n	80062fc <_dtoa_r+0xac>
 80062c8:	f242 730f 	movw	r3, #9999	; 0x270f
 80062cc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80062ce:	6013      	str	r3, [r2, #0]
 80062d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80062d4:	4333      	orrs	r3, r6
 80062d6:	f000 8580 	beq.w	8006dda <_dtoa_r+0xb8a>
 80062da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80062dc:	b953      	cbnz	r3, 80062f4 <_dtoa_r+0xa4>
 80062de:	4b97      	ldr	r3, [pc, #604]	; (800653c <_dtoa_r+0x2ec>)
 80062e0:	e022      	b.n	8006328 <_dtoa_r+0xd8>
 80062e2:	4b97      	ldr	r3, [pc, #604]	; (8006540 <_dtoa_r+0x2f0>)
 80062e4:	9308      	str	r3, [sp, #32]
 80062e6:	3308      	adds	r3, #8
 80062e8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80062ea:	6013      	str	r3, [r2, #0]
 80062ec:	9808      	ldr	r0, [sp, #32]
 80062ee:	b019      	add	sp, #100	; 0x64
 80062f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062f4:	4b91      	ldr	r3, [pc, #580]	; (800653c <_dtoa_r+0x2ec>)
 80062f6:	9308      	str	r3, [sp, #32]
 80062f8:	3303      	adds	r3, #3
 80062fa:	e7f5      	b.n	80062e8 <_dtoa_r+0x98>
 80062fc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006300:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006304:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006308:	2200      	movs	r2, #0
 800630a:	2300      	movs	r3, #0
 800630c:	f7fa fb4c 	bl	80009a8 <__aeabi_dcmpeq>
 8006310:	4680      	mov	r8, r0
 8006312:	b158      	cbz	r0, 800632c <_dtoa_r+0xdc>
 8006314:	2301      	movs	r3, #1
 8006316:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006318:	6013      	str	r3, [r2, #0]
 800631a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800631c:	2b00      	cmp	r3, #0
 800631e:	f000 8559 	beq.w	8006dd4 <_dtoa_r+0xb84>
 8006322:	4888      	ldr	r0, [pc, #544]	; (8006544 <_dtoa_r+0x2f4>)
 8006324:	6018      	str	r0, [r3, #0]
 8006326:	1e43      	subs	r3, r0, #1
 8006328:	9308      	str	r3, [sp, #32]
 800632a:	e7df      	b.n	80062ec <_dtoa_r+0x9c>
 800632c:	ab16      	add	r3, sp, #88	; 0x58
 800632e:	9301      	str	r3, [sp, #4]
 8006330:	ab17      	add	r3, sp, #92	; 0x5c
 8006332:	9300      	str	r3, [sp, #0]
 8006334:	4628      	mov	r0, r5
 8006336:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800633a:	f001 f8c5 	bl	80074c8 <__d2b>
 800633e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006342:	4682      	mov	sl, r0
 8006344:	2c00      	cmp	r4, #0
 8006346:	d07e      	beq.n	8006446 <_dtoa_r+0x1f6>
 8006348:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800634c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800634e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006352:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006356:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800635a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800635e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006362:	2200      	movs	r2, #0
 8006364:	4b78      	ldr	r3, [pc, #480]	; (8006548 <_dtoa_r+0x2f8>)
 8006366:	f7f9 feff 	bl	8000168 <__aeabi_dsub>
 800636a:	a36b      	add	r3, pc, #428	; (adr r3, 8006518 <_dtoa_r+0x2c8>)
 800636c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006370:	f7fa f8b2 	bl	80004d8 <__aeabi_dmul>
 8006374:	a36a      	add	r3, pc, #424	; (adr r3, 8006520 <_dtoa_r+0x2d0>)
 8006376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800637a:	f7f9 fef7 	bl	800016c <__adddf3>
 800637e:	4606      	mov	r6, r0
 8006380:	4620      	mov	r0, r4
 8006382:	460f      	mov	r7, r1
 8006384:	f7fa f83e 	bl	8000404 <__aeabi_i2d>
 8006388:	a367      	add	r3, pc, #412	; (adr r3, 8006528 <_dtoa_r+0x2d8>)
 800638a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800638e:	f7fa f8a3 	bl	80004d8 <__aeabi_dmul>
 8006392:	4602      	mov	r2, r0
 8006394:	460b      	mov	r3, r1
 8006396:	4630      	mov	r0, r6
 8006398:	4639      	mov	r1, r7
 800639a:	f7f9 fee7 	bl	800016c <__adddf3>
 800639e:	4606      	mov	r6, r0
 80063a0:	460f      	mov	r7, r1
 80063a2:	f7fa fb49 	bl	8000a38 <__aeabi_d2iz>
 80063a6:	2200      	movs	r2, #0
 80063a8:	4681      	mov	r9, r0
 80063aa:	2300      	movs	r3, #0
 80063ac:	4630      	mov	r0, r6
 80063ae:	4639      	mov	r1, r7
 80063b0:	f7fa fb04 	bl	80009bc <__aeabi_dcmplt>
 80063b4:	b148      	cbz	r0, 80063ca <_dtoa_r+0x17a>
 80063b6:	4648      	mov	r0, r9
 80063b8:	f7fa f824 	bl	8000404 <__aeabi_i2d>
 80063bc:	4632      	mov	r2, r6
 80063be:	463b      	mov	r3, r7
 80063c0:	f7fa faf2 	bl	80009a8 <__aeabi_dcmpeq>
 80063c4:	b908      	cbnz	r0, 80063ca <_dtoa_r+0x17a>
 80063c6:	f109 39ff 	add.w	r9, r9, #4294967295
 80063ca:	f1b9 0f16 	cmp.w	r9, #22
 80063ce:	d857      	bhi.n	8006480 <_dtoa_r+0x230>
 80063d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80063d4:	4b5d      	ldr	r3, [pc, #372]	; (800654c <_dtoa_r+0x2fc>)
 80063d6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80063da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063de:	f7fa faed 	bl	80009bc <__aeabi_dcmplt>
 80063e2:	2800      	cmp	r0, #0
 80063e4:	d04e      	beq.n	8006484 <_dtoa_r+0x234>
 80063e6:	2300      	movs	r3, #0
 80063e8:	f109 39ff 	add.w	r9, r9, #4294967295
 80063ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80063ee:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80063f0:	1b1c      	subs	r4, r3, r4
 80063f2:	1e63      	subs	r3, r4, #1
 80063f4:	9309      	str	r3, [sp, #36]	; 0x24
 80063f6:	bf49      	itett	mi
 80063f8:	f1c4 0301 	rsbmi	r3, r4, #1
 80063fc:	2300      	movpl	r3, #0
 80063fe:	9306      	strmi	r3, [sp, #24]
 8006400:	2300      	movmi	r3, #0
 8006402:	bf54      	ite	pl
 8006404:	9306      	strpl	r3, [sp, #24]
 8006406:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006408:	f1b9 0f00 	cmp.w	r9, #0
 800640c:	db3c      	blt.n	8006488 <_dtoa_r+0x238>
 800640e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006410:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006414:	444b      	add	r3, r9
 8006416:	9309      	str	r3, [sp, #36]	; 0x24
 8006418:	2300      	movs	r3, #0
 800641a:	930a      	str	r3, [sp, #40]	; 0x28
 800641c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800641e:	2b09      	cmp	r3, #9
 8006420:	d86c      	bhi.n	80064fc <_dtoa_r+0x2ac>
 8006422:	2b05      	cmp	r3, #5
 8006424:	bfc4      	itt	gt
 8006426:	3b04      	subgt	r3, #4
 8006428:	9322      	strgt	r3, [sp, #136]	; 0x88
 800642a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800642c:	bfc8      	it	gt
 800642e:	2400      	movgt	r4, #0
 8006430:	f1a3 0302 	sub.w	r3, r3, #2
 8006434:	bfd8      	it	le
 8006436:	2401      	movle	r4, #1
 8006438:	2b03      	cmp	r3, #3
 800643a:	f200 808b 	bhi.w	8006554 <_dtoa_r+0x304>
 800643e:	e8df f003 	tbb	[pc, r3]
 8006442:	4f2d      	.short	0x4f2d
 8006444:	5b4d      	.short	0x5b4d
 8006446:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800644a:	441c      	add	r4, r3
 800644c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006450:	2b20      	cmp	r3, #32
 8006452:	bfc3      	ittte	gt
 8006454:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006458:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800645c:	fa09 f303 	lslgt.w	r3, r9, r3
 8006460:	f1c3 0320 	rsble	r3, r3, #32
 8006464:	bfc6      	itte	gt
 8006466:	fa26 f000 	lsrgt.w	r0, r6, r0
 800646a:	4318      	orrgt	r0, r3
 800646c:	fa06 f003 	lslle.w	r0, r6, r3
 8006470:	f7f9 ffb8 	bl	80003e4 <__aeabi_ui2d>
 8006474:	2301      	movs	r3, #1
 8006476:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800647a:	3c01      	subs	r4, #1
 800647c:	9313      	str	r3, [sp, #76]	; 0x4c
 800647e:	e770      	b.n	8006362 <_dtoa_r+0x112>
 8006480:	2301      	movs	r3, #1
 8006482:	e7b3      	b.n	80063ec <_dtoa_r+0x19c>
 8006484:	900f      	str	r0, [sp, #60]	; 0x3c
 8006486:	e7b2      	b.n	80063ee <_dtoa_r+0x19e>
 8006488:	9b06      	ldr	r3, [sp, #24]
 800648a:	eba3 0309 	sub.w	r3, r3, r9
 800648e:	9306      	str	r3, [sp, #24]
 8006490:	f1c9 0300 	rsb	r3, r9, #0
 8006494:	930a      	str	r3, [sp, #40]	; 0x28
 8006496:	2300      	movs	r3, #0
 8006498:	930e      	str	r3, [sp, #56]	; 0x38
 800649a:	e7bf      	b.n	800641c <_dtoa_r+0x1cc>
 800649c:	2300      	movs	r3, #0
 800649e:	930b      	str	r3, [sp, #44]	; 0x2c
 80064a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	dc59      	bgt.n	800655a <_dtoa_r+0x30a>
 80064a6:	f04f 0b01 	mov.w	fp, #1
 80064aa:	465b      	mov	r3, fp
 80064ac:	f8cd b008 	str.w	fp, [sp, #8]
 80064b0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80064b4:	2200      	movs	r2, #0
 80064b6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80064b8:	6042      	str	r2, [r0, #4]
 80064ba:	2204      	movs	r2, #4
 80064bc:	f102 0614 	add.w	r6, r2, #20
 80064c0:	429e      	cmp	r6, r3
 80064c2:	6841      	ldr	r1, [r0, #4]
 80064c4:	d94f      	bls.n	8006566 <_dtoa_r+0x316>
 80064c6:	4628      	mov	r0, r5
 80064c8:	f000 fcd8 	bl	8006e7c <_Balloc>
 80064cc:	9008      	str	r0, [sp, #32]
 80064ce:	2800      	cmp	r0, #0
 80064d0:	d14d      	bne.n	800656e <_dtoa_r+0x31e>
 80064d2:	4602      	mov	r2, r0
 80064d4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80064d8:	4b1d      	ldr	r3, [pc, #116]	; (8006550 <_dtoa_r+0x300>)
 80064da:	e6cd      	b.n	8006278 <_dtoa_r+0x28>
 80064dc:	2301      	movs	r3, #1
 80064de:	e7de      	b.n	800649e <_dtoa_r+0x24e>
 80064e0:	2300      	movs	r3, #0
 80064e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80064e4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80064e6:	eb09 0b03 	add.w	fp, r9, r3
 80064ea:	f10b 0301 	add.w	r3, fp, #1
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	9302      	str	r3, [sp, #8]
 80064f2:	bfb8      	it	lt
 80064f4:	2301      	movlt	r3, #1
 80064f6:	e7dd      	b.n	80064b4 <_dtoa_r+0x264>
 80064f8:	2301      	movs	r3, #1
 80064fa:	e7f2      	b.n	80064e2 <_dtoa_r+0x292>
 80064fc:	2401      	movs	r4, #1
 80064fe:	2300      	movs	r3, #0
 8006500:	940b      	str	r4, [sp, #44]	; 0x2c
 8006502:	9322      	str	r3, [sp, #136]	; 0x88
 8006504:	f04f 3bff 	mov.w	fp, #4294967295
 8006508:	2200      	movs	r2, #0
 800650a:	2312      	movs	r3, #18
 800650c:	f8cd b008 	str.w	fp, [sp, #8]
 8006510:	9223      	str	r2, [sp, #140]	; 0x8c
 8006512:	e7cf      	b.n	80064b4 <_dtoa_r+0x264>
 8006514:	f3af 8000 	nop.w
 8006518:	636f4361 	.word	0x636f4361
 800651c:	3fd287a7 	.word	0x3fd287a7
 8006520:	8b60c8b3 	.word	0x8b60c8b3
 8006524:	3fc68a28 	.word	0x3fc68a28
 8006528:	509f79fb 	.word	0x509f79fb
 800652c:	3fd34413 	.word	0x3fd34413
 8006530:	08008611 	.word	0x08008611
 8006534:	08008628 	.word	0x08008628
 8006538:	7ff00000 	.word	0x7ff00000
 800653c:	0800860d 	.word	0x0800860d
 8006540:	08008604 	.word	0x08008604
 8006544:	080085e1 	.word	0x080085e1
 8006548:	3ff80000 	.word	0x3ff80000
 800654c:	08008720 	.word	0x08008720
 8006550:	08008687 	.word	0x08008687
 8006554:	2301      	movs	r3, #1
 8006556:	930b      	str	r3, [sp, #44]	; 0x2c
 8006558:	e7d4      	b.n	8006504 <_dtoa_r+0x2b4>
 800655a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800655e:	465b      	mov	r3, fp
 8006560:	f8cd b008 	str.w	fp, [sp, #8]
 8006564:	e7a6      	b.n	80064b4 <_dtoa_r+0x264>
 8006566:	3101      	adds	r1, #1
 8006568:	6041      	str	r1, [r0, #4]
 800656a:	0052      	lsls	r2, r2, #1
 800656c:	e7a6      	b.n	80064bc <_dtoa_r+0x26c>
 800656e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006570:	9a08      	ldr	r2, [sp, #32]
 8006572:	601a      	str	r2, [r3, #0]
 8006574:	9b02      	ldr	r3, [sp, #8]
 8006576:	2b0e      	cmp	r3, #14
 8006578:	f200 80a8 	bhi.w	80066cc <_dtoa_r+0x47c>
 800657c:	2c00      	cmp	r4, #0
 800657e:	f000 80a5 	beq.w	80066cc <_dtoa_r+0x47c>
 8006582:	f1b9 0f00 	cmp.w	r9, #0
 8006586:	dd34      	ble.n	80065f2 <_dtoa_r+0x3a2>
 8006588:	4a9a      	ldr	r2, [pc, #616]	; (80067f4 <_dtoa_r+0x5a4>)
 800658a:	f009 030f 	and.w	r3, r9, #15
 800658e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006592:	f419 7f80 	tst.w	r9, #256	; 0x100
 8006596:	e9d3 3400 	ldrd	r3, r4, [r3]
 800659a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800659e:	ea4f 1429 	mov.w	r4, r9, asr #4
 80065a2:	d016      	beq.n	80065d2 <_dtoa_r+0x382>
 80065a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80065a8:	4b93      	ldr	r3, [pc, #588]	; (80067f8 <_dtoa_r+0x5a8>)
 80065aa:	2703      	movs	r7, #3
 80065ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80065b0:	f7fa f8bc 	bl	800072c <__aeabi_ddiv>
 80065b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80065b8:	f004 040f 	and.w	r4, r4, #15
 80065bc:	4e8e      	ldr	r6, [pc, #568]	; (80067f8 <_dtoa_r+0x5a8>)
 80065be:	b954      	cbnz	r4, 80065d6 <_dtoa_r+0x386>
 80065c0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80065c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065c8:	f7fa f8b0 	bl	800072c <__aeabi_ddiv>
 80065cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80065d0:	e029      	b.n	8006626 <_dtoa_r+0x3d6>
 80065d2:	2702      	movs	r7, #2
 80065d4:	e7f2      	b.n	80065bc <_dtoa_r+0x36c>
 80065d6:	07e1      	lsls	r1, r4, #31
 80065d8:	d508      	bpl.n	80065ec <_dtoa_r+0x39c>
 80065da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80065de:	e9d6 2300 	ldrd	r2, r3, [r6]
 80065e2:	f7f9 ff79 	bl	80004d8 <__aeabi_dmul>
 80065e6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80065ea:	3701      	adds	r7, #1
 80065ec:	1064      	asrs	r4, r4, #1
 80065ee:	3608      	adds	r6, #8
 80065f0:	e7e5      	b.n	80065be <_dtoa_r+0x36e>
 80065f2:	f000 80a5 	beq.w	8006740 <_dtoa_r+0x4f0>
 80065f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80065fa:	f1c9 0400 	rsb	r4, r9, #0
 80065fe:	4b7d      	ldr	r3, [pc, #500]	; (80067f4 <_dtoa_r+0x5a4>)
 8006600:	f004 020f 	and.w	r2, r4, #15
 8006604:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800660c:	f7f9 ff64 	bl	80004d8 <__aeabi_dmul>
 8006610:	2702      	movs	r7, #2
 8006612:	2300      	movs	r3, #0
 8006614:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006618:	4e77      	ldr	r6, [pc, #476]	; (80067f8 <_dtoa_r+0x5a8>)
 800661a:	1124      	asrs	r4, r4, #4
 800661c:	2c00      	cmp	r4, #0
 800661e:	f040 8084 	bne.w	800672a <_dtoa_r+0x4da>
 8006622:	2b00      	cmp	r3, #0
 8006624:	d1d2      	bne.n	80065cc <_dtoa_r+0x37c>
 8006626:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006628:	2b00      	cmp	r3, #0
 800662a:	f000 808b 	beq.w	8006744 <_dtoa_r+0x4f4>
 800662e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006632:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006636:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800663a:	2200      	movs	r2, #0
 800663c:	4b6f      	ldr	r3, [pc, #444]	; (80067fc <_dtoa_r+0x5ac>)
 800663e:	f7fa f9bd 	bl	80009bc <__aeabi_dcmplt>
 8006642:	2800      	cmp	r0, #0
 8006644:	d07e      	beq.n	8006744 <_dtoa_r+0x4f4>
 8006646:	9b02      	ldr	r3, [sp, #8]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d07b      	beq.n	8006744 <_dtoa_r+0x4f4>
 800664c:	f1bb 0f00 	cmp.w	fp, #0
 8006650:	dd38      	ble.n	80066c4 <_dtoa_r+0x474>
 8006652:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006656:	2200      	movs	r2, #0
 8006658:	4b69      	ldr	r3, [pc, #420]	; (8006800 <_dtoa_r+0x5b0>)
 800665a:	f7f9 ff3d 	bl	80004d8 <__aeabi_dmul>
 800665e:	465c      	mov	r4, fp
 8006660:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006664:	f109 38ff 	add.w	r8, r9, #4294967295
 8006668:	3701      	adds	r7, #1
 800666a:	4638      	mov	r0, r7
 800666c:	f7f9 feca 	bl	8000404 <__aeabi_i2d>
 8006670:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006674:	f7f9 ff30 	bl	80004d8 <__aeabi_dmul>
 8006678:	2200      	movs	r2, #0
 800667a:	4b62      	ldr	r3, [pc, #392]	; (8006804 <_dtoa_r+0x5b4>)
 800667c:	f7f9 fd76 	bl	800016c <__adddf3>
 8006680:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006684:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006688:	9611      	str	r6, [sp, #68]	; 0x44
 800668a:	2c00      	cmp	r4, #0
 800668c:	d15d      	bne.n	800674a <_dtoa_r+0x4fa>
 800668e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006692:	2200      	movs	r2, #0
 8006694:	4b5c      	ldr	r3, [pc, #368]	; (8006808 <_dtoa_r+0x5b8>)
 8006696:	f7f9 fd67 	bl	8000168 <__aeabi_dsub>
 800669a:	4602      	mov	r2, r0
 800669c:	460b      	mov	r3, r1
 800669e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80066a2:	4633      	mov	r3, r6
 80066a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80066a6:	f7fa f9a7 	bl	80009f8 <__aeabi_dcmpgt>
 80066aa:	2800      	cmp	r0, #0
 80066ac:	f040 829e 	bne.w	8006bec <_dtoa_r+0x99c>
 80066b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80066b6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80066ba:	f7fa f97f 	bl	80009bc <__aeabi_dcmplt>
 80066be:	2800      	cmp	r0, #0
 80066c0:	f040 8292 	bne.w	8006be8 <_dtoa_r+0x998>
 80066c4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80066c8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80066cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	f2c0 8153 	blt.w	800697a <_dtoa_r+0x72a>
 80066d4:	f1b9 0f0e 	cmp.w	r9, #14
 80066d8:	f300 814f 	bgt.w	800697a <_dtoa_r+0x72a>
 80066dc:	4b45      	ldr	r3, [pc, #276]	; (80067f4 <_dtoa_r+0x5a4>)
 80066de:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80066e2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80066e6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80066ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	f280 80db 	bge.w	80068a8 <_dtoa_r+0x658>
 80066f2:	9b02      	ldr	r3, [sp, #8]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	f300 80d7 	bgt.w	80068a8 <_dtoa_r+0x658>
 80066fa:	f040 8274 	bne.w	8006be6 <_dtoa_r+0x996>
 80066fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006702:	2200      	movs	r2, #0
 8006704:	4b40      	ldr	r3, [pc, #256]	; (8006808 <_dtoa_r+0x5b8>)
 8006706:	f7f9 fee7 	bl	80004d8 <__aeabi_dmul>
 800670a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800670e:	f7fa f969 	bl	80009e4 <__aeabi_dcmpge>
 8006712:	9c02      	ldr	r4, [sp, #8]
 8006714:	4626      	mov	r6, r4
 8006716:	2800      	cmp	r0, #0
 8006718:	f040 824a 	bne.w	8006bb0 <_dtoa_r+0x960>
 800671c:	2331      	movs	r3, #49	; 0x31
 800671e:	9f08      	ldr	r7, [sp, #32]
 8006720:	f109 0901 	add.w	r9, r9, #1
 8006724:	f807 3b01 	strb.w	r3, [r7], #1
 8006728:	e246      	b.n	8006bb8 <_dtoa_r+0x968>
 800672a:	07e2      	lsls	r2, r4, #31
 800672c:	d505      	bpl.n	800673a <_dtoa_r+0x4ea>
 800672e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006732:	f7f9 fed1 	bl	80004d8 <__aeabi_dmul>
 8006736:	2301      	movs	r3, #1
 8006738:	3701      	adds	r7, #1
 800673a:	1064      	asrs	r4, r4, #1
 800673c:	3608      	adds	r6, #8
 800673e:	e76d      	b.n	800661c <_dtoa_r+0x3cc>
 8006740:	2702      	movs	r7, #2
 8006742:	e770      	b.n	8006626 <_dtoa_r+0x3d6>
 8006744:	46c8      	mov	r8, r9
 8006746:	9c02      	ldr	r4, [sp, #8]
 8006748:	e78f      	b.n	800666a <_dtoa_r+0x41a>
 800674a:	9908      	ldr	r1, [sp, #32]
 800674c:	4b29      	ldr	r3, [pc, #164]	; (80067f4 <_dtoa_r+0x5a4>)
 800674e:	4421      	add	r1, r4
 8006750:	9112      	str	r1, [sp, #72]	; 0x48
 8006752:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006754:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006758:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800675c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006760:	2900      	cmp	r1, #0
 8006762:	d055      	beq.n	8006810 <_dtoa_r+0x5c0>
 8006764:	2000      	movs	r0, #0
 8006766:	4929      	ldr	r1, [pc, #164]	; (800680c <_dtoa_r+0x5bc>)
 8006768:	f7f9 ffe0 	bl	800072c <__aeabi_ddiv>
 800676c:	463b      	mov	r3, r7
 800676e:	4632      	mov	r2, r6
 8006770:	f7f9 fcfa 	bl	8000168 <__aeabi_dsub>
 8006774:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006778:	9f08      	ldr	r7, [sp, #32]
 800677a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800677e:	f7fa f95b 	bl	8000a38 <__aeabi_d2iz>
 8006782:	4604      	mov	r4, r0
 8006784:	f7f9 fe3e 	bl	8000404 <__aeabi_i2d>
 8006788:	4602      	mov	r2, r0
 800678a:	460b      	mov	r3, r1
 800678c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006790:	f7f9 fcea 	bl	8000168 <__aeabi_dsub>
 8006794:	4602      	mov	r2, r0
 8006796:	460b      	mov	r3, r1
 8006798:	3430      	adds	r4, #48	; 0x30
 800679a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800679e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80067a2:	f807 4b01 	strb.w	r4, [r7], #1
 80067a6:	f7fa f909 	bl	80009bc <__aeabi_dcmplt>
 80067aa:	2800      	cmp	r0, #0
 80067ac:	d174      	bne.n	8006898 <_dtoa_r+0x648>
 80067ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067b2:	2000      	movs	r0, #0
 80067b4:	4911      	ldr	r1, [pc, #68]	; (80067fc <_dtoa_r+0x5ac>)
 80067b6:	f7f9 fcd7 	bl	8000168 <__aeabi_dsub>
 80067ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80067be:	f7fa f8fd 	bl	80009bc <__aeabi_dcmplt>
 80067c2:	2800      	cmp	r0, #0
 80067c4:	f040 80b6 	bne.w	8006934 <_dtoa_r+0x6e4>
 80067c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80067ca:	429f      	cmp	r7, r3
 80067cc:	f43f af7a 	beq.w	80066c4 <_dtoa_r+0x474>
 80067d0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80067d4:	2200      	movs	r2, #0
 80067d6:	4b0a      	ldr	r3, [pc, #40]	; (8006800 <_dtoa_r+0x5b0>)
 80067d8:	f7f9 fe7e 	bl	80004d8 <__aeabi_dmul>
 80067dc:	2200      	movs	r2, #0
 80067de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80067e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067e6:	4b06      	ldr	r3, [pc, #24]	; (8006800 <_dtoa_r+0x5b0>)
 80067e8:	f7f9 fe76 	bl	80004d8 <__aeabi_dmul>
 80067ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067f0:	e7c3      	b.n	800677a <_dtoa_r+0x52a>
 80067f2:	bf00      	nop
 80067f4:	08008720 	.word	0x08008720
 80067f8:	080086f8 	.word	0x080086f8
 80067fc:	3ff00000 	.word	0x3ff00000
 8006800:	40240000 	.word	0x40240000
 8006804:	401c0000 	.word	0x401c0000
 8006808:	40140000 	.word	0x40140000
 800680c:	3fe00000 	.word	0x3fe00000
 8006810:	4630      	mov	r0, r6
 8006812:	4639      	mov	r1, r7
 8006814:	f7f9 fe60 	bl	80004d8 <__aeabi_dmul>
 8006818:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800681a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800681e:	9c08      	ldr	r4, [sp, #32]
 8006820:	9314      	str	r3, [sp, #80]	; 0x50
 8006822:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006826:	f7fa f907 	bl	8000a38 <__aeabi_d2iz>
 800682a:	9015      	str	r0, [sp, #84]	; 0x54
 800682c:	f7f9 fdea 	bl	8000404 <__aeabi_i2d>
 8006830:	4602      	mov	r2, r0
 8006832:	460b      	mov	r3, r1
 8006834:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006838:	f7f9 fc96 	bl	8000168 <__aeabi_dsub>
 800683c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800683e:	4606      	mov	r6, r0
 8006840:	3330      	adds	r3, #48	; 0x30
 8006842:	f804 3b01 	strb.w	r3, [r4], #1
 8006846:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006848:	460f      	mov	r7, r1
 800684a:	429c      	cmp	r4, r3
 800684c:	f04f 0200 	mov.w	r2, #0
 8006850:	d124      	bne.n	800689c <_dtoa_r+0x64c>
 8006852:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006856:	4bb3      	ldr	r3, [pc, #716]	; (8006b24 <_dtoa_r+0x8d4>)
 8006858:	f7f9 fc88 	bl	800016c <__adddf3>
 800685c:	4602      	mov	r2, r0
 800685e:	460b      	mov	r3, r1
 8006860:	4630      	mov	r0, r6
 8006862:	4639      	mov	r1, r7
 8006864:	f7fa f8c8 	bl	80009f8 <__aeabi_dcmpgt>
 8006868:	2800      	cmp	r0, #0
 800686a:	d162      	bne.n	8006932 <_dtoa_r+0x6e2>
 800686c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006870:	2000      	movs	r0, #0
 8006872:	49ac      	ldr	r1, [pc, #688]	; (8006b24 <_dtoa_r+0x8d4>)
 8006874:	f7f9 fc78 	bl	8000168 <__aeabi_dsub>
 8006878:	4602      	mov	r2, r0
 800687a:	460b      	mov	r3, r1
 800687c:	4630      	mov	r0, r6
 800687e:	4639      	mov	r1, r7
 8006880:	f7fa f89c 	bl	80009bc <__aeabi_dcmplt>
 8006884:	2800      	cmp	r0, #0
 8006886:	f43f af1d 	beq.w	80066c4 <_dtoa_r+0x474>
 800688a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800688c:	1e7b      	subs	r3, r7, #1
 800688e:	9314      	str	r3, [sp, #80]	; 0x50
 8006890:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006894:	2b30      	cmp	r3, #48	; 0x30
 8006896:	d0f8      	beq.n	800688a <_dtoa_r+0x63a>
 8006898:	46c1      	mov	r9, r8
 800689a:	e03a      	b.n	8006912 <_dtoa_r+0x6c2>
 800689c:	4ba2      	ldr	r3, [pc, #648]	; (8006b28 <_dtoa_r+0x8d8>)
 800689e:	f7f9 fe1b 	bl	80004d8 <__aeabi_dmul>
 80068a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068a6:	e7bc      	b.n	8006822 <_dtoa_r+0x5d2>
 80068a8:	9f08      	ldr	r7, [sp, #32]
 80068aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80068ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068b2:	f7f9 ff3b 	bl	800072c <__aeabi_ddiv>
 80068b6:	f7fa f8bf 	bl	8000a38 <__aeabi_d2iz>
 80068ba:	4604      	mov	r4, r0
 80068bc:	f7f9 fda2 	bl	8000404 <__aeabi_i2d>
 80068c0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80068c4:	f7f9 fe08 	bl	80004d8 <__aeabi_dmul>
 80068c8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80068cc:	460b      	mov	r3, r1
 80068ce:	4602      	mov	r2, r0
 80068d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068d4:	f7f9 fc48 	bl	8000168 <__aeabi_dsub>
 80068d8:	f807 6b01 	strb.w	r6, [r7], #1
 80068dc:	9e08      	ldr	r6, [sp, #32]
 80068de:	9b02      	ldr	r3, [sp, #8]
 80068e0:	1bbe      	subs	r6, r7, r6
 80068e2:	42b3      	cmp	r3, r6
 80068e4:	d13a      	bne.n	800695c <_dtoa_r+0x70c>
 80068e6:	4602      	mov	r2, r0
 80068e8:	460b      	mov	r3, r1
 80068ea:	f7f9 fc3f 	bl	800016c <__adddf3>
 80068ee:	4602      	mov	r2, r0
 80068f0:	460b      	mov	r3, r1
 80068f2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80068f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80068fa:	f7fa f87d 	bl	80009f8 <__aeabi_dcmpgt>
 80068fe:	bb58      	cbnz	r0, 8006958 <_dtoa_r+0x708>
 8006900:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006904:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006908:	f7fa f84e 	bl	80009a8 <__aeabi_dcmpeq>
 800690c:	b108      	cbz	r0, 8006912 <_dtoa_r+0x6c2>
 800690e:	07e1      	lsls	r1, r4, #31
 8006910:	d422      	bmi.n	8006958 <_dtoa_r+0x708>
 8006912:	4628      	mov	r0, r5
 8006914:	4651      	mov	r1, sl
 8006916:	f000 faf1 	bl	8006efc <_Bfree>
 800691a:	2300      	movs	r3, #0
 800691c:	703b      	strb	r3, [r7, #0]
 800691e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006920:	f109 0001 	add.w	r0, r9, #1
 8006924:	6018      	str	r0, [r3, #0]
 8006926:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006928:	2b00      	cmp	r3, #0
 800692a:	f43f acdf 	beq.w	80062ec <_dtoa_r+0x9c>
 800692e:	601f      	str	r7, [r3, #0]
 8006930:	e4dc      	b.n	80062ec <_dtoa_r+0x9c>
 8006932:	4627      	mov	r7, r4
 8006934:	463b      	mov	r3, r7
 8006936:	461f      	mov	r7, r3
 8006938:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800693c:	2a39      	cmp	r2, #57	; 0x39
 800693e:	d107      	bne.n	8006950 <_dtoa_r+0x700>
 8006940:	9a08      	ldr	r2, [sp, #32]
 8006942:	429a      	cmp	r2, r3
 8006944:	d1f7      	bne.n	8006936 <_dtoa_r+0x6e6>
 8006946:	2230      	movs	r2, #48	; 0x30
 8006948:	9908      	ldr	r1, [sp, #32]
 800694a:	f108 0801 	add.w	r8, r8, #1
 800694e:	700a      	strb	r2, [r1, #0]
 8006950:	781a      	ldrb	r2, [r3, #0]
 8006952:	3201      	adds	r2, #1
 8006954:	701a      	strb	r2, [r3, #0]
 8006956:	e79f      	b.n	8006898 <_dtoa_r+0x648>
 8006958:	46c8      	mov	r8, r9
 800695a:	e7eb      	b.n	8006934 <_dtoa_r+0x6e4>
 800695c:	2200      	movs	r2, #0
 800695e:	4b72      	ldr	r3, [pc, #456]	; (8006b28 <_dtoa_r+0x8d8>)
 8006960:	f7f9 fdba 	bl	80004d8 <__aeabi_dmul>
 8006964:	4602      	mov	r2, r0
 8006966:	460b      	mov	r3, r1
 8006968:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800696c:	2200      	movs	r2, #0
 800696e:	2300      	movs	r3, #0
 8006970:	f7fa f81a 	bl	80009a8 <__aeabi_dcmpeq>
 8006974:	2800      	cmp	r0, #0
 8006976:	d098      	beq.n	80068aa <_dtoa_r+0x65a>
 8006978:	e7cb      	b.n	8006912 <_dtoa_r+0x6c2>
 800697a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800697c:	2a00      	cmp	r2, #0
 800697e:	f000 80cd 	beq.w	8006b1c <_dtoa_r+0x8cc>
 8006982:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006984:	2a01      	cmp	r2, #1
 8006986:	f300 80af 	bgt.w	8006ae8 <_dtoa_r+0x898>
 800698a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800698c:	2a00      	cmp	r2, #0
 800698e:	f000 80a7 	beq.w	8006ae0 <_dtoa_r+0x890>
 8006992:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006996:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006998:	9f06      	ldr	r7, [sp, #24]
 800699a:	9a06      	ldr	r2, [sp, #24]
 800699c:	2101      	movs	r1, #1
 800699e:	441a      	add	r2, r3
 80069a0:	9206      	str	r2, [sp, #24]
 80069a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069a4:	4628      	mov	r0, r5
 80069a6:	441a      	add	r2, r3
 80069a8:	9209      	str	r2, [sp, #36]	; 0x24
 80069aa:	f000 fb61 	bl	8007070 <__i2b>
 80069ae:	4606      	mov	r6, r0
 80069b0:	2f00      	cmp	r7, #0
 80069b2:	dd0c      	ble.n	80069ce <_dtoa_r+0x77e>
 80069b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	dd09      	ble.n	80069ce <_dtoa_r+0x77e>
 80069ba:	42bb      	cmp	r3, r7
 80069bc:	bfa8      	it	ge
 80069be:	463b      	movge	r3, r7
 80069c0:	9a06      	ldr	r2, [sp, #24]
 80069c2:	1aff      	subs	r7, r7, r3
 80069c4:	1ad2      	subs	r2, r2, r3
 80069c6:	9206      	str	r2, [sp, #24]
 80069c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069ca:	1ad3      	subs	r3, r2, r3
 80069cc:	9309      	str	r3, [sp, #36]	; 0x24
 80069ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069d0:	b1f3      	cbz	r3, 8006a10 <_dtoa_r+0x7c0>
 80069d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	f000 80a9 	beq.w	8006b2c <_dtoa_r+0x8dc>
 80069da:	2c00      	cmp	r4, #0
 80069dc:	dd10      	ble.n	8006a00 <_dtoa_r+0x7b0>
 80069de:	4631      	mov	r1, r6
 80069e0:	4622      	mov	r2, r4
 80069e2:	4628      	mov	r0, r5
 80069e4:	f000 fbfe 	bl	80071e4 <__pow5mult>
 80069e8:	4652      	mov	r2, sl
 80069ea:	4601      	mov	r1, r0
 80069ec:	4606      	mov	r6, r0
 80069ee:	4628      	mov	r0, r5
 80069f0:	f000 fb54 	bl	800709c <__multiply>
 80069f4:	4680      	mov	r8, r0
 80069f6:	4651      	mov	r1, sl
 80069f8:	4628      	mov	r0, r5
 80069fa:	f000 fa7f 	bl	8006efc <_Bfree>
 80069fe:	46c2      	mov	sl, r8
 8006a00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a02:	1b1a      	subs	r2, r3, r4
 8006a04:	d004      	beq.n	8006a10 <_dtoa_r+0x7c0>
 8006a06:	4651      	mov	r1, sl
 8006a08:	4628      	mov	r0, r5
 8006a0a:	f000 fbeb 	bl	80071e4 <__pow5mult>
 8006a0e:	4682      	mov	sl, r0
 8006a10:	2101      	movs	r1, #1
 8006a12:	4628      	mov	r0, r5
 8006a14:	f000 fb2c 	bl	8007070 <__i2b>
 8006a18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a1a:	4604      	mov	r4, r0
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	f340 8087 	ble.w	8006b30 <_dtoa_r+0x8e0>
 8006a22:	461a      	mov	r2, r3
 8006a24:	4601      	mov	r1, r0
 8006a26:	4628      	mov	r0, r5
 8006a28:	f000 fbdc 	bl	80071e4 <__pow5mult>
 8006a2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a2e:	4604      	mov	r4, r0
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	f340 8080 	ble.w	8006b36 <_dtoa_r+0x8e6>
 8006a36:	f04f 0800 	mov.w	r8, #0
 8006a3a:	6923      	ldr	r3, [r4, #16]
 8006a3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006a40:	6918      	ldr	r0, [r3, #16]
 8006a42:	f000 fac7 	bl	8006fd4 <__hi0bits>
 8006a46:	f1c0 0020 	rsb	r0, r0, #32
 8006a4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a4c:	4418      	add	r0, r3
 8006a4e:	f010 001f 	ands.w	r0, r0, #31
 8006a52:	f000 8092 	beq.w	8006b7a <_dtoa_r+0x92a>
 8006a56:	f1c0 0320 	rsb	r3, r0, #32
 8006a5a:	2b04      	cmp	r3, #4
 8006a5c:	f340 808a 	ble.w	8006b74 <_dtoa_r+0x924>
 8006a60:	f1c0 001c 	rsb	r0, r0, #28
 8006a64:	9b06      	ldr	r3, [sp, #24]
 8006a66:	4407      	add	r7, r0
 8006a68:	4403      	add	r3, r0
 8006a6a:	9306      	str	r3, [sp, #24]
 8006a6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a6e:	4403      	add	r3, r0
 8006a70:	9309      	str	r3, [sp, #36]	; 0x24
 8006a72:	9b06      	ldr	r3, [sp, #24]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	dd05      	ble.n	8006a84 <_dtoa_r+0x834>
 8006a78:	4651      	mov	r1, sl
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	f000 fc0b 	bl	8007298 <__lshift>
 8006a82:	4682      	mov	sl, r0
 8006a84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	dd05      	ble.n	8006a96 <_dtoa_r+0x846>
 8006a8a:	4621      	mov	r1, r4
 8006a8c:	461a      	mov	r2, r3
 8006a8e:	4628      	mov	r0, r5
 8006a90:	f000 fc02 	bl	8007298 <__lshift>
 8006a94:	4604      	mov	r4, r0
 8006a96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d070      	beq.n	8006b7e <_dtoa_r+0x92e>
 8006a9c:	4621      	mov	r1, r4
 8006a9e:	4650      	mov	r0, sl
 8006aa0:	f000 fc66 	bl	8007370 <__mcmp>
 8006aa4:	2800      	cmp	r0, #0
 8006aa6:	da6a      	bge.n	8006b7e <_dtoa_r+0x92e>
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	4651      	mov	r1, sl
 8006aac:	220a      	movs	r2, #10
 8006aae:	4628      	mov	r0, r5
 8006ab0:	f000 fa46 	bl	8006f40 <__multadd>
 8006ab4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ab6:	4682      	mov	sl, r0
 8006ab8:	f109 39ff 	add.w	r9, r9, #4294967295
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	f000 8193 	beq.w	8006de8 <_dtoa_r+0xb98>
 8006ac2:	4631      	mov	r1, r6
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	220a      	movs	r2, #10
 8006ac8:	4628      	mov	r0, r5
 8006aca:	f000 fa39 	bl	8006f40 <__multadd>
 8006ace:	f1bb 0f00 	cmp.w	fp, #0
 8006ad2:	4606      	mov	r6, r0
 8006ad4:	f300 8093 	bgt.w	8006bfe <_dtoa_r+0x9ae>
 8006ad8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ada:	2b02      	cmp	r3, #2
 8006adc:	dc57      	bgt.n	8006b8e <_dtoa_r+0x93e>
 8006ade:	e08e      	b.n	8006bfe <_dtoa_r+0x9ae>
 8006ae0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006ae2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006ae6:	e756      	b.n	8006996 <_dtoa_r+0x746>
 8006ae8:	9b02      	ldr	r3, [sp, #8]
 8006aea:	1e5c      	subs	r4, r3, #1
 8006aec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aee:	42a3      	cmp	r3, r4
 8006af0:	bfb7      	itett	lt
 8006af2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006af4:	1b1c      	subge	r4, r3, r4
 8006af6:	1ae2      	sublt	r2, r4, r3
 8006af8:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006afa:	bfbe      	ittt	lt
 8006afc:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006afe:	189b      	addlt	r3, r3, r2
 8006b00:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006b02:	9b02      	ldr	r3, [sp, #8]
 8006b04:	bfb8      	it	lt
 8006b06:	2400      	movlt	r4, #0
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	bfbb      	ittet	lt
 8006b0c:	9b06      	ldrlt	r3, [sp, #24]
 8006b0e:	9a02      	ldrlt	r2, [sp, #8]
 8006b10:	9f06      	ldrge	r7, [sp, #24]
 8006b12:	1a9f      	sublt	r7, r3, r2
 8006b14:	bfac      	ite	ge
 8006b16:	9b02      	ldrge	r3, [sp, #8]
 8006b18:	2300      	movlt	r3, #0
 8006b1a:	e73e      	b.n	800699a <_dtoa_r+0x74a>
 8006b1c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006b1e:	9f06      	ldr	r7, [sp, #24]
 8006b20:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006b22:	e745      	b.n	80069b0 <_dtoa_r+0x760>
 8006b24:	3fe00000 	.word	0x3fe00000
 8006b28:	40240000 	.word	0x40240000
 8006b2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b2e:	e76a      	b.n	8006a06 <_dtoa_r+0x7b6>
 8006b30:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b32:	2b01      	cmp	r3, #1
 8006b34:	dc19      	bgt.n	8006b6a <_dtoa_r+0x91a>
 8006b36:	9b04      	ldr	r3, [sp, #16]
 8006b38:	b9bb      	cbnz	r3, 8006b6a <_dtoa_r+0x91a>
 8006b3a:	9b05      	ldr	r3, [sp, #20]
 8006b3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b40:	b99b      	cbnz	r3, 8006b6a <_dtoa_r+0x91a>
 8006b42:	9b05      	ldr	r3, [sp, #20]
 8006b44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006b48:	0d1b      	lsrs	r3, r3, #20
 8006b4a:	051b      	lsls	r3, r3, #20
 8006b4c:	b183      	cbz	r3, 8006b70 <_dtoa_r+0x920>
 8006b4e:	f04f 0801 	mov.w	r8, #1
 8006b52:	9b06      	ldr	r3, [sp, #24]
 8006b54:	3301      	adds	r3, #1
 8006b56:	9306      	str	r3, [sp, #24]
 8006b58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b5a:	3301      	adds	r3, #1
 8006b5c:	9309      	str	r3, [sp, #36]	; 0x24
 8006b5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	f47f af6a 	bne.w	8006a3a <_dtoa_r+0x7ea>
 8006b66:	2001      	movs	r0, #1
 8006b68:	e76f      	b.n	8006a4a <_dtoa_r+0x7fa>
 8006b6a:	f04f 0800 	mov.w	r8, #0
 8006b6e:	e7f6      	b.n	8006b5e <_dtoa_r+0x90e>
 8006b70:	4698      	mov	r8, r3
 8006b72:	e7f4      	b.n	8006b5e <_dtoa_r+0x90e>
 8006b74:	f43f af7d 	beq.w	8006a72 <_dtoa_r+0x822>
 8006b78:	4618      	mov	r0, r3
 8006b7a:	301c      	adds	r0, #28
 8006b7c:	e772      	b.n	8006a64 <_dtoa_r+0x814>
 8006b7e:	9b02      	ldr	r3, [sp, #8]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	dc36      	bgt.n	8006bf2 <_dtoa_r+0x9a2>
 8006b84:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b86:	2b02      	cmp	r3, #2
 8006b88:	dd33      	ble.n	8006bf2 <_dtoa_r+0x9a2>
 8006b8a:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006b8e:	f1bb 0f00 	cmp.w	fp, #0
 8006b92:	d10d      	bne.n	8006bb0 <_dtoa_r+0x960>
 8006b94:	4621      	mov	r1, r4
 8006b96:	465b      	mov	r3, fp
 8006b98:	2205      	movs	r2, #5
 8006b9a:	4628      	mov	r0, r5
 8006b9c:	f000 f9d0 	bl	8006f40 <__multadd>
 8006ba0:	4601      	mov	r1, r0
 8006ba2:	4604      	mov	r4, r0
 8006ba4:	4650      	mov	r0, sl
 8006ba6:	f000 fbe3 	bl	8007370 <__mcmp>
 8006baa:	2800      	cmp	r0, #0
 8006bac:	f73f adb6 	bgt.w	800671c <_dtoa_r+0x4cc>
 8006bb0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006bb2:	9f08      	ldr	r7, [sp, #32]
 8006bb4:	ea6f 0903 	mvn.w	r9, r3
 8006bb8:	f04f 0800 	mov.w	r8, #0
 8006bbc:	4621      	mov	r1, r4
 8006bbe:	4628      	mov	r0, r5
 8006bc0:	f000 f99c 	bl	8006efc <_Bfree>
 8006bc4:	2e00      	cmp	r6, #0
 8006bc6:	f43f aea4 	beq.w	8006912 <_dtoa_r+0x6c2>
 8006bca:	f1b8 0f00 	cmp.w	r8, #0
 8006bce:	d005      	beq.n	8006bdc <_dtoa_r+0x98c>
 8006bd0:	45b0      	cmp	r8, r6
 8006bd2:	d003      	beq.n	8006bdc <_dtoa_r+0x98c>
 8006bd4:	4641      	mov	r1, r8
 8006bd6:	4628      	mov	r0, r5
 8006bd8:	f000 f990 	bl	8006efc <_Bfree>
 8006bdc:	4631      	mov	r1, r6
 8006bde:	4628      	mov	r0, r5
 8006be0:	f000 f98c 	bl	8006efc <_Bfree>
 8006be4:	e695      	b.n	8006912 <_dtoa_r+0x6c2>
 8006be6:	2400      	movs	r4, #0
 8006be8:	4626      	mov	r6, r4
 8006bea:	e7e1      	b.n	8006bb0 <_dtoa_r+0x960>
 8006bec:	46c1      	mov	r9, r8
 8006bee:	4626      	mov	r6, r4
 8006bf0:	e594      	b.n	800671c <_dtoa_r+0x4cc>
 8006bf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bf4:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	f000 80fc 	beq.w	8006df6 <_dtoa_r+0xba6>
 8006bfe:	2f00      	cmp	r7, #0
 8006c00:	dd05      	ble.n	8006c0e <_dtoa_r+0x9be>
 8006c02:	4631      	mov	r1, r6
 8006c04:	463a      	mov	r2, r7
 8006c06:	4628      	mov	r0, r5
 8006c08:	f000 fb46 	bl	8007298 <__lshift>
 8006c0c:	4606      	mov	r6, r0
 8006c0e:	f1b8 0f00 	cmp.w	r8, #0
 8006c12:	d05c      	beq.n	8006cce <_dtoa_r+0xa7e>
 8006c14:	4628      	mov	r0, r5
 8006c16:	6871      	ldr	r1, [r6, #4]
 8006c18:	f000 f930 	bl	8006e7c <_Balloc>
 8006c1c:	4607      	mov	r7, r0
 8006c1e:	b928      	cbnz	r0, 8006c2c <_dtoa_r+0x9dc>
 8006c20:	4602      	mov	r2, r0
 8006c22:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006c26:	4b7e      	ldr	r3, [pc, #504]	; (8006e20 <_dtoa_r+0xbd0>)
 8006c28:	f7ff bb26 	b.w	8006278 <_dtoa_r+0x28>
 8006c2c:	6932      	ldr	r2, [r6, #16]
 8006c2e:	f106 010c 	add.w	r1, r6, #12
 8006c32:	3202      	adds	r2, #2
 8006c34:	0092      	lsls	r2, r2, #2
 8006c36:	300c      	adds	r0, #12
 8006c38:	f000 f912 	bl	8006e60 <memcpy>
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	4639      	mov	r1, r7
 8006c40:	4628      	mov	r0, r5
 8006c42:	f000 fb29 	bl	8007298 <__lshift>
 8006c46:	46b0      	mov	r8, r6
 8006c48:	4606      	mov	r6, r0
 8006c4a:	9b08      	ldr	r3, [sp, #32]
 8006c4c:	3301      	adds	r3, #1
 8006c4e:	9302      	str	r3, [sp, #8]
 8006c50:	9b08      	ldr	r3, [sp, #32]
 8006c52:	445b      	add	r3, fp
 8006c54:	930a      	str	r3, [sp, #40]	; 0x28
 8006c56:	9b04      	ldr	r3, [sp, #16]
 8006c58:	f003 0301 	and.w	r3, r3, #1
 8006c5c:	9309      	str	r3, [sp, #36]	; 0x24
 8006c5e:	9b02      	ldr	r3, [sp, #8]
 8006c60:	4621      	mov	r1, r4
 8006c62:	4650      	mov	r0, sl
 8006c64:	f103 3bff 	add.w	fp, r3, #4294967295
 8006c68:	f7ff fa62 	bl	8006130 <quorem>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	4641      	mov	r1, r8
 8006c70:	3330      	adds	r3, #48	; 0x30
 8006c72:	9004      	str	r0, [sp, #16]
 8006c74:	4650      	mov	r0, sl
 8006c76:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c78:	f000 fb7a 	bl	8007370 <__mcmp>
 8006c7c:	4632      	mov	r2, r6
 8006c7e:	9006      	str	r0, [sp, #24]
 8006c80:	4621      	mov	r1, r4
 8006c82:	4628      	mov	r0, r5
 8006c84:	f000 fb90 	bl	80073a8 <__mdiff>
 8006c88:	68c2      	ldr	r2, [r0, #12]
 8006c8a:	4607      	mov	r7, r0
 8006c8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c8e:	bb02      	cbnz	r2, 8006cd2 <_dtoa_r+0xa82>
 8006c90:	4601      	mov	r1, r0
 8006c92:	4650      	mov	r0, sl
 8006c94:	f000 fb6c 	bl	8007370 <__mcmp>
 8006c98:	4602      	mov	r2, r0
 8006c9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c9c:	4639      	mov	r1, r7
 8006c9e:	4628      	mov	r0, r5
 8006ca0:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006ca4:	f000 f92a 	bl	8006efc <_Bfree>
 8006ca8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006caa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006cac:	9f02      	ldr	r7, [sp, #8]
 8006cae:	ea43 0102 	orr.w	r1, r3, r2
 8006cb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cb4:	430b      	orrs	r3, r1
 8006cb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cb8:	d10d      	bne.n	8006cd6 <_dtoa_r+0xa86>
 8006cba:	2b39      	cmp	r3, #57	; 0x39
 8006cbc:	d027      	beq.n	8006d0e <_dtoa_r+0xabe>
 8006cbe:	9a06      	ldr	r2, [sp, #24]
 8006cc0:	2a00      	cmp	r2, #0
 8006cc2:	dd01      	ble.n	8006cc8 <_dtoa_r+0xa78>
 8006cc4:	9b04      	ldr	r3, [sp, #16]
 8006cc6:	3331      	adds	r3, #49	; 0x31
 8006cc8:	f88b 3000 	strb.w	r3, [fp]
 8006ccc:	e776      	b.n	8006bbc <_dtoa_r+0x96c>
 8006cce:	4630      	mov	r0, r6
 8006cd0:	e7b9      	b.n	8006c46 <_dtoa_r+0x9f6>
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	e7e2      	b.n	8006c9c <_dtoa_r+0xa4c>
 8006cd6:	9906      	ldr	r1, [sp, #24]
 8006cd8:	2900      	cmp	r1, #0
 8006cda:	db04      	blt.n	8006ce6 <_dtoa_r+0xa96>
 8006cdc:	9822      	ldr	r0, [sp, #136]	; 0x88
 8006cde:	4301      	orrs	r1, r0
 8006ce0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ce2:	4301      	orrs	r1, r0
 8006ce4:	d120      	bne.n	8006d28 <_dtoa_r+0xad8>
 8006ce6:	2a00      	cmp	r2, #0
 8006ce8:	ddee      	ble.n	8006cc8 <_dtoa_r+0xa78>
 8006cea:	4651      	mov	r1, sl
 8006cec:	2201      	movs	r2, #1
 8006cee:	4628      	mov	r0, r5
 8006cf0:	9302      	str	r3, [sp, #8]
 8006cf2:	f000 fad1 	bl	8007298 <__lshift>
 8006cf6:	4621      	mov	r1, r4
 8006cf8:	4682      	mov	sl, r0
 8006cfa:	f000 fb39 	bl	8007370 <__mcmp>
 8006cfe:	2800      	cmp	r0, #0
 8006d00:	9b02      	ldr	r3, [sp, #8]
 8006d02:	dc02      	bgt.n	8006d0a <_dtoa_r+0xaba>
 8006d04:	d1e0      	bne.n	8006cc8 <_dtoa_r+0xa78>
 8006d06:	07da      	lsls	r2, r3, #31
 8006d08:	d5de      	bpl.n	8006cc8 <_dtoa_r+0xa78>
 8006d0a:	2b39      	cmp	r3, #57	; 0x39
 8006d0c:	d1da      	bne.n	8006cc4 <_dtoa_r+0xa74>
 8006d0e:	2339      	movs	r3, #57	; 0x39
 8006d10:	f88b 3000 	strb.w	r3, [fp]
 8006d14:	463b      	mov	r3, r7
 8006d16:	461f      	mov	r7, r3
 8006d18:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006d1c:	3b01      	subs	r3, #1
 8006d1e:	2a39      	cmp	r2, #57	; 0x39
 8006d20:	d050      	beq.n	8006dc4 <_dtoa_r+0xb74>
 8006d22:	3201      	adds	r2, #1
 8006d24:	701a      	strb	r2, [r3, #0]
 8006d26:	e749      	b.n	8006bbc <_dtoa_r+0x96c>
 8006d28:	2a00      	cmp	r2, #0
 8006d2a:	dd03      	ble.n	8006d34 <_dtoa_r+0xae4>
 8006d2c:	2b39      	cmp	r3, #57	; 0x39
 8006d2e:	d0ee      	beq.n	8006d0e <_dtoa_r+0xabe>
 8006d30:	3301      	adds	r3, #1
 8006d32:	e7c9      	b.n	8006cc8 <_dtoa_r+0xa78>
 8006d34:	9a02      	ldr	r2, [sp, #8]
 8006d36:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006d38:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006d3c:	428a      	cmp	r2, r1
 8006d3e:	d02a      	beq.n	8006d96 <_dtoa_r+0xb46>
 8006d40:	4651      	mov	r1, sl
 8006d42:	2300      	movs	r3, #0
 8006d44:	220a      	movs	r2, #10
 8006d46:	4628      	mov	r0, r5
 8006d48:	f000 f8fa 	bl	8006f40 <__multadd>
 8006d4c:	45b0      	cmp	r8, r6
 8006d4e:	4682      	mov	sl, r0
 8006d50:	f04f 0300 	mov.w	r3, #0
 8006d54:	f04f 020a 	mov.w	r2, #10
 8006d58:	4641      	mov	r1, r8
 8006d5a:	4628      	mov	r0, r5
 8006d5c:	d107      	bne.n	8006d6e <_dtoa_r+0xb1e>
 8006d5e:	f000 f8ef 	bl	8006f40 <__multadd>
 8006d62:	4680      	mov	r8, r0
 8006d64:	4606      	mov	r6, r0
 8006d66:	9b02      	ldr	r3, [sp, #8]
 8006d68:	3301      	adds	r3, #1
 8006d6a:	9302      	str	r3, [sp, #8]
 8006d6c:	e777      	b.n	8006c5e <_dtoa_r+0xa0e>
 8006d6e:	f000 f8e7 	bl	8006f40 <__multadd>
 8006d72:	4631      	mov	r1, r6
 8006d74:	4680      	mov	r8, r0
 8006d76:	2300      	movs	r3, #0
 8006d78:	220a      	movs	r2, #10
 8006d7a:	4628      	mov	r0, r5
 8006d7c:	f000 f8e0 	bl	8006f40 <__multadd>
 8006d80:	4606      	mov	r6, r0
 8006d82:	e7f0      	b.n	8006d66 <_dtoa_r+0xb16>
 8006d84:	f1bb 0f00 	cmp.w	fp, #0
 8006d88:	bfcc      	ite	gt
 8006d8a:	465f      	movgt	r7, fp
 8006d8c:	2701      	movle	r7, #1
 8006d8e:	f04f 0800 	mov.w	r8, #0
 8006d92:	9a08      	ldr	r2, [sp, #32]
 8006d94:	4417      	add	r7, r2
 8006d96:	4651      	mov	r1, sl
 8006d98:	2201      	movs	r2, #1
 8006d9a:	4628      	mov	r0, r5
 8006d9c:	9302      	str	r3, [sp, #8]
 8006d9e:	f000 fa7b 	bl	8007298 <__lshift>
 8006da2:	4621      	mov	r1, r4
 8006da4:	4682      	mov	sl, r0
 8006da6:	f000 fae3 	bl	8007370 <__mcmp>
 8006daa:	2800      	cmp	r0, #0
 8006dac:	dcb2      	bgt.n	8006d14 <_dtoa_r+0xac4>
 8006dae:	d102      	bne.n	8006db6 <_dtoa_r+0xb66>
 8006db0:	9b02      	ldr	r3, [sp, #8]
 8006db2:	07db      	lsls	r3, r3, #31
 8006db4:	d4ae      	bmi.n	8006d14 <_dtoa_r+0xac4>
 8006db6:	463b      	mov	r3, r7
 8006db8:	461f      	mov	r7, r3
 8006dba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006dbe:	2a30      	cmp	r2, #48	; 0x30
 8006dc0:	d0fa      	beq.n	8006db8 <_dtoa_r+0xb68>
 8006dc2:	e6fb      	b.n	8006bbc <_dtoa_r+0x96c>
 8006dc4:	9a08      	ldr	r2, [sp, #32]
 8006dc6:	429a      	cmp	r2, r3
 8006dc8:	d1a5      	bne.n	8006d16 <_dtoa_r+0xac6>
 8006dca:	2331      	movs	r3, #49	; 0x31
 8006dcc:	f109 0901 	add.w	r9, r9, #1
 8006dd0:	7013      	strb	r3, [r2, #0]
 8006dd2:	e6f3      	b.n	8006bbc <_dtoa_r+0x96c>
 8006dd4:	4b13      	ldr	r3, [pc, #76]	; (8006e24 <_dtoa_r+0xbd4>)
 8006dd6:	f7ff baa7 	b.w	8006328 <_dtoa_r+0xd8>
 8006dda:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	f47f aa80 	bne.w	80062e2 <_dtoa_r+0x92>
 8006de2:	4b11      	ldr	r3, [pc, #68]	; (8006e28 <_dtoa_r+0xbd8>)
 8006de4:	f7ff baa0 	b.w	8006328 <_dtoa_r+0xd8>
 8006de8:	f1bb 0f00 	cmp.w	fp, #0
 8006dec:	dc03      	bgt.n	8006df6 <_dtoa_r+0xba6>
 8006dee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006df0:	2b02      	cmp	r3, #2
 8006df2:	f73f aecc 	bgt.w	8006b8e <_dtoa_r+0x93e>
 8006df6:	9f08      	ldr	r7, [sp, #32]
 8006df8:	4621      	mov	r1, r4
 8006dfa:	4650      	mov	r0, sl
 8006dfc:	f7ff f998 	bl	8006130 <quorem>
 8006e00:	9a08      	ldr	r2, [sp, #32]
 8006e02:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006e06:	f807 3b01 	strb.w	r3, [r7], #1
 8006e0a:	1aba      	subs	r2, r7, r2
 8006e0c:	4593      	cmp	fp, r2
 8006e0e:	ddb9      	ble.n	8006d84 <_dtoa_r+0xb34>
 8006e10:	4651      	mov	r1, sl
 8006e12:	2300      	movs	r3, #0
 8006e14:	220a      	movs	r2, #10
 8006e16:	4628      	mov	r0, r5
 8006e18:	f000 f892 	bl	8006f40 <__multadd>
 8006e1c:	4682      	mov	sl, r0
 8006e1e:	e7eb      	b.n	8006df8 <_dtoa_r+0xba8>
 8006e20:	08008687 	.word	0x08008687
 8006e24:	080085e0 	.word	0x080085e0
 8006e28:	08008604 	.word	0x08008604

08006e2c <_localeconv_r>:
 8006e2c:	4800      	ldr	r0, [pc, #0]	; (8006e30 <_localeconv_r+0x4>)
 8006e2e:	4770      	bx	lr
 8006e30:	20000160 	.word	0x20000160

08006e34 <malloc>:
 8006e34:	4b02      	ldr	r3, [pc, #8]	; (8006e40 <malloc+0xc>)
 8006e36:	4601      	mov	r1, r0
 8006e38:	6818      	ldr	r0, [r3, #0]
 8006e3a:	f000 bbfb 	b.w	8007634 <_malloc_r>
 8006e3e:	bf00      	nop
 8006e40:	2000000c 	.word	0x2000000c

08006e44 <memchr>:
 8006e44:	4603      	mov	r3, r0
 8006e46:	b510      	push	{r4, lr}
 8006e48:	b2c9      	uxtb	r1, r1
 8006e4a:	4402      	add	r2, r0
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	4618      	mov	r0, r3
 8006e50:	d101      	bne.n	8006e56 <memchr+0x12>
 8006e52:	2000      	movs	r0, #0
 8006e54:	e003      	b.n	8006e5e <memchr+0x1a>
 8006e56:	7804      	ldrb	r4, [r0, #0]
 8006e58:	3301      	adds	r3, #1
 8006e5a:	428c      	cmp	r4, r1
 8006e5c:	d1f6      	bne.n	8006e4c <memchr+0x8>
 8006e5e:	bd10      	pop	{r4, pc}

08006e60 <memcpy>:
 8006e60:	440a      	add	r2, r1
 8006e62:	4291      	cmp	r1, r2
 8006e64:	f100 33ff 	add.w	r3, r0, #4294967295
 8006e68:	d100      	bne.n	8006e6c <memcpy+0xc>
 8006e6a:	4770      	bx	lr
 8006e6c:	b510      	push	{r4, lr}
 8006e6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e72:	4291      	cmp	r1, r2
 8006e74:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e78:	d1f9      	bne.n	8006e6e <memcpy+0xe>
 8006e7a:	bd10      	pop	{r4, pc}

08006e7c <_Balloc>:
 8006e7c:	b570      	push	{r4, r5, r6, lr}
 8006e7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006e80:	4604      	mov	r4, r0
 8006e82:	460d      	mov	r5, r1
 8006e84:	b976      	cbnz	r6, 8006ea4 <_Balloc+0x28>
 8006e86:	2010      	movs	r0, #16
 8006e88:	f7ff ffd4 	bl	8006e34 <malloc>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	6260      	str	r0, [r4, #36]	; 0x24
 8006e90:	b920      	cbnz	r0, 8006e9c <_Balloc+0x20>
 8006e92:	2166      	movs	r1, #102	; 0x66
 8006e94:	4b17      	ldr	r3, [pc, #92]	; (8006ef4 <_Balloc+0x78>)
 8006e96:	4818      	ldr	r0, [pc, #96]	; (8006ef8 <_Balloc+0x7c>)
 8006e98:	f000 fd92 	bl	80079c0 <__assert_func>
 8006e9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ea0:	6006      	str	r6, [r0, #0]
 8006ea2:	60c6      	str	r6, [r0, #12]
 8006ea4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006ea6:	68f3      	ldr	r3, [r6, #12]
 8006ea8:	b183      	cbz	r3, 8006ecc <_Balloc+0x50>
 8006eaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006eac:	68db      	ldr	r3, [r3, #12]
 8006eae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006eb2:	b9b8      	cbnz	r0, 8006ee4 <_Balloc+0x68>
 8006eb4:	2101      	movs	r1, #1
 8006eb6:	fa01 f605 	lsl.w	r6, r1, r5
 8006eba:	1d72      	adds	r2, r6, #5
 8006ebc:	4620      	mov	r0, r4
 8006ebe:	0092      	lsls	r2, r2, #2
 8006ec0:	f000 fb5e 	bl	8007580 <_calloc_r>
 8006ec4:	b160      	cbz	r0, 8006ee0 <_Balloc+0x64>
 8006ec6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006eca:	e00e      	b.n	8006eea <_Balloc+0x6e>
 8006ecc:	2221      	movs	r2, #33	; 0x21
 8006ece:	2104      	movs	r1, #4
 8006ed0:	4620      	mov	r0, r4
 8006ed2:	f000 fb55 	bl	8007580 <_calloc_r>
 8006ed6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ed8:	60f0      	str	r0, [r6, #12]
 8006eda:	68db      	ldr	r3, [r3, #12]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d1e4      	bne.n	8006eaa <_Balloc+0x2e>
 8006ee0:	2000      	movs	r0, #0
 8006ee2:	bd70      	pop	{r4, r5, r6, pc}
 8006ee4:	6802      	ldr	r2, [r0, #0]
 8006ee6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006eea:	2300      	movs	r3, #0
 8006eec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006ef0:	e7f7      	b.n	8006ee2 <_Balloc+0x66>
 8006ef2:	bf00      	nop
 8006ef4:	08008611 	.word	0x08008611
 8006ef8:	08008698 	.word	0x08008698

08006efc <_Bfree>:
 8006efc:	b570      	push	{r4, r5, r6, lr}
 8006efe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006f00:	4605      	mov	r5, r0
 8006f02:	460c      	mov	r4, r1
 8006f04:	b976      	cbnz	r6, 8006f24 <_Bfree+0x28>
 8006f06:	2010      	movs	r0, #16
 8006f08:	f7ff ff94 	bl	8006e34 <malloc>
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	6268      	str	r0, [r5, #36]	; 0x24
 8006f10:	b920      	cbnz	r0, 8006f1c <_Bfree+0x20>
 8006f12:	218a      	movs	r1, #138	; 0x8a
 8006f14:	4b08      	ldr	r3, [pc, #32]	; (8006f38 <_Bfree+0x3c>)
 8006f16:	4809      	ldr	r0, [pc, #36]	; (8006f3c <_Bfree+0x40>)
 8006f18:	f000 fd52 	bl	80079c0 <__assert_func>
 8006f1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f20:	6006      	str	r6, [r0, #0]
 8006f22:	60c6      	str	r6, [r0, #12]
 8006f24:	b13c      	cbz	r4, 8006f36 <_Bfree+0x3a>
 8006f26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006f28:	6862      	ldr	r2, [r4, #4]
 8006f2a:	68db      	ldr	r3, [r3, #12]
 8006f2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006f30:	6021      	str	r1, [r4, #0]
 8006f32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006f36:	bd70      	pop	{r4, r5, r6, pc}
 8006f38:	08008611 	.word	0x08008611
 8006f3c:	08008698 	.word	0x08008698

08006f40 <__multadd>:
 8006f40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f44:	4698      	mov	r8, r3
 8006f46:	460c      	mov	r4, r1
 8006f48:	2300      	movs	r3, #0
 8006f4a:	690e      	ldr	r6, [r1, #16]
 8006f4c:	4607      	mov	r7, r0
 8006f4e:	f101 0014 	add.w	r0, r1, #20
 8006f52:	6805      	ldr	r5, [r0, #0]
 8006f54:	3301      	adds	r3, #1
 8006f56:	b2a9      	uxth	r1, r5
 8006f58:	fb02 8101 	mla	r1, r2, r1, r8
 8006f5c:	0c2d      	lsrs	r5, r5, #16
 8006f5e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006f62:	fb02 c505 	mla	r5, r2, r5, ip
 8006f66:	b289      	uxth	r1, r1
 8006f68:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006f6c:	429e      	cmp	r6, r3
 8006f6e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006f72:	f840 1b04 	str.w	r1, [r0], #4
 8006f76:	dcec      	bgt.n	8006f52 <__multadd+0x12>
 8006f78:	f1b8 0f00 	cmp.w	r8, #0
 8006f7c:	d022      	beq.n	8006fc4 <__multadd+0x84>
 8006f7e:	68a3      	ldr	r3, [r4, #8]
 8006f80:	42b3      	cmp	r3, r6
 8006f82:	dc19      	bgt.n	8006fb8 <__multadd+0x78>
 8006f84:	6861      	ldr	r1, [r4, #4]
 8006f86:	4638      	mov	r0, r7
 8006f88:	3101      	adds	r1, #1
 8006f8a:	f7ff ff77 	bl	8006e7c <_Balloc>
 8006f8e:	4605      	mov	r5, r0
 8006f90:	b928      	cbnz	r0, 8006f9e <__multadd+0x5e>
 8006f92:	4602      	mov	r2, r0
 8006f94:	21b5      	movs	r1, #181	; 0xb5
 8006f96:	4b0d      	ldr	r3, [pc, #52]	; (8006fcc <__multadd+0x8c>)
 8006f98:	480d      	ldr	r0, [pc, #52]	; (8006fd0 <__multadd+0x90>)
 8006f9a:	f000 fd11 	bl	80079c0 <__assert_func>
 8006f9e:	6922      	ldr	r2, [r4, #16]
 8006fa0:	f104 010c 	add.w	r1, r4, #12
 8006fa4:	3202      	adds	r2, #2
 8006fa6:	0092      	lsls	r2, r2, #2
 8006fa8:	300c      	adds	r0, #12
 8006faa:	f7ff ff59 	bl	8006e60 <memcpy>
 8006fae:	4621      	mov	r1, r4
 8006fb0:	4638      	mov	r0, r7
 8006fb2:	f7ff ffa3 	bl	8006efc <_Bfree>
 8006fb6:	462c      	mov	r4, r5
 8006fb8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006fbc:	3601      	adds	r6, #1
 8006fbe:	f8c3 8014 	str.w	r8, [r3, #20]
 8006fc2:	6126      	str	r6, [r4, #16]
 8006fc4:	4620      	mov	r0, r4
 8006fc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fca:	bf00      	nop
 8006fcc:	08008687 	.word	0x08008687
 8006fd0:	08008698 	.word	0x08008698

08006fd4 <__hi0bits>:
 8006fd4:	0c02      	lsrs	r2, r0, #16
 8006fd6:	0412      	lsls	r2, r2, #16
 8006fd8:	4603      	mov	r3, r0
 8006fda:	b9ca      	cbnz	r2, 8007010 <__hi0bits+0x3c>
 8006fdc:	0403      	lsls	r3, r0, #16
 8006fde:	2010      	movs	r0, #16
 8006fe0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006fe4:	bf04      	itt	eq
 8006fe6:	021b      	lsleq	r3, r3, #8
 8006fe8:	3008      	addeq	r0, #8
 8006fea:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006fee:	bf04      	itt	eq
 8006ff0:	011b      	lsleq	r3, r3, #4
 8006ff2:	3004      	addeq	r0, #4
 8006ff4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006ff8:	bf04      	itt	eq
 8006ffa:	009b      	lsleq	r3, r3, #2
 8006ffc:	3002      	addeq	r0, #2
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	db05      	blt.n	800700e <__hi0bits+0x3a>
 8007002:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007006:	f100 0001 	add.w	r0, r0, #1
 800700a:	bf08      	it	eq
 800700c:	2020      	moveq	r0, #32
 800700e:	4770      	bx	lr
 8007010:	2000      	movs	r0, #0
 8007012:	e7e5      	b.n	8006fe0 <__hi0bits+0xc>

08007014 <__lo0bits>:
 8007014:	6803      	ldr	r3, [r0, #0]
 8007016:	4602      	mov	r2, r0
 8007018:	f013 0007 	ands.w	r0, r3, #7
 800701c:	d00b      	beq.n	8007036 <__lo0bits+0x22>
 800701e:	07d9      	lsls	r1, r3, #31
 8007020:	d422      	bmi.n	8007068 <__lo0bits+0x54>
 8007022:	0798      	lsls	r0, r3, #30
 8007024:	bf49      	itett	mi
 8007026:	085b      	lsrmi	r3, r3, #1
 8007028:	089b      	lsrpl	r3, r3, #2
 800702a:	2001      	movmi	r0, #1
 800702c:	6013      	strmi	r3, [r2, #0]
 800702e:	bf5c      	itt	pl
 8007030:	2002      	movpl	r0, #2
 8007032:	6013      	strpl	r3, [r2, #0]
 8007034:	4770      	bx	lr
 8007036:	b299      	uxth	r1, r3
 8007038:	b909      	cbnz	r1, 800703e <__lo0bits+0x2a>
 800703a:	2010      	movs	r0, #16
 800703c:	0c1b      	lsrs	r3, r3, #16
 800703e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007042:	bf04      	itt	eq
 8007044:	0a1b      	lsreq	r3, r3, #8
 8007046:	3008      	addeq	r0, #8
 8007048:	0719      	lsls	r1, r3, #28
 800704a:	bf04      	itt	eq
 800704c:	091b      	lsreq	r3, r3, #4
 800704e:	3004      	addeq	r0, #4
 8007050:	0799      	lsls	r1, r3, #30
 8007052:	bf04      	itt	eq
 8007054:	089b      	lsreq	r3, r3, #2
 8007056:	3002      	addeq	r0, #2
 8007058:	07d9      	lsls	r1, r3, #31
 800705a:	d403      	bmi.n	8007064 <__lo0bits+0x50>
 800705c:	085b      	lsrs	r3, r3, #1
 800705e:	f100 0001 	add.w	r0, r0, #1
 8007062:	d003      	beq.n	800706c <__lo0bits+0x58>
 8007064:	6013      	str	r3, [r2, #0]
 8007066:	4770      	bx	lr
 8007068:	2000      	movs	r0, #0
 800706a:	4770      	bx	lr
 800706c:	2020      	movs	r0, #32
 800706e:	4770      	bx	lr

08007070 <__i2b>:
 8007070:	b510      	push	{r4, lr}
 8007072:	460c      	mov	r4, r1
 8007074:	2101      	movs	r1, #1
 8007076:	f7ff ff01 	bl	8006e7c <_Balloc>
 800707a:	4602      	mov	r2, r0
 800707c:	b928      	cbnz	r0, 800708a <__i2b+0x1a>
 800707e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007082:	4b04      	ldr	r3, [pc, #16]	; (8007094 <__i2b+0x24>)
 8007084:	4804      	ldr	r0, [pc, #16]	; (8007098 <__i2b+0x28>)
 8007086:	f000 fc9b 	bl	80079c0 <__assert_func>
 800708a:	2301      	movs	r3, #1
 800708c:	6144      	str	r4, [r0, #20]
 800708e:	6103      	str	r3, [r0, #16]
 8007090:	bd10      	pop	{r4, pc}
 8007092:	bf00      	nop
 8007094:	08008687 	.word	0x08008687
 8007098:	08008698 	.word	0x08008698

0800709c <__multiply>:
 800709c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070a0:	4614      	mov	r4, r2
 80070a2:	690a      	ldr	r2, [r1, #16]
 80070a4:	6923      	ldr	r3, [r4, #16]
 80070a6:	460d      	mov	r5, r1
 80070a8:	429a      	cmp	r2, r3
 80070aa:	bfbe      	ittt	lt
 80070ac:	460b      	movlt	r3, r1
 80070ae:	4625      	movlt	r5, r4
 80070b0:	461c      	movlt	r4, r3
 80070b2:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80070b6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80070ba:	68ab      	ldr	r3, [r5, #8]
 80070bc:	6869      	ldr	r1, [r5, #4]
 80070be:	eb0a 0709 	add.w	r7, sl, r9
 80070c2:	42bb      	cmp	r3, r7
 80070c4:	b085      	sub	sp, #20
 80070c6:	bfb8      	it	lt
 80070c8:	3101      	addlt	r1, #1
 80070ca:	f7ff fed7 	bl	8006e7c <_Balloc>
 80070ce:	b930      	cbnz	r0, 80070de <__multiply+0x42>
 80070d0:	4602      	mov	r2, r0
 80070d2:	f240 115d 	movw	r1, #349	; 0x15d
 80070d6:	4b41      	ldr	r3, [pc, #260]	; (80071dc <__multiply+0x140>)
 80070d8:	4841      	ldr	r0, [pc, #260]	; (80071e0 <__multiply+0x144>)
 80070da:	f000 fc71 	bl	80079c0 <__assert_func>
 80070de:	f100 0614 	add.w	r6, r0, #20
 80070e2:	4633      	mov	r3, r6
 80070e4:	2200      	movs	r2, #0
 80070e6:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80070ea:	4543      	cmp	r3, r8
 80070ec:	d31e      	bcc.n	800712c <__multiply+0x90>
 80070ee:	f105 0c14 	add.w	ip, r5, #20
 80070f2:	f104 0314 	add.w	r3, r4, #20
 80070f6:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80070fa:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80070fe:	9202      	str	r2, [sp, #8]
 8007100:	ebac 0205 	sub.w	r2, ip, r5
 8007104:	3a15      	subs	r2, #21
 8007106:	f022 0203 	bic.w	r2, r2, #3
 800710a:	3204      	adds	r2, #4
 800710c:	f105 0115 	add.w	r1, r5, #21
 8007110:	458c      	cmp	ip, r1
 8007112:	bf38      	it	cc
 8007114:	2204      	movcc	r2, #4
 8007116:	9201      	str	r2, [sp, #4]
 8007118:	9a02      	ldr	r2, [sp, #8]
 800711a:	9303      	str	r3, [sp, #12]
 800711c:	429a      	cmp	r2, r3
 800711e:	d808      	bhi.n	8007132 <__multiply+0x96>
 8007120:	2f00      	cmp	r7, #0
 8007122:	dc55      	bgt.n	80071d0 <__multiply+0x134>
 8007124:	6107      	str	r7, [r0, #16]
 8007126:	b005      	add	sp, #20
 8007128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800712c:	f843 2b04 	str.w	r2, [r3], #4
 8007130:	e7db      	b.n	80070ea <__multiply+0x4e>
 8007132:	f8b3 a000 	ldrh.w	sl, [r3]
 8007136:	f1ba 0f00 	cmp.w	sl, #0
 800713a:	d020      	beq.n	800717e <__multiply+0xe2>
 800713c:	46b1      	mov	r9, r6
 800713e:	2200      	movs	r2, #0
 8007140:	f105 0e14 	add.w	lr, r5, #20
 8007144:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007148:	f8d9 b000 	ldr.w	fp, [r9]
 800714c:	b2a1      	uxth	r1, r4
 800714e:	fa1f fb8b 	uxth.w	fp, fp
 8007152:	fb0a b101 	mla	r1, sl, r1, fp
 8007156:	4411      	add	r1, r2
 8007158:	f8d9 2000 	ldr.w	r2, [r9]
 800715c:	0c24      	lsrs	r4, r4, #16
 800715e:	0c12      	lsrs	r2, r2, #16
 8007160:	fb0a 2404 	mla	r4, sl, r4, r2
 8007164:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007168:	b289      	uxth	r1, r1
 800716a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800716e:	45f4      	cmp	ip, lr
 8007170:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007174:	f849 1b04 	str.w	r1, [r9], #4
 8007178:	d8e4      	bhi.n	8007144 <__multiply+0xa8>
 800717a:	9901      	ldr	r1, [sp, #4]
 800717c:	5072      	str	r2, [r6, r1]
 800717e:	9a03      	ldr	r2, [sp, #12]
 8007180:	3304      	adds	r3, #4
 8007182:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007186:	f1b9 0f00 	cmp.w	r9, #0
 800718a:	d01f      	beq.n	80071cc <__multiply+0x130>
 800718c:	46b6      	mov	lr, r6
 800718e:	f04f 0a00 	mov.w	sl, #0
 8007192:	6834      	ldr	r4, [r6, #0]
 8007194:	f105 0114 	add.w	r1, r5, #20
 8007198:	880a      	ldrh	r2, [r1, #0]
 800719a:	f8be b002 	ldrh.w	fp, [lr, #2]
 800719e:	b2a4      	uxth	r4, r4
 80071a0:	fb09 b202 	mla	r2, r9, r2, fp
 80071a4:	4492      	add	sl, r2
 80071a6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80071aa:	f84e 4b04 	str.w	r4, [lr], #4
 80071ae:	f851 4b04 	ldr.w	r4, [r1], #4
 80071b2:	f8be 2000 	ldrh.w	r2, [lr]
 80071b6:	0c24      	lsrs	r4, r4, #16
 80071b8:	fb09 2404 	mla	r4, r9, r4, r2
 80071bc:	458c      	cmp	ip, r1
 80071be:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80071c2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80071c6:	d8e7      	bhi.n	8007198 <__multiply+0xfc>
 80071c8:	9a01      	ldr	r2, [sp, #4]
 80071ca:	50b4      	str	r4, [r6, r2]
 80071cc:	3604      	adds	r6, #4
 80071ce:	e7a3      	b.n	8007118 <__multiply+0x7c>
 80071d0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d1a5      	bne.n	8007124 <__multiply+0x88>
 80071d8:	3f01      	subs	r7, #1
 80071da:	e7a1      	b.n	8007120 <__multiply+0x84>
 80071dc:	08008687 	.word	0x08008687
 80071e0:	08008698 	.word	0x08008698

080071e4 <__pow5mult>:
 80071e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071e8:	4615      	mov	r5, r2
 80071ea:	f012 0203 	ands.w	r2, r2, #3
 80071ee:	4606      	mov	r6, r0
 80071f0:	460f      	mov	r7, r1
 80071f2:	d007      	beq.n	8007204 <__pow5mult+0x20>
 80071f4:	4c25      	ldr	r4, [pc, #148]	; (800728c <__pow5mult+0xa8>)
 80071f6:	3a01      	subs	r2, #1
 80071f8:	2300      	movs	r3, #0
 80071fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80071fe:	f7ff fe9f 	bl	8006f40 <__multadd>
 8007202:	4607      	mov	r7, r0
 8007204:	10ad      	asrs	r5, r5, #2
 8007206:	d03d      	beq.n	8007284 <__pow5mult+0xa0>
 8007208:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800720a:	b97c      	cbnz	r4, 800722c <__pow5mult+0x48>
 800720c:	2010      	movs	r0, #16
 800720e:	f7ff fe11 	bl	8006e34 <malloc>
 8007212:	4602      	mov	r2, r0
 8007214:	6270      	str	r0, [r6, #36]	; 0x24
 8007216:	b928      	cbnz	r0, 8007224 <__pow5mult+0x40>
 8007218:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800721c:	4b1c      	ldr	r3, [pc, #112]	; (8007290 <__pow5mult+0xac>)
 800721e:	481d      	ldr	r0, [pc, #116]	; (8007294 <__pow5mult+0xb0>)
 8007220:	f000 fbce 	bl	80079c0 <__assert_func>
 8007224:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007228:	6004      	str	r4, [r0, #0]
 800722a:	60c4      	str	r4, [r0, #12]
 800722c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007230:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007234:	b94c      	cbnz	r4, 800724a <__pow5mult+0x66>
 8007236:	f240 2171 	movw	r1, #625	; 0x271
 800723a:	4630      	mov	r0, r6
 800723c:	f7ff ff18 	bl	8007070 <__i2b>
 8007240:	2300      	movs	r3, #0
 8007242:	4604      	mov	r4, r0
 8007244:	f8c8 0008 	str.w	r0, [r8, #8]
 8007248:	6003      	str	r3, [r0, #0]
 800724a:	f04f 0900 	mov.w	r9, #0
 800724e:	07eb      	lsls	r3, r5, #31
 8007250:	d50a      	bpl.n	8007268 <__pow5mult+0x84>
 8007252:	4639      	mov	r1, r7
 8007254:	4622      	mov	r2, r4
 8007256:	4630      	mov	r0, r6
 8007258:	f7ff ff20 	bl	800709c <__multiply>
 800725c:	4680      	mov	r8, r0
 800725e:	4639      	mov	r1, r7
 8007260:	4630      	mov	r0, r6
 8007262:	f7ff fe4b 	bl	8006efc <_Bfree>
 8007266:	4647      	mov	r7, r8
 8007268:	106d      	asrs	r5, r5, #1
 800726a:	d00b      	beq.n	8007284 <__pow5mult+0xa0>
 800726c:	6820      	ldr	r0, [r4, #0]
 800726e:	b938      	cbnz	r0, 8007280 <__pow5mult+0x9c>
 8007270:	4622      	mov	r2, r4
 8007272:	4621      	mov	r1, r4
 8007274:	4630      	mov	r0, r6
 8007276:	f7ff ff11 	bl	800709c <__multiply>
 800727a:	6020      	str	r0, [r4, #0]
 800727c:	f8c0 9000 	str.w	r9, [r0]
 8007280:	4604      	mov	r4, r0
 8007282:	e7e4      	b.n	800724e <__pow5mult+0x6a>
 8007284:	4638      	mov	r0, r7
 8007286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800728a:	bf00      	nop
 800728c:	080087e8 	.word	0x080087e8
 8007290:	08008611 	.word	0x08008611
 8007294:	08008698 	.word	0x08008698

08007298 <__lshift>:
 8007298:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800729c:	460c      	mov	r4, r1
 800729e:	4607      	mov	r7, r0
 80072a0:	4691      	mov	r9, r2
 80072a2:	6923      	ldr	r3, [r4, #16]
 80072a4:	6849      	ldr	r1, [r1, #4]
 80072a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80072aa:	68a3      	ldr	r3, [r4, #8]
 80072ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80072b0:	f108 0601 	add.w	r6, r8, #1
 80072b4:	42b3      	cmp	r3, r6
 80072b6:	db0b      	blt.n	80072d0 <__lshift+0x38>
 80072b8:	4638      	mov	r0, r7
 80072ba:	f7ff fddf 	bl	8006e7c <_Balloc>
 80072be:	4605      	mov	r5, r0
 80072c0:	b948      	cbnz	r0, 80072d6 <__lshift+0x3e>
 80072c2:	4602      	mov	r2, r0
 80072c4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80072c8:	4b27      	ldr	r3, [pc, #156]	; (8007368 <__lshift+0xd0>)
 80072ca:	4828      	ldr	r0, [pc, #160]	; (800736c <__lshift+0xd4>)
 80072cc:	f000 fb78 	bl	80079c0 <__assert_func>
 80072d0:	3101      	adds	r1, #1
 80072d2:	005b      	lsls	r3, r3, #1
 80072d4:	e7ee      	b.n	80072b4 <__lshift+0x1c>
 80072d6:	2300      	movs	r3, #0
 80072d8:	f100 0114 	add.w	r1, r0, #20
 80072dc:	f100 0210 	add.w	r2, r0, #16
 80072e0:	4618      	mov	r0, r3
 80072e2:	4553      	cmp	r3, sl
 80072e4:	db33      	blt.n	800734e <__lshift+0xb6>
 80072e6:	6920      	ldr	r0, [r4, #16]
 80072e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80072ec:	f104 0314 	add.w	r3, r4, #20
 80072f0:	f019 091f 	ands.w	r9, r9, #31
 80072f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80072f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80072fc:	d02b      	beq.n	8007356 <__lshift+0xbe>
 80072fe:	468a      	mov	sl, r1
 8007300:	2200      	movs	r2, #0
 8007302:	f1c9 0e20 	rsb	lr, r9, #32
 8007306:	6818      	ldr	r0, [r3, #0]
 8007308:	fa00 f009 	lsl.w	r0, r0, r9
 800730c:	4302      	orrs	r2, r0
 800730e:	f84a 2b04 	str.w	r2, [sl], #4
 8007312:	f853 2b04 	ldr.w	r2, [r3], #4
 8007316:	459c      	cmp	ip, r3
 8007318:	fa22 f20e 	lsr.w	r2, r2, lr
 800731c:	d8f3      	bhi.n	8007306 <__lshift+0x6e>
 800731e:	ebac 0304 	sub.w	r3, ip, r4
 8007322:	3b15      	subs	r3, #21
 8007324:	f023 0303 	bic.w	r3, r3, #3
 8007328:	3304      	adds	r3, #4
 800732a:	f104 0015 	add.w	r0, r4, #21
 800732e:	4584      	cmp	ip, r0
 8007330:	bf38      	it	cc
 8007332:	2304      	movcc	r3, #4
 8007334:	50ca      	str	r2, [r1, r3]
 8007336:	b10a      	cbz	r2, 800733c <__lshift+0xa4>
 8007338:	f108 0602 	add.w	r6, r8, #2
 800733c:	3e01      	subs	r6, #1
 800733e:	4638      	mov	r0, r7
 8007340:	4621      	mov	r1, r4
 8007342:	612e      	str	r6, [r5, #16]
 8007344:	f7ff fdda 	bl	8006efc <_Bfree>
 8007348:	4628      	mov	r0, r5
 800734a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800734e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007352:	3301      	adds	r3, #1
 8007354:	e7c5      	b.n	80072e2 <__lshift+0x4a>
 8007356:	3904      	subs	r1, #4
 8007358:	f853 2b04 	ldr.w	r2, [r3], #4
 800735c:	459c      	cmp	ip, r3
 800735e:	f841 2f04 	str.w	r2, [r1, #4]!
 8007362:	d8f9      	bhi.n	8007358 <__lshift+0xc0>
 8007364:	e7ea      	b.n	800733c <__lshift+0xa4>
 8007366:	bf00      	nop
 8007368:	08008687 	.word	0x08008687
 800736c:	08008698 	.word	0x08008698

08007370 <__mcmp>:
 8007370:	4603      	mov	r3, r0
 8007372:	690a      	ldr	r2, [r1, #16]
 8007374:	6900      	ldr	r0, [r0, #16]
 8007376:	b530      	push	{r4, r5, lr}
 8007378:	1a80      	subs	r0, r0, r2
 800737a:	d10d      	bne.n	8007398 <__mcmp+0x28>
 800737c:	3314      	adds	r3, #20
 800737e:	3114      	adds	r1, #20
 8007380:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007384:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007388:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800738c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007390:	4295      	cmp	r5, r2
 8007392:	d002      	beq.n	800739a <__mcmp+0x2a>
 8007394:	d304      	bcc.n	80073a0 <__mcmp+0x30>
 8007396:	2001      	movs	r0, #1
 8007398:	bd30      	pop	{r4, r5, pc}
 800739a:	42a3      	cmp	r3, r4
 800739c:	d3f4      	bcc.n	8007388 <__mcmp+0x18>
 800739e:	e7fb      	b.n	8007398 <__mcmp+0x28>
 80073a0:	f04f 30ff 	mov.w	r0, #4294967295
 80073a4:	e7f8      	b.n	8007398 <__mcmp+0x28>
	...

080073a8 <__mdiff>:
 80073a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073ac:	460c      	mov	r4, r1
 80073ae:	4606      	mov	r6, r0
 80073b0:	4611      	mov	r1, r2
 80073b2:	4620      	mov	r0, r4
 80073b4:	4692      	mov	sl, r2
 80073b6:	f7ff ffdb 	bl	8007370 <__mcmp>
 80073ba:	1e05      	subs	r5, r0, #0
 80073bc:	d111      	bne.n	80073e2 <__mdiff+0x3a>
 80073be:	4629      	mov	r1, r5
 80073c0:	4630      	mov	r0, r6
 80073c2:	f7ff fd5b 	bl	8006e7c <_Balloc>
 80073c6:	4602      	mov	r2, r0
 80073c8:	b928      	cbnz	r0, 80073d6 <__mdiff+0x2e>
 80073ca:	f240 2132 	movw	r1, #562	; 0x232
 80073ce:	4b3c      	ldr	r3, [pc, #240]	; (80074c0 <__mdiff+0x118>)
 80073d0:	483c      	ldr	r0, [pc, #240]	; (80074c4 <__mdiff+0x11c>)
 80073d2:	f000 faf5 	bl	80079c0 <__assert_func>
 80073d6:	2301      	movs	r3, #1
 80073d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80073dc:	4610      	mov	r0, r2
 80073de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073e2:	bfa4      	itt	ge
 80073e4:	4653      	movge	r3, sl
 80073e6:	46a2      	movge	sl, r4
 80073e8:	4630      	mov	r0, r6
 80073ea:	f8da 1004 	ldr.w	r1, [sl, #4]
 80073ee:	bfa6      	itte	ge
 80073f0:	461c      	movge	r4, r3
 80073f2:	2500      	movge	r5, #0
 80073f4:	2501      	movlt	r5, #1
 80073f6:	f7ff fd41 	bl	8006e7c <_Balloc>
 80073fa:	4602      	mov	r2, r0
 80073fc:	b918      	cbnz	r0, 8007406 <__mdiff+0x5e>
 80073fe:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007402:	4b2f      	ldr	r3, [pc, #188]	; (80074c0 <__mdiff+0x118>)
 8007404:	e7e4      	b.n	80073d0 <__mdiff+0x28>
 8007406:	f100 0814 	add.w	r8, r0, #20
 800740a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800740e:	60c5      	str	r5, [r0, #12]
 8007410:	f04f 0c00 	mov.w	ip, #0
 8007414:	f10a 0514 	add.w	r5, sl, #20
 8007418:	f10a 0010 	add.w	r0, sl, #16
 800741c:	46c2      	mov	sl, r8
 800741e:	6926      	ldr	r6, [r4, #16]
 8007420:	f104 0914 	add.w	r9, r4, #20
 8007424:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8007428:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800742c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8007430:	f859 3b04 	ldr.w	r3, [r9], #4
 8007434:	fa1f f18b 	uxth.w	r1, fp
 8007438:	4461      	add	r1, ip
 800743a:	fa1f fc83 	uxth.w	ip, r3
 800743e:	0c1b      	lsrs	r3, r3, #16
 8007440:	eba1 010c 	sub.w	r1, r1, ip
 8007444:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007448:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800744c:	b289      	uxth	r1, r1
 800744e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007452:	454e      	cmp	r6, r9
 8007454:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007458:	f84a 3b04 	str.w	r3, [sl], #4
 800745c:	d8e6      	bhi.n	800742c <__mdiff+0x84>
 800745e:	1b33      	subs	r3, r6, r4
 8007460:	3b15      	subs	r3, #21
 8007462:	f023 0303 	bic.w	r3, r3, #3
 8007466:	3415      	adds	r4, #21
 8007468:	3304      	adds	r3, #4
 800746a:	42a6      	cmp	r6, r4
 800746c:	bf38      	it	cc
 800746e:	2304      	movcc	r3, #4
 8007470:	441d      	add	r5, r3
 8007472:	4443      	add	r3, r8
 8007474:	461e      	mov	r6, r3
 8007476:	462c      	mov	r4, r5
 8007478:	4574      	cmp	r4, lr
 800747a:	d30e      	bcc.n	800749a <__mdiff+0xf2>
 800747c:	f10e 0103 	add.w	r1, lr, #3
 8007480:	1b49      	subs	r1, r1, r5
 8007482:	f021 0103 	bic.w	r1, r1, #3
 8007486:	3d03      	subs	r5, #3
 8007488:	45ae      	cmp	lr, r5
 800748a:	bf38      	it	cc
 800748c:	2100      	movcc	r1, #0
 800748e:	4419      	add	r1, r3
 8007490:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007494:	b18b      	cbz	r3, 80074ba <__mdiff+0x112>
 8007496:	6117      	str	r7, [r2, #16]
 8007498:	e7a0      	b.n	80073dc <__mdiff+0x34>
 800749a:	f854 8b04 	ldr.w	r8, [r4], #4
 800749e:	fa1f f188 	uxth.w	r1, r8
 80074a2:	4461      	add	r1, ip
 80074a4:	1408      	asrs	r0, r1, #16
 80074a6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 80074aa:	b289      	uxth	r1, r1
 80074ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80074b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80074b4:	f846 1b04 	str.w	r1, [r6], #4
 80074b8:	e7de      	b.n	8007478 <__mdiff+0xd0>
 80074ba:	3f01      	subs	r7, #1
 80074bc:	e7e8      	b.n	8007490 <__mdiff+0xe8>
 80074be:	bf00      	nop
 80074c0:	08008687 	.word	0x08008687
 80074c4:	08008698 	.word	0x08008698

080074c8 <__d2b>:
 80074c8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80074cc:	2101      	movs	r1, #1
 80074ce:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80074d2:	4690      	mov	r8, r2
 80074d4:	461d      	mov	r5, r3
 80074d6:	f7ff fcd1 	bl	8006e7c <_Balloc>
 80074da:	4604      	mov	r4, r0
 80074dc:	b930      	cbnz	r0, 80074ec <__d2b+0x24>
 80074de:	4602      	mov	r2, r0
 80074e0:	f240 310a 	movw	r1, #778	; 0x30a
 80074e4:	4b24      	ldr	r3, [pc, #144]	; (8007578 <__d2b+0xb0>)
 80074e6:	4825      	ldr	r0, [pc, #148]	; (800757c <__d2b+0xb4>)
 80074e8:	f000 fa6a 	bl	80079c0 <__assert_func>
 80074ec:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80074f0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80074f4:	bb2d      	cbnz	r5, 8007542 <__d2b+0x7a>
 80074f6:	9301      	str	r3, [sp, #4]
 80074f8:	f1b8 0300 	subs.w	r3, r8, #0
 80074fc:	d026      	beq.n	800754c <__d2b+0x84>
 80074fe:	4668      	mov	r0, sp
 8007500:	9300      	str	r3, [sp, #0]
 8007502:	f7ff fd87 	bl	8007014 <__lo0bits>
 8007506:	9900      	ldr	r1, [sp, #0]
 8007508:	b1f0      	cbz	r0, 8007548 <__d2b+0x80>
 800750a:	9a01      	ldr	r2, [sp, #4]
 800750c:	f1c0 0320 	rsb	r3, r0, #32
 8007510:	fa02 f303 	lsl.w	r3, r2, r3
 8007514:	430b      	orrs	r3, r1
 8007516:	40c2      	lsrs	r2, r0
 8007518:	6163      	str	r3, [r4, #20]
 800751a:	9201      	str	r2, [sp, #4]
 800751c:	9b01      	ldr	r3, [sp, #4]
 800751e:	2b00      	cmp	r3, #0
 8007520:	bf14      	ite	ne
 8007522:	2102      	movne	r1, #2
 8007524:	2101      	moveq	r1, #1
 8007526:	61a3      	str	r3, [r4, #24]
 8007528:	6121      	str	r1, [r4, #16]
 800752a:	b1c5      	cbz	r5, 800755e <__d2b+0x96>
 800752c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007530:	4405      	add	r5, r0
 8007532:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007536:	603d      	str	r5, [r7, #0]
 8007538:	6030      	str	r0, [r6, #0]
 800753a:	4620      	mov	r0, r4
 800753c:	b002      	add	sp, #8
 800753e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007542:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007546:	e7d6      	b.n	80074f6 <__d2b+0x2e>
 8007548:	6161      	str	r1, [r4, #20]
 800754a:	e7e7      	b.n	800751c <__d2b+0x54>
 800754c:	a801      	add	r0, sp, #4
 800754e:	f7ff fd61 	bl	8007014 <__lo0bits>
 8007552:	2101      	movs	r1, #1
 8007554:	9b01      	ldr	r3, [sp, #4]
 8007556:	6121      	str	r1, [r4, #16]
 8007558:	6163      	str	r3, [r4, #20]
 800755a:	3020      	adds	r0, #32
 800755c:	e7e5      	b.n	800752a <__d2b+0x62>
 800755e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007562:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007566:	6038      	str	r0, [r7, #0]
 8007568:	6918      	ldr	r0, [r3, #16]
 800756a:	f7ff fd33 	bl	8006fd4 <__hi0bits>
 800756e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007572:	6031      	str	r1, [r6, #0]
 8007574:	e7e1      	b.n	800753a <__d2b+0x72>
 8007576:	bf00      	nop
 8007578:	08008687 	.word	0x08008687
 800757c:	08008698 	.word	0x08008698

08007580 <_calloc_r>:
 8007580:	b538      	push	{r3, r4, r5, lr}
 8007582:	fb02 f501 	mul.w	r5, r2, r1
 8007586:	4629      	mov	r1, r5
 8007588:	f000 f854 	bl	8007634 <_malloc_r>
 800758c:	4604      	mov	r4, r0
 800758e:	b118      	cbz	r0, 8007598 <_calloc_r+0x18>
 8007590:	462a      	mov	r2, r5
 8007592:	2100      	movs	r1, #0
 8007594:	f7fe f944 	bl	8005820 <memset>
 8007598:	4620      	mov	r0, r4
 800759a:	bd38      	pop	{r3, r4, r5, pc}

0800759c <_free_r>:
 800759c:	b538      	push	{r3, r4, r5, lr}
 800759e:	4605      	mov	r5, r0
 80075a0:	2900      	cmp	r1, #0
 80075a2:	d043      	beq.n	800762c <_free_r+0x90>
 80075a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075a8:	1f0c      	subs	r4, r1, #4
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	bfb8      	it	lt
 80075ae:	18e4      	addlt	r4, r4, r3
 80075b0:	f000 fa62 	bl	8007a78 <__malloc_lock>
 80075b4:	4a1e      	ldr	r2, [pc, #120]	; (8007630 <_free_r+0x94>)
 80075b6:	6813      	ldr	r3, [r2, #0]
 80075b8:	4610      	mov	r0, r2
 80075ba:	b933      	cbnz	r3, 80075ca <_free_r+0x2e>
 80075bc:	6063      	str	r3, [r4, #4]
 80075be:	6014      	str	r4, [r2, #0]
 80075c0:	4628      	mov	r0, r5
 80075c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075c6:	f000 ba5d 	b.w	8007a84 <__malloc_unlock>
 80075ca:	42a3      	cmp	r3, r4
 80075cc:	d90a      	bls.n	80075e4 <_free_r+0x48>
 80075ce:	6821      	ldr	r1, [r4, #0]
 80075d0:	1862      	adds	r2, r4, r1
 80075d2:	4293      	cmp	r3, r2
 80075d4:	bf01      	itttt	eq
 80075d6:	681a      	ldreq	r2, [r3, #0]
 80075d8:	685b      	ldreq	r3, [r3, #4]
 80075da:	1852      	addeq	r2, r2, r1
 80075dc:	6022      	streq	r2, [r4, #0]
 80075de:	6063      	str	r3, [r4, #4]
 80075e0:	6004      	str	r4, [r0, #0]
 80075e2:	e7ed      	b.n	80075c0 <_free_r+0x24>
 80075e4:	461a      	mov	r2, r3
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	b10b      	cbz	r3, 80075ee <_free_r+0x52>
 80075ea:	42a3      	cmp	r3, r4
 80075ec:	d9fa      	bls.n	80075e4 <_free_r+0x48>
 80075ee:	6811      	ldr	r1, [r2, #0]
 80075f0:	1850      	adds	r0, r2, r1
 80075f2:	42a0      	cmp	r0, r4
 80075f4:	d10b      	bne.n	800760e <_free_r+0x72>
 80075f6:	6820      	ldr	r0, [r4, #0]
 80075f8:	4401      	add	r1, r0
 80075fa:	1850      	adds	r0, r2, r1
 80075fc:	4283      	cmp	r3, r0
 80075fe:	6011      	str	r1, [r2, #0]
 8007600:	d1de      	bne.n	80075c0 <_free_r+0x24>
 8007602:	6818      	ldr	r0, [r3, #0]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	4401      	add	r1, r0
 8007608:	6011      	str	r1, [r2, #0]
 800760a:	6053      	str	r3, [r2, #4]
 800760c:	e7d8      	b.n	80075c0 <_free_r+0x24>
 800760e:	d902      	bls.n	8007616 <_free_r+0x7a>
 8007610:	230c      	movs	r3, #12
 8007612:	602b      	str	r3, [r5, #0]
 8007614:	e7d4      	b.n	80075c0 <_free_r+0x24>
 8007616:	6820      	ldr	r0, [r4, #0]
 8007618:	1821      	adds	r1, r4, r0
 800761a:	428b      	cmp	r3, r1
 800761c:	bf01      	itttt	eq
 800761e:	6819      	ldreq	r1, [r3, #0]
 8007620:	685b      	ldreq	r3, [r3, #4]
 8007622:	1809      	addeq	r1, r1, r0
 8007624:	6021      	streq	r1, [r4, #0]
 8007626:	6063      	str	r3, [r4, #4]
 8007628:	6054      	str	r4, [r2, #4]
 800762a:	e7c9      	b.n	80075c0 <_free_r+0x24>
 800762c:	bd38      	pop	{r3, r4, r5, pc}
 800762e:	bf00      	nop
 8007630:	20000234 	.word	0x20000234

08007634 <_malloc_r>:
 8007634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007636:	1ccd      	adds	r5, r1, #3
 8007638:	f025 0503 	bic.w	r5, r5, #3
 800763c:	3508      	adds	r5, #8
 800763e:	2d0c      	cmp	r5, #12
 8007640:	bf38      	it	cc
 8007642:	250c      	movcc	r5, #12
 8007644:	2d00      	cmp	r5, #0
 8007646:	4606      	mov	r6, r0
 8007648:	db01      	blt.n	800764e <_malloc_r+0x1a>
 800764a:	42a9      	cmp	r1, r5
 800764c:	d903      	bls.n	8007656 <_malloc_r+0x22>
 800764e:	230c      	movs	r3, #12
 8007650:	6033      	str	r3, [r6, #0]
 8007652:	2000      	movs	r0, #0
 8007654:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007656:	f000 fa0f 	bl	8007a78 <__malloc_lock>
 800765a:	4921      	ldr	r1, [pc, #132]	; (80076e0 <_malloc_r+0xac>)
 800765c:	680a      	ldr	r2, [r1, #0]
 800765e:	4614      	mov	r4, r2
 8007660:	b99c      	cbnz	r4, 800768a <_malloc_r+0x56>
 8007662:	4f20      	ldr	r7, [pc, #128]	; (80076e4 <_malloc_r+0xb0>)
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	b923      	cbnz	r3, 8007672 <_malloc_r+0x3e>
 8007668:	4621      	mov	r1, r4
 800766a:	4630      	mov	r0, r6
 800766c:	f000 f998 	bl	80079a0 <_sbrk_r>
 8007670:	6038      	str	r0, [r7, #0]
 8007672:	4629      	mov	r1, r5
 8007674:	4630      	mov	r0, r6
 8007676:	f000 f993 	bl	80079a0 <_sbrk_r>
 800767a:	1c43      	adds	r3, r0, #1
 800767c:	d123      	bne.n	80076c6 <_malloc_r+0x92>
 800767e:	230c      	movs	r3, #12
 8007680:	4630      	mov	r0, r6
 8007682:	6033      	str	r3, [r6, #0]
 8007684:	f000 f9fe 	bl	8007a84 <__malloc_unlock>
 8007688:	e7e3      	b.n	8007652 <_malloc_r+0x1e>
 800768a:	6823      	ldr	r3, [r4, #0]
 800768c:	1b5b      	subs	r3, r3, r5
 800768e:	d417      	bmi.n	80076c0 <_malloc_r+0x8c>
 8007690:	2b0b      	cmp	r3, #11
 8007692:	d903      	bls.n	800769c <_malloc_r+0x68>
 8007694:	6023      	str	r3, [r4, #0]
 8007696:	441c      	add	r4, r3
 8007698:	6025      	str	r5, [r4, #0]
 800769a:	e004      	b.n	80076a6 <_malloc_r+0x72>
 800769c:	6863      	ldr	r3, [r4, #4]
 800769e:	42a2      	cmp	r2, r4
 80076a0:	bf0c      	ite	eq
 80076a2:	600b      	streq	r3, [r1, #0]
 80076a4:	6053      	strne	r3, [r2, #4]
 80076a6:	4630      	mov	r0, r6
 80076a8:	f000 f9ec 	bl	8007a84 <__malloc_unlock>
 80076ac:	f104 000b 	add.w	r0, r4, #11
 80076b0:	1d23      	adds	r3, r4, #4
 80076b2:	f020 0007 	bic.w	r0, r0, #7
 80076b6:	1ac2      	subs	r2, r0, r3
 80076b8:	d0cc      	beq.n	8007654 <_malloc_r+0x20>
 80076ba:	1a1b      	subs	r3, r3, r0
 80076bc:	50a3      	str	r3, [r4, r2]
 80076be:	e7c9      	b.n	8007654 <_malloc_r+0x20>
 80076c0:	4622      	mov	r2, r4
 80076c2:	6864      	ldr	r4, [r4, #4]
 80076c4:	e7cc      	b.n	8007660 <_malloc_r+0x2c>
 80076c6:	1cc4      	adds	r4, r0, #3
 80076c8:	f024 0403 	bic.w	r4, r4, #3
 80076cc:	42a0      	cmp	r0, r4
 80076ce:	d0e3      	beq.n	8007698 <_malloc_r+0x64>
 80076d0:	1a21      	subs	r1, r4, r0
 80076d2:	4630      	mov	r0, r6
 80076d4:	f000 f964 	bl	80079a0 <_sbrk_r>
 80076d8:	3001      	adds	r0, #1
 80076da:	d1dd      	bne.n	8007698 <_malloc_r+0x64>
 80076dc:	e7cf      	b.n	800767e <_malloc_r+0x4a>
 80076de:	bf00      	nop
 80076e0:	20000234 	.word	0x20000234
 80076e4:	20000238 	.word	0x20000238

080076e8 <__ssputs_r>:
 80076e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076ec:	688e      	ldr	r6, [r1, #8]
 80076ee:	4682      	mov	sl, r0
 80076f0:	429e      	cmp	r6, r3
 80076f2:	460c      	mov	r4, r1
 80076f4:	4690      	mov	r8, r2
 80076f6:	461f      	mov	r7, r3
 80076f8:	d838      	bhi.n	800776c <__ssputs_r+0x84>
 80076fa:	898a      	ldrh	r2, [r1, #12]
 80076fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007700:	d032      	beq.n	8007768 <__ssputs_r+0x80>
 8007702:	6825      	ldr	r5, [r4, #0]
 8007704:	6909      	ldr	r1, [r1, #16]
 8007706:	3301      	adds	r3, #1
 8007708:	eba5 0901 	sub.w	r9, r5, r1
 800770c:	6965      	ldr	r5, [r4, #20]
 800770e:	444b      	add	r3, r9
 8007710:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007714:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007718:	106d      	asrs	r5, r5, #1
 800771a:	429d      	cmp	r5, r3
 800771c:	bf38      	it	cc
 800771e:	461d      	movcc	r5, r3
 8007720:	0553      	lsls	r3, r2, #21
 8007722:	d531      	bpl.n	8007788 <__ssputs_r+0xa0>
 8007724:	4629      	mov	r1, r5
 8007726:	f7ff ff85 	bl	8007634 <_malloc_r>
 800772a:	4606      	mov	r6, r0
 800772c:	b950      	cbnz	r0, 8007744 <__ssputs_r+0x5c>
 800772e:	230c      	movs	r3, #12
 8007730:	f04f 30ff 	mov.w	r0, #4294967295
 8007734:	f8ca 3000 	str.w	r3, [sl]
 8007738:	89a3      	ldrh	r3, [r4, #12]
 800773a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800773e:	81a3      	strh	r3, [r4, #12]
 8007740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007744:	464a      	mov	r2, r9
 8007746:	6921      	ldr	r1, [r4, #16]
 8007748:	f7ff fb8a 	bl	8006e60 <memcpy>
 800774c:	89a3      	ldrh	r3, [r4, #12]
 800774e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007752:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007756:	81a3      	strh	r3, [r4, #12]
 8007758:	6126      	str	r6, [r4, #16]
 800775a:	444e      	add	r6, r9
 800775c:	6026      	str	r6, [r4, #0]
 800775e:	463e      	mov	r6, r7
 8007760:	6165      	str	r5, [r4, #20]
 8007762:	eba5 0509 	sub.w	r5, r5, r9
 8007766:	60a5      	str	r5, [r4, #8]
 8007768:	42be      	cmp	r6, r7
 800776a:	d900      	bls.n	800776e <__ssputs_r+0x86>
 800776c:	463e      	mov	r6, r7
 800776e:	4632      	mov	r2, r6
 8007770:	4641      	mov	r1, r8
 8007772:	6820      	ldr	r0, [r4, #0]
 8007774:	f000 f966 	bl	8007a44 <memmove>
 8007778:	68a3      	ldr	r3, [r4, #8]
 800777a:	6822      	ldr	r2, [r4, #0]
 800777c:	1b9b      	subs	r3, r3, r6
 800777e:	4432      	add	r2, r6
 8007780:	2000      	movs	r0, #0
 8007782:	60a3      	str	r3, [r4, #8]
 8007784:	6022      	str	r2, [r4, #0]
 8007786:	e7db      	b.n	8007740 <__ssputs_r+0x58>
 8007788:	462a      	mov	r2, r5
 800778a:	f000 f981 	bl	8007a90 <_realloc_r>
 800778e:	4606      	mov	r6, r0
 8007790:	2800      	cmp	r0, #0
 8007792:	d1e1      	bne.n	8007758 <__ssputs_r+0x70>
 8007794:	4650      	mov	r0, sl
 8007796:	6921      	ldr	r1, [r4, #16]
 8007798:	f7ff ff00 	bl	800759c <_free_r>
 800779c:	e7c7      	b.n	800772e <__ssputs_r+0x46>
	...

080077a0 <_svfiprintf_r>:
 80077a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a4:	4698      	mov	r8, r3
 80077a6:	898b      	ldrh	r3, [r1, #12]
 80077a8:	4607      	mov	r7, r0
 80077aa:	061b      	lsls	r3, r3, #24
 80077ac:	460d      	mov	r5, r1
 80077ae:	4614      	mov	r4, r2
 80077b0:	b09d      	sub	sp, #116	; 0x74
 80077b2:	d50e      	bpl.n	80077d2 <_svfiprintf_r+0x32>
 80077b4:	690b      	ldr	r3, [r1, #16]
 80077b6:	b963      	cbnz	r3, 80077d2 <_svfiprintf_r+0x32>
 80077b8:	2140      	movs	r1, #64	; 0x40
 80077ba:	f7ff ff3b 	bl	8007634 <_malloc_r>
 80077be:	6028      	str	r0, [r5, #0]
 80077c0:	6128      	str	r0, [r5, #16]
 80077c2:	b920      	cbnz	r0, 80077ce <_svfiprintf_r+0x2e>
 80077c4:	230c      	movs	r3, #12
 80077c6:	603b      	str	r3, [r7, #0]
 80077c8:	f04f 30ff 	mov.w	r0, #4294967295
 80077cc:	e0d1      	b.n	8007972 <_svfiprintf_r+0x1d2>
 80077ce:	2340      	movs	r3, #64	; 0x40
 80077d0:	616b      	str	r3, [r5, #20]
 80077d2:	2300      	movs	r3, #0
 80077d4:	9309      	str	r3, [sp, #36]	; 0x24
 80077d6:	2320      	movs	r3, #32
 80077d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80077dc:	2330      	movs	r3, #48	; 0x30
 80077de:	f04f 0901 	mov.w	r9, #1
 80077e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80077e6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800798c <_svfiprintf_r+0x1ec>
 80077ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80077ee:	4623      	mov	r3, r4
 80077f0:	469a      	mov	sl, r3
 80077f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077f6:	b10a      	cbz	r2, 80077fc <_svfiprintf_r+0x5c>
 80077f8:	2a25      	cmp	r2, #37	; 0x25
 80077fa:	d1f9      	bne.n	80077f0 <_svfiprintf_r+0x50>
 80077fc:	ebba 0b04 	subs.w	fp, sl, r4
 8007800:	d00b      	beq.n	800781a <_svfiprintf_r+0x7a>
 8007802:	465b      	mov	r3, fp
 8007804:	4622      	mov	r2, r4
 8007806:	4629      	mov	r1, r5
 8007808:	4638      	mov	r0, r7
 800780a:	f7ff ff6d 	bl	80076e8 <__ssputs_r>
 800780e:	3001      	adds	r0, #1
 8007810:	f000 80aa 	beq.w	8007968 <_svfiprintf_r+0x1c8>
 8007814:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007816:	445a      	add	r2, fp
 8007818:	9209      	str	r2, [sp, #36]	; 0x24
 800781a:	f89a 3000 	ldrb.w	r3, [sl]
 800781e:	2b00      	cmp	r3, #0
 8007820:	f000 80a2 	beq.w	8007968 <_svfiprintf_r+0x1c8>
 8007824:	2300      	movs	r3, #0
 8007826:	f04f 32ff 	mov.w	r2, #4294967295
 800782a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800782e:	f10a 0a01 	add.w	sl, sl, #1
 8007832:	9304      	str	r3, [sp, #16]
 8007834:	9307      	str	r3, [sp, #28]
 8007836:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800783a:	931a      	str	r3, [sp, #104]	; 0x68
 800783c:	4654      	mov	r4, sl
 800783e:	2205      	movs	r2, #5
 8007840:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007844:	4851      	ldr	r0, [pc, #324]	; (800798c <_svfiprintf_r+0x1ec>)
 8007846:	f7ff fafd 	bl	8006e44 <memchr>
 800784a:	9a04      	ldr	r2, [sp, #16]
 800784c:	b9d8      	cbnz	r0, 8007886 <_svfiprintf_r+0xe6>
 800784e:	06d0      	lsls	r0, r2, #27
 8007850:	bf44      	itt	mi
 8007852:	2320      	movmi	r3, #32
 8007854:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007858:	0711      	lsls	r1, r2, #28
 800785a:	bf44      	itt	mi
 800785c:	232b      	movmi	r3, #43	; 0x2b
 800785e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007862:	f89a 3000 	ldrb.w	r3, [sl]
 8007866:	2b2a      	cmp	r3, #42	; 0x2a
 8007868:	d015      	beq.n	8007896 <_svfiprintf_r+0xf6>
 800786a:	4654      	mov	r4, sl
 800786c:	2000      	movs	r0, #0
 800786e:	f04f 0c0a 	mov.w	ip, #10
 8007872:	9a07      	ldr	r2, [sp, #28]
 8007874:	4621      	mov	r1, r4
 8007876:	f811 3b01 	ldrb.w	r3, [r1], #1
 800787a:	3b30      	subs	r3, #48	; 0x30
 800787c:	2b09      	cmp	r3, #9
 800787e:	d94e      	bls.n	800791e <_svfiprintf_r+0x17e>
 8007880:	b1b0      	cbz	r0, 80078b0 <_svfiprintf_r+0x110>
 8007882:	9207      	str	r2, [sp, #28]
 8007884:	e014      	b.n	80078b0 <_svfiprintf_r+0x110>
 8007886:	eba0 0308 	sub.w	r3, r0, r8
 800788a:	fa09 f303 	lsl.w	r3, r9, r3
 800788e:	4313      	orrs	r3, r2
 8007890:	46a2      	mov	sl, r4
 8007892:	9304      	str	r3, [sp, #16]
 8007894:	e7d2      	b.n	800783c <_svfiprintf_r+0x9c>
 8007896:	9b03      	ldr	r3, [sp, #12]
 8007898:	1d19      	adds	r1, r3, #4
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	9103      	str	r1, [sp, #12]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	bfbb      	ittet	lt
 80078a2:	425b      	neglt	r3, r3
 80078a4:	f042 0202 	orrlt.w	r2, r2, #2
 80078a8:	9307      	strge	r3, [sp, #28]
 80078aa:	9307      	strlt	r3, [sp, #28]
 80078ac:	bfb8      	it	lt
 80078ae:	9204      	strlt	r2, [sp, #16]
 80078b0:	7823      	ldrb	r3, [r4, #0]
 80078b2:	2b2e      	cmp	r3, #46	; 0x2e
 80078b4:	d10c      	bne.n	80078d0 <_svfiprintf_r+0x130>
 80078b6:	7863      	ldrb	r3, [r4, #1]
 80078b8:	2b2a      	cmp	r3, #42	; 0x2a
 80078ba:	d135      	bne.n	8007928 <_svfiprintf_r+0x188>
 80078bc:	9b03      	ldr	r3, [sp, #12]
 80078be:	3402      	adds	r4, #2
 80078c0:	1d1a      	adds	r2, r3, #4
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	9203      	str	r2, [sp, #12]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	bfb8      	it	lt
 80078ca:	f04f 33ff 	movlt.w	r3, #4294967295
 80078ce:	9305      	str	r3, [sp, #20]
 80078d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800799c <_svfiprintf_r+0x1fc>
 80078d4:	2203      	movs	r2, #3
 80078d6:	4650      	mov	r0, sl
 80078d8:	7821      	ldrb	r1, [r4, #0]
 80078da:	f7ff fab3 	bl	8006e44 <memchr>
 80078de:	b140      	cbz	r0, 80078f2 <_svfiprintf_r+0x152>
 80078e0:	2340      	movs	r3, #64	; 0x40
 80078e2:	eba0 000a 	sub.w	r0, r0, sl
 80078e6:	fa03 f000 	lsl.w	r0, r3, r0
 80078ea:	9b04      	ldr	r3, [sp, #16]
 80078ec:	3401      	adds	r4, #1
 80078ee:	4303      	orrs	r3, r0
 80078f0:	9304      	str	r3, [sp, #16]
 80078f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078f6:	2206      	movs	r2, #6
 80078f8:	4825      	ldr	r0, [pc, #148]	; (8007990 <_svfiprintf_r+0x1f0>)
 80078fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80078fe:	f7ff faa1 	bl	8006e44 <memchr>
 8007902:	2800      	cmp	r0, #0
 8007904:	d038      	beq.n	8007978 <_svfiprintf_r+0x1d8>
 8007906:	4b23      	ldr	r3, [pc, #140]	; (8007994 <_svfiprintf_r+0x1f4>)
 8007908:	bb1b      	cbnz	r3, 8007952 <_svfiprintf_r+0x1b2>
 800790a:	9b03      	ldr	r3, [sp, #12]
 800790c:	3307      	adds	r3, #7
 800790e:	f023 0307 	bic.w	r3, r3, #7
 8007912:	3308      	adds	r3, #8
 8007914:	9303      	str	r3, [sp, #12]
 8007916:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007918:	4433      	add	r3, r6
 800791a:	9309      	str	r3, [sp, #36]	; 0x24
 800791c:	e767      	b.n	80077ee <_svfiprintf_r+0x4e>
 800791e:	460c      	mov	r4, r1
 8007920:	2001      	movs	r0, #1
 8007922:	fb0c 3202 	mla	r2, ip, r2, r3
 8007926:	e7a5      	b.n	8007874 <_svfiprintf_r+0xd4>
 8007928:	2300      	movs	r3, #0
 800792a:	f04f 0c0a 	mov.w	ip, #10
 800792e:	4619      	mov	r1, r3
 8007930:	3401      	adds	r4, #1
 8007932:	9305      	str	r3, [sp, #20]
 8007934:	4620      	mov	r0, r4
 8007936:	f810 2b01 	ldrb.w	r2, [r0], #1
 800793a:	3a30      	subs	r2, #48	; 0x30
 800793c:	2a09      	cmp	r2, #9
 800793e:	d903      	bls.n	8007948 <_svfiprintf_r+0x1a8>
 8007940:	2b00      	cmp	r3, #0
 8007942:	d0c5      	beq.n	80078d0 <_svfiprintf_r+0x130>
 8007944:	9105      	str	r1, [sp, #20]
 8007946:	e7c3      	b.n	80078d0 <_svfiprintf_r+0x130>
 8007948:	4604      	mov	r4, r0
 800794a:	2301      	movs	r3, #1
 800794c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007950:	e7f0      	b.n	8007934 <_svfiprintf_r+0x194>
 8007952:	ab03      	add	r3, sp, #12
 8007954:	9300      	str	r3, [sp, #0]
 8007956:	462a      	mov	r2, r5
 8007958:	4638      	mov	r0, r7
 800795a:	4b0f      	ldr	r3, [pc, #60]	; (8007998 <_svfiprintf_r+0x1f8>)
 800795c:	a904      	add	r1, sp, #16
 800795e:	f7fe f805 	bl	800596c <_printf_float>
 8007962:	1c42      	adds	r2, r0, #1
 8007964:	4606      	mov	r6, r0
 8007966:	d1d6      	bne.n	8007916 <_svfiprintf_r+0x176>
 8007968:	89ab      	ldrh	r3, [r5, #12]
 800796a:	065b      	lsls	r3, r3, #25
 800796c:	f53f af2c 	bmi.w	80077c8 <_svfiprintf_r+0x28>
 8007970:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007972:	b01d      	add	sp, #116	; 0x74
 8007974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007978:	ab03      	add	r3, sp, #12
 800797a:	9300      	str	r3, [sp, #0]
 800797c:	462a      	mov	r2, r5
 800797e:	4638      	mov	r0, r7
 8007980:	4b05      	ldr	r3, [pc, #20]	; (8007998 <_svfiprintf_r+0x1f8>)
 8007982:	a904      	add	r1, sp, #16
 8007984:	f7fe fa8e 	bl	8005ea4 <_printf_i>
 8007988:	e7eb      	b.n	8007962 <_svfiprintf_r+0x1c2>
 800798a:	bf00      	nop
 800798c:	080087f4 	.word	0x080087f4
 8007990:	080087fe 	.word	0x080087fe
 8007994:	0800596d 	.word	0x0800596d
 8007998:	080076e9 	.word	0x080076e9
 800799c:	080087fa 	.word	0x080087fa

080079a0 <_sbrk_r>:
 80079a0:	b538      	push	{r3, r4, r5, lr}
 80079a2:	2300      	movs	r3, #0
 80079a4:	4d05      	ldr	r5, [pc, #20]	; (80079bc <_sbrk_r+0x1c>)
 80079a6:	4604      	mov	r4, r0
 80079a8:	4608      	mov	r0, r1
 80079aa:	602b      	str	r3, [r5, #0]
 80079ac:	f7fa fbb2 	bl	8002114 <_sbrk>
 80079b0:	1c43      	adds	r3, r0, #1
 80079b2:	d102      	bne.n	80079ba <_sbrk_r+0x1a>
 80079b4:	682b      	ldr	r3, [r5, #0]
 80079b6:	b103      	cbz	r3, 80079ba <_sbrk_r+0x1a>
 80079b8:	6023      	str	r3, [r4, #0]
 80079ba:	bd38      	pop	{r3, r4, r5, pc}
 80079bc:	20000444 	.word	0x20000444

080079c0 <__assert_func>:
 80079c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80079c2:	4614      	mov	r4, r2
 80079c4:	461a      	mov	r2, r3
 80079c6:	4b09      	ldr	r3, [pc, #36]	; (80079ec <__assert_func+0x2c>)
 80079c8:	4605      	mov	r5, r0
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	68d8      	ldr	r0, [r3, #12]
 80079ce:	b14c      	cbz	r4, 80079e4 <__assert_func+0x24>
 80079d0:	4b07      	ldr	r3, [pc, #28]	; (80079f0 <__assert_func+0x30>)
 80079d2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80079d6:	9100      	str	r1, [sp, #0]
 80079d8:	462b      	mov	r3, r5
 80079da:	4906      	ldr	r1, [pc, #24]	; (80079f4 <__assert_func+0x34>)
 80079dc:	f000 f80e 	bl	80079fc <fiprintf>
 80079e0:	f000 faa2 	bl	8007f28 <abort>
 80079e4:	4b04      	ldr	r3, [pc, #16]	; (80079f8 <__assert_func+0x38>)
 80079e6:	461c      	mov	r4, r3
 80079e8:	e7f3      	b.n	80079d2 <__assert_func+0x12>
 80079ea:	bf00      	nop
 80079ec:	2000000c 	.word	0x2000000c
 80079f0:	08008805 	.word	0x08008805
 80079f4:	08008812 	.word	0x08008812
 80079f8:	08008840 	.word	0x08008840

080079fc <fiprintf>:
 80079fc:	b40e      	push	{r1, r2, r3}
 80079fe:	b503      	push	{r0, r1, lr}
 8007a00:	4601      	mov	r1, r0
 8007a02:	ab03      	add	r3, sp, #12
 8007a04:	4805      	ldr	r0, [pc, #20]	; (8007a1c <fiprintf+0x20>)
 8007a06:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a0a:	6800      	ldr	r0, [r0, #0]
 8007a0c:	9301      	str	r3, [sp, #4]
 8007a0e:	f000 f88d 	bl	8007b2c <_vfiprintf_r>
 8007a12:	b002      	add	sp, #8
 8007a14:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a18:	b003      	add	sp, #12
 8007a1a:	4770      	bx	lr
 8007a1c:	2000000c 	.word	0x2000000c

08007a20 <__ascii_mbtowc>:
 8007a20:	b082      	sub	sp, #8
 8007a22:	b901      	cbnz	r1, 8007a26 <__ascii_mbtowc+0x6>
 8007a24:	a901      	add	r1, sp, #4
 8007a26:	b142      	cbz	r2, 8007a3a <__ascii_mbtowc+0x1a>
 8007a28:	b14b      	cbz	r3, 8007a3e <__ascii_mbtowc+0x1e>
 8007a2a:	7813      	ldrb	r3, [r2, #0]
 8007a2c:	600b      	str	r3, [r1, #0]
 8007a2e:	7812      	ldrb	r2, [r2, #0]
 8007a30:	1e10      	subs	r0, r2, #0
 8007a32:	bf18      	it	ne
 8007a34:	2001      	movne	r0, #1
 8007a36:	b002      	add	sp, #8
 8007a38:	4770      	bx	lr
 8007a3a:	4610      	mov	r0, r2
 8007a3c:	e7fb      	b.n	8007a36 <__ascii_mbtowc+0x16>
 8007a3e:	f06f 0001 	mvn.w	r0, #1
 8007a42:	e7f8      	b.n	8007a36 <__ascii_mbtowc+0x16>

08007a44 <memmove>:
 8007a44:	4288      	cmp	r0, r1
 8007a46:	b510      	push	{r4, lr}
 8007a48:	eb01 0402 	add.w	r4, r1, r2
 8007a4c:	d902      	bls.n	8007a54 <memmove+0x10>
 8007a4e:	4284      	cmp	r4, r0
 8007a50:	4623      	mov	r3, r4
 8007a52:	d807      	bhi.n	8007a64 <memmove+0x20>
 8007a54:	1e43      	subs	r3, r0, #1
 8007a56:	42a1      	cmp	r1, r4
 8007a58:	d008      	beq.n	8007a6c <memmove+0x28>
 8007a5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007a62:	e7f8      	b.n	8007a56 <memmove+0x12>
 8007a64:	4601      	mov	r1, r0
 8007a66:	4402      	add	r2, r0
 8007a68:	428a      	cmp	r2, r1
 8007a6a:	d100      	bne.n	8007a6e <memmove+0x2a>
 8007a6c:	bd10      	pop	{r4, pc}
 8007a6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a76:	e7f7      	b.n	8007a68 <memmove+0x24>

08007a78 <__malloc_lock>:
 8007a78:	4801      	ldr	r0, [pc, #4]	; (8007a80 <__malloc_lock+0x8>)
 8007a7a:	f000 bc15 	b.w	80082a8 <__retarget_lock_acquire_recursive>
 8007a7e:	bf00      	nop
 8007a80:	2000044c 	.word	0x2000044c

08007a84 <__malloc_unlock>:
 8007a84:	4801      	ldr	r0, [pc, #4]	; (8007a8c <__malloc_unlock+0x8>)
 8007a86:	f000 bc10 	b.w	80082aa <__retarget_lock_release_recursive>
 8007a8a:	bf00      	nop
 8007a8c:	2000044c 	.word	0x2000044c

08007a90 <_realloc_r>:
 8007a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a92:	4607      	mov	r7, r0
 8007a94:	4614      	mov	r4, r2
 8007a96:	460e      	mov	r6, r1
 8007a98:	b921      	cbnz	r1, 8007aa4 <_realloc_r+0x14>
 8007a9a:	4611      	mov	r1, r2
 8007a9c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007aa0:	f7ff bdc8 	b.w	8007634 <_malloc_r>
 8007aa4:	b922      	cbnz	r2, 8007ab0 <_realloc_r+0x20>
 8007aa6:	f7ff fd79 	bl	800759c <_free_r>
 8007aaa:	4625      	mov	r5, r4
 8007aac:	4628      	mov	r0, r5
 8007aae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ab0:	f000 fc60 	bl	8008374 <_malloc_usable_size_r>
 8007ab4:	42a0      	cmp	r0, r4
 8007ab6:	d20f      	bcs.n	8007ad8 <_realloc_r+0x48>
 8007ab8:	4621      	mov	r1, r4
 8007aba:	4638      	mov	r0, r7
 8007abc:	f7ff fdba 	bl	8007634 <_malloc_r>
 8007ac0:	4605      	mov	r5, r0
 8007ac2:	2800      	cmp	r0, #0
 8007ac4:	d0f2      	beq.n	8007aac <_realloc_r+0x1c>
 8007ac6:	4631      	mov	r1, r6
 8007ac8:	4622      	mov	r2, r4
 8007aca:	f7ff f9c9 	bl	8006e60 <memcpy>
 8007ace:	4631      	mov	r1, r6
 8007ad0:	4638      	mov	r0, r7
 8007ad2:	f7ff fd63 	bl	800759c <_free_r>
 8007ad6:	e7e9      	b.n	8007aac <_realloc_r+0x1c>
 8007ad8:	4635      	mov	r5, r6
 8007ada:	e7e7      	b.n	8007aac <_realloc_r+0x1c>

08007adc <__sfputc_r>:
 8007adc:	6893      	ldr	r3, [r2, #8]
 8007ade:	b410      	push	{r4}
 8007ae0:	3b01      	subs	r3, #1
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	6093      	str	r3, [r2, #8]
 8007ae6:	da07      	bge.n	8007af8 <__sfputc_r+0x1c>
 8007ae8:	6994      	ldr	r4, [r2, #24]
 8007aea:	42a3      	cmp	r3, r4
 8007aec:	db01      	blt.n	8007af2 <__sfputc_r+0x16>
 8007aee:	290a      	cmp	r1, #10
 8007af0:	d102      	bne.n	8007af8 <__sfputc_r+0x1c>
 8007af2:	bc10      	pop	{r4}
 8007af4:	f000 b94a 	b.w	8007d8c <__swbuf_r>
 8007af8:	6813      	ldr	r3, [r2, #0]
 8007afa:	1c58      	adds	r0, r3, #1
 8007afc:	6010      	str	r0, [r2, #0]
 8007afe:	7019      	strb	r1, [r3, #0]
 8007b00:	4608      	mov	r0, r1
 8007b02:	bc10      	pop	{r4}
 8007b04:	4770      	bx	lr

08007b06 <__sfputs_r>:
 8007b06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b08:	4606      	mov	r6, r0
 8007b0a:	460f      	mov	r7, r1
 8007b0c:	4614      	mov	r4, r2
 8007b0e:	18d5      	adds	r5, r2, r3
 8007b10:	42ac      	cmp	r4, r5
 8007b12:	d101      	bne.n	8007b18 <__sfputs_r+0x12>
 8007b14:	2000      	movs	r0, #0
 8007b16:	e007      	b.n	8007b28 <__sfputs_r+0x22>
 8007b18:	463a      	mov	r2, r7
 8007b1a:	4630      	mov	r0, r6
 8007b1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b20:	f7ff ffdc 	bl	8007adc <__sfputc_r>
 8007b24:	1c43      	adds	r3, r0, #1
 8007b26:	d1f3      	bne.n	8007b10 <__sfputs_r+0xa>
 8007b28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007b2c <_vfiprintf_r>:
 8007b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b30:	460d      	mov	r5, r1
 8007b32:	4614      	mov	r4, r2
 8007b34:	4698      	mov	r8, r3
 8007b36:	4606      	mov	r6, r0
 8007b38:	b09d      	sub	sp, #116	; 0x74
 8007b3a:	b118      	cbz	r0, 8007b44 <_vfiprintf_r+0x18>
 8007b3c:	6983      	ldr	r3, [r0, #24]
 8007b3e:	b90b      	cbnz	r3, 8007b44 <_vfiprintf_r+0x18>
 8007b40:	f000 fb14 	bl	800816c <__sinit>
 8007b44:	4b89      	ldr	r3, [pc, #548]	; (8007d6c <_vfiprintf_r+0x240>)
 8007b46:	429d      	cmp	r5, r3
 8007b48:	d11b      	bne.n	8007b82 <_vfiprintf_r+0x56>
 8007b4a:	6875      	ldr	r5, [r6, #4]
 8007b4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b4e:	07d9      	lsls	r1, r3, #31
 8007b50:	d405      	bmi.n	8007b5e <_vfiprintf_r+0x32>
 8007b52:	89ab      	ldrh	r3, [r5, #12]
 8007b54:	059a      	lsls	r2, r3, #22
 8007b56:	d402      	bmi.n	8007b5e <_vfiprintf_r+0x32>
 8007b58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b5a:	f000 fba5 	bl	80082a8 <__retarget_lock_acquire_recursive>
 8007b5e:	89ab      	ldrh	r3, [r5, #12]
 8007b60:	071b      	lsls	r3, r3, #28
 8007b62:	d501      	bpl.n	8007b68 <_vfiprintf_r+0x3c>
 8007b64:	692b      	ldr	r3, [r5, #16]
 8007b66:	b9eb      	cbnz	r3, 8007ba4 <_vfiprintf_r+0x78>
 8007b68:	4629      	mov	r1, r5
 8007b6a:	4630      	mov	r0, r6
 8007b6c:	f000 f96e 	bl	8007e4c <__swsetup_r>
 8007b70:	b1c0      	cbz	r0, 8007ba4 <_vfiprintf_r+0x78>
 8007b72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b74:	07dc      	lsls	r4, r3, #31
 8007b76:	d50e      	bpl.n	8007b96 <_vfiprintf_r+0x6a>
 8007b78:	f04f 30ff 	mov.w	r0, #4294967295
 8007b7c:	b01d      	add	sp, #116	; 0x74
 8007b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b82:	4b7b      	ldr	r3, [pc, #492]	; (8007d70 <_vfiprintf_r+0x244>)
 8007b84:	429d      	cmp	r5, r3
 8007b86:	d101      	bne.n	8007b8c <_vfiprintf_r+0x60>
 8007b88:	68b5      	ldr	r5, [r6, #8]
 8007b8a:	e7df      	b.n	8007b4c <_vfiprintf_r+0x20>
 8007b8c:	4b79      	ldr	r3, [pc, #484]	; (8007d74 <_vfiprintf_r+0x248>)
 8007b8e:	429d      	cmp	r5, r3
 8007b90:	bf08      	it	eq
 8007b92:	68f5      	ldreq	r5, [r6, #12]
 8007b94:	e7da      	b.n	8007b4c <_vfiprintf_r+0x20>
 8007b96:	89ab      	ldrh	r3, [r5, #12]
 8007b98:	0598      	lsls	r0, r3, #22
 8007b9a:	d4ed      	bmi.n	8007b78 <_vfiprintf_r+0x4c>
 8007b9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b9e:	f000 fb84 	bl	80082aa <__retarget_lock_release_recursive>
 8007ba2:	e7e9      	b.n	8007b78 <_vfiprintf_r+0x4c>
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	9309      	str	r3, [sp, #36]	; 0x24
 8007ba8:	2320      	movs	r3, #32
 8007baa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007bae:	2330      	movs	r3, #48	; 0x30
 8007bb0:	f04f 0901 	mov.w	r9, #1
 8007bb4:	f8cd 800c 	str.w	r8, [sp, #12]
 8007bb8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007d78 <_vfiprintf_r+0x24c>
 8007bbc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007bc0:	4623      	mov	r3, r4
 8007bc2:	469a      	mov	sl, r3
 8007bc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bc8:	b10a      	cbz	r2, 8007bce <_vfiprintf_r+0xa2>
 8007bca:	2a25      	cmp	r2, #37	; 0x25
 8007bcc:	d1f9      	bne.n	8007bc2 <_vfiprintf_r+0x96>
 8007bce:	ebba 0b04 	subs.w	fp, sl, r4
 8007bd2:	d00b      	beq.n	8007bec <_vfiprintf_r+0xc0>
 8007bd4:	465b      	mov	r3, fp
 8007bd6:	4622      	mov	r2, r4
 8007bd8:	4629      	mov	r1, r5
 8007bda:	4630      	mov	r0, r6
 8007bdc:	f7ff ff93 	bl	8007b06 <__sfputs_r>
 8007be0:	3001      	adds	r0, #1
 8007be2:	f000 80aa 	beq.w	8007d3a <_vfiprintf_r+0x20e>
 8007be6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007be8:	445a      	add	r2, fp
 8007bea:	9209      	str	r2, [sp, #36]	; 0x24
 8007bec:	f89a 3000 	ldrb.w	r3, [sl]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	f000 80a2 	beq.w	8007d3a <_vfiprintf_r+0x20e>
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8007bfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c00:	f10a 0a01 	add.w	sl, sl, #1
 8007c04:	9304      	str	r3, [sp, #16]
 8007c06:	9307      	str	r3, [sp, #28]
 8007c08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c0c:	931a      	str	r3, [sp, #104]	; 0x68
 8007c0e:	4654      	mov	r4, sl
 8007c10:	2205      	movs	r2, #5
 8007c12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c16:	4858      	ldr	r0, [pc, #352]	; (8007d78 <_vfiprintf_r+0x24c>)
 8007c18:	f7ff f914 	bl	8006e44 <memchr>
 8007c1c:	9a04      	ldr	r2, [sp, #16]
 8007c1e:	b9d8      	cbnz	r0, 8007c58 <_vfiprintf_r+0x12c>
 8007c20:	06d1      	lsls	r1, r2, #27
 8007c22:	bf44      	itt	mi
 8007c24:	2320      	movmi	r3, #32
 8007c26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c2a:	0713      	lsls	r3, r2, #28
 8007c2c:	bf44      	itt	mi
 8007c2e:	232b      	movmi	r3, #43	; 0x2b
 8007c30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c34:	f89a 3000 	ldrb.w	r3, [sl]
 8007c38:	2b2a      	cmp	r3, #42	; 0x2a
 8007c3a:	d015      	beq.n	8007c68 <_vfiprintf_r+0x13c>
 8007c3c:	4654      	mov	r4, sl
 8007c3e:	2000      	movs	r0, #0
 8007c40:	f04f 0c0a 	mov.w	ip, #10
 8007c44:	9a07      	ldr	r2, [sp, #28]
 8007c46:	4621      	mov	r1, r4
 8007c48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c4c:	3b30      	subs	r3, #48	; 0x30
 8007c4e:	2b09      	cmp	r3, #9
 8007c50:	d94e      	bls.n	8007cf0 <_vfiprintf_r+0x1c4>
 8007c52:	b1b0      	cbz	r0, 8007c82 <_vfiprintf_r+0x156>
 8007c54:	9207      	str	r2, [sp, #28]
 8007c56:	e014      	b.n	8007c82 <_vfiprintf_r+0x156>
 8007c58:	eba0 0308 	sub.w	r3, r0, r8
 8007c5c:	fa09 f303 	lsl.w	r3, r9, r3
 8007c60:	4313      	orrs	r3, r2
 8007c62:	46a2      	mov	sl, r4
 8007c64:	9304      	str	r3, [sp, #16]
 8007c66:	e7d2      	b.n	8007c0e <_vfiprintf_r+0xe2>
 8007c68:	9b03      	ldr	r3, [sp, #12]
 8007c6a:	1d19      	adds	r1, r3, #4
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	9103      	str	r1, [sp, #12]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	bfbb      	ittet	lt
 8007c74:	425b      	neglt	r3, r3
 8007c76:	f042 0202 	orrlt.w	r2, r2, #2
 8007c7a:	9307      	strge	r3, [sp, #28]
 8007c7c:	9307      	strlt	r3, [sp, #28]
 8007c7e:	bfb8      	it	lt
 8007c80:	9204      	strlt	r2, [sp, #16]
 8007c82:	7823      	ldrb	r3, [r4, #0]
 8007c84:	2b2e      	cmp	r3, #46	; 0x2e
 8007c86:	d10c      	bne.n	8007ca2 <_vfiprintf_r+0x176>
 8007c88:	7863      	ldrb	r3, [r4, #1]
 8007c8a:	2b2a      	cmp	r3, #42	; 0x2a
 8007c8c:	d135      	bne.n	8007cfa <_vfiprintf_r+0x1ce>
 8007c8e:	9b03      	ldr	r3, [sp, #12]
 8007c90:	3402      	adds	r4, #2
 8007c92:	1d1a      	adds	r2, r3, #4
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	9203      	str	r2, [sp, #12]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	bfb8      	it	lt
 8007c9c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007ca0:	9305      	str	r3, [sp, #20]
 8007ca2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007d88 <_vfiprintf_r+0x25c>
 8007ca6:	2203      	movs	r2, #3
 8007ca8:	4650      	mov	r0, sl
 8007caa:	7821      	ldrb	r1, [r4, #0]
 8007cac:	f7ff f8ca 	bl	8006e44 <memchr>
 8007cb0:	b140      	cbz	r0, 8007cc4 <_vfiprintf_r+0x198>
 8007cb2:	2340      	movs	r3, #64	; 0x40
 8007cb4:	eba0 000a 	sub.w	r0, r0, sl
 8007cb8:	fa03 f000 	lsl.w	r0, r3, r0
 8007cbc:	9b04      	ldr	r3, [sp, #16]
 8007cbe:	3401      	adds	r4, #1
 8007cc0:	4303      	orrs	r3, r0
 8007cc2:	9304      	str	r3, [sp, #16]
 8007cc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cc8:	2206      	movs	r2, #6
 8007cca:	482c      	ldr	r0, [pc, #176]	; (8007d7c <_vfiprintf_r+0x250>)
 8007ccc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007cd0:	f7ff f8b8 	bl	8006e44 <memchr>
 8007cd4:	2800      	cmp	r0, #0
 8007cd6:	d03f      	beq.n	8007d58 <_vfiprintf_r+0x22c>
 8007cd8:	4b29      	ldr	r3, [pc, #164]	; (8007d80 <_vfiprintf_r+0x254>)
 8007cda:	bb1b      	cbnz	r3, 8007d24 <_vfiprintf_r+0x1f8>
 8007cdc:	9b03      	ldr	r3, [sp, #12]
 8007cde:	3307      	adds	r3, #7
 8007ce0:	f023 0307 	bic.w	r3, r3, #7
 8007ce4:	3308      	adds	r3, #8
 8007ce6:	9303      	str	r3, [sp, #12]
 8007ce8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cea:	443b      	add	r3, r7
 8007cec:	9309      	str	r3, [sp, #36]	; 0x24
 8007cee:	e767      	b.n	8007bc0 <_vfiprintf_r+0x94>
 8007cf0:	460c      	mov	r4, r1
 8007cf2:	2001      	movs	r0, #1
 8007cf4:	fb0c 3202 	mla	r2, ip, r2, r3
 8007cf8:	e7a5      	b.n	8007c46 <_vfiprintf_r+0x11a>
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	f04f 0c0a 	mov.w	ip, #10
 8007d00:	4619      	mov	r1, r3
 8007d02:	3401      	adds	r4, #1
 8007d04:	9305      	str	r3, [sp, #20]
 8007d06:	4620      	mov	r0, r4
 8007d08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d0c:	3a30      	subs	r2, #48	; 0x30
 8007d0e:	2a09      	cmp	r2, #9
 8007d10:	d903      	bls.n	8007d1a <_vfiprintf_r+0x1ee>
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d0c5      	beq.n	8007ca2 <_vfiprintf_r+0x176>
 8007d16:	9105      	str	r1, [sp, #20]
 8007d18:	e7c3      	b.n	8007ca2 <_vfiprintf_r+0x176>
 8007d1a:	4604      	mov	r4, r0
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d22:	e7f0      	b.n	8007d06 <_vfiprintf_r+0x1da>
 8007d24:	ab03      	add	r3, sp, #12
 8007d26:	9300      	str	r3, [sp, #0]
 8007d28:	462a      	mov	r2, r5
 8007d2a:	4630      	mov	r0, r6
 8007d2c:	4b15      	ldr	r3, [pc, #84]	; (8007d84 <_vfiprintf_r+0x258>)
 8007d2e:	a904      	add	r1, sp, #16
 8007d30:	f7fd fe1c 	bl	800596c <_printf_float>
 8007d34:	4607      	mov	r7, r0
 8007d36:	1c78      	adds	r0, r7, #1
 8007d38:	d1d6      	bne.n	8007ce8 <_vfiprintf_r+0x1bc>
 8007d3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d3c:	07d9      	lsls	r1, r3, #31
 8007d3e:	d405      	bmi.n	8007d4c <_vfiprintf_r+0x220>
 8007d40:	89ab      	ldrh	r3, [r5, #12]
 8007d42:	059a      	lsls	r2, r3, #22
 8007d44:	d402      	bmi.n	8007d4c <_vfiprintf_r+0x220>
 8007d46:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d48:	f000 faaf 	bl	80082aa <__retarget_lock_release_recursive>
 8007d4c:	89ab      	ldrh	r3, [r5, #12]
 8007d4e:	065b      	lsls	r3, r3, #25
 8007d50:	f53f af12 	bmi.w	8007b78 <_vfiprintf_r+0x4c>
 8007d54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d56:	e711      	b.n	8007b7c <_vfiprintf_r+0x50>
 8007d58:	ab03      	add	r3, sp, #12
 8007d5a:	9300      	str	r3, [sp, #0]
 8007d5c:	462a      	mov	r2, r5
 8007d5e:	4630      	mov	r0, r6
 8007d60:	4b08      	ldr	r3, [pc, #32]	; (8007d84 <_vfiprintf_r+0x258>)
 8007d62:	a904      	add	r1, sp, #16
 8007d64:	f7fe f89e 	bl	8005ea4 <_printf_i>
 8007d68:	e7e4      	b.n	8007d34 <_vfiprintf_r+0x208>
 8007d6a:	bf00      	nop
 8007d6c:	0800896c 	.word	0x0800896c
 8007d70:	0800898c 	.word	0x0800898c
 8007d74:	0800894c 	.word	0x0800894c
 8007d78:	080087f4 	.word	0x080087f4
 8007d7c:	080087fe 	.word	0x080087fe
 8007d80:	0800596d 	.word	0x0800596d
 8007d84:	08007b07 	.word	0x08007b07
 8007d88:	080087fa 	.word	0x080087fa

08007d8c <__swbuf_r>:
 8007d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d8e:	460e      	mov	r6, r1
 8007d90:	4614      	mov	r4, r2
 8007d92:	4605      	mov	r5, r0
 8007d94:	b118      	cbz	r0, 8007d9e <__swbuf_r+0x12>
 8007d96:	6983      	ldr	r3, [r0, #24]
 8007d98:	b90b      	cbnz	r3, 8007d9e <__swbuf_r+0x12>
 8007d9a:	f000 f9e7 	bl	800816c <__sinit>
 8007d9e:	4b21      	ldr	r3, [pc, #132]	; (8007e24 <__swbuf_r+0x98>)
 8007da0:	429c      	cmp	r4, r3
 8007da2:	d12b      	bne.n	8007dfc <__swbuf_r+0x70>
 8007da4:	686c      	ldr	r4, [r5, #4]
 8007da6:	69a3      	ldr	r3, [r4, #24]
 8007da8:	60a3      	str	r3, [r4, #8]
 8007daa:	89a3      	ldrh	r3, [r4, #12]
 8007dac:	071a      	lsls	r2, r3, #28
 8007dae:	d52f      	bpl.n	8007e10 <__swbuf_r+0x84>
 8007db0:	6923      	ldr	r3, [r4, #16]
 8007db2:	b36b      	cbz	r3, 8007e10 <__swbuf_r+0x84>
 8007db4:	6923      	ldr	r3, [r4, #16]
 8007db6:	6820      	ldr	r0, [r4, #0]
 8007db8:	b2f6      	uxtb	r6, r6
 8007dba:	1ac0      	subs	r0, r0, r3
 8007dbc:	6963      	ldr	r3, [r4, #20]
 8007dbe:	4637      	mov	r7, r6
 8007dc0:	4283      	cmp	r3, r0
 8007dc2:	dc04      	bgt.n	8007dce <__swbuf_r+0x42>
 8007dc4:	4621      	mov	r1, r4
 8007dc6:	4628      	mov	r0, r5
 8007dc8:	f000 f93c 	bl	8008044 <_fflush_r>
 8007dcc:	bb30      	cbnz	r0, 8007e1c <__swbuf_r+0x90>
 8007dce:	68a3      	ldr	r3, [r4, #8]
 8007dd0:	3001      	adds	r0, #1
 8007dd2:	3b01      	subs	r3, #1
 8007dd4:	60a3      	str	r3, [r4, #8]
 8007dd6:	6823      	ldr	r3, [r4, #0]
 8007dd8:	1c5a      	adds	r2, r3, #1
 8007dda:	6022      	str	r2, [r4, #0]
 8007ddc:	701e      	strb	r6, [r3, #0]
 8007dde:	6963      	ldr	r3, [r4, #20]
 8007de0:	4283      	cmp	r3, r0
 8007de2:	d004      	beq.n	8007dee <__swbuf_r+0x62>
 8007de4:	89a3      	ldrh	r3, [r4, #12]
 8007de6:	07db      	lsls	r3, r3, #31
 8007de8:	d506      	bpl.n	8007df8 <__swbuf_r+0x6c>
 8007dea:	2e0a      	cmp	r6, #10
 8007dec:	d104      	bne.n	8007df8 <__swbuf_r+0x6c>
 8007dee:	4621      	mov	r1, r4
 8007df0:	4628      	mov	r0, r5
 8007df2:	f000 f927 	bl	8008044 <_fflush_r>
 8007df6:	b988      	cbnz	r0, 8007e1c <__swbuf_r+0x90>
 8007df8:	4638      	mov	r0, r7
 8007dfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007dfc:	4b0a      	ldr	r3, [pc, #40]	; (8007e28 <__swbuf_r+0x9c>)
 8007dfe:	429c      	cmp	r4, r3
 8007e00:	d101      	bne.n	8007e06 <__swbuf_r+0x7a>
 8007e02:	68ac      	ldr	r4, [r5, #8]
 8007e04:	e7cf      	b.n	8007da6 <__swbuf_r+0x1a>
 8007e06:	4b09      	ldr	r3, [pc, #36]	; (8007e2c <__swbuf_r+0xa0>)
 8007e08:	429c      	cmp	r4, r3
 8007e0a:	bf08      	it	eq
 8007e0c:	68ec      	ldreq	r4, [r5, #12]
 8007e0e:	e7ca      	b.n	8007da6 <__swbuf_r+0x1a>
 8007e10:	4621      	mov	r1, r4
 8007e12:	4628      	mov	r0, r5
 8007e14:	f000 f81a 	bl	8007e4c <__swsetup_r>
 8007e18:	2800      	cmp	r0, #0
 8007e1a:	d0cb      	beq.n	8007db4 <__swbuf_r+0x28>
 8007e1c:	f04f 37ff 	mov.w	r7, #4294967295
 8007e20:	e7ea      	b.n	8007df8 <__swbuf_r+0x6c>
 8007e22:	bf00      	nop
 8007e24:	0800896c 	.word	0x0800896c
 8007e28:	0800898c 	.word	0x0800898c
 8007e2c:	0800894c 	.word	0x0800894c

08007e30 <__ascii_wctomb>:
 8007e30:	4603      	mov	r3, r0
 8007e32:	4608      	mov	r0, r1
 8007e34:	b141      	cbz	r1, 8007e48 <__ascii_wctomb+0x18>
 8007e36:	2aff      	cmp	r2, #255	; 0xff
 8007e38:	d904      	bls.n	8007e44 <__ascii_wctomb+0x14>
 8007e3a:	228a      	movs	r2, #138	; 0x8a
 8007e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e40:	601a      	str	r2, [r3, #0]
 8007e42:	4770      	bx	lr
 8007e44:	2001      	movs	r0, #1
 8007e46:	700a      	strb	r2, [r1, #0]
 8007e48:	4770      	bx	lr
	...

08007e4c <__swsetup_r>:
 8007e4c:	4b32      	ldr	r3, [pc, #200]	; (8007f18 <__swsetup_r+0xcc>)
 8007e4e:	b570      	push	{r4, r5, r6, lr}
 8007e50:	681d      	ldr	r5, [r3, #0]
 8007e52:	4606      	mov	r6, r0
 8007e54:	460c      	mov	r4, r1
 8007e56:	b125      	cbz	r5, 8007e62 <__swsetup_r+0x16>
 8007e58:	69ab      	ldr	r3, [r5, #24]
 8007e5a:	b913      	cbnz	r3, 8007e62 <__swsetup_r+0x16>
 8007e5c:	4628      	mov	r0, r5
 8007e5e:	f000 f985 	bl	800816c <__sinit>
 8007e62:	4b2e      	ldr	r3, [pc, #184]	; (8007f1c <__swsetup_r+0xd0>)
 8007e64:	429c      	cmp	r4, r3
 8007e66:	d10f      	bne.n	8007e88 <__swsetup_r+0x3c>
 8007e68:	686c      	ldr	r4, [r5, #4]
 8007e6a:	89a3      	ldrh	r3, [r4, #12]
 8007e6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e70:	0719      	lsls	r1, r3, #28
 8007e72:	d42c      	bmi.n	8007ece <__swsetup_r+0x82>
 8007e74:	06dd      	lsls	r5, r3, #27
 8007e76:	d411      	bmi.n	8007e9c <__swsetup_r+0x50>
 8007e78:	2309      	movs	r3, #9
 8007e7a:	6033      	str	r3, [r6, #0]
 8007e7c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007e80:	f04f 30ff 	mov.w	r0, #4294967295
 8007e84:	81a3      	strh	r3, [r4, #12]
 8007e86:	e03e      	b.n	8007f06 <__swsetup_r+0xba>
 8007e88:	4b25      	ldr	r3, [pc, #148]	; (8007f20 <__swsetup_r+0xd4>)
 8007e8a:	429c      	cmp	r4, r3
 8007e8c:	d101      	bne.n	8007e92 <__swsetup_r+0x46>
 8007e8e:	68ac      	ldr	r4, [r5, #8]
 8007e90:	e7eb      	b.n	8007e6a <__swsetup_r+0x1e>
 8007e92:	4b24      	ldr	r3, [pc, #144]	; (8007f24 <__swsetup_r+0xd8>)
 8007e94:	429c      	cmp	r4, r3
 8007e96:	bf08      	it	eq
 8007e98:	68ec      	ldreq	r4, [r5, #12]
 8007e9a:	e7e6      	b.n	8007e6a <__swsetup_r+0x1e>
 8007e9c:	0758      	lsls	r0, r3, #29
 8007e9e:	d512      	bpl.n	8007ec6 <__swsetup_r+0x7a>
 8007ea0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ea2:	b141      	cbz	r1, 8007eb6 <__swsetup_r+0x6a>
 8007ea4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ea8:	4299      	cmp	r1, r3
 8007eaa:	d002      	beq.n	8007eb2 <__swsetup_r+0x66>
 8007eac:	4630      	mov	r0, r6
 8007eae:	f7ff fb75 	bl	800759c <_free_r>
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	6363      	str	r3, [r4, #52]	; 0x34
 8007eb6:	89a3      	ldrh	r3, [r4, #12]
 8007eb8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007ebc:	81a3      	strh	r3, [r4, #12]
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	6063      	str	r3, [r4, #4]
 8007ec2:	6923      	ldr	r3, [r4, #16]
 8007ec4:	6023      	str	r3, [r4, #0]
 8007ec6:	89a3      	ldrh	r3, [r4, #12]
 8007ec8:	f043 0308 	orr.w	r3, r3, #8
 8007ecc:	81a3      	strh	r3, [r4, #12]
 8007ece:	6923      	ldr	r3, [r4, #16]
 8007ed0:	b94b      	cbnz	r3, 8007ee6 <__swsetup_r+0x9a>
 8007ed2:	89a3      	ldrh	r3, [r4, #12]
 8007ed4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007ed8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007edc:	d003      	beq.n	8007ee6 <__swsetup_r+0x9a>
 8007ede:	4621      	mov	r1, r4
 8007ee0:	4630      	mov	r0, r6
 8007ee2:	f000 fa07 	bl	80082f4 <__smakebuf_r>
 8007ee6:	89a0      	ldrh	r0, [r4, #12]
 8007ee8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007eec:	f010 0301 	ands.w	r3, r0, #1
 8007ef0:	d00a      	beq.n	8007f08 <__swsetup_r+0xbc>
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	60a3      	str	r3, [r4, #8]
 8007ef6:	6963      	ldr	r3, [r4, #20]
 8007ef8:	425b      	negs	r3, r3
 8007efa:	61a3      	str	r3, [r4, #24]
 8007efc:	6923      	ldr	r3, [r4, #16]
 8007efe:	b943      	cbnz	r3, 8007f12 <__swsetup_r+0xc6>
 8007f00:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007f04:	d1ba      	bne.n	8007e7c <__swsetup_r+0x30>
 8007f06:	bd70      	pop	{r4, r5, r6, pc}
 8007f08:	0781      	lsls	r1, r0, #30
 8007f0a:	bf58      	it	pl
 8007f0c:	6963      	ldrpl	r3, [r4, #20]
 8007f0e:	60a3      	str	r3, [r4, #8]
 8007f10:	e7f4      	b.n	8007efc <__swsetup_r+0xb0>
 8007f12:	2000      	movs	r0, #0
 8007f14:	e7f7      	b.n	8007f06 <__swsetup_r+0xba>
 8007f16:	bf00      	nop
 8007f18:	2000000c 	.word	0x2000000c
 8007f1c:	0800896c 	.word	0x0800896c
 8007f20:	0800898c 	.word	0x0800898c
 8007f24:	0800894c 	.word	0x0800894c

08007f28 <abort>:
 8007f28:	2006      	movs	r0, #6
 8007f2a:	b508      	push	{r3, lr}
 8007f2c:	f000 fa52 	bl	80083d4 <raise>
 8007f30:	2001      	movs	r0, #1
 8007f32:	f7fa f87c 	bl	800202e <_exit>
	...

08007f38 <__sflush_r>:
 8007f38:	898a      	ldrh	r2, [r1, #12]
 8007f3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f3e:	4605      	mov	r5, r0
 8007f40:	0710      	lsls	r0, r2, #28
 8007f42:	460c      	mov	r4, r1
 8007f44:	d458      	bmi.n	8007ff8 <__sflush_r+0xc0>
 8007f46:	684b      	ldr	r3, [r1, #4]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	dc05      	bgt.n	8007f58 <__sflush_r+0x20>
 8007f4c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	dc02      	bgt.n	8007f58 <__sflush_r+0x20>
 8007f52:	2000      	movs	r0, #0
 8007f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f5a:	2e00      	cmp	r6, #0
 8007f5c:	d0f9      	beq.n	8007f52 <__sflush_r+0x1a>
 8007f5e:	2300      	movs	r3, #0
 8007f60:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007f64:	682f      	ldr	r7, [r5, #0]
 8007f66:	602b      	str	r3, [r5, #0]
 8007f68:	d032      	beq.n	8007fd0 <__sflush_r+0x98>
 8007f6a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007f6c:	89a3      	ldrh	r3, [r4, #12]
 8007f6e:	075a      	lsls	r2, r3, #29
 8007f70:	d505      	bpl.n	8007f7e <__sflush_r+0x46>
 8007f72:	6863      	ldr	r3, [r4, #4]
 8007f74:	1ac0      	subs	r0, r0, r3
 8007f76:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007f78:	b10b      	cbz	r3, 8007f7e <__sflush_r+0x46>
 8007f7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007f7c:	1ac0      	subs	r0, r0, r3
 8007f7e:	2300      	movs	r3, #0
 8007f80:	4602      	mov	r2, r0
 8007f82:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f84:	4628      	mov	r0, r5
 8007f86:	6a21      	ldr	r1, [r4, #32]
 8007f88:	47b0      	blx	r6
 8007f8a:	1c43      	adds	r3, r0, #1
 8007f8c:	89a3      	ldrh	r3, [r4, #12]
 8007f8e:	d106      	bne.n	8007f9e <__sflush_r+0x66>
 8007f90:	6829      	ldr	r1, [r5, #0]
 8007f92:	291d      	cmp	r1, #29
 8007f94:	d82c      	bhi.n	8007ff0 <__sflush_r+0xb8>
 8007f96:	4a2a      	ldr	r2, [pc, #168]	; (8008040 <__sflush_r+0x108>)
 8007f98:	40ca      	lsrs	r2, r1
 8007f9a:	07d6      	lsls	r6, r2, #31
 8007f9c:	d528      	bpl.n	8007ff0 <__sflush_r+0xb8>
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	6062      	str	r2, [r4, #4]
 8007fa2:	6922      	ldr	r2, [r4, #16]
 8007fa4:	04d9      	lsls	r1, r3, #19
 8007fa6:	6022      	str	r2, [r4, #0]
 8007fa8:	d504      	bpl.n	8007fb4 <__sflush_r+0x7c>
 8007faa:	1c42      	adds	r2, r0, #1
 8007fac:	d101      	bne.n	8007fb2 <__sflush_r+0x7a>
 8007fae:	682b      	ldr	r3, [r5, #0]
 8007fb0:	b903      	cbnz	r3, 8007fb4 <__sflush_r+0x7c>
 8007fb2:	6560      	str	r0, [r4, #84]	; 0x54
 8007fb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007fb6:	602f      	str	r7, [r5, #0]
 8007fb8:	2900      	cmp	r1, #0
 8007fba:	d0ca      	beq.n	8007f52 <__sflush_r+0x1a>
 8007fbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fc0:	4299      	cmp	r1, r3
 8007fc2:	d002      	beq.n	8007fca <__sflush_r+0x92>
 8007fc4:	4628      	mov	r0, r5
 8007fc6:	f7ff fae9 	bl	800759c <_free_r>
 8007fca:	2000      	movs	r0, #0
 8007fcc:	6360      	str	r0, [r4, #52]	; 0x34
 8007fce:	e7c1      	b.n	8007f54 <__sflush_r+0x1c>
 8007fd0:	6a21      	ldr	r1, [r4, #32]
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	4628      	mov	r0, r5
 8007fd6:	47b0      	blx	r6
 8007fd8:	1c41      	adds	r1, r0, #1
 8007fda:	d1c7      	bne.n	8007f6c <__sflush_r+0x34>
 8007fdc:	682b      	ldr	r3, [r5, #0]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d0c4      	beq.n	8007f6c <__sflush_r+0x34>
 8007fe2:	2b1d      	cmp	r3, #29
 8007fe4:	d001      	beq.n	8007fea <__sflush_r+0xb2>
 8007fe6:	2b16      	cmp	r3, #22
 8007fe8:	d101      	bne.n	8007fee <__sflush_r+0xb6>
 8007fea:	602f      	str	r7, [r5, #0]
 8007fec:	e7b1      	b.n	8007f52 <__sflush_r+0x1a>
 8007fee:	89a3      	ldrh	r3, [r4, #12]
 8007ff0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ff4:	81a3      	strh	r3, [r4, #12]
 8007ff6:	e7ad      	b.n	8007f54 <__sflush_r+0x1c>
 8007ff8:	690f      	ldr	r7, [r1, #16]
 8007ffa:	2f00      	cmp	r7, #0
 8007ffc:	d0a9      	beq.n	8007f52 <__sflush_r+0x1a>
 8007ffe:	0793      	lsls	r3, r2, #30
 8008000:	bf18      	it	ne
 8008002:	2300      	movne	r3, #0
 8008004:	680e      	ldr	r6, [r1, #0]
 8008006:	bf08      	it	eq
 8008008:	694b      	ldreq	r3, [r1, #20]
 800800a:	eba6 0807 	sub.w	r8, r6, r7
 800800e:	600f      	str	r7, [r1, #0]
 8008010:	608b      	str	r3, [r1, #8]
 8008012:	f1b8 0f00 	cmp.w	r8, #0
 8008016:	dd9c      	ble.n	8007f52 <__sflush_r+0x1a>
 8008018:	4643      	mov	r3, r8
 800801a:	463a      	mov	r2, r7
 800801c:	4628      	mov	r0, r5
 800801e:	6a21      	ldr	r1, [r4, #32]
 8008020:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008022:	47b0      	blx	r6
 8008024:	2800      	cmp	r0, #0
 8008026:	dc06      	bgt.n	8008036 <__sflush_r+0xfe>
 8008028:	89a3      	ldrh	r3, [r4, #12]
 800802a:	f04f 30ff 	mov.w	r0, #4294967295
 800802e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008032:	81a3      	strh	r3, [r4, #12]
 8008034:	e78e      	b.n	8007f54 <__sflush_r+0x1c>
 8008036:	4407      	add	r7, r0
 8008038:	eba8 0800 	sub.w	r8, r8, r0
 800803c:	e7e9      	b.n	8008012 <__sflush_r+0xda>
 800803e:	bf00      	nop
 8008040:	20400001 	.word	0x20400001

08008044 <_fflush_r>:
 8008044:	b538      	push	{r3, r4, r5, lr}
 8008046:	690b      	ldr	r3, [r1, #16]
 8008048:	4605      	mov	r5, r0
 800804a:	460c      	mov	r4, r1
 800804c:	b913      	cbnz	r3, 8008054 <_fflush_r+0x10>
 800804e:	2500      	movs	r5, #0
 8008050:	4628      	mov	r0, r5
 8008052:	bd38      	pop	{r3, r4, r5, pc}
 8008054:	b118      	cbz	r0, 800805e <_fflush_r+0x1a>
 8008056:	6983      	ldr	r3, [r0, #24]
 8008058:	b90b      	cbnz	r3, 800805e <_fflush_r+0x1a>
 800805a:	f000 f887 	bl	800816c <__sinit>
 800805e:	4b14      	ldr	r3, [pc, #80]	; (80080b0 <_fflush_r+0x6c>)
 8008060:	429c      	cmp	r4, r3
 8008062:	d11b      	bne.n	800809c <_fflush_r+0x58>
 8008064:	686c      	ldr	r4, [r5, #4]
 8008066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d0ef      	beq.n	800804e <_fflush_r+0xa>
 800806e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008070:	07d0      	lsls	r0, r2, #31
 8008072:	d404      	bmi.n	800807e <_fflush_r+0x3a>
 8008074:	0599      	lsls	r1, r3, #22
 8008076:	d402      	bmi.n	800807e <_fflush_r+0x3a>
 8008078:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800807a:	f000 f915 	bl	80082a8 <__retarget_lock_acquire_recursive>
 800807e:	4628      	mov	r0, r5
 8008080:	4621      	mov	r1, r4
 8008082:	f7ff ff59 	bl	8007f38 <__sflush_r>
 8008086:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008088:	4605      	mov	r5, r0
 800808a:	07da      	lsls	r2, r3, #31
 800808c:	d4e0      	bmi.n	8008050 <_fflush_r+0xc>
 800808e:	89a3      	ldrh	r3, [r4, #12]
 8008090:	059b      	lsls	r3, r3, #22
 8008092:	d4dd      	bmi.n	8008050 <_fflush_r+0xc>
 8008094:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008096:	f000 f908 	bl	80082aa <__retarget_lock_release_recursive>
 800809a:	e7d9      	b.n	8008050 <_fflush_r+0xc>
 800809c:	4b05      	ldr	r3, [pc, #20]	; (80080b4 <_fflush_r+0x70>)
 800809e:	429c      	cmp	r4, r3
 80080a0:	d101      	bne.n	80080a6 <_fflush_r+0x62>
 80080a2:	68ac      	ldr	r4, [r5, #8]
 80080a4:	e7df      	b.n	8008066 <_fflush_r+0x22>
 80080a6:	4b04      	ldr	r3, [pc, #16]	; (80080b8 <_fflush_r+0x74>)
 80080a8:	429c      	cmp	r4, r3
 80080aa:	bf08      	it	eq
 80080ac:	68ec      	ldreq	r4, [r5, #12]
 80080ae:	e7da      	b.n	8008066 <_fflush_r+0x22>
 80080b0:	0800896c 	.word	0x0800896c
 80080b4:	0800898c 	.word	0x0800898c
 80080b8:	0800894c 	.word	0x0800894c

080080bc <std>:
 80080bc:	2300      	movs	r3, #0
 80080be:	b510      	push	{r4, lr}
 80080c0:	4604      	mov	r4, r0
 80080c2:	e9c0 3300 	strd	r3, r3, [r0]
 80080c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80080ca:	6083      	str	r3, [r0, #8]
 80080cc:	8181      	strh	r1, [r0, #12]
 80080ce:	6643      	str	r3, [r0, #100]	; 0x64
 80080d0:	81c2      	strh	r2, [r0, #14]
 80080d2:	6183      	str	r3, [r0, #24]
 80080d4:	4619      	mov	r1, r3
 80080d6:	2208      	movs	r2, #8
 80080d8:	305c      	adds	r0, #92	; 0x5c
 80080da:	f7fd fba1 	bl	8005820 <memset>
 80080de:	4b05      	ldr	r3, [pc, #20]	; (80080f4 <std+0x38>)
 80080e0:	6224      	str	r4, [r4, #32]
 80080e2:	6263      	str	r3, [r4, #36]	; 0x24
 80080e4:	4b04      	ldr	r3, [pc, #16]	; (80080f8 <std+0x3c>)
 80080e6:	62a3      	str	r3, [r4, #40]	; 0x28
 80080e8:	4b04      	ldr	r3, [pc, #16]	; (80080fc <std+0x40>)
 80080ea:	62e3      	str	r3, [r4, #44]	; 0x2c
 80080ec:	4b04      	ldr	r3, [pc, #16]	; (8008100 <std+0x44>)
 80080ee:	6323      	str	r3, [r4, #48]	; 0x30
 80080f0:	bd10      	pop	{r4, pc}
 80080f2:	bf00      	nop
 80080f4:	0800840d 	.word	0x0800840d
 80080f8:	0800842f 	.word	0x0800842f
 80080fc:	08008467 	.word	0x08008467
 8008100:	0800848b 	.word	0x0800848b

08008104 <_cleanup_r>:
 8008104:	4901      	ldr	r1, [pc, #4]	; (800810c <_cleanup_r+0x8>)
 8008106:	f000 b8af 	b.w	8008268 <_fwalk_reent>
 800810a:	bf00      	nop
 800810c:	08008045 	.word	0x08008045

08008110 <__sfmoreglue>:
 8008110:	b570      	push	{r4, r5, r6, lr}
 8008112:	2568      	movs	r5, #104	; 0x68
 8008114:	1e4a      	subs	r2, r1, #1
 8008116:	4355      	muls	r5, r2
 8008118:	460e      	mov	r6, r1
 800811a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800811e:	f7ff fa89 	bl	8007634 <_malloc_r>
 8008122:	4604      	mov	r4, r0
 8008124:	b140      	cbz	r0, 8008138 <__sfmoreglue+0x28>
 8008126:	2100      	movs	r1, #0
 8008128:	e9c0 1600 	strd	r1, r6, [r0]
 800812c:	300c      	adds	r0, #12
 800812e:	60a0      	str	r0, [r4, #8]
 8008130:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008134:	f7fd fb74 	bl	8005820 <memset>
 8008138:	4620      	mov	r0, r4
 800813a:	bd70      	pop	{r4, r5, r6, pc}

0800813c <__sfp_lock_acquire>:
 800813c:	4801      	ldr	r0, [pc, #4]	; (8008144 <__sfp_lock_acquire+0x8>)
 800813e:	f000 b8b3 	b.w	80082a8 <__retarget_lock_acquire_recursive>
 8008142:	bf00      	nop
 8008144:	20000450 	.word	0x20000450

08008148 <__sfp_lock_release>:
 8008148:	4801      	ldr	r0, [pc, #4]	; (8008150 <__sfp_lock_release+0x8>)
 800814a:	f000 b8ae 	b.w	80082aa <__retarget_lock_release_recursive>
 800814e:	bf00      	nop
 8008150:	20000450 	.word	0x20000450

08008154 <__sinit_lock_acquire>:
 8008154:	4801      	ldr	r0, [pc, #4]	; (800815c <__sinit_lock_acquire+0x8>)
 8008156:	f000 b8a7 	b.w	80082a8 <__retarget_lock_acquire_recursive>
 800815a:	bf00      	nop
 800815c:	2000044b 	.word	0x2000044b

08008160 <__sinit_lock_release>:
 8008160:	4801      	ldr	r0, [pc, #4]	; (8008168 <__sinit_lock_release+0x8>)
 8008162:	f000 b8a2 	b.w	80082aa <__retarget_lock_release_recursive>
 8008166:	bf00      	nop
 8008168:	2000044b 	.word	0x2000044b

0800816c <__sinit>:
 800816c:	b510      	push	{r4, lr}
 800816e:	4604      	mov	r4, r0
 8008170:	f7ff fff0 	bl	8008154 <__sinit_lock_acquire>
 8008174:	69a3      	ldr	r3, [r4, #24]
 8008176:	b11b      	cbz	r3, 8008180 <__sinit+0x14>
 8008178:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800817c:	f7ff bff0 	b.w	8008160 <__sinit_lock_release>
 8008180:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008184:	6523      	str	r3, [r4, #80]	; 0x50
 8008186:	4b13      	ldr	r3, [pc, #76]	; (80081d4 <__sinit+0x68>)
 8008188:	4a13      	ldr	r2, [pc, #76]	; (80081d8 <__sinit+0x6c>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	62a2      	str	r2, [r4, #40]	; 0x28
 800818e:	42a3      	cmp	r3, r4
 8008190:	bf08      	it	eq
 8008192:	2301      	moveq	r3, #1
 8008194:	4620      	mov	r0, r4
 8008196:	bf08      	it	eq
 8008198:	61a3      	streq	r3, [r4, #24]
 800819a:	f000 f81f 	bl	80081dc <__sfp>
 800819e:	6060      	str	r0, [r4, #4]
 80081a0:	4620      	mov	r0, r4
 80081a2:	f000 f81b 	bl	80081dc <__sfp>
 80081a6:	60a0      	str	r0, [r4, #8]
 80081a8:	4620      	mov	r0, r4
 80081aa:	f000 f817 	bl	80081dc <__sfp>
 80081ae:	2200      	movs	r2, #0
 80081b0:	2104      	movs	r1, #4
 80081b2:	60e0      	str	r0, [r4, #12]
 80081b4:	6860      	ldr	r0, [r4, #4]
 80081b6:	f7ff ff81 	bl	80080bc <std>
 80081ba:	2201      	movs	r2, #1
 80081bc:	2109      	movs	r1, #9
 80081be:	68a0      	ldr	r0, [r4, #8]
 80081c0:	f7ff ff7c 	bl	80080bc <std>
 80081c4:	2202      	movs	r2, #2
 80081c6:	2112      	movs	r1, #18
 80081c8:	68e0      	ldr	r0, [r4, #12]
 80081ca:	f7ff ff77 	bl	80080bc <std>
 80081ce:	2301      	movs	r3, #1
 80081d0:	61a3      	str	r3, [r4, #24]
 80081d2:	e7d1      	b.n	8008178 <__sinit+0xc>
 80081d4:	080085cc 	.word	0x080085cc
 80081d8:	08008105 	.word	0x08008105

080081dc <__sfp>:
 80081dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081de:	4607      	mov	r7, r0
 80081e0:	f7ff ffac 	bl	800813c <__sfp_lock_acquire>
 80081e4:	4b1e      	ldr	r3, [pc, #120]	; (8008260 <__sfp+0x84>)
 80081e6:	681e      	ldr	r6, [r3, #0]
 80081e8:	69b3      	ldr	r3, [r6, #24]
 80081ea:	b913      	cbnz	r3, 80081f2 <__sfp+0x16>
 80081ec:	4630      	mov	r0, r6
 80081ee:	f7ff ffbd 	bl	800816c <__sinit>
 80081f2:	3648      	adds	r6, #72	; 0x48
 80081f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80081f8:	3b01      	subs	r3, #1
 80081fa:	d503      	bpl.n	8008204 <__sfp+0x28>
 80081fc:	6833      	ldr	r3, [r6, #0]
 80081fe:	b30b      	cbz	r3, 8008244 <__sfp+0x68>
 8008200:	6836      	ldr	r6, [r6, #0]
 8008202:	e7f7      	b.n	80081f4 <__sfp+0x18>
 8008204:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008208:	b9d5      	cbnz	r5, 8008240 <__sfp+0x64>
 800820a:	4b16      	ldr	r3, [pc, #88]	; (8008264 <__sfp+0x88>)
 800820c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008210:	60e3      	str	r3, [r4, #12]
 8008212:	6665      	str	r5, [r4, #100]	; 0x64
 8008214:	f000 f847 	bl	80082a6 <__retarget_lock_init_recursive>
 8008218:	f7ff ff96 	bl	8008148 <__sfp_lock_release>
 800821c:	2208      	movs	r2, #8
 800821e:	4629      	mov	r1, r5
 8008220:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008224:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008228:	6025      	str	r5, [r4, #0]
 800822a:	61a5      	str	r5, [r4, #24]
 800822c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008230:	f7fd faf6 	bl	8005820 <memset>
 8008234:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008238:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800823c:	4620      	mov	r0, r4
 800823e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008240:	3468      	adds	r4, #104	; 0x68
 8008242:	e7d9      	b.n	80081f8 <__sfp+0x1c>
 8008244:	2104      	movs	r1, #4
 8008246:	4638      	mov	r0, r7
 8008248:	f7ff ff62 	bl	8008110 <__sfmoreglue>
 800824c:	4604      	mov	r4, r0
 800824e:	6030      	str	r0, [r6, #0]
 8008250:	2800      	cmp	r0, #0
 8008252:	d1d5      	bne.n	8008200 <__sfp+0x24>
 8008254:	f7ff ff78 	bl	8008148 <__sfp_lock_release>
 8008258:	230c      	movs	r3, #12
 800825a:	603b      	str	r3, [r7, #0]
 800825c:	e7ee      	b.n	800823c <__sfp+0x60>
 800825e:	bf00      	nop
 8008260:	080085cc 	.word	0x080085cc
 8008264:	ffff0001 	.word	0xffff0001

08008268 <_fwalk_reent>:
 8008268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800826c:	4606      	mov	r6, r0
 800826e:	4688      	mov	r8, r1
 8008270:	2700      	movs	r7, #0
 8008272:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008276:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800827a:	f1b9 0901 	subs.w	r9, r9, #1
 800827e:	d505      	bpl.n	800828c <_fwalk_reent+0x24>
 8008280:	6824      	ldr	r4, [r4, #0]
 8008282:	2c00      	cmp	r4, #0
 8008284:	d1f7      	bne.n	8008276 <_fwalk_reent+0xe>
 8008286:	4638      	mov	r0, r7
 8008288:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800828c:	89ab      	ldrh	r3, [r5, #12]
 800828e:	2b01      	cmp	r3, #1
 8008290:	d907      	bls.n	80082a2 <_fwalk_reent+0x3a>
 8008292:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008296:	3301      	adds	r3, #1
 8008298:	d003      	beq.n	80082a2 <_fwalk_reent+0x3a>
 800829a:	4629      	mov	r1, r5
 800829c:	4630      	mov	r0, r6
 800829e:	47c0      	blx	r8
 80082a0:	4307      	orrs	r7, r0
 80082a2:	3568      	adds	r5, #104	; 0x68
 80082a4:	e7e9      	b.n	800827a <_fwalk_reent+0x12>

080082a6 <__retarget_lock_init_recursive>:
 80082a6:	4770      	bx	lr

080082a8 <__retarget_lock_acquire_recursive>:
 80082a8:	4770      	bx	lr

080082aa <__retarget_lock_release_recursive>:
 80082aa:	4770      	bx	lr

080082ac <__swhatbuf_r>:
 80082ac:	b570      	push	{r4, r5, r6, lr}
 80082ae:	460e      	mov	r6, r1
 80082b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082b4:	4614      	mov	r4, r2
 80082b6:	2900      	cmp	r1, #0
 80082b8:	461d      	mov	r5, r3
 80082ba:	b096      	sub	sp, #88	; 0x58
 80082bc:	da07      	bge.n	80082ce <__swhatbuf_r+0x22>
 80082be:	2300      	movs	r3, #0
 80082c0:	602b      	str	r3, [r5, #0]
 80082c2:	89b3      	ldrh	r3, [r6, #12]
 80082c4:	061a      	lsls	r2, r3, #24
 80082c6:	d410      	bmi.n	80082ea <__swhatbuf_r+0x3e>
 80082c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082cc:	e00e      	b.n	80082ec <__swhatbuf_r+0x40>
 80082ce:	466a      	mov	r2, sp
 80082d0:	f000 f902 	bl	80084d8 <_fstat_r>
 80082d4:	2800      	cmp	r0, #0
 80082d6:	dbf2      	blt.n	80082be <__swhatbuf_r+0x12>
 80082d8:	9a01      	ldr	r2, [sp, #4]
 80082da:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80082de:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80082e2:	425a      	negs	r2, r3
 80082e4:	415a      	adcs	r2, r3
 80082e6:	602a      	str	r2, [r5, #0]
 80082e8:	e7ee      	b.n	80082c8 <__swhatbuf_r+0x1c>
 80082ea:	2340      	movs	r3, #64	; 0x40
 80082ec:	2000      	movs	r0, #0
 80082ee:	6023      	str	r3, [r4, #0]
 80082f0:	b016      	add	sp, #88	; 0x58
 80082f2:	bd70      	pop	{r4, r5, r6, pc}

080082f4 <__smakebuf_r>:
 80082f4:	898b      	ldrh	r3, [r1, #12]
 80082f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80082f8:	079d      	lsls	r5, r3, #30
 80082fa:	4606      	mov	r6, r0
 80082fc:	460c      	mov	r4, r1
 80082fe:	d507      	bpl.n	8008310 <__smakebuf_r+0x1c>
 8008300:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008304:	6023      	str	r3, [r4, #0]
 8008306:	6123      	str	r3, [r4, #16]
 8008308:	2301      	movs	r3, #1
 800830a:	6163      	str	r3, [r4, #20]
 800830c:	b002      	add	sp, #8
 800830e:	bd70      	pop	{r4, r5, r6, pc}
 8008310:	466a      	mov	r2, sp
 8008312:	ab01      	add	r3, sp, #4
 8008314:	f7ff ffca 	bl	80082ac <__swhatbuf_r>
 8008318:	9900      	ldr	r1, [sp, #0]
 800831a:	4605      	mov	r5, r0
 800831c:	4630      	mov	r0, r6
 800831e:	f7ff f989 	bl	8007634 <_malloc_r>
 8008322:	b948      	cbnz	r0, 8008338 <__smakebuf_r+0x44>
 8008324:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008328:	059a      	lsls	r2, r3, #22
 800832a:	d4ef      	bmi.n	800830c <__smakebuf_r+0x18>
 800832c:	f023 0303 	bic.w	r3, r3, #3
 8008330:	f043 0302 	orr.w	r3, r3, #2
 8008334:	81a3      	strh	r3, [r4, #12]
 8008336:	e7e3      	b.n	8008300 <__smakebuf_r+0xc>
 8008338:	4b0d      	ldr	r3, [pc, #52]	; (8008370 <__smakebuf_r+0x7c>)
 800833a:	62b3      	str	r3, [r6, #40]	; 0x28
 800833c:	89a3      	ldrh	r3, [r4, #12]
 800833e:	6020      	str	r0, [r4, #0]
 8008340:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008344:	81a3      	strh	r3, [r4, #12]
 8008346:	9b00      	ldr	r3, [sp, #0]
 8008348:	6120      	str	r0, [r4, #16]
 800834a:	6163      	str	r3, [r4, #20]
 800834c:	9b01      	ldr	r3, [sp, #4]
 800834e:	b15b      	cbz	r3, 8008368 <__smakebuf_r+0x74>
 8008350:	4630      	mov	r0, r6
 8008352:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008356:	f000 f8d1 	bl	80084fc <_isatty_r>
 800835a:	b128      	cbz	r0, 8008368 <__smakebuf_r+0x74>
 800835c:	89a3      	ldrh	r3, [r4, #12]
 800835e:	f023 0303 	bic.w	r3, r3, #3
 8008362:	f043 0301 	orr.w	r3, r3, #1
 8008366:	81a3      	strh	r3, [r4, #12]
 8008368:	89a0      	ldrh	r0, [r4, #12]
 800836a:	4305      	orrs	r5, r0
 800836c:	81a5      	strh	r5, [r4, #12]
 800836e:	e7cd      	b.n	800830c <__smakebuf_r+0x18>
 8008370:	08008105 	.word	0x08008105

08008374 <_malloc_usable_size_r>:
 8008374:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008378:	1f18      	subs	r0, r3, #4
 800837a:	2b00      	cmp	r3, #0
 800837c:	bfbc      	itt	lt
 800837e:	580b      	ldrlt	r3, [r1, r0]
 8008380:	18c0      	addlt	r0, r0, r3
 8008382:	4770      	bx	lr

08008384 <_raise_r>:
 8008384:	291f      	cmp	r1, #31
 8008386:	b538      	push	{r3, r4, r5, lr}
 8008388:	4604      	mov	r4, r0
 800838a:	460d      	mov	r5, r1
 800838c:	d904      	bls.n	8008398 <_raise_r+0x14>
 800838e:	2316      	movs	r3, #22
 8008390:	6003      	str	r3, [r0, #0]
 8008392:	f04f 30ff 	mov.w	r0, #4294967295
 8008396:	bd38      	pop	{r3, r4, r5, pc}
 8008398:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800839a:	b112      	cbz	r2, 80083a2 <_raise_r+0x1e>
 800839c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80083a0:	b94b      	cbnz	r3, 80083b6 <_raise_r+0x32>
 80083a2:	4620      	mov	r0, r4
 80083a4:	f000 f830 	bl	8008408 <_getpid_r>
 80083a8:	462a      	mov	r2, r5
 80083aa:	4601      	mov	r1, r0
 80083ac:	4620      	mov	r0, r4
 80083ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80083b2:	f000 b817 	b.w	80083e4 <_kill_r>
 80083b6:	2b01      	cmp	r3, #1
 80083b8:	d00a      	beq.n	80083d0 <_raise_r+0x4c>
 80083ba:	1c59      	adds	r1, r3, #1
 80083bc:	d103      	bne.n	80083c6 <_raise_r+0x42>
 80083be:	2316      	movs	r3, #22
 80083c0:	6003      	str	r3, [r0, #0]
 80083c2:	2001      	movs	r0, #1
 80083c4:	e7e7      	b.n	8008396 <_raise_r+0x12>
 80083c6:	2400      	movs	r4, #0
 80083c8:	4628      	mov	r0, r5
 80083ca:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80083ce:	4798      	blx	r3
 80083d0:	2000      	movs	r0, #0
 80083d2:	e7e0      	b.n	8008396 <_raise_r+0x12>

080083d4 <raise>:
 80083d4:	4b02      	ldr	r3, [pc, #8]	; (80083e0 <raise+0xc>)
 80083d6:	4601      	mov	r1, r0
 80083d8:	6818      	ldr	r0, [r3, #0]
 80083da:	f7ff bfd3 	b.w	8008384 <_raise_r>
 80083de:	bf00      	nop
 80083e0:	2000000c 	.word	0x2000000c

080083e4 <_kill_r>:
 80083e4:	b538      	push	{r3, r4, r5, lr}
 80083e6:	2300      	movs	r3, #0
 80083e8:	4d06      	ldr	r5, [pc, #24]	; (8008404 <_kill_r+0x20>)
 80083ea:	4604      	mov	r4, r0
 80083ec:	4608      	mov	r0, r1
 80083ee:	4611      	mov	r1, r2
 80083f0:	602b      	str	r3, [r5, #0]
 80083f2:	f7f9 fe0c 	bl	800200e <_kill>
 80083f6:	1c43      	adds	r3, r0, #1
 80083f8:	d102      	bne.n	8008400 <_kill_r+0x1c>
 80083fa:	682b      	ldr	r3, [r5, #0]
 80083fc:	b103      	cbz	r3, 8008400 <_kill_r+0x1c>
 80083fe:	6023      	str	r3, [r4, #0]
 8008400:	bd38      	pop	{r3, r4, r5, pc}
 8008402:	bf00      	nop
 8008404:	20000444 	.word	0x20000444

08008408 <_getpid_r>:
 8008408:	f7f9 bdfa 	b.w	8002000 <_getpid>

0800840c <__sread>:
 800840c:	b510      	push	{r4, lr}
 800840e:	460c      	mov	r4, r1
 8008410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008414:	f000 f894 	bl	8008540 <_read_r>
 8008418:	2800      	cmp	r0, #0
 800841a:	bfab      	itete	ge
 800841c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800841e:	89a3      	ldrhlt	r3, [r4, #12]
 8008420:	181b      	addge	r3, r3, r0
 8008422:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008426:	bfac      	ite	ge
 8008428:	6563      	strge	r3, [r4, #84]	; 0x54
 800842a:	81a3      	strhlt	r3, [r4, #12]
 800842c:	bd10      	pop	{r4, pc}

0800842e <__swrite>:
 800842e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008432:	461f      	mov	r7, r3
 8008434:	898b      	ldrh	r3, [r1, #12]
 8008436:	4605      	mov	r5, r0
 8008438:	05db      	lsls	r3, r3, #23
 800843a:	460c      	mov	r4, r1
 800843c:	4616      	mov	r6, r2
 800843e:	d505      	bpl.n	800844c <__swrite+0x1e>
 8008440:	2302      	movs	r3, #2
 8008442:	2200      	movs	r2, #0
 8008444:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008448:	f000 f868 	bl	800851c <_lseek_r>
 800844c:	89a3      	ldrh	r3, [r4, #12]
 800844e:	4632      	mov	r2, r6
 8008450:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008454:	81a3      	strh	r3, [r4, #12]
 8008456:	4628      	mov	r0, r5
 8008458:	463b      	mov	r3, r7
 800845a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800845e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008462:	f000 b817 	b.w	8008494 <_write_r>

08008466 <__sseek>:
 8008466:	b510      	push	{r4, lr}
 8008468:	460c      	mov	r4, r1
 800846a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800846e:	f000 f855 	bl	800851c <_lseek_r>
 8008472:	1c43      	adds	r3, r0, #1
 8008474:	89a3      	ldrh	r3, [r4, #12]
 8008476:	bf15      	itete	ne
 8008478:	6560      	strne	r0, [r4, #84]	; 0x54
 800847a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800847e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008482:	81a3      	strheq	r3, [r4, #12]
 8008484:	bf18      	it	ne
 8008486:	81a3      	strhne	r3, [r4, #12]
 8008488:	bd10      	pop	{r4, pc}

0800848a <__sclose>:
 800848a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800848e:	f000 b813 	b.w	80084b8 <_close_r>
	...

08008494 <_write_r>:
 8008494:	b538      	push	{r3, r4, r5, lr}
 8008496:	4604      	mov	r4, r0
 8008498:	4608      	mov	r0, r1
 800849a:	4611      	mov	r1, r2
 800849c:	2200      	movs	r2, #0
 800849e:	4d05      	ldr	r5, [pc, #20]	; (80084b4 <_write_r+0x20>)
 80084a0:	602a      	str	r2, [r5, #0]
 80084a2:	461a      	mov	r2, r3
 80084a4:	f7f9 fdea 	bl	800207c <_write>
 80084a8:	1c43      	adds	r3, r0, #1
 80084aa:	d102      	bne.n	80084b2 <_write_r+0x1e>
 80084ac:	682b      	ldr	r3, [r5, #0]
 80084ae:	b103      	cbz	r3, 80084b2 <_write_r+0x1e>
 80084b0:	6023      	str	r3, [r4, #0]
 80084b2:	bd38      	pop	{r3, r4, r5, pc}
 80084b4:	20000444 	.word	0x20000444

080084b8 <_close_r>:
 80084b8:	b538      	push	{r3, r4, r5, lr}
 80084ba:	2300      	movs	r3, #0
 80084bc:	4d05      	ldr	r5, [pc, #20]	; (80084d4 <_close_r+0x1c>)
 80084be:	4604      	mov	r4, r0
 80084c0:	4608      	mov	r0, r1
 80084c2:	602b      	str	r3, [r5, #0]
 80084c4:	f7f9 fdf6 	bl	80020b4 <_close>
 80084c8:	1c43      	adds	r3, r0, #1
 80084ca:	d102      	bne.n	80084d2 <_close_r+0x1a>
 80084cc:	682b      	ldr	r3, [r5, #0]
 80084ce:	b103      	cbz	r3, 80084d2 <_close_r+0x1a>
 80084d0:	6023      	str	r3, [r4, #0]
 80084d2:	bd38      	pop	{r3, r4, r5, pc}
 80084d4:	20000444 	.word	0x20000444

080084d8 <_fstat_r>:
 80084d8:	b538      	push	{r3, r4, r5, lr}
 80084da:	2300      	movs	r3, #0
 80084dc:	4d06      	ldr	r5, [pc, #24]	; (80084f8 <_fstat_r+0x20>)
 80084de:	4604      	mov	r4, r0
 80084e0:	4608      	mov	r0, r1
 80084e2:	4611      	mov	r1, r2
 80084e4:	602b      	str	r3, [r5, #0]
 80084e6:	f7f9 fdf0 	bl	80020ca <_fstat>
 80084ea:	1c43      	adds	r3, r0, #1
 80084ec:	d102      	bne.n	80084f4 <_fstat_r+0x1c>
 80084ee:	682b      	ldr	r3, [r5, #0]
 80084f0:	b103      	cbz	r3, 80084f4 <_fstat_r+0x1c>
 80084f2:	6023      	str	r3, [r4, #0]
 80084f4:	bd38      	pop	{r3, r4, r5, pc}
 80084f6:	bf00      	nop
 80084f8:	20000444 	.word	0x20000444

080084fc <_isatty_r>:
 80084fc:	b538      	push	{r3, r4, r5, lr}
 80084fe:	2300      	movs	r3, #0
 8008500:	4d05      	ldr	r5, [pc, #20]	; (8008518 <_isatty_r+0x1c>)
 8008502:	4604      	mov	r4, r0
 8008504:	4608      	mov	r0, r1
 8008506:	602b      	str	r3, [r5, #0]
 8008508:	f7f9 fdee 	bl	80020e8 <_isatty>
 800850c:	1c43      	adds	r3, r0, #1
 800850e:	d102      	bne.n	8008516 <_isatty_r+0x1a>
 8008510:	682b      	ldr	r3, [r5, #0]
 8008512:	b103      	cbz	r3, 8008516 <_isatty_r+0x1a>
 8008514:	6023      	str	r3, [r4, #0]
 8008516:	bd38      	pop	{r3, r4, r5, pc}
 8008518:	20000444 	.word	0x20000444

0800851c <_lseek_r>:
 800851c:	b538      	push	{r3, r4, r5, lr}
 800851e:	4604      	mov	r4, r0
 8008520:	4608      	mov	r0, r1
 8008522:	4611      	mov	r1, r2
 8008524:	2200      	movs	r2, #0
 8008526:	4d05      	ldr	r5, [pc, #20]	; (800853c <_lseek_r+0x20>)
 8008528:	602a      	str	r2, [r5, #0]
 800852a:	461a      	mov	r2, r3
 800852c:	f7f9 fde6 	bl	80020fc <_lseek>
 8008530:	1c43      	adds	r3, r0, #1
 8008532:	d102      	bne.n	800853a <_lseek_r+0x1e>
 8008534:	682b      	ldr	r3, [r5, #0]
 8008536:	b103      	cbz	r3, 800853a <_lseek_r+0x1e>
 8008538:	6023      	str	r3, [r4, #0]
 800853a:	bd38      	pop	{r3, r4, r5, pc}
 800853c:	20000444 	.word	0x20000444

08008540 <_read_r>:
 8008540:	b538      	push	{r3, r4, r5, lr}
 8008542:	4604      	mov	r4, r0
 8008544:	4608      	mov	r0, r1
 8008546:	4611      	mov	r1, r2
 8008548:	2200      	movs	r2, #0
 800854a:	4d05      	ldr	r5, [pc, #20]	; (8008560 <_read_r+0x20>)
 800854c:	602a      	str	r2, [r5, #0]
 800854e:	461a      	mov	r2, r3
 8008550:	f7f9 fd77 	bl	8002042 <_read>
 8008554:	1c43      	adds	r3, r0, #1
 8008556:	d102      	bne.n	800855e <_read_r+0x1e>
 8008558:	682b      	ldr	r3, [r5, #0]
 800855a:	b103      	cbz	r3, 800855e <_read_r+0x1e>
 800855c:	6023      	str	r3, [r4, #0]
 800855e:	bd38      	pop	{r3, r4, r5, pc}
 8008560:	20000444 	.word	0x20000444

08008564 <_init>:
 8008564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008566:	bf00      	nop
 8008568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800856a:	bc08      	pop	{r3}
 800856c:	469e      	mov	lr, r3
 800856e:	4770      	bx	lr

08008570 <_fini>:
 8008570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008572:	bf00      	nop
 8008574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008576:	bc08      	pop	{r3}
 8008578:	469e      	mov	lr, r3
 800857a:	4770      	bx	lr
