module top_module(
	output out);

	// Assign the output to logic 0
	assign out = 1'b0;

endmodule
