// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
// Date        : Mon Nov 29 12:38:42 2021
// Host        : DESKTOP-UNKKMEU running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/final_lab/final_lab.gen/sources_1/bd/block_design/ip/block_design_accelerator_0_0/block_design_accelerator_0_0_sim_netlist.v
// Design      : block_design_accelerator_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "block_design_accelerator_0_0,accelerator_v1_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "accelerator_v1_0,Vivado 2021.1" *) 
(* NotValidForBitStream *)
module block_design_accelerator_0_0
   (fclk0,
    fclk1,
    fclk2,
    fclk3,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input fclk0;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input fclk1;
  input fclk2;
  input fclk3;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 125000000, ID_WIDTH 0, ADDR_WIDTH 20, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN block_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [19:0]s00_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [19:0]s00_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input s00_axi_rready;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN block_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s00_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;

  wire \<const0> ;
  wire fclk0;
  wire fclk1;
  wire s00_axi_aclk;
  wire [19:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [19:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire s00_axi_wvalid;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  block_design_accelerator_0_0_accelerator_v1_0 U0
       (.S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .fclk0(fclk0),
        .fclk1(fclk1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[19:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[19:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "DRAM_ADDR_GEN" *) 
module block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work
   (dram_clk_IBUF_BUFG,
    output_reg,
    \output_reg[0]_0 ,
    rst0_out,
    state,
    Q,
    dram_wr_addr_OBUF);
  input dram_clk_IBUF_BUFG;
  input [0:0]output_reg;
  input \output_reg[0]_0 ;
  input rst0_out;
  output state;
  input [14:0]Q;
  output [14:0]dram_wr_addr_OBUF;

  wire [14:0]Q;
  wire \addr_current[0]_i_3_n_0 ;
  wire \addr_current[0]_i_4_n_0 ;
  wire \addr_current[0]_i_5_n_0 ;
  wire \addr_current[0]_i_6_n_0 ;
  wire \addr_current[0]_i_7_n_0 ;
  wire \addr_current[12]_i_2_n_0 ;
  wire \addr_current[12]_i_3_n_0 ;
  wire \addr_current[12]_i_4_n_0 ;
  wire \addr_current[4]_i_2_n_0 ;
  wire \addr_current[4]_i_3_n_0 ;
  wire \addr_current[4]_i_4_n_0 ;
  wire \addr_current[4]_i_5_n_0 ;
  wire \addr_current[8]_i_2_n_0 ;
  wire \addr_current[8]_i_3_n_0 ;
  wire \addr_current[8]_i_4_n_0 ;
  wire \addr_current[8]_i_5_n_0 ;
  wire [14:0]addr_current_reg;
  wire \addr_current_reg[0]_i_2_n_0 ;
  wire \addr_current_reg[0]_i_2_n_1 ;
  wire \addr_current_reg[0]_i_2_n_2 ;
  wire \addr_current_reg[0]_i_2_n_3 ;
  wire \addr_current_reg[0]_i_2_n_4 ;
  wire \addr_current_reg[0]_i_2_n_5 ;
  wire \addr_current_reg[0]_i_2_n_6 ;
  wire \addr_current_reg[0]_i_2_n_7 ;
  wire \addr_current_reg[12]_i_1_n_2 ;
  wire \addr_current_reg[12]_i_1_n_3 ;
  wire \addr_current_reg[12]_i_1_n_5 ;
  wire \addr_current_reg[12]_i_1_n_6 ;
  wire \addr_current_reg[12]_i_1_n_7 ;
  wire \addr_current_reg[4]_i_1_n_0 ;
  wire \addr_current_reg[4]_i_1_n_1 ;
  wire \addr_current_reg[4]_i_1_n_2 ;
  wire \addr_current_reg[4]_i_1_n_3 ;
  wire \addr_current_reg[4]_i_1_n_4 ;
  wire \addr_current_reg[4]_i_1_n_5 ;
  wire \addr_current_reg[4]_i_1_n_6 ;
  wire \addr_current_reg[4]_i_1_n_7 ;
  wire \addr_current_reg[8]_i_1_n_0 ;
  wire \addr_current_reg[8]_i_1_n_1 ;
  wire \addr_current_reg[8]_i_1_n_2 ;
  wire \addr_current_reg[8]_i_1_n_3 ;
  wire \addr_current_reg[8]_i_1_n_4 ;
  wire \addr_current_reg[8]_i_1_n_5 ;
  wire \addr_current_reg[8]_i_1_n_6 ;
  wire \addr_current_reg[8]_i_1_n_7 ;
  wire dram_clk_IBUF_BUFG;
  wire [14:0]dram_wr_addr_OBUF;
  wire [0:0]output_reg;
  wire \output_reg[0]_0 ;
  wire rst0_out;
  wire state;
  wire [3:2]\NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_addr_current_reg[12]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_3 
       (.I0(addr_current_reg[0]),
        .I1(state),
        .I2(Q[0]),
        .O(\addr_current[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_4 
       (.I0(addr_current_reg[3]),
        .I1(state),
        .I2(Q[3]),
        .O(\addr_current[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_5 
       (.I0(addr_current_reg[2]),
        .I1(state),
        .I2(Q[2]),
        .O(\addr_current[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_6 
       (.I0(addr_current_reg[1]),
        .I1(state),
        .I2(Q[1]),
        .O(\addr_current[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \addr_current[0]_i_7 
       (.I0(Q[0]),
        .I1(addr_current_reg[0]),
        .I2(state),
        .O(\addr_current[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_2 
       (.I0(addr_current_reg[14]),
        .I1(state),
        .I2(Q[14]),
        .O(\addr_current[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_3 
       (.I0(addr_current_reg[13]),
        .I1(state),
        .I2(Q[13]),
        .O(\addr_current[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_4 
       (.I0(addr_current_reg[12]),
        .I1(state),
        .I2(Q[12]),
        .O(\addr_current[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_2 
       (.I0(addr_current_reg[7]),
        .I1(state),
        .I2(Q[7]),
        .O(\addr_current[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_3 
       (.I0(addr_current_reg[6]),
        .I1(state),
        .I2(Q[6]),
        .O(\addr_current[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_4 
       (.I0(addr_current_reg[5]),
        .I1(state),
        .I2(Q[5]),
        .O(\addr_current[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_5 
       (.I0(addr_current_reg[4]),
        .I1(state),
        .I2(Q[4]),
        .O(\addr_current[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_2 
       (.I0(addr_current_reg[11]),
        .I1(state),
        .I2(Q[11]),
        .O(\addr_current[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_3 
       (.I0(addr_current_reg[10]),
        .I1(state),
        .I2(Q[10]),
        .O(\addr_current[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_4 
       (.I0(addr_current_reg[9]),
        .I1(state),
        .I2(Q[9]),
        .O(\addr_current[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_5 
       (.I0(addr_current_reg[8]),
        .I1(state),
        .I2(Q[8]),
        .O(\addr_current[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[0]_i_2_n_7 ),
        .Q(addr_current_reg[0]));
  CARRY4 \addr_current_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\addr_current_reg[0]_i_2_n_0 ,\addr_current_reg[0]_i_2_n_1 ,\addr_current_reg[0]_i_2_n_2 ,\addr_current_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\addr_current[0]_i_3_n_0 }),
        .O({\addr_current_reg[0]_i_2_n_4 ,\addr_current_reg[0]_i_2_n_5 ,\addr_current_reg[0]_i_2_n_6 ,\addr_current_reg[0]_i_2_n_7 }),
        .S({\addr_current[0]_i_4_n_0 ,\addr_current[0]_i_5_n_0 ,\addr_current[0]_i_6_n_0 ,\addr_current[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[10] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[8]_i_1_n_5 ),
        .Q(addr_current_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[11] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[8]_i_1_n_4 ),
        .Q(addr_current_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[12] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[12]_i_1_n_7 ),
        .Q(addr_current_reg[12]));
  CARRY4 \addr_current_reg[12]_i_1 
       (.CI(\addr_current_reg[8]_i_1_n_0 ),
        .CO({\NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED [3:2],\addr_current_reg[12]_i_1_n_2 ,\addr_current_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_addr_current_reg[12]_i_1_O_UNCONNECTED [3],\addr_current_reg[12]_i_1_n_5 ,\addr_current_reg[12]_i_1_n_6 ,\addr_current_reg[12]_i_1_n_7 }),
        .S({1'b0,\addr_current[12]_i_2_n_0 ,\addr_current[12]_i_3_n_0 ,\addr_current[12]_i_4_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[13] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[12]_i_1_n_6 ),
        .Q(addr_current_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[14] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[12]_i_1_n_5 ),
        .Q(addr_current_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[1] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[0]_i_2_n_6 ),
        .Q(addr_current_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[2] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[0]_i_2_n_5 ),
        .Q(addr_current_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[3] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[0]_i_2_n_4 ),
        .Q(addr_current_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[4] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[4]_i_1_n_7 ),
        .Q(addr_current_reg[4]));
  CARRY4 \addr_current_reg[4]_i_1 
       (.CI(\addr_current_reg[0]_i_2_n_0 ),
        .CO({\addr_current_reg[4]_i_1_n_0 ,\addr_current_reg[4]_i_1_n_1 ,\addr_current_reg[4]_i_1_n_2 ,\addr_current_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_current_reg[4]_i_1_n_4 ,\addr_current_reg[4]_i_1_n_5 ,\addr_current_reg[4]_i_1_n_6 ,\addr_current_reg[4]_i_1_n_7 }),
        .S({\addr_current[4]_i_2_n_0 ,\addr_current[4]_i_3_n_0 ,\addr_current[4]_i_4_n_0 ,\addr_current[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[5] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[4]_i_1_n_6 ),
        .Q(addr_current_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[6] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[4]_i_1_n_5 ),
        .Q(addr_current_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[7] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[4]_i_1_n_4 ),
        .Q(addr_current_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[8] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[8]_i_1_n_7 ),
        .Q(addr_current_reg[8]));
  CARRY4 \addr_current_reg[8]_i_1 
       (.CI(\addr_current_reg[4]_i_1_n_0 ),
        .CO({\addr_current_reg[8]_i_1_n_0 ,\addr_current_reg[8]_i_1_n_1 ,\addr_current_reg[8]_i_1_n_2 ,\addr_current_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_current_reg[8]_i_1_n_4 ,\addr_current_reg[8]_i_1_n_5 ,\addr_current_reg[8]_i_1_n_6 ,\addr_current_reg[8]_i_1_n_7 }),
        .S({\addr_current[8]_i_2_n_0 ,\addr_current[8]_i_3_n_0 ,\addr_current[8]_i_4_n_0 ,\addr_current[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[9] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[8]_i_1_n_6 ),
        .Q(addr_current_reg[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[0]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[0]),
        .O(dram_wr_addr_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[10]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[10]),
        .O(dram_wr_addr_OBUF[10]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[11]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[11]),
        .O(dram_wr_addr_OBUF[11]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[12]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[12]),
        .O(dram_wr_addr_OBUF[12]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[13]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[13]),
        .O(dram_wr_addr_OBUF[13]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[14]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[14]),
        .O(dram_wr_addr_OBUF[14]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[1]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[1]),
        .O(dram_wr_addr_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[2]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[2]),
        .O(dram_wr_addr_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[3]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[3]),
        .O(dram_wr_addr_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[4]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[4]),
        .O(dram_wr_addr_OBUF[4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[5]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[5]),
        .O(dram_wr_addr_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[6]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[6]),
        .O(dram_wr_addr_OBUF[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[7]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[7]),
        .O(dram_wr_addr_OBUF[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[8]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[8]),
        .O(dram_wr_addr_OBUF[8]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[9]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[9]),
        .O(dram_wr_addr_OBUF[9]));
  FDCE #(
    .INIT(1'b0)) 
    state_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(\output_reg[0]_0 ),
        .Q(state));
endmodule

module \block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work_file_dram_rd_ram1.edn 
   (dram_clk_IBUF_BUFG,
    state,
    take_it_tg_ff_reg,
    take_it_tg_ff_reg_0,
    AR,
    Q,
    dram_rd_addr_OBUF);
  input dram_clk_IBUF_BUFG;
  output state;
  input take_it_tg_ff_reg;
  input take_it_tg_ff_reg_0;
  input [0:0]AR;
  input [14:0]Q;
  output [14:0]dram_rd_addr_OBUF;

  wire [0:0]AR;
  wire [14:0]Q;
  wire \addr_current[0]_i_3_n_0 ;
  wire \addr_current[0]_i_4_n_0 ;
  wire \addr_current[0]_i_5_n_0 ;
  wire \addr_current[0]_i_6_n_0 ;
  wire \addr_current[0]_i_7_n_0 ;
  wire \addr_current[12]_i_2_n_0 ;
  wire \addr_current[12]_i_3_n_0 ;
  wire \addr_current[12]_i_4_n_0 ;
  wire \addr_current[4]_i_2_n_0 ;
  wire \addr_current[4]_i_3_n_0 ;
  wire \addr_current[4]_i_4_n_0 ;
  wire \addr_current[4]_i_5_n_0 ;
  wire \addr_current[8]_i_2_n_0 ;
  wire \addr_current[8]_i_3_n_0 ;
  wire \addr_current[8]_i_4_n_0 ;
  wire \addr_current[8]_i_5_n_0 ;
  wire [14:0]addr_current_reg;
  wire \addr_current_reg[0]_i_2_n_0 ;
  wire \addr_current_reg[0]_i_2_n_1 ;
  wire \addr_current_reg[0]_i_2_n_2 ;
  wire \addr_current_reg[0]_i_2_n_3 ;
  wire \addr_current_reg[0]_i_2_n_4 ;
  wire \addr_current_reg[0]_i_2_n_5 ;
  wire \addr_current_reg[0]_i_2_n_6 ;
  wire \addr_current_reg[0]_i_2_n_7 ;
  wire \addr_current_reg[12]_i_1_n_2 ;
  wire \addr_current_reg[12]_i_1_n_3 ;
  wire \addr_current_reg[12]_i_1_n_5 ;
  wire \addr_current_reg[12]_i_1_n_6 ;
  wire \addr_current_reg[12]_i_1_n_7 ;
  wire \addr_current_reg[4]_i_1_n_0 ;
  wire \addr_current_reg[4]_i_1_n_1 ;
  wire \addr_current_reg[4]_i_1_n_2 ;
  wire \addr_current_reg[4]_i_1_n_3 ;
  wire \addr_current_reg[4]_i_1_n_4 ;
  wire \addr_current_reg[4]_i_1_n_5 ;
  wire \addr_current_reg[4]_i_1_n_6 ;
  wire \addr_current_reg[4]_i_1_n_7 ;
  wire \addr_current_reg[8]_i_1_n_0 ;
  wire \addr_current_reg[8]_i_1_n_1 ;
  wire \addr_current_reg[8]_i_1_n_2 ;
  wire \addr_current_reg[8]_i_1_n_3 ;
  wire \addr_current_reg[8]_i_1_n_4 ;
  wire \addr_current_reg[8]_i_1_n_5 ;
  wire \addr_current_reg[8]_i_1_n_6 ;
  wire \addr_current_reg[8]_i_1_n_7 ;
  wire dram_clk_IBUF_BUFG;
  wire [14:0]dram_rd_addr_OBUF;
  wire state;
  wire take_it_tg_ff_reg;
  wire take_it_tg_ff_reg_0;
  wire [3:2]\NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_addr_current_reg[12]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_3 
       (.I0(addr_current_reg[0]),
        .I1(state),
        .I2(Q[0]),
        .O(\addr_current[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_4 
       (.I0(addr_current_reg[3]),
        .I1(state),
        .I2(Q[3]),
        .O(\addr_current[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_5 
       (.I0(addr_current_reg[2]),
        .I1(state),
        .I2(Q[2]),
        .O(\addr_current[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_6 
       (.I0(addr_current_reg[1]),
        .I1(state),
        .I2(Q[1]),
        .O(\addr_current[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \addr_current[0]_i_7 
       (.I0(Q[0]),
        .I1(addr_current_reg[0]),
        .I2(state),
        .O(\addr_current[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_2 
       (.I0(addr_current_reg[14]),
        .I1(state),
        .I2(Q[14]),
        .O(\addr_current[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_3 
       (.I0(addr_current_reg[13]),
        .I1(state),
        .I2(Q[13]),
        .O(\addr_current[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_4 
       (.I0(addr_current_reg[12]),
        .I1(state),
        .I2(Q[12]),
        .O(\addr_current[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_2 
       (.I0(addr_current_reg[7]),
        .I1(state),
        .I2(Q[7]),
        .O(\addr_current[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_3 
       (.I0(addr_current_reg[6]),
        .I1(state),
        .I2(Q[6]),
        .O(\addr_current[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_4 
       (.I0(addr_current_reg[5]),
        .I1(state),
        .I2(Q[5]),
        .O(\addr_current[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_5 
       (.I0(addr_current_reg[4]),
        .I1(state),
        .I2(Q[4]),
        .O(\addr_current[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_2 
       (.I0(addr_current_reg[11]),
        .I1(state),
        .I2(Q[11]),
        .O(\addr_current[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_3 
       (.I0(addr_current_reg[10]),
        .I1(state),
        .I2(Q[10]),
        .O(\addr_current[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_4 
       (.I0(addr_current_reg[9]),
        .I1(state),
        .I2(Q[9]),
        .O(\addr_current[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_5 
       (.I0(addr_current_reg[8]),
        .I1(state),
        .I2(Q[8]),
        .O(\addr_current[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[0]_i_2_n_7 ),
        .Q(addr_current_reg[0]));
  CARRY4 \addr_current_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\addr_current_reg[0]_i_2_n_0 ,\addr_current_reg[0]_i_2_n_1 ,\addr_current_reg[0]_i_2_n_2 ,\addr_current_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\addr_current[0]_i_3_n_0 }),
        .O({\addr_current_reg[0]_i_2_n_4 ,\addr_current_reg[0]_i_2_n_5 ,\addr_current_reg[0]_i_2_n_6 ,\addr_current_reg[0]_i_2_n_7 }),
        .S({\addr_current[0]_i_4_n_0 ,\addr_current[0]_i_5_n_0 ,\addr_current[0]_i_6_n_0 ,\addr_current[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[10] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[8]_i_1_n_5 ),
        .Q(addr_current_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[11] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[8]_i_1_n_4 ),
        .Q(addr_current_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[12] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[12]_i_1_n_7 ),
        .Q(addr_current_reg[12]));
  CARRY4 \addr_current_reg[12]_i_1 
       (.CI(\addr_current_reg[8]_i_1_n_0 ),
        .CO({\NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED [3:2],\addr_current_reg[12]_i_1_n_2 ,\addr_current_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_addr_current_reg[12]_i_1_O_UNCONNECTED [3],\addr_current_reg[12]_i_1_n_5 ,\addr_current_reg[12]_i_1_n_6 ,\addr_current_reg[12]_i_1_n_7 }),
        .S({1'b0,\addr_current[12]_i_2_n_0 ,\addr_current[12]_i_3_n_0 ,\addr_current[12]_i_4_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[13] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[12]_i_1_n_6 ),
        .Q(addr_current_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[14] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[12]_i_1_n_5 ),
        .Q(addr_current_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[1] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[0]_i_2_n_6 ),
        .Q(addr_current_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[2] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[0]_i_2_n_5 ),
        .Q(addr_current_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[3] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[0]_i_2_n_4 ),
        .Q(addr_current_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[4] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[4]_i_1_n_7 ),
        .Q(addr_current_reg[4]));
  CARRY4 \addr_current_reg[4]_i_1 
       (.CI(\addr_current_reg[0]_i_2_n_0 ),
        .CO({\addr_current_reg[4]_i_1_n_0 ,\addr_current_reg[4]_i_1_n_1 ,\addr_current_reg[4]_i_1_n_2 ,\addr_current_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_current_reg[4]_i_1_n_4 ,\addr_current_reg[4]_i_1_n_5 ,\addr_current_reg[4]_i_1_n_6 ,\addr_current_reg[4]_i_1_n_7 }),
        .S({\addr_current[4]_i_2_n_0 ,\addr_current[4]_i_3_n_0 ,\addr_current[4]_i_4_n_0 ,\addr_current[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[5] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[4]_i_1_n_6 ),
        .Q(addr_current_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[6] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[4]_i_1_n_5 ),
        .Q(addr_current_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[7] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[4]_i_1_n_4 ),
        .Q(addr_current_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[8] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[8]_i_1_n_7 ),
        .Q(addr_current_reg[8]));
  CARRY4 \addr_current_reg[8]_i_1 
       (.CI(\addr_current_reg[4]_i_1_n_0 ),
        .CO({\addr_current_reg[8]_i_1_n_0 ,\addr_current_reg[8]_i_1_n_1 ,\addr_current_reg[8]_i_1_n_2 ,\addr_current_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_current_reg[8]_i_1_n_4 ,\addr_current_reg[8]_i_1_n_5 ,\addr_current_reg[8]_i_1_n_6 ,\addr_current_reg[8]_i_1_n_7 }),
        .S({\addr_current[8]_i_2_n_0 ,\addr_current[8]_i_3_n_0 ,\addr_current[8]_i_4_n_0 ,\addr_current[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[9] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[8]_i_1_n_6 ),
        .Q(addr_current_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[0]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[0]),
        .O(dram_rd_addr_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[10]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[10]),
        .O(dram_rd_addr_OBUF[10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[11]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[11]),
        .O(dram_rd_addr_OBUF[11]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[12]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[12]),
        .O(dram_rd_addr_OBUF[12]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[13]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[13]),
        .O(dram_rd_addr_OBUF[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[14]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[14]),
        .O(dram_rd_addr_OBUF[14]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[1]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[1]),
        .O(dram_rd_addr_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[2]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[2]),
        .O(dram_rd_addr_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[3]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[3]),
        .O(dram_rd_addr_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[4]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[4]),
        .O(dram_rd_addr_OBUF[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[5]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[5]),
        .O(dram_rd_addr_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[6]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[6]),
        .O(dram_rd_addr_OBUF[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[7]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[7]),
        .O(dram_rd_addr_OBUF[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[8]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[8]),
        .O(dram_rd_addr_OBUF[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[9]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[9]),
        .O(dram_rd_addr_OBUF[9]));
  FDCE #(
    .INIT(1'b0)) 
    state_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(take_it_tg_ff_reg_0),
        .Q(state));
endmodule

module \block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work_file_dram_wr_ram0.edn 
   (dram_clk_IBUF_BUFG,
    output_reg,
    \output_reg[0]_0 ,
    rst0_out,
    state,
    Q,
    dram_wr_addr_OBUF);
  input dram_clk_IBUF_BUFG;
  input [0:0]output_reg;
  input \output_reg[0]_0 ;
  input rst0_out;
  output state;
  input [14:0]Q;
  output [14:0]dram_wr_addr_OBUF;

  wire [14:0]Q;
  wire \addr_current[0]_i_3_n_0 ;
  wire \addr_current[0]_i_4_n_0 ;
  wire \addr_current[0]_i_5_n_0 ;
  wire \addr_current[0]_i_6_n_0 ;
  wire \addr_current[0]_i_7_n_0 ;
  wire \addr_current[12]_i_2_n_0 ;
  wire \addr_current[12]_i_3_n_0 ;
  wire \addr_current[12]_i_4_n_0 ;
  wire \addr_current[4]_i_2_n_0 ;
  wire \addr_current[4]_i_3_n_0 ;
  wire \addr_current[4]_i_4_n_0 ;
  wire \addr_current[4]_i_5_n_0 ;
  wire \addr_current[8]_i_2_n_0 ;
  wire \addr_current[8]_i_3_n_0 ;
  wire \addr_current[8]_i_4_n_0 ;
  wire \addr_current[8]_i_5_n_0 ;
  wire [14:0]addr_current_reg;
  wire \addr_current_reg[0]_i_2_n_0 ;
  wire \addr_current_reg[0]_i_2_n_1 ;
  wire \addr_current_reg[0]_i_2_n_2 ;
  wire \addr_current_reg[0]_i_2_n_3 ;
  wire \addr_current_reg[0]_i_2_n_4 ;
  wire \addr_current_reg[0]_i_2_n_5 ;
  wire \addr_current_reg[0]_i_2_n_6 ;
  wire \addr_current_reg[0]_i_2_n_7 ;
  wire \addr_current_reg[12]_i_1_n_2 ;
  wire \addr_current_reg[12]_i_1_n_3 ;
  wire \addr_current_reg[12]_i_1_n_5 ;
  wire \addr_current_reg[12]_i_1_n_6 ;
  wire \addr_current_reg[12]_i_1_n_7 ;
  wire \addr_current_reg[4]_i_1_n_0 ;
  wire \addr_current_reg[4]_i_1_n_1 ;
  wire \addr_current_reg[4]_i_1_n_2 ;
  wire \addr_current_reg[4]_i_1_n_3 ;
  wire \addr_current_reg[4]_i_1_n_4 ;
  wire \addr_current_reg[4]_i_1_n_5 ;
  wire \addr_current_reg[4]_i_1_n_6 ;
  wire \addr_current_reg[4]_i_1_n_7 ;
  wire \addr_current_reg[8]_i_1_n_0 ;
  wire \addr_current_reg[8]_i_1_n_1 ;
  wire \addr_current_reg[8]_i_1_n_2 ;
  wire \addr_current_reg[8]_i_1_n_3 ;
  wire \addr_current_reg[8]_i_1_n_4 ;
  wire \addr_current_reg[8]_i_1_n_5 ;
  wire \addr_current_reg[8]_i_1_n_6 ;
  wire \addr_current_reg[8]_i_1_n_7 ;
  wire dram_clk_IBUF_BUFG;
  wire [14:0]dram_wr_addr_OBUF;
  wire [0:0]output_reg;
  wire \output_reg[0]_0 ;
  wire rst0_out;
  wire state;
  wire [3:2]\NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_addr_current_reg[12]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_3 
       (.I0(addr_current_reg[0]),
        .I1(state),
        .I2(Q[0]),
        .O(\addr_current[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_4 
       (.I0(addr_current_reg[3]),
        .I1(state),
        .I2(Q[3]),
        .O(\addr_current[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_5 
       (.I0(addr_current_reg[2]),
        .I1(state),
        .I2(Q[2]),
        .O(\addr_current[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_6 
       (.I0(addr_current_reg[1]),
        .I1(state),
        .I2(Q[1]),
        .O(\addr_current[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \addr_current[0]_i_7 
       (.I0(Q[0]),
        .I1(addr_current_reg[0]),
        .I2(state),
        .O(\addr_current[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_2 
       (.I0(addr_current_reg[14]),
        .I1(state),
        .I2(Q[14]),
        .O(\addr_current[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_3 
       (.I0(addr_current_reg[13]),
        .I1(state),
        .I2(Q[13]),
        .O(\addr_current[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_4 
       (.I0(addr_current_reg[12]),
        .I1(state),
        .I2(Q[12]),
        .O(\addr_current[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_2 
       (.I0(addr_current_reg[7]),
        .I1(state),
        .I2(Q[7]),
        .O(\addr_current[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_3 
       (.I0(addr_current_reg[6]),
        .I1(state),
        .I2(Q[6]),
        .O(\addr_current[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_4 
       (.I0(addr_current_reg[5]),
        .I1(state),
        .I2(Q[5]),
        .O(\addr_current[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_5 
       (.I0(addr_current_reg[4]),
        .I1(state),
        .I2(Q[4]),
        .O(\addr_current[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_2 
       (.I0(addr_current_reg[11]),
        .I1(state),
        .I2(Q[11]),
        .O(\addr_current[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_3 
       (.I0(addr_current_reg[10]),
        .I1(state),
        .I2(Q[10]),
        .O(\addr_current[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_4 
       (.I0(addr_current_reg[9]),
        .I1(state),
        .I2(Q[9]),
        .O(\addr_current[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_5 
       (.I0(addr_current_reg[8]),
        .I1(state),
        .I2(Q[8]),
        .O(\addr_current[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[0]_i_2_n_7 ),
        .Q(addr_current_reg[0]));
  CARRY4 \addr_current_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\addr_current_reg[0]_i_2_n_0 ,\addr_current_reg[0]_i_2_n_1 ,\addr_current_reg[0]_i_2_n_2 ,\addr_current_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\addr_current[0]_i_3_n_0 }),
        .O({\addr_current_reg[0]_i_2_n_4 ,\addr_current_reg[0]_i_2_n_5 ,\addr_current_reg[0]_i_2_n_6 ,\addr_current_reg[0]_i_2_n_7 }),
        .S({\addr_current[0]_i_4_n_0 ,\addr_current[0]_i_5_n_0 ,\addr_current[0]_i_6_n_0 ,\addr_current[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[10] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[8]_i_1_n_5 ),
        .Q(addr_current_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[11] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[8]_i_1_n_4 ),
        .Q(addr_current_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[12] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[12]_i_1_n_7 ),
        .Q(addr_current_reg[12]));
  CARRY4 \addr_current_reg[12]_i_1 
       (.CI(\addr_current_reg[8]_i_1_n_0 ),
        .CO({\NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED [3:2],\addr_current_reg[12]_i_1_n_2 ,\addr_current_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_addr_current_reg[12]_i_1_O_UNCONNECTED [3],\addr_current_reg[12]_i_1_n_5 ,\addr_current_reg[12]_i_1_n_6 ,\addr_current_reg[12]_i_1_n_7 }),
        .S({1'b0,\addr_current[12]_i_2_n_0 ,\addr_current[12]_i_3_n_0 ,\addr_current[12]_i_4_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[13] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[12]_i_1_n_6 ),
        .Q(addr_current_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[14] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[12]_i_1_n_5 ),
        .Q(addr_current_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[1] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[0]_i_2_n_6 ),
        .Q(addr_current_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[2] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[0]_i_2_n_5 ),
        .Q(addr_current_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[3] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[0]_i_2_n_4 ),
        .Q(addr_current_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[4] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[4]_i_1_n_7 ),
        .Q(addr_current_reg[4]));
  CARRY4 \addr_current_reg[4]_i_1 
       (.CI(\addr_current_reg[0]_i_2_n_0 ),
        .CO({\addr_current_reg[4]_i_1_n_0 ,\addr_current_reg[4]_i_1_n_1 ,\addr_current_reg[4]_i_1_n_2 ,\addr_current_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_current_reg[4]_i_1_n_4 ,\addr_current_reg[4]_i_1_n_5 ,\addr_current_reg[4]_i_1_n_6 ,\addr_current_reg[4]_i_1_n_7 }),
        .S({\addr_current[4]_i_2_n_0 ,\addr_current[4]_i_3_n_0 ,\addr_current[4]_i_4_n_0 ,\addr_current[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[5] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[4]_i_1_n_6 ),
        .Q(addr_current_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[6] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[4]_i_1_n_5 ),
        .Q(addr_current_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[7] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[4]_i_1_n_4 ),
        .Q(addr_current_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[8] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[8]_i_1_n_7 ),
        .Q(addr_current_reg[8]));
  CARRY4 \addr_current_reg[8]_i_1 
       (.CI(\addr_current_reg[4]_i_1_n_0 ),
        .CO({\addr_current_reg[8]_i_1_n_0 ,\addr_current_reg[8]_i_1_n_1 ,\addr_current_reg[8]_i_1_n_2 ,\addr_current_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_current_reg[8]_i_1_n_4 ,\addr_current_reg[8]_i_1_n_5 ,\addr_current_reg[8]_i_1_n_6 ,\addr_current_reg[8]_i_1_n_7 }),
        .S({\addr_current[8]_i_2_n_0 ,\addr_current[8]_i_3_n_0 ,\addr_current[8]_i_4_n_0 ,\addr_current[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[9] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[8]_i_1_n_6 ),
        .Q(addr_current_reg[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[0]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[0]),
        .O(dram_wr_addr_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[10]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[10]),
        .O(dram_wr_addr_OBUF[10]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[11]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[11]),
        .O(dram_wr_addr_OBUF[11]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[12]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[12]),
        .O(dram_wr_addr_OBUF[12]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[13]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[13]),
        .O(dram_wr_addr_OBUF[13]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[14]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[14]),
        .O(dram_wr_addr_OBUF[14]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[1]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[1]),
        .O(dram_wr_addr_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[2]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[2]),
        .O(dram_wr_addr_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[3]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[3]),
        .O(dram_wr_addr_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[4]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[4]),
        .O(dram_wr_addr_OBUF[4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[5]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[5]),
        .O(dram_wr_addr_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[6]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[6]),
        .O(dram_wr_addr_OBUF[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[7]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[7]),
        .O(dram_wr_addr_OBUF[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[8]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[8]),
        .O(dram_wr_addr_OBUF[8]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[9]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[9]),
        .O(dram_wr_addr_OBUF[9]));
  FDCE #(
    .INIT(1'b0)) 
    state_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(\output_reg[0]_0 ),
        .Q(state));
endmodule

(* ORIG_REF_NAME = "accelerator_v1_0" *) 
module block_design_accelerator_0_0_accelerator_v1_0
   (S_AXI_AWREADY,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    fclk1,
    s00_axi_araddr,
    s00_axi_aresetn,
    fclk0,
    s00_axi_wdata,
    s00_axi_awaddr,
    s00_axi_aclk,
    s00_axi_arvalid,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input fclk1;
  input [17:0]s00_axi_araddr;
  input s00_axi_aresetn;
  input fclk0;
  input [31:0]s00_axi_wdata;
  input [17:0]s00_axi_awaddr;
  input s00_axi_aclk;
  input s00_axi_arvalid;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire fclk0;
  wire fclk1;
  wire s00_axi_aclk;
  wire [17:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [17:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wvalid;

  block_design_accelerator_0_0_accelerator_v1_0_S00_AXI accelerator_v1_0_S00_AXI_inst
       (.S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_WREADY(S_AXI_WREADY),
        .fclk0(fclk0),
        .fclk1(fclk1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "accelerator_v1_0_S00_AXI" *) 
module block_design_accelerator_0_0_accelerator_v1_0_S00_AXI
   (S_AXI_AWREADY,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    fclk1,
    s00_axi_araddr,
    s00_axi_aresetn,
    fclk0,
    s00_axi_wdata,
    s00_axi_awaddr,
    s00_axi_aclk,
    s00_axi_arvalid,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input fclk1;
  input [17:0]s00_axi_araddr;
  input s00_axi_aresetn;
  input fclk0;
  input [31:0]s00_axi_wdata;
  input [17:0]s00_axi_awaddr;
  input s00_axi_aclk;
  input s00_axi_arvalid;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire axi_arready0;
  wire axi_awready0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire fclk0;
  wire fclk1;
  wire mmap_rst;
  wire [31:0]rd_data;
  wire s00_axi_aclk;
  wire [17:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [17:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wvalid;
  wire slv_reg_rden;
  wire [17:0]wr_addr;

  block_design_accelerator_0_0_wrapper U_WRAPPER
       (.Q(wr_addr),
        .SR(mmap_rst),
        .fclk0(fclk0),
        .fclk1(fclk1),
        .\prev_addr_reg[15] (S_AXI_AWREADY),
        .\prev_addr_reg[15]_0 (S_AXI_WREADY),
        .\rd_data_reg[31] (rd_data),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wvalid(s00_axi_wvalid));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(S_AXI_ARREADY),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[8]),
        .Q(wr_addr[8]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[9]),
        .Q(wr_addr[9]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[10]),
        .Q(wr_addr[10]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[11]),
        .Q(wr_addr[11]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[12]),
        .Q(wr_addr[12]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[13]),
        .Q(wr_addr[13]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[16] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[14]),
        .Q(wr_addr[14]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[17] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[15]),
        .Q(wr_addr[15]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[18] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[16]),
        .Q(wr_addr[16]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[19] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[17]),
        .Q(wr_addr[17]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[0]),
        .Q(wr_addr[0]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[1]),
        .Q(wr_addr[1]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[2]),
        .Q(wr_addr[2]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[3]),
        .Q(wr_addr[3]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[4]),
        .Q(wr_addr[4]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[5]),
        .Q(wr_addr[5]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[6]),
        .Q(wr_addr[6]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[7]),
        .Q(wr_addr[7]),
        .R(mmap_rst));
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_2
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(S_AXI_AWREADY),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(mmap_rst));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(S_AXI_WREADY),
        .I3(S_AXI_AWREADY),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(mmap_rst));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[31]_i_1 
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .O(slv_reg_rden));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[0]),
        .Q(s00_axi_rdata[0]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[10]),
        .Q(s00_axi_rdata[10]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[11]),
        .Q(s00_axi_rdata[11]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[12]),
        .Q(s00_axi_rdata[12]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[13]),
        .Q(s00_axi_rdata[13]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[14]),
        .Q(s00_axi_rdata[14]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[15]),
        .Q(s00_axi_rdata[15]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[16]),
        .Q(s00_axi_rdata[16]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[17]),
        .Q(s00_axi_rdata[17]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[18]),
        .Q(s00_axi_rdata[18]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[19]),
        .Q(s00_axi_rdata[19]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[1]),
        .Q(s00_axi_rdata[1]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[20]),
        .Q(s00_axi_rdata[20]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[21]),
        .Q(s00_axi_rdata[21]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[22]),
        .Q(s00_axi_rdata[22]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[23]),
        .Q(s00_axi_rdata[23]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[24]),
        .Q(s00_axi_rdata[24]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[25]),
        .Q(s00_axi_rdata[25]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[26]),
        .Q(s00_axi_rdata[26]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[27]),
        .Q(s00_axi_rdata[27]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[28]),
        .Q(s00_axi_rdata[28]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[29]),
        .Q(s00_axi_rdata[29]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[2]),
        .Q(s00_axi_rdata[2]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[30]),
        .Q(s00_axi_rdata[30]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[31]),
        .Q(s00_axi_rdata[31]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[3]),
        .Q(s00_axi_rdata[3]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[4]),
        .Q(s00_axi_rdata[4]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[5]),
        .Q(s00_axi_rdata[5]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[6]),
        .Q(s00_axi_rdata[6]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[7]),
        .Q(s00_axi_rdata[7]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[8]),
        .Q(s00_axi_rdata[8]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[9]),
        .Q(s00_axi_rdata[9]),
        .R(mmap_rst));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(mmap_rst));
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(S_AXI_WREADY),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(mmap_rst));
endmodule

(* ORIG_REF_NAME = "address_gen_custom" *) 
module block_design_accelerator_0_0_address_gen_custom
   (\FSM_sequential_state_reg[1]_0 ,
    rd_addr,
    fclk1,
    \count_reg[16]_0 ,
    Q,
    go_after_handshake,
    \start_addr_reg_reg[14]_0 );
  output \FSM_sequential_state_reg[1]_0 ;
  output [14:0]rd_addr;
  input fclk1;
  input \count_reg[16]_0 ;
  input [16:0]Q;
  input go_after_handshake;
  input [14:0]\start_addr_reg_reg[14]_0 ;

  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [16:0]Q;
  wire \count[0]_i_3_n_0 ;
  wire [16:0]count_reg;
  wire \count_reg[0]_i_2_n_0 ;
  wire \count_reg[0]_i_2_n_1 ;
  wire \count_reg[0]_i_2_n_2 ;
  wire \count_reg[0]_i_2_n_3 ;
  wire \count_reg[0]_i_2_n_4 ;
  wire \count_reg[0]_i_2_n_5 ;
  wire \count_reg[0]_i_2_n_6 ;
  wire \count_reg[0]_i_2_n_7 ;
  wire \count_reg[12]_i_1_n_0 ;
  wire \count_reg[12]_i_1_n_1 ;
  wire \count_reg[12]_i_1_n_2 ;
  wire \count_reg[12]_i_1_n_3 ;
  wire \count_reg[12]_i_1_n_4 ;
  wire \count_reg[12]_i_1_n_5 ;
  wire \count_reg[12]_i_1_n_6 ;
  wire \count_reg[12]_i_1_n_7 ;
  wire \count_reg[16]_0 ;
  wire \count_reg[16]_i_1_n_7 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_1 ;
  wire \count_reg[8]_i_1_n_2 ;
  wire \count_reg[8]_i_1_n_3 ;
  wire \count_reg[8]_i_1_n_4 ;
  wire \count_reg[8]_i_1_n_5 ;
  wire \count_reg[8]_i_1_n_6 ;
  wire \count_reg[8]_i_1_n_7 ;
  wire fclk1;
  wire go_after_handshake;
  wire next_state0_carry__0_i_1_n_0;
  wire next_state0_carry__0_i_2_n_0;
  wire next_state0_carry__0_n_3;
  wire next_state0_carry_i_1_n_0;
  wire next_state0_carry_i_2_n_0;
  wire next_state0_carry_i_3_n_0;
  wire next_state0_carry_i_4_n_0;
  wire next_state0_carry_n_0;
  wire next_state0_carry_n_1;
  wire next_state0_carry_n_2;
  wire next_state0_carry_n_3;
  wire p_1_in;
  wire [14:0]rd_addr;
  wire rd_addr_carry__0_i_1_n_0;
  wire rd_addr_carry__0_i_2_n_0;
  wire rd_addr_carry__0_i_3_n_0;
  wire rd_addr_carry__0_i_4_n_0;
  wire rd_addr_carry__0_n_0;
  wire rd_addr_carry__0_n_1;
  wire rd_addr_carry__0_n_2;
  wire rd_addr_carry__0_n_3;
  wire rd_addr_carry__1_i_1_n_0;
  wire rd_addr_carry__1_i_2_n_0;
  wire rd_addr_carry__1_i_3_n_0;
  wire rd_addr_carry__1_i_4_n_0;
  wire rd_addr_carry__1_n_0;
  wire rd_addr_carry__1_n_1;
  wire rd_addr_carry__1_n_2;
  wire rd_addr_carry__1_n_3;
  wire rd_addr_carry__2_i_1_n_0;
  wire rd_addr_carry__2_i_2_n_0;
  wire rd_addr_carry__2_i_3_n_0;
  wire rd_addr_carry__2_n_2;
  wire rd_addr_carry__2_n_3;
  wire rd_addr_carry_i_1_n_0;
  wire rd_addr_carry_i_2_n_0;
  wire rd_addr_carry_i_3_n_0;
  wire rd_addr_carry_i_4_n_0;
  wire rd_addr_carry_n_0;
  wire rd_addr_carry_n_1;
  wire rd_addr_carry_n_2;
  wire rd_addr_carry_n_3;
  wire [14:0]start_addr_reg;
  wire \start_addr_reg[14]_i_1_n_0 ;
  wire [14:0]\start_addr_reg_reg[14]_0 ;
  wire [1:0]state;
  wire [3:0]\NLW_count_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_count_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_next_state0_carry_O_UNCONNECTED;
  wire [3:2]NLW_next_state0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_next_state0_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_rd_addr_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_rd_addr_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hCB08)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(p_1_in),
        .I1(state[1]),
        .I2(state[0]),
        .I3(go_after_handshake),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE6)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(go_after_handshake),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "save_inputs:01,count_loop:10,wait_for_go:00,wait_for_go_n:11" *) 
  FDCE \FSM_sequential_state_reg[0] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\count_reg[16]_0 ),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "save_inputs:01,count_loop:10,wait_for_go:00,wait_for_go_n:11" *) 
  FDCE \FSM_sequential_state_reg[1] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\count_reg[16]_0 ),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\FSM_sequential_state_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_3 
       (.I0(count_reg[0]),
        .O(\count[0]_i_3_n_0 ));
  FDCE \count_reg[0] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[1]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[0]_i_2_n_7 ),
        .Q(count_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_2_n_0 ,\count_reg[0]_i_2_n_1 ,\count_reg[0]_i_2_n_2 ,\count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_2_n_4 ,\count_reg[0]_i_2_n_5 ,\count_reg[0]_i_2_n_6 ,\count_reg[0]_i_2_n_7 }),
        .S({count_reg[3:1],\count[0]_i_3_n_0 }));
  FDCE \count_reg[10] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[1]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[8]_i_1_n_5 ),
        .Q(count_reg[10]));
  FDCE \count_reg[11] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[1]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[8]_i_1_n_4 ),
        .Q(count_reg[11]));
  FDCE \count_reg[12] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[1]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[12]_i_1_n_7 ),
        .Q(count_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[12]_i_1 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO({\count_reg[12]_i_1_n_0 ,\count_reg[12]_i_1_n_1 ,\count_reg[12]_i_1_n_2 ,\count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1_n_4 ,\count_reg[12]_i_1_n_5 ,\count_reg[12]_i_1_n_6 ,\count_reg[12]_i_1_n_7 }),
        .S(count_reg[15:12]));
  FDCE \count_reg[13] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[1]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[12]_i_1_n_6 ),
        .Q(count_reg[13]));
  FDCE \count_reg[14] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[1]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[12]_i_1_n_5 ),
        .Q(count_reg[14]));
  FDCE \count_reg[15] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[1]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[12]_i_1_n_4 ),
        .Q(count_reg[15]));
  FDCE \count_reg[16] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[1]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[16]_i_1_n_7 ),
        .Q(count_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[16]_i_1 
       (.CI(\count_reg[12]_i_1_n_0 ),
        .CO(\NLW_count_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[16]_i_1_O_UNCONNECTED [3:1],\count_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,count_reg[16]}));
  FDCE \count_reg[1] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[1]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[0]_i_2_n_6 ),
        .Q(count_reg[1]));
  FDCE \count_reg[2] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[1]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[0]_i_2_n_5 ),
        .Q(count_reg[2]));
  FDCE \count_reg[3] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[1]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[0]_i_2_n_4 ),
        .Q(count_reg[3]));
  FDCE \count_reg[4] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[1]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(count_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[4]_i_1 
       (.CI(\count_reg[0]_i_2_n_0 ),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S(count_reg[7:4]));
  FDCE \count_reg[5] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[1]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(count_reg[5]));
  FDCE \count_reg[6] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[1]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(count_reg[6]));
  FDCE \count_reg[7] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[1]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(count_reg[7]));
  FDCE \count_reg[8] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[1]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[8]_i_1_n_7 ),
        .Q(count_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\count_reg[8]_i_1_n_1 ,\count_reg[8]_i_1_n_2 ,\count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1_n_4 ,\count_reg[8]_i_1_n_5 ,\count_reg[8]_i_1_n_6 ,\count_reg[8]_i_1_n_7 }),
        .S(count_reg[11:8]));
  FDCE \count_reg[9] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[1]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[8]_i_1_n_6 ),
        .Q(count_reg[9]));
  CARRY4 next_state0_carry
       (.CI(1'b0),
        .CO({next_state0_carry_n_0,next_state0_carry_n_1,next_state0_carry_n_2,next_state0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_next_state0_carry_O_UNCONNECTED[3:0]),
        .S({next_state0_carry_i_1_n_0,next_state0_carry_i_2_n_0,next_state0_carry_i_3_n_0,next_state0_carry_i_4_n_0}));
  CARRY4 next_state0_carry__0
       (.CI(next_state0_carry_n_0),
        .CO({NLW_next_state0_carry__0_CO_UNCONNECTED[3:2],p_1_in,next_state0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_next_state0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,next_state0_carry__0_i_1_n_0,next_state0_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    next_state0_carry__0_i_1
       (.I0(count_reg[15]),
        .I1(Q[15]),
        .I2(count_reg[16]),
        .I3(Q[16]),
        .O(next_state0_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    next_state0_carry__0_i_2
       (.I0(count_reg[12]),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(count_reg[14]),
        .I4(Q[13]),
        .I5(count_reg[13]),
        .O(next_state0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    next_state0_carry_i_1
       (.I0(count_reg[9]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(count_reg[11]),
        .I4(Q[10]),
        .I5(count_reg[10]),
        .O(next_state0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    next_state0_carry_i_2
       (.I0(count_reg[6]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(count_reg[8]),
        .I4(Q[7]),
        .I5(count_reg[7]),
        .O(next_state0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    next_state0_carry_i_3
       (.I0(count_reg[3]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(count_reg[5]),
        .I4(Q[4]),
        .I5(count_reg[4]),
        .O(next_state0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    next_state0_carry_i_4
       (.I0(count_reg[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(count_reg[2]),
        .I4(Q[1]),
        .I5(count_reg[1]),
        .O(next_state0_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 rd_addr_carry
       (.CI(1'b0),
        .CO({rd_addr_carry_n_0,rd_addr_carry_n_1,rd_addr_carry_n_2,rd_addr_carry_n_3}),
        .CYINIT(1'b0),
        .DI(count_reg[3:0]),
        .O(rd_addr[3:0]),
        .S({rd_addr_carry_i_1_n_0,rd_addr_carry_i_2_n_0,rd_addr_carry_i_3_n_0,rd_addr_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 rd_addr_carry__0
       (.CI(rd_addr_carry_n_0),
        .CO({rd_addr_carry__0_n_0,rd_addr_carry__0_n_1,rd_addr_carry__0_n_2,rd_addr_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(count_reg[7:4]),
        .O(rd_addr[7:4]),
        .S({rd_addr_carry__0_i_1_n_0,rd_addr_carry__0_i_2_n_0,rd_addr_carry__0_i_3_n_0,rd_addr_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__0_i_1
       (.I0(count_reg[7]),
        .I1(start_addr_reg[7]),
        .O(rd_addr_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__0_i_2
       (.I0(count_reg[6]),
        .I1(start_addr_reg[6]),
        .O(rd_addr_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__0_i_3
       (.I0(count_reg[5]),
        .I1(start_addr_reg[5]),
        .O(rd_addr_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__0_i_4
       (.I0(count_reg[4]),
        .I1(start_addr_reg[4]),
        .O(rd_addr_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 rd_addr_carry__1
       (.CI(rd_addr_carry__0_n_0),
        .CO({rd_addr_carry__1_n_0,rd_addr_carry__1_n_1,rd_addr_carry__1_n_2,rd_addr_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(count_reg[11:8]),
        .O(rd_addr[11:8]),
        .S({rd_addr_carry__1_i_1_n_0,rd_addr_carry__1_i_2_n_0,rd_addr_carry__1_i_3_n_0,rd_addr_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__1_i_1
       (.I0(count_reg[11]),
        .I1(start_addr_reg[11]),
        .O(rd_addr_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__1_i_2
       (.I0(count_reg[10]),
        .I1(start_addr_reg[10]),
        .O(rd_addr_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__1_i_3
       (.I0(count_reg[9]),
        .I1(start_addr_reg[9]),
        .O(rd_addr_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__1_i_4
       (.I0(count_reg[8]),
        .I1(start_addr_reg[8]),
        .O(rd_addr_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 rd_addr_carry__2
       (.CI(rd_addr_carry__1_n_0),
        .CO({NLW_rd_addr_carry__2_CO_UNCONNECTED[3:2],rd_addr_carry__2_n_2,rd_addr_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,count_reg[13:12]}),
        .O({NLW_rd_addr_carry__2_O_UNCONNECTED[3],rd_addr[14:12]}),
        .S({1'b0,rd_addr_carry__2_i_1_n_0,rd_addr_carry__2_i_2_n_0,rd_addr_carry__2_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__2_i_1
       (.I0(count_reg[14]),
        .I1(start_addr_reg[14]),
        .O(rd_addr_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__2_i_2
       (.I0(count_reg[13]),
        .I1(start_addr_reg[13]),
        .O(rd_addr_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__2_i_3
       (.I0(count_reg[12]),
        .I1(start_addr_reg[12]),
        .O(rd_addr_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry_i_1
       (.I0(count_reg[3]),
        .I1(start_addr_reg[3]),
        .O(rd_addr_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry_i_2
       (.I0(count_reg[2]),
        .I1(start_addr_reg[2]),
        .O(rd_addr_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry_i_3
       (.I0(count_reg[1]),
        .I1(start_addr_reg[1]),
        .O(rd_addr_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry_i_4
       (.I0(count_reg[0]),
        .I1(start_addr_reg[0]),
        .O(rd_addr_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \start_addr_reg[14]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\start_addr_reg[14]_i_1_n_0 ));
  FDCE \start_addr_reg_reg[0] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [0]),
        .Q(start_addr_reg[0]));
  FDCE \start_addr_reg_reg[10] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [10]),
        .Q(start_addr_reg[10]));
  FDCE \start_addr_reg_reg[11] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [11]),
        .Q(start_addr_reg[11]));
  FDCE \start_addr_reg_reg[12] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [12]),
        .Q(start_addr_reg[12]));
  FDCE \start_addr_reg_reg[13] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [13]),
        .Q(start_addr_reg[13]));
  FDCE \start_addr_reg_reg[14] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [14]),
        .Q(start_addr_reg[14]));
  FDCE \start_addr_reg_reg[1] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [1]),
        .Q(start_addr_reg[1]));
  FDCE \start_addr_reg_reg[2] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [2]),
        .Q(start_addr_reg[2]));
  FDCE \start_addr_reg_reg[3] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [3]),
        .Q(start_addr_reg[3]));
  FDCE \start_addr_reg_reg[4] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [4]),
        .Q(start_addr_reg[4]));
  FDCE \start_addr_reg_reg[5] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [5]),
        .Q(start_addr_reg[5]));
  FDCE \start_addr_reg_reg[6] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [6]),
        .Q(start_addr_reg[6]));
  FDCE \start_addr_reg_reg[7] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [7]),
        .Q(start_addr_reg[7]));
  FDCE \start_addr_reg_reg[8] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [8]),
        .Q(start_addr_reg[8]));
  FDCE \start_addr_reg_reg[9] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [9]),
        .Q(start_addr_reg[9]));
endmodule

(* ORIG_REF_NAME = "ctrl" *) 
module block_design_accelerator_0_0_ctrl
   (CLK,
    \FSM_onehot_state_reg[1]_0 ,
    done_0,
    \FSM_onehot_state_reg[0]_0 ,
    fclk0,
    \FSM_onehot_state_reg[0]_1 ,
    \output_reg[14] ,
    done);
  output CLK;
  output \FSM_onehot_state_reg[1]_0 ;
  output done_0;
  output \FSM_onehot_state_reg[0]_0 ;
  input fclk0;
  input \FSM_onehot_state_reg[0]_1 ;
  input \output_reg[14] ;
  input done;

  wire CLK;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire \FSM_onehot_state_reg[0]_1 ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg_n_0_[2] ;
  wire done;
  wire done_0;
  wire done_s;
  wire done_s_i_1_n_0;
  wire fclk0;
  wire \output_reg[14] ;

  LUT5 #(
    .INIT(32'hF0E0EAE0)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(done),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(\output_reg[14] ),
        .I4(\FSM_onehot_state_reg[1]_0 ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hAABF80AA)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(done),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(\output_reg[14] ),
        .I4(\FSM_onehot_state_reg[1]_0 ),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFFFA3010)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(done),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(\output_reg[14] ),
        .I4(\FSM_onehot_state_reg[1]_0 ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "s_wait_0:001,s_wait_1:010,s_wait_done:100," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .PRE(\FSM_onehot_state_reg[0]_1 ),
        .Q(\FSM_onehot_state_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "s_wait_0:001,s_wait_1:010,s_wait_done:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[0]_1 ),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "s_wait_0:001,s_wait_1:010,s_wait_done:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[0]_1 ),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ));
  LUT2 #(
    .INIT(4'h8)) 
    U_DRAM1_WR_i_1
       (.I0(\FSM_onehot_state_reg[1]_0 ),
        .I1(\output_reg[14] ),
        .O(CLK));
  LUT6 #(
    .INIT(64'hFFBFBFBFFFA0A0A0)) 
    done_s_i_1
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\output_reg[14] ),
        .I2(\FSM_onehot_state_reg[1]_0 ),
        .I3(done),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .I5(done_s),
        .O(done_s_i_1_n_0));
  FDCE done_s_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[0]_1 ),
        .D(done_s_i_1_n_0),
        .Q(done_s));
  LUT5 #(
    .INIT(32'hC8CCC8C8)) 
    \rd_data[0]_i_4 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(done_s),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(\output_reg[14] ),
        .I4(\FSM_onehot_state_reg[1]_0 ),
        .O(done_0));
endmodule

(* ORIG_REF_NAME = "done_counter" *) 
module block_design_accelerator_0_0_done_counter_lib_work
   (clear_IBUF,
    \count_reg[0]_0 ,
    rst,
    user_clk,
    CO,
    Q);
  input clear_IBUF;
  input \count_reg[0]_0 ;
  input rst;
  input user_clk;
  output [0:0]CO;
  input [16:0]Q;

  wire [0:0]CO;
  wire [16:0]Q;
  wire clear_IBUF;
  wire \count[0]_i_3_n_0 ;
  wire \count[0]_i_4_n_0 ;
  wire \count[0]_i_5_n_0 ;
  wire \count[0]_i_6_n_0 ;
  wire \count[0]_i_7_n_0 ;
  wire \count[12]_i_2_n_0 ;
  wire \count[12]_i_3_n_0 ;
  wire \count[12]_i_4_n_0 ;
  wire \count[12]_i_5_n_0 ;
  wire \count[16]_i_2_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire \count[4]_i_3_n_0 ;
  wire \count[4]_i_4_n_0 ;
  wire \count[4]_i_5_n_0 ;
  wire \count[8]_i_2_n_0 ;
  wire \count[8]_i_3_n_0 ;
  wire \count[8]_i_4_n_0 ;
  wire \count[8]_i_5_n_0 ;
  wire [16:0]count_reg;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_i_2_n_0 ;
  wire \count_reg[0]_i_2_n_1 ;
  wire \count_reg[0]_i_2_n_2 ;
  wire \count_reg[0]_i_2_n_3 ;
  wire \count_reg[0]_i_2_n_4 ;
  wire \count_reg[0]_i_2_n_5 ;
  wire \count_reg[0]_i_2_n_6 ;
  wire \count_reg[0]_i_2_n_7 ;
  wire \count_reg[12]_i_1_n_0 ;
  wire \count_reg[12]_i_1_n_1 ;
  wire \count_reg[12]_i_1_n_2 ;
  wire \count_reg[12]_i_1_n_3 ;
  wire \count_reg[12]_i_1_n_4 ;
  wire \count_reg[12]_i_1_n_5 ;
  wire \count_reg[12]_i_1_n_6 ;
  wire \count_reg[12]_i_1_n_7 ;
  wire \count_reg[16]_i_1_n_7 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_1 ;
  wire \count_reg[8]_i_1_n_2 ;
  wire \count_reg[8]_i_1_n_3 ;
  wire \count_reg[8]_i_1_n_4 ;
  wire \count_reg[8]_i_1_n_5 ;
  wire \count_reg[8]_i_1_n_6 ;
  wire \count_reg[8]_i_1_n_7 ;
  wire done_OBUF_inst_i_10_n_0;
  wire done_OBUF_inst_i_11_n_0;
  wire done_OBUF_inst_i_12_n_0;
  wire done_OBUF_inst_i_13_n_0;
  wire done_OBUF_inst_i_14_n_0;
  wire done_OBUF_inst_i_15_n_0;
  wire done_OBUF_inst_i_16_n_0;
  wire done_OBUF_inst_i_17_n_0;
  wire done_OBUF_inst_i_18_n_0;
  wire done_OBUF_inst_i_19_n_0;
  wire done_OBUF_inst_i_20_n_0;
  wire done_OBUF_inst_i_21_n_0;
  wire done_OBUF_inst_i_22_n_0;
  wire done_OBUF_inst_i_3_n_0;
  wire done_OBUF_inst_i_3_n_1;
  wire done_OBUF_inst_i_3_n_2;
  wire done_OBUF_inst_i_3_n_3;
  wire done_OBUF_inst_i_4_n_0;
  wire done_OBUF_inst_i_5_n_0;
  wire done_OBUF_inst_i_6_n_0;
  wire done_OBUF_inst_i_6_n_1;
  wire done_OBUF_inst_i_6_n_2;
  wire done_OBUF_inst_i_6_n_3;
  wire done_OBUF_inst_i_7_n_0;
  wire done_OBUF_inst_i_8_n_0;
  wire done_OBUF_inst_i_9_n_0;
  wire rst;
  wire user_clk;
  wire [3:0]\NLW_count_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_count_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_done_OBUF_inst_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_done_OBUF_inst_i_2_O_UNCONNECTED;
  wire [3:0]NLW_done_OBUF_inst_i_3_O_UNCONNECTED;
  wire [3:0]NLW_done_OBUF_inst_i_6_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_3 
       (.I0(count_reg[0]),
        .I1(clear_IBUF),
        .O(\count[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_4 
       (.I0(count_reg[3]),
        .I1(clear_IBUF),
        .O(\count[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_5 
       (.I0(count_reg[2]),
        .I1(clear_IBUF),
        .O(\count[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_6 
       (.I0(count_reg[1]),
        .I1(clear_IBUF),
        .O(\count[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_7 
       (.I0(count_reg[0]),
        .I1(clear_IBUF),
        .O(\count[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_2 
       (.I0(count_reg[15]),
        .I1(clear_IBUF),
        .O(\count[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_3 
       (.I0(count_reg[14]),
        .I1(clear_IBUF),
        .O(\count[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_4 
       (.I0(count_reg[13]),
        .I1(clear_IBUF),
        .O(\count[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_5 
       (.I0(count_reg[12]),
        .I1(clear_IBUF),
        .O(\count[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[16]_i_2 
       (.I0(count_reg[16]),
        .I1(clear_IBUF),
        .O(\count[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_2 
       (.I0(count_reg[7]),
        .I1(clear_IBUF),
        .O(\count[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_3 
       (.I0(count_reg[6]),
        .I1(clear_IBUF),
        .O(\count[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_4 
       (.I0(count_reg[5]),
        .I1(clear_IBUF),
        .O(\count[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_5 
       (.I0(count_reg[4]),
        .I1(clear_IBUF),
        .O(\count[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_2 
       (.I0(count_reg[11]),
        .I1(clear_IBUF),
        .O(\count[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_3 
       (.I0(count_reg[10]),
        .I1(clear_IBUF),
        .O(\count[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_4 
       (.I0(count_reg[9]),
        .I1(clear_IBUF),
        .O(\count[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_5 
       (.I0(count_reg[8]),
        .I1(clear_IBUF),
        .O(\count[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_7 ),
        .Q(count_reg[0]));
  CARRY4 \count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_2_n_0 ,\count_reg[0]_i_2_n_1 ,\count_reg[0]_i_2_n_2 ,\count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count[0]_i_3_n_0 }),
        .O({\count_reg[0]_i_2_n_4 ,\count_reg[0]_i_2_n_5 ,\count_reg[0]_i_2_n_6 ,\count_reg[0]_i_2_n_7 }),
        .S({\count[0]_i_4_n_0 ,\count[0]_i_5_n_0 ,\count[0]_i_6_n_0 ,\count[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_5 ),
        .Q(count_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_4 ),
        .Q(count_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_7 ),
        .Q(count_reg[12]));
  CARRY4 \count_reg[12]_i_1 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO({\count_reg[12]_i_1_n_0 ,\count_reg[12]_i_1_n_1 ,\count_reg[12]_i_1_n_2 ,\count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1_n_4 ,\count_reg[12]_i_1_n_5 ,\count_reg[12]_i_1_n_6 ,\count_reg[12]_i_1_n_7 }),
        .S({\count[12]_i_2_n_0 ,\count[12]_i_3_n_0 ,\count[12]_i_4_n_0 ,\count[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_6 ),
        .Q(count_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_5 ),
        .Q(count_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_4 ),
        .Q(count_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[16]_i_1_n_7 ),
        .Q(count_reg[16]));
  CARRY4 \count_reg[16]_i_1 
       (.CI(\count_reg[12]_i_1_n_0 ),
        .CO(\NLW_count_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[16]_i_1_O_UNCONNECTED [3:1],\count_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\count[16]_i_2_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_6 ),
        .Q(count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_5 ),
        .Q(count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_4 ),
        .Q(count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(count_reg[4]));
  CARRY4 \count_reg[4]_i_1 
       (.CI(\count_reg[0]_i_2_n_0 ),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S({\count[4]_i_2_n_0 ,\count[4]_i_3_n_0 ,\count[4]_i_4_n_0 ,\count[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(count_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(count_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_7 ),
        .Q(count_reg[8]));
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\count_reg[8]_i_1_n_1 ,\count_reg[8]_i_1_n_2 ,\count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1_n_4 ,\count_reg[8]_i_1_n_5 ,\count_reg[8]_i_1_n_6 ,\count_reg[8]_i_1_n_7 }),
        .S({\count[8]_i_2_n_0 ,\count[8]_i_3_n_0 ,\count[8]_i_4_n_0 ,\count[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_6 ),
        .Q(count_reg[9]));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_10
       (.I0(count_reg[9]),
        .I1(Q[9]),
        .I2(count_reg[8]),
        .I3(Q[8]),
        .O(done_OBUF_inst_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_11
       (.I0(Q[15]),
        .I1(count_reg[15]),
        .I2(Q[14]),
        .I3(count_reg[14]),
        .O(done_OBUF_inst_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_12
       (.I0(Q[13]),
        .I1(count_reg[13]),
        .I2(Q[12]),
        .I3(count_reg[12]),
        .O(done_OBUF_inst_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_13
       (.I0(Q[11]),
        .I1(count_reg[11]),
        .I2(Q[10]),
        .I3(count_reg[10]),
        .O(done_OBUF_inst_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_14
       (.I0(Q[9]),
        .I1(count_reg[9]),
        .I2(Q[8]),
        .I3(count_reg[8]),
        .O(done_OBUF_inst_i_14_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_15
       (.I0(count_reg[7]),
        .I1(Q[7]),
        .I2(count_reg[6]),
        .I3(Q[6]),
        .O(done_OBUF_inst_i_15_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_16
       (.I0(count_reg[5]),
        .I1(Q[5]),
        .I2(count_reg[4]),
        .I3(Q[4]),
        .O(done_OBUF_inst_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_17
       (.I0(count_reg[3]),
        .I1(Q[3]),
        .I2(count_reg[2]),
        .I3(Q[2]),
        .O(done_OBUF_inst_i_17_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_18
       (.I0(count_reg[1]),
        .I1(Q[1]),
        .I2(count_reg[0]),
        .I3(Q[0]),
        .O(done_OBUF_inst_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_19
       (.I0(Q[7]),
        .I1(count_reg[7]),
        .I2(Q[6]),
        .I3(count_reg[6]),
        .O(done_OBUF_inst_i_19_n_0));
  CARRY4 done_OBUF_inst_i_2
       (.CI(done_OBUF_inst_i_3_n_0),
        .CO({NLW_done_OBUF_inst_i_2_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,done_OBUF_inst_i_4_n_0}),
        .O(NLW_done_OBUF_inst_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,done_OBUF_inst_i_5_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_20
       (.I0(Q[5]),
        .I1(count_reg[5]),
        .I2(Q[4]),
        .I3(count_reg[4]),
        .O(done_OBUF_inst_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_21
       (.I0(Q[3]),
        .I1(count_reg[3]),
        .I2(Q[2]),
        .I3(count_reg[2]),
        .O(done_OBUF_inst_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_22
       (.I0(Q[1]),
        .I1(count_reg[1]),
        .I2(Q[0]),
        .I3(count_reg[0]),
        .O(done_OBUF_inst_i_22_n_0));
  CARRY4 done_OBUF_inst_i_3
       (.CI(done_OBUF_inst_i_6_n_0),
        .CO({done_OBUF_inst_i_3_n_0,done_OBUF_inst_i_3_n_1,done_OBUF_inst_i_3_n_2,done_OBUF_inst_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({done_OBUF_inst_i_7_n_0,done_OBUF_inst_i_8_n_0,done_OBUF_inst_i_9_n_0,done_OBUF_inst_i_10_n_0}),
        .O(NLW_done_OBUF_inst_i_3_O_UNCONNECTED[3:0]),
        .S({done_OBUF_inst_i_11_n_0,done_OBUF_inst_i_12_n_0,done_OBUF_inst_i_13_n_0,done_OBUF_inst_i_14_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    done_OBUF_inst_i_4
       (.I0(count_reg[16]),
        .I1(Q[16]),
        .O(done_OBUF_inst_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    done_OBUF_inst_i_5
       (.I0(Q[16]),
        .I1(count_reg[16]),
        .O(done_OBUF_inst_i_5_n_0));
  CARRY4 done_OBUF_inst_i_6
       (.CI(1'b0),
        .CO({done_OBUF_inst_i_6_n_0,done_OBUF_inst_i_6_n_1,done_OBUF_inst_i_6_n_2,done_OBUF_inst_i_6_n_3}),
        .CYINIT(1'b1),
        .DI({done_OBUF_inst_i_15_n_0,done_OBUF_inst_i_16_n_0,done_OBUF_inst_i_17_n_0,done_OBUF_inst_i_18_n_0}),
        .O(NLW_done_OBUF_inst_i_6_O_UNCONNECTED[3:0]),
        .S({done_OBUF_inst_i_19_n_0,done_OBUF_inst_i_20_n_0,done_OBUF_inst_i_21_n_0,done_OBUF_inst_i_22_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_7
       (.I0(count_reg[15]),
        .I1(Q[15]),
        .I2(count_reg[14]),
        .I3(Q[14]),
        .O(done_OBUF_inst_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_8
       (.I0(count_reg[13]),
        .I1(Q[13]),
        .I2(count_reg[12]),
        .I3(Q[12]),
        .O(done_OBUF_inst_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_9
       (.I0(count_reg[11]),
        .I1(Q[11]),
        .I2(count_reg[10]),
        .I3(Q[10]),
        .O(done_OBUF_inst_i_9_n_0));
endmodule

module \block_design_accelerator_0_0_done_counter_lib_work_file_dram_rd_ram1.edn 
   (busy,
    clear_IBUF,
    done_OBUF,
    go_IBUF,
    handshake_go_reg,
    rd_en_IBUF,
    rst,
    state_reg,
    update_count0,
    user_clk,
    CO,
    Q);
  input busy;
  input clear_IBUF;
  output done_OBUF;
  input go_IBUF;
  output handshake_go_reg;
  input rd_en_IBUF;
  input rst;
  input [1:0]state_reg;
  input update_count0;
  input user_clk;
  output [0:0]CO;
  input [15:0]Q;

  wire [0:0]CO;
  wire [15:0]Q;
  wire busy;
  wire clear_IBUF;
  wire \count[0]_i_1__0_n_0 ;
  wire \count[0]_i_3_n_0 ;
  wire \count[0]_i_4_n_0 ;
  wire \count[0]_i_5_n_0 ;
  wire \count[0]_i_6_n_0 ;
  wire \count[0]_i_7_n_0 ;
  wire \count[12]_i_2_n_0 ;
  wire \count[12]_i_3_n_0 ;
  wire \count[12]_i_4_n_0 ;
  wire \count[12]_i_5_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire \count[4]_i_3_n_0 ;
  wire \count[4]_i_4_n_0 ;
  wire \count[4]_i_5_n_0 ;
  wire \count[8]_i_2_n_0 ;
  wire \count[8]_i_3_n_0 ;
  wire \count[8]_i_4_n_0 ;
  wire \count[8]_i_5_n_0 ;
  wire [15:0]count_reg;
  wire \count_reg[0]_i_2_n_0 ;
  wire \count_reg[0]_i_2_n_1 ;
  wire \count_reg[0]_i_2_n_2 ;
  wire \count_reg[0]_i_2_n_3 ;
  wire \count_reg[0]_i_2_n_4 ;
  wire \count_reg[0]_i_2_n_5 ;
  wire \count_reg[0]_i_2_n_6 ;
  wire \count_reg[0]_i_2_n_7 ;
  wire \count_reg[12]_i_1_n_1 ;
  wire \count_reg[12]_i_1_n_2 ;
  wire \count_reg[12]_i_1_n_3 ;
  wire \count_reg[12]_i_1_n_4 ;
  wire \count_reg[12]_i_1_n_5 ;
  wire \count_reg[12]_i_1_n_6 ;
  wire \count_reg[12]_i_1_n_7 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_1 ;
  wire \count_reg[8]_i_1_n_2 ;
  wire \count_reg[8]_i_1_n_3 ;
  wire \count_reg[8]_i_1_n_4 ;
  wire \count_reg[8]_i_1_n_5 ;
  wire \count_reg[8]_i_1_n_6 ;
  wire \count_reg[8]_i_1_n_7 ;
  wire done_OBUF;
  wire go_IBUF;
  wire handshake_go_reg;
  wire rd_en_IBUF;
  wire rst;
  wire [1:0]state_reg;
  wire update_count0;
  wire user_clk;
  wire valid_OBUF_inst_i_10_n_0;
  wire valid_OBUF_inst_i_11_n_0;
  wire valid_OBUF_inst_i_12_n_0;
  wire valid_OBUF_inst_i_13_n_0;
  wire valid_OBUF_inst_i_14_n_0;
  wire valid_OBUF_inst_i_15_n_0;
  wire valid_OBUF_inst_i_16_n_0;
  wire valid_OBUF_inst_i_17_n_0;
  wire valid_OBUF_inst_i_18_n_0;
  wire valid_OBUF_inst_i_19_n_0;
  wire valid_OBUF_inst_i_2_n_1;
  wire valid_OBUF_inst_i_2_n_2;
  wire valid_OBUF_inst_i_2_n_3;
  wire valid_OBUF_inst_i_3_n_0;
  wire valid_OBUF_inst_i_3_n_1;
  wire valid_OBUF_inst_i_3_n_2;
  wire valid_OBUF_inst_i_3_n_3;
  wire valid_OBUF_inst_i_4_n_0;
  wire valid_OBUF_inst_i_5_n_0;
  wire valid_OBUF_inst_i_6_n_0;
  wire valid_OBUF_inst_i_7_n_0;
  wire valid_OBUF_inst_i_8_n_0;
  wire valid_OBUF_inst_i_9_n_0;
  wire [3:3]\NLW_count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_valid_OBUF_inst_i_2_O_UNCONNECTED;
  wire [3:0]NLW_valid_OBUF_inst_i_3_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hDCCC)) 
    \count[0]_i_1__0 
       (.I0(CO),
        .I1(clear_IBUF),
        .I2(rd_en_IBUF),
        .I3(update_count0),
        .O(\count[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_3 
       (.I0(count_reg[0]),
        .I1(clear_IBUF),
        .O(\count[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_4 
       (.I0(count_reg[3]),
        .I1(clear_IBUF),
        .O(\count[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_5 
       (.I0(count_reg[2]),
        .I1(clear_IBUF),
        .O(\count[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_6 
       (.I0(count_reg[1]),
        .I1(clear_IBUF),
        .O(\count[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_7 
       (.I0(count_reg[0]),
        .I1(clear_IBUF),
        .O(\count[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_2 
       (.I0(count_reg[15]),
        .I1(clear_IBUF),
        .O(\count[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_3 
       (.I0(count_reg[14]),
        .I1(clear_IBUF),
        .O(\count[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_4 
       (.I0(count_reg[13]),
        .I1(clear_IBUF),
        .O(\count[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_5 
       (.I0(count_reg[12]),
        .I1(clear_IBUF),
        .O(\count[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_2 
       (.I0(count_reg[7]),
        .I1(clear_IBUF),
        .O(\count[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_3 
       (.I0(count_reg[6]),
        .I1(clear_IBUF),
        .O(\count[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_4 
       (.I0(count_reg[5]),
        .I1(clear_IBUF),
        .O(\count[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_5 
       (.I0(count_reg[4]),
        .I1(clear_IBUF),
        .O(\count[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_2 
       (.I0(count_reg[11]),
        .I1(clear_IBUF),
        .O(\count[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_3 
       (.I0(count_reg[10]),
        .I1(clear_IBUF),
        .O(\count[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_4 
       (.I0(count_reg[9]),
        .I1(clear_IBUF),
        .O(\count[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_5 
       (.I0(count_reg[8]),
        .I1(clear_IBUF),
        .O(\count[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_7 ),
        .Q(count_reg[0]));
  CARRY4 \count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_2_n_0 ,\count_reg[0]_i_2_n_1 ,\count_reg[0]_i_2_n_2 ,\count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count[0]_i_3_n_0 }),
        .O({\count_reg[0]_i_2_n_4 ,\count_reg[0]_i_2_n_5 ,\count_reg[0]_i_2_n_6 ,\count_reg[0]_i_2_n_7 }),
        .S({\count[0]_i_4_n_0 ,\count[0]_i_5_n_0 ,\count[0]_i_6_n_0 ,\count[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_5 ),
        .Q(count_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_4 ),
        .Q(count_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_7 ),
        .Q(count_reg[12]));
  CARRY4 \count_reg[12]_i_1 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO({\NLW_count_reg[12]_i_1_CO_UNCONNECTED [3],\count_reg[12]_i_1_n_1 ,\count_reg[12]_i_1_n_2 ,\count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1_n_4 ,\count_reg[12]_i_1_n_5 ,\count_reg[12]_i_1_n_6 ,\count_reg[12]_i_1_n_7 }),
        .S({\count[12]_i_2_n_0 ,\count[12]_i_3_n_0 ,\count[12]_i_4_n_0 ,\count[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_6 ),
        .Q(count_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_5 ),
        .Q(count_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_4 ),
        .Q(count_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_6 ),
        .Q(count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_5 ),
        .Q(count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_4 ),
        .Q(count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(count_reg[4]));
  CARRY4 \count_reg[4]_i_1 
       (.CI(\count_reg[0]_i_2_n_0 ),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S({\count[4]_i_2_n_0 ,\count[4]_i_3_n_0 ,\count[4]_i_4_n_0 ,\count[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(count_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(count_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_7 ),
        .Q(count_reg[8]));
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\count_reg[8]_i_1_n_1 ,\count_reg[8]_i_1_n_2 ,\count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1_n_4 ,\count_reg[8]_i_1_n_5 ,\count_reg[8]_i_1_n_6 ,\count_reg[8]_i_1_n_7 }),
        .S({\count[8]_i_2_n_0 ,\count[8]_i_3_n_0 ,\count[8]_i_4_n_0 ,\count[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_6 ),
        .Q(count_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h02)) 
    done_OBUF_inst_i_1
       (.I0(CO),
        .I1(busy),
        .I2(go_IBUF),
        .O(done_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    handshake_go_i_1
       (.I0(go_IBUF),
        .I1(state_reg[1]),
        .I2(CO),
        .I3(state_reg[0]),
        .O(handshake_go_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    valid_OBUF_inst_i_10
       (.I0(count_reg[10]),
        .I1(Q[10]),
        .I2(count_reg[11]),
        .I3(Q[11]),
        .O(valid_OBUF_inst_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    valid_OBUF_inst_i_11
       (.I0(count_reg[8]),
        .I1(Q[8]),
        .I2(count_reg[9]),
        .I3(Q[9]),
        .O(valid_OBUF_inst_i_11_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    valid_OBUF_inst_i_12
       (.I0(count_reg[7]),
        .I1(Q[7]),
        .I2(count_reg[6]),
        .I3(Q[6]),
        .O(valid_OBUF_inst_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    valid_OBUF_inst_i_13
       (.I0(count_reg[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(count_reg[5]),
        .O(valid_OBUF_inst_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    valid_OBUF_inst_i_14
       (.I0(count_reg[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(count_reg[3]),
        .O(valid_OBUF_inst_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    valid_OBUF_inst_i_15
       (.I0(count_reg[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(count_reg[1]),
        .O(valid_OBUF_inst_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    valid_OBUF_inst_i_16
       (.I0(count_reg[6]),
        .I1(Q[6]),
        .I2(count_reg[7]),
        .I3(Q[7]),
        .O(valid_OBUF_inst_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    valid_OBUF_inst_i_17
       (.I0(count_reg[4]),
        .I1(Q[4]),
        .I2(count_reg[5]),
        .I3(Q[5]),
        .O(valid_OBUF_inst_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    valid_OBUF_inst_i_18
       (.I0(count_reg[2]),
        .I1(Q[2]),
        .I2(count_reg[3]),
        .I3(Q[3]),
        .O(valid_OBUF_inst_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    valid_OBUF_inst_i_19
       (.I0(count_reg[0]),
        .I1(Q[0]),
        .I2(count_reg[1]),
        .I3(Q[1]),
        .O(valid_OBUF_inst_i_19_n_0));
  CARRY4 valid_OBUF_inst_i_2
       (.CI(valid_OBUF_inst_i_3_n_0),
        .CO({CO,valid_OBUF_inst_i_2_n_1,valid_OBUF_inst_i_2_n_2,valid_OBUF_inst_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({valid_OBUF_inst_i_4_n_0,valid_OBUF_inst_i_5_n_0,valid_OBUF_inst_i_6_n_0,valid_OBUF_inst_i_7_n_0}),
        .O(NLW_valid_OBUF_inst_i_2_O_UNCONNECTED[3:0]),
        .S({valid_OBUF_inst_i_8_n_0,valid_OBUF_inst_i_9_n_0,valid_OBUF_inst_i_10_n_0,valid_OBUF_inst_i_11_n_0}));
  CARRY4 valid_OBUF_inst_i_3
       (.CI(1'b0),
        .CO({valid_OBUF_inst_i_3_n_0,valid_OBUF_inst_i_3_n_1,valid_OBUF_inst_i_3_n_2,valid_OBUF_inst_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({valid_OBUF_inst_i_12_n_0,valid_OBUF_inst_i_13_n_0,valid_OBUF_inst_i_14_n_0,valid_OBUF_inst_i_15_n_0}),
        .O(NLW_valid_OBUF_inst_i_3_O_UNCONNECTED[3:0]),
        .S({valid_OBUF_inst_i_16_n_0,valid_OBUF_inst_i_17_n_0,valid_OBUF_inst_i_18_n_0,valid_OBUF_inst_i_19_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    valid_OBUF_inst_i_4
       (.I0(count_reg[14]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(count_reg[15]),
        .O(valid_OBUF_inst_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    valid_OBUF_inst_i_5
       (.I0(count_reg[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(count_reg[13]),
        .O(valid_OBUF_inst_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    valid_OBUF_inst_i_6
       (.I0(count_reg[10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(count_reg[11]),
        .O(valid_OBUF_inst_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    valid_OBUF_inst_i_7
       (.I0(count_reg[8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(count_reg[9]),
        .O(valid_OBUF_inst_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    valid_OBUF_inst_i_8
       (.I0(count_reg[14]),
        .I1(Q[14]),
        .I2(count_reg[15]),
        .I3(Q[15]),
        .O(valid_OBUF_inst_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    valid_OBUF_inst_i_9
       (.I0(count_reg[12]),
        .I1(Q[12]),
        .I2(count_reg[13]),
        .I3(Q[13]),
        .O(valid_OBUF_inst_i_9_n_0));
endmodule

module \block_design_accelerator_0_0_done_counter_lib_work_file_dram_wr_ram0.edn 
   (actually_empty,
    busy,
    clear_IBUF,
    count,
    done_OBUF,
    dram_wr_pending_IBUF,
    full,
    go_IBUF,
    rst,
    user_clk,
    wr_en_IBUF,
    CO,
    E,
    Q);
  input actually_empty;
  input busy;
  input clear_IBUF;
  input count;
  output done_OBUF;
  input dram_wr_pending_IBUF;
  input full;
  input go_IBUF;
  input rst;
  input user_clk;
  input wr_en_IBUF;
  output [0:0]CO;
  output [0:0]E;
  input [15:0]Q;

  wire [0:0]CO;
  wire [0:0]E;
  wire [15:0]Q;
  wire actually_empty;
  wire busy;
  wire clear_IBUF;
  wire count;
  wire \count[0]_i_1__0_n_0 ;
  wire \count[0]_i_3_n_0 ;
  wire \count[0]_i_4_n_0 ;
  wire \count[0]_i_5_n_0 ;
  wire \count[0]_i_6_n_0 ;
  wire \count[0]_i_7_n_0 ;
  wire \count[12]_i_2_n_0 ;
  wire \count[12]_i_3_n_0 ;
  wire \count[12]_i_4_n_0 ;
  wire \count[12]_i_5_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire \count[4]_i_3_n_0 ;
  wire \count[4]_i_4_n_0 ;
  wire \count[4]_i_5_n_0 ;
  wire \count[8]_i_2_n_0 ;
  wire \count[8]_i_3_n_0 ;
  wire \count[8]_i_4_n_0 ;
  wire \count[8]_i_5_n_0 ;
  wire [15:0]count_reg;
  wire \count_reg[0]_i_2_n_0 ;
  wire \count_reg[0]_i_2_n_1 ;
  wire \count_reg[0]_i_2_n_2 ;
  wire \count_reg[0]_i_2_n_3 ;
  wire \count_reg[0]_i_2_n_4 ;
  wire \count_reg[0]_i_2_n_5 ;
  wire \count_reg[0]_i_2_n_6 ;
  wire \count_reg[0]_i_2_n_7 ;
  wire \count_reg[12]_i_1_n_1 ;
  wire \count_reg[12]_i_1_n_2 ;
  wire \count_reg[12]_i_1_n_3 ;
  wire \count_reg[12]_i_1_n_4 ;
  wire \count_reg[12]_i_1_n_5 ;
  wire \count_reg[12]_i_1_n_6 ;
  wire \count_reg[12]_i_1_n_7 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_1 ;
  wire \count_reg[8]_i_1_n_2 ;
  wire \count_reg[8]_i_1_n_3 ;
  wire \count_reg[8]_i_1_n_4 ;
  wire \count_reg[8]_i_1_n_5 ;
  wire \count_reg[8]_i_1_n_6 ;
  wire \count_reg[8]_i_1_n_7 ;
  wire done_OBUF;
  wire done_OBUF_inst_i_10_n_0;
  wire done_OBUF_inst_i_11_n_0;
  wire done_OBUF_inst_i_12_n_0;
  wire done_OBUF_inst_i_13_n_0;
  wire done_OBUF_inst_i_14_n_0;
  wire done_OBUF_inst_i_15_n_0;
  wire done_OBUF_inst_i_16_n_0;
  wire done_OBUF_inst_i_17_n_0;
  wire done_OBUF_inst_i_18_n_0;
  wire done_OBUF_inst_i_19_n_0;
  wire done_OBUF_inst_i_2_n_1;
  wire done_OBUF_inst_i_2_n_2;
  wire done_OBUF_inst_i_2_n_3;
  wire done_OBUF_inst_i_3_n_0;
  wire done_OBUF_inst_i_3_n_1;
  wire done_OBUF_inst_i_3_n_2;
  wire done_OBUF_inst_i_3_n_3;
  wire done_OBUF_inst_i_4_n_0;
  wire done_OBUF_inst_i_5_n_0;
  wire done_OBUF_inst_i_6_n_0;
  wire done_OBUF_inst_i_7_n_0;
  wire done_OBUF_inst_i_8_n_0;
  wire done_OBUF_inst_i_9_n_0;
  wire dram_wr_pending_IBUF;
  wire full;
  wire go_IBUF;
  wire rst;
  wire user_clk;
  wire wr_en_IBUF;
  wire [3:3]\NLW_count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_done_OBUF_inst_i_2_O_UNCONNECTED;
  wire [3:0]NLW_done_OBUF_inst_i_3_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hCDDDCCCC)) 
    \count[0]_i_1__0 
       (.I0(CO),
        .I1(clear_IBUF),
        .I2(count),
        .I3(full),
        .I4(wr_en_IBUF),
        .O(\count[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_3 
       (.I0(count_reg[0]),
        .I1(clear_IBUF),
        .O(\count[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_4 
       (.I0(count_reg[3]),
        .I1(clear_IBUF),
        .O(\count[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_5 
       (.I0(count_reg[2]),
        .I1(clear_IBUF),
        .O(\count[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_6 
       (.I0(count_reg[1]),
        .I1(clear_IBUF),
        .O(\count[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_7 
       (.I0(count_reg[0]),
        .I1(clear_IBUF),
        .O(\count[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_2 
       (.I0(count_reg[15]),
        .I1(clear_IBUF),
        .O(\count[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_3 
       (.I0(count_reg[14]),
        .I1(clear_IBUF),
        .O(\count[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_4 
       (.I0(count_reg[13]),
        .I1(clear_IBUF),
        .O(\count[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_5 
       (.I0(count_reg[12]),
        .I1(clear_IBUF),
        .O(\count[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_2 
       (.I0(count_reg[7]),
        .I1(clear_IBUF),
        .O(\count[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_3 
       (.I0(count_reg[6]),
        .I1(clear_IBUF),
        .O(\count[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_4 
       (.I0(count_reg[5]),
        .I1(clear_IBUF),
        .O(\count[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_5 
       (.I0(count_reg[4]),
        .I1(clear_IBUF),
        .O(\count[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_2 
       (.I0(count_reg[11]),
        .I1(clear_IBUF),
        .O(\count[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_3 
       (.I0(count_reg[10]),
        .I1(clear_IBUF),
        .O(\count[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_4 
       (.I0(count_reg[9]),
        .I1(clear_IBUF),
        .O(\count[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_5 
       (.I0(count_reg[8]),
        .I1(clear_IBUF),
        .O(\count[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_7 ),
        .Q(count_reg[0]));
  CARRY4 \count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_2_n_0 ,\count_reg[0]_i_2_n_1 ,\count_reg[0]_i_2_n_2 ,\count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count[0]_i_3_n_0 }),
        .O({\count_reg[0]_i_2_n_4 ,\count_reg[0]_i_2_n_5 ,\count_reg[0]_i_2_n_6 ,\count_reg[0]_i_2_n_7 }),
        .S({\count[0]_i_4_n_0 ,\count[0]_i_5_n_0 ,\count[0]_i_6_n_0 ,\count[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_5 ),
        .Q(count_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_4 ),
        .Q(count_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_7 ),
        .Q(count_reg[12]));
  CARRY4 \count_reg[12]_i_1 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO({\NLW_count_reg[12]_i_1_CO_UNCONNECTED [3],\count_reg[12]_i_1_n_1 ,\count_reg[12]_i_1_n_2 ,\count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1_n_4 ,\count_reg[12]_i_1_n_5 ,\count_reg[12]_i_1_n_6 ,\count_reg[12]_i_1_n_7 }),
        .S({\count[12]_i_2_n_0 ,\count[12]_i_3_n_0 ,\count[12]_i_4_n_0 ,\count[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_6 ),
        .Q(count_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_5 ),
        .Q(count_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_4 ),
        .Q(count_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_6 ),
        .Q(count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_5 ),
        .Q(count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_4 ),
        .Q(count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(count_reg[4]));
  CARRY4 \count_reg[4]_i_1 
       (.CI(\count_reg[0]_i_2_n_0 ),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S({\count[4]_i_2_n_0 ,\count[4]_i_3_n_0 ,\count[4]_i_4_n_0 ,\count[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(count_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(count_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_7 ),
        .Q(count_reg[8]));
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\count_reg[8]_i_1_n_1 ,\count_reg[8]_i_1_n_2 ,\count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1_n_4 ,\count_reg[8]_i_1_n_5 ,\count_reg[8]_i_1_n_6 ,\count_reg[8]_i_1_n_7 }),
        .S({\count[8]_i_2_n_0 ,\count[8]_i_3_n_0 ,\count[8]_i_4_n_0 ,\count[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_6 ),
        .Q(count_reg[9]));
  LUT4 #(
    .INIT(16'h1D0C)) 
    \data[31]_i_1 
       (.I0(CO),
        .I1(count),
        .I2(full),
        .I3(wr_en_IBUF),
        .O(E));
  LUT5 #(
    .INIT(32'h00000008)) 
    done_OBUF_inst_i_1
       (.I0(CO),
        .I1(actually_empty),
        .I2(busy),
        .I3(dram_wr_pending_IBUF),
        .I4(go_IBUF),
        .O(done_OBUF));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_10
       (.I0(Q[11]),
        .I1(count_reg[11]),
        .I2(Q[10]),
        .I3(count_reg[10]),
        .O(done_OBUF_inst_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_11
       (.I0(Q[9]),
        .I1(count_reg[9]),
        .I2(Q[8]),
        .I3(count_reg[8]),
        .O(done_OBUF_inst_i_11_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_12
       (.I0(count_reg[7]),
        .I1(Q[7]),
        .I2(count_reg[6]),
        .I3(Q[6]),
        .O(done_OBUF_inst_i_12_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_13
       (.I0(count_reg[5]),
        .I1(Q[5]),
        .I2(count_reg[4]),
        .I3(Q[4]),
        .O(done_OBUF_inst_i_13_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_14
       (.I0(count_reg[3]),
        .I1(Q[3]),
        .I2(count_reg[2]),
        .I3(Q[2]),
        .O(done_OBUF_inst_i_14_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_15
       (.I0(count_reg[1]),
        .I1(Q[1]),
        .I2(count_reg[0]),
        .I3(Q[0]),
        .O(done_OBUF_inst_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_16
       (.I0(Q[7]),
        .I1(count_reg[7]),
        .I2(Q[6]),
        .I3(count_reg[6]),
        .O(done_OBUF_inst_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_17
       (.I0(Q[5]),
        .I1(count_reg[5]),
        .I2(Q[4]),
        .I3(count_reg[4]),
        .O(done_OBUF_inst_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_18
       (.I0(Q[3]),
        .I1(count_reg[3]),
        .I2(Q[2]),
        .I3(count_reg[2]),
        .O(done_OBUF_inst_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_19
       (.I0(Q[1]),
        .I1(count_reg[1]),
        .I2(Q[0]),
        .I3(count_reg[0]),
        .O(done_OBUF_inst_i_19_n_0));
  CARRY4 done_OBUF_inst_i_2
       (.CI(done_OBUF_inst_i_3_n_0),
        .CO({CO,done_OBUF_inst_i_2_n_1,done_OBUF_inst_i_2_n_2,done_OBUF_inst_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({done_OBUF_inst_i_4_n_0,done_OBUF_inst_i_5_n_0,done_OBUF_inst_i_6_n_0,done_OBUF_inst_i_7_n_0}),
        .O(NLW_done_OBUF_inst_i_2_O_UNCONNECTED[3:0]),
        .S({done_OBUF_inst_i_8_n_0,done_OBUF_inst_i_9_n_0,done_OBUF_inst_i_10_n_0,done_OBUF_inst_i_11_n_0}));
  CARRY4 done_OBUF_inst_i_3
       (.CI(1'b0),
        .CO({done_OBUF_inst_i_3_n_0,done_OBUF_inst_i_3_n_1,done_OBUF_inst_i_3_n_2,done_OBUF_inst_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({done_OBUF_inst_i_12_n_0,done_OBUF_inst_i_13_n_0,done_OBUF_inst_i_14_n_0,done_OBUF_inst_i_15_n_0}),
        .O(NLW_done_OBUF_inst_i_3_O_UNCONNECTED[3:0]),
        .S({done_OBUF_inst_i_16_n_0,done_OBUF_inst_i_17_n_0,done_OBUF_inst_i_18_n_0,done_OBUF_inst_i_19_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_4
       (.I0(count_reg[15]),
        .I1(Q[15]),
        .I2(count_reg[14]),
        .I3(Q[14]),
        .O(done_OBUF_inst_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_5
       (.I0(count_reg[13]),
        .I1(Q[13]),
        .I2(count_reg[12]),
        .I3(Q[12]),
        .O(done_OBUF_inst_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_6
       (.I0(count_reg[11]),
        .I1(Q[11]),
        .I2(count_reg[10]),
        .I3(Q[10]),
        .O(done_OBUF_inst_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_7
       (.I0(count_reg[9]),
        .I1(Q[9]),
        .I2(count_reg[8]),
        .I3(Q[8]),
        .O(done_OBUF_inst_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_8
       (.I0(Q[15]),
        .I1(count_reg[15]),
        .I2(Q[14]),
        .I3(count_reg[14]),
        .O(done_OBUF_inst_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_9
       (.I0(Q[13]),
        .I1(count_reg[13]),
        .I2(Q[12]),
        .I3(count_reg[12]),
        .O(done_OBUF_inst_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "dram_model" *) 
module block_design_accelerator_0_0_dram_model
   (din,
    wr_en,
    fclk1,
    \U_CYCLES_GT_0.regs_reg[8][0] ,
    \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6 ,
    dram_wr_en,
    dram_wr_addr,
    rd_addr,
    wdata);
  output [31:0]din;
  output wr_en;
  input fclk1;
  input \U_CYCLES_GT_0.regs_reg[8][0] ;
  input \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6 ;
  input dram_wr_en;
  input [14:0]dram_wr_addr;
  input [14:0]rd_addr;
  input [31:0]wdata;

  wire \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6 ;
  wire \U_CYCLES_GT_0.regs_reg[8][0] ;
  wire U_RD_EN_DELAY_n_0;
  wire U_VALID_DELAY_n_0;
  wire [31:0]din;
  wire [14:0]dram_wr_addr;
  wire dram_wr_en;
  wire fclk1;
  wire [14:0]rd_addr;
  wire [31:0]rd_data_s;
  wire [31:0]wdata;
  wire wr_en;

  block_design_accelerator_0_0_ram_sync_read_0 U_BRAM
       (.dram_wr_addr(dram_wr_addr),
        .dram_wr_en(dram_wr_en),
        .fclk1(fclk1),
        .rd_addr(rd_addr),
        .rdata(rd_data_s),
        .wdata(wdata));
  block_design_accelerator_0_0_xil_defaultlib_delay U_RD_DELAY
       (.\U_CYCLES_GT_0.regs_reg[8][0]_0 (\U_CYCLES_GT_0.regs_reg[8][0] ),
        .\U_CYCLES_GT_0.regs_reg[8][31]_0 (U_VALID_DELAY_n_0),
        .din(din),
        .fclk1(fclk1),
        .rdata(rd_data_s));
  block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0_1 U_RD_EN_DELAY
       (.\U_CYCLES_GT_0.regs_reg_c_0 (U_RD_EN_DELAY_n_0),
        .\U_CYCLES_GT_0.regs_reg_c_1 (\U_CYCLES_GT_0.regs_reg[8][0] ),
        .fclk1(fclk1));
  block_design_accelerator_0_0_xil_defaultlib_delay__parameterized1 U_VALID_DELAY
       (.\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_0 (\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6 ),
        .\U_CYCLES_GT_0.regs_reg[8][0]_0 (\U_CYCLES_GT_0.regs_reg[8][0] ),
        .\U_CYCLES_GT_0.regs_reg_c_5_0 (U_VALID_DELAY_n_0),
        .\U_CYCLES_GT_0.regs_reg_c_7 (U_RD_EN_DELAY_n_0),
        .fclk1(fclk1),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "dram_model" *) 
module block_design_accelerator_0_0_dram_model__parameterized0
   (dram_rd_valid,
    rdata,
    dram_rd_en,
    fclk1,
    flush_s,
    dram_wr_en,
    dram_wr_addr,
    dram_rd_addr,
    wdata);
  output dram_rd_valid;
  output [31:0]rdata;
  input dram_rd_en;
  input fclk1;
  input flush_s;
  input dram_wr_en;
  input [14:0]dram_wr_addr;
  input [14:0]dram_rd_addr;
  input [31:0]wdata;

  wire [14:0]dram_rd_addr;
  wire dram_rd_en;
  wire dram_rd_valid;
  wire [14:0]dram_wr_addr;
  wire dram_wr_en;
  wire fclk1;
  wire flush_s;
  wire [31:0]rdata;
  wire [31:0]wdata;

  block_design_accelerator_0_0_ram_sync_read U_BRAM
       (.dram_rd_addr(dram_rd_addr),
        .dram_wr_addr(dram_wr_addr),
        .dram_wr_en(dram_wr_en),
        .fclk1(fclk1),
        .rdata(rdata),
        .wdata(wdata));
  block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0 U_RD_EN_DELAY
       (.dram_rd_en(dram_rd_en),
        .dram_rd_valid(dram_rd_valid),
        .fclk1(fclk1),
        .flush_s(flush_s));
endmodule

(* ORIG_REF_NAME = "dram_rd" *) 
module block_design_accelerator_0_0_dram_rd
   (clear_IBUF,
    done_OBUF,
    dram_clk_IBUF_BUFG,
    dram_rd_en_OBUF,
    dram_rd_flush_OBUF,
    dram_rd_valid,
    dram_ready_IBUF,
    go_IBUF,
    rd_en_IBUF,
    rst,
    stall_IBUF,
    user_clk,
    valid_OBUF,
    D,
    Q,
    dram_rd_addr_OBUF,
    dram_rd_data,
    \size[15] );
  input clear_IBUF;
  output done_OBUF;
  input dram_clk_IBUF_BUFG;
  output dram_rd_en_OBUF;
  output dram_rd_flush_OBUF;
  input dram_rd_valid;
  input dram_ready_IBUF;
  input go_IBUF;
  input rd_en_IBUF;
  input rst;
  input stall_IBUF;
  input user_clk;
  output valid_OBUF;
  input [14:0]D;
  output [31:0]Q;
  output [14:0]dram_rd_addr_OBUF;
  input [31:0]dram_rd_data;
  input [15:0]\size[15] ;

  wire [14:0]D;
  wire [31:0]Q;
  wire U_DONE_COUNT_n_1;
  wire U_HANDSHAKE_n_2;
  wire U_HANDSHAKE_n_5;
  wire U_HANDSHAKE_n_6;
  wire U_WIDTH_FIFO_n_1;
  wire busy;
  wire clear_IBUF;
  wire done_OBUF;
  wire done_s;
  wire [31:0]dout;
  wire dram_clk_IBUF_BUFG;
  wire [14:0]dram_rd_addr_OBUF;
  wire [31:0]dram_rd_data;
  wire dram_rd_en_OBUF;
  wire dram_rd_flush_OBUF;
  wire dram_rd_valid;
  wire dram_ready_IBUF;
  wire empty;
  wire go_IBUF;
  wire got_it_tg_ff;
  wire got_it_tg_sync;
  wire handshake_go;
  wire prog_full;
  wire rd_en0_in;
  wire rd_en_IBUF;
  wire rst;
  wire [15:0]\size[15] ;
  wire [15:0]size_s;
  wire stall_IBUF;
  wire [14:0]start_addr_s;
  wire \start_addr_s[14]_i_1_n_0 ;
  wire state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state_reg_n_0_;
  wire update_count0;
  wire user_clk;
  wire valid_OBUF;
  wire NLW_U_FIFO_full_UNCONNECTED;

  \block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work_file_dram_rd_ram1.edn  U_AG_SI
       (.AR(U_WIDTH_FIFO_n_1),
        .Q(start_addr_s),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_rd_addr_OBUF(dram_rd_addr_OBUF),
        .state(state),
        .take_it_tg_ff_reg(U_HANDSHAKE_n_2),
        .take_it_tg_ff_reg_0(U_HANDSHAKE_n_6));
  \block_design_accelerator_0_0_done_counter_lib_work_file_dram_rd_ram1.edn  U_DONE_COUNT
       (.CO(done_s),
        .Q(size_s),
        .busy(busy),
        .clear_IBUF(clear_IBUF),
        .done_OBUF(done_OBUF),
        .go_IBUF(go_IBUF),
        .handshake_go_reg(U_DONE_COUNT_n_1),
        .rd_en_IBUF(rd_en_IBUF),
        .rst(rst),
        .state_reg(state_reg_n_0_),
        .update_count0(update_count0),
        .user_clk(user_clk));
  (* x_core_info = "fifo_generator_v12_0,Vivado 2015.2" *) 
  block_design_accelerator_0_0_fifo_32_prog_full U_FIFO
       (.din(dram_rd_data),
        .dout(dout),
        .empty(empty),
        .full(NLW_U_FIFO_full_UNCONNECTED),
        .prog_full(prog_full),
        .rd_clk(user_clk),
        .rd_en(rd_en0_in),
        .rst(U_WIDTH_FIFO_n_1),
        .wr_clk(dram_clk_IBUF_BUFG),
        .wr_en(dram_rd_valid));
  \block_design_accelerator_0_0_handshake_lib_work_file_dram_rd_ram1.edn  U_HANDSHAKE
       (.AR(U_WIDTH_FIFO_n_1),
        .addr_current_reg(U_HANDSHAKE_n_2),
        .busy(busy),
        .busy_reg(U_HANDSHAKE_n_5),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_rd_en_OBUF(dram_rd_en_OBUF),
        .dram_rd_flush_OBUF(dram_rd_flush_OBUF),
        .dram_ready_IBUF(dram_ready_IBUF),
        .go_IBUF(go_IBUF),
        .got_it_tg_ff(got_it_tg_ff),
        .got_it_tg_sync(got_it_tg_sync),
        .handshake_go(handshake_go),
        .prog_full(prog_full),
        .stall_IBUF(stall_IBUF),
        .state(state),
        .state_reg(state_reg_n_0_),
        .state_reg_0(U_HANDSHAKE_n_6),
        .user_clk(user_clk));
  \block_design_accelerator_0_0_width_change_fifo_lib_work_file_dram_rd_ram1.edn  U_WIDTH_FIFO
       (.AR(U_WIDTH_FIFO_n_1),
        .CO(done_s),
        .Q(Q),
        .clear_IBUF(clear_IBUF),
        .dout(dout),
        .empty(empty),
        .rd_en0_in(rd_en0_in),
        .rd_en_IBUF(rd_en_IBUF),
        .rst(rst),
        .update_count0(update_count0),
        .user_clk(user_clk),
        .valid_OBUF(valid_OBUF));
  FDPE #(
    .INIT(1'b1)) 
    busy_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(U_HANDSHAKE_n_5),
        .PRE(rst),
        .Q(busy));
  FDCE #(
    .INIT(1'b0)) 
    handshake_go_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(U_DONE_COUNT_n_1),
        .Q(handshake_go));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[0] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [0]),
        .Q(size_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[10] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [10]),
        .Q(size_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[11] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [11]),
        .Q(size_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[12] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [12]),
        .Q(size_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[13] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [13]),
        .Q(size_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[14] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [14]),
        .Q(size_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[15] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [15]),
        .Q(size_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[1] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [1]),
        .Q(size_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[2] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [2]),
        .Q(size_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[3] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [3]),
        .Q(size_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[4] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [4]),
        .Q(size_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[5] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [5]),
        .Q(size_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[6] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [6]),
        .Q(size_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[7] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [7]),
        .Q(size_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[8] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [8]),
        .Q(size_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[9] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [9]),
        .Q(size_s[9]));
  LUT3 #(
    .INIT(8'h02)) 
    \start_addr_s[14]_i_1 
       (.I0(go_IBUF),
        .I1(state_reg_n_0_[0]),
        .I2(state_reg_n_0_[1]),
        .O(\start_addr_s[14]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[0] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[0]),
        .Q(start_addr_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[10] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[10]),
        .Q(start_addr_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[11] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[11]),
        .Q(start_addr_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[12] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[12]),
        .Q(start_addr_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[13] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[13]),
        .Q(start_addr_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[14] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[14]),
        .Q(start_addr_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[1] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[1]),
        .Q(start_addr_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[2] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[2]),
        .Q(start_addr_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[3] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[3]),
        .Q(start_addr_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[4] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[4]),
        .Q(start_addr_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[5] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[5]),
        .Q(start_addr_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[6] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[6]),
        .Q(start_addr_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[7] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[7]),
        .Q(start_addr_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[8] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[8]),
        .Q(start_addr_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[9] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[9]),
        .Q(start_addr_s[9]));
  LUT6 #(
    .INIT(64'hC3AAC3AAC3FFC300)) 
    \state[0]_i_1 
       (.I0(done_s),
        .I1(got_it_tg_ff),
        .I2(got_it_tg_sync),
        .I3(state_reg_n_0_[0]),
        .I4(go_IBUF),
        .I5(state_reg_n_0_[1]),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9F60)) 
    \state[1]_i_1 
       (.I0(got_it_tg_ff),
        .I1(got_it_tg_sync),
        .I2(state_reg_n_0_[0]),
        .I3(state_reg_n_0_[1]),
        .O(\state[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\state[0]_i_1_n_0 ),
        .Q(state_reg_n_0_[0]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\state[1]_i_1_n_0 ),
        .Q(state_reg_n_0_[1]));
endmodule

(* ORIG_REF_NAME = "dram_rd_ram0_custom" *) 
module block_design_accelerator_0_0_dram_rd_ram0_custom
   (dout,
    rd_en,
    \FSM_sequential_state_reg[1] ,
    rd_addr,
    \output_reg[0] ,
    fclk1,
    fclk0,
    din,
    wr_en,
    ready,
    go,
    temp_signal_go_side_reg,
    CLK,
    Q,
    \output_reg[14] );
  output [15:0]dout;
  output rd_en;
  output \FSM_sequential_state_reg[1] ;
  output [14:0]rd_addr;
  input \output_reg[0] ;
  input fclk1;
  input fclk0;
  input [31:0]din;
  input wr_en;
  input ready;
  input go;
  input temp_signal_go_side_reg;
  input CLK;
  input [16:0]Q;
  input [14:0]\output_reg[14] ;

  wire CLK;
  wire \FSM_sequential_state_reg[1] ;
  wire [16:0]Q;
  wire U_SIZE_REG_n_0;
  wire U_SIZE_REG_n_1;
  wire U_SIZE_REG_n_10;
  wire U_SIZE_REG_n_11;
  wire U_SIZE_REG_n_12;
  wire U_SIZE_REG_n_13;
  wire U_SIZE_REG_n_14;
  wire U_SIZE_REG_n_15;
  wire U_SIZE_REG_n_16;
  wire U_SIZE_REG_n_2;
  wire U_SIZE_REG_n_3;
  wire U_SIZE_REG_n_4;
  wire U_SIZE_REG_n_5;
  wire U_SIZE_REG_n_6;
  wire U_SIZE_REG_n_7;
  wire U_SIZE_REG_n_8;
  wire U_SIZE_REG_n_9;
  wire U_START_ADDRESS_REG_n_0;
  wire U_START_ADDRESS_REG_n_1;
  wire U_START_ADDRESS_REG_n_10;
  wire U_START_ADDRESS_REG_n_11;
  wire U_START_ADDRESS_REG_n_12;
  wire U_START_ADDRESS_REG_n_13;
  wire U_START_ADDRESS_REG_n_14;
  wire U_START_ADDRESS_REG_n_2;
  wire U_START_ADDRESS_REG_n_3;
  wire U_START_ADDRESS_REG_n_4;
  wire U_START_ADDRESS_REG_n_5;
  wire U_START_ADDRESS_REG_n_6;
  wire U_START_ADDRESS_REG_n_7;
  wire U_START_ADDRESS_REG_n_8;
  wire U_START_ADDRESS_REG_n_9;
  wire [31:0]din;
  wire [15:0]dout;
  wire fclk0;
  wire fclk1;
  wire go;
  wire go_after_handshake;
  wire \output_reg[0] ;
  wire [14:0]\output_reg[14] ;
  wire [14:0]rd_addr;
  wire rd_en;
  wire ready;
  wire temp_signal_go_side_reg;
  wire wr_en;

  block_design_accelerator_0_0_address_gen_custom U_ADDR_GEN
       (.\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .Q({U_SIZE_REG_n_0,U_SIZE_REG_n_1,U_SIZE_REG_n_2,U_SIZE_REG_n_3,U_SIZE_REG_n_4,U_SIZE_REG_n_5,U_SIZE_REG_n_6,U_SIZE_REG_n_7,U_SIZE_REG_n_8,U_SIZE_REG_n_9,U_SIZE_REG_n_10,U_SIZE_REG_n_11,U_SIZE_REG_n_12,U_SIZE_REG_n_13,U_SIZE_REG_n_14,U_SIZE_REG_n_15,U_SIZE_REG_n_16}),
        .\count_reg[16]_0 (\output_reg[0] ),
        .fclk1(fclk1),
        .go_after_handshake(go_after_handshake),
        .rd_addr(rd_addr),
        .\start_addr_reg_reg[14]_0 ({U_START_ADDRESS_REG_n_0,U_START_ADDRESS_REG_n_1,U_START_ADDRESS_REG_n_2,U_START_ADDRESS_REG_n_3,U_START_ADDRESS_REG_n_4,U_START_ADDRESS_REG_n_5,U_START_ADDRESS_REG_n_6,U_START_ADDRESS_REG_n_7,U_START_ADDRESS_REG_n_8,U_START_ADDRESS_REG_n_9,U_START_ADDRESS_REG_n_10,U_START_ADDRESS_REG_n_11,U_START_ADDRESS_REG_n_12,U_START_ADDRESS_REG_n_13,U_START_ADDRESS_REG_n_14}));
  block_design_accelerator_0_0_fifo_32_to_16_custom U_FIFO
       (.din(din),
        .dout(dout),
        .fclk0(fclk0),
        .fclk1(fclk1),
        .rd_en(rd_en),
        .ready(ready),
        .\syncstages_ff_reg[0] (\output_reg[0] ),
        .wr_en(wr_en));
  block_design_accelerator_0_0_handshake_custom U_HANDSHAKE
       (.CLK(CLK),
        .fclk0(fclk0),
        .fclk1(fclk1),
        .go(go),
        .go_after_handshake(go_after_handshake),
        .rcv_reg_0(\output_reg[0] ),
        .temp_signal_go_side_reg_0(temp_signal_go_side_reg));
  block_design_accelerator_0_0_reg_custom U_SIZE_REG
       (.CLK(CLK),
        .Q({U_SIZE_REG_n_0,U_SIZE_REG_n_1,U_SIZE_REG_n_2,U_SIZE_REG_n_3,U_SIZE_REG_n_4,U_SIZE_REG_n_5,U_SIZE_REG_n_6,U_SIZE_REG_n_7,U_SIZE_REG_n_8,U_SIZE_REG_n_9,U_SIZE_REG_n_10,U_SIZE_REG_n_11,U_SIZE_REG_n_12,U_SIZE_REG_n_13,U_SIZE_REG_n_14,U_SIZE_REG_n_15,U_SIZE_REG_n_16}),
        .\output_reg[16]_0 (Q),
        .\output_reg[16]_1 (\output_reg[0] ));
  block_design_accelerator_0_0_reg_custom__parameterized0 U_START_ADDRESS_REG
       (.CLK(CLK),
        .Q({U_START_ADDRESS_REG_n_0,U_START_ADDRESS_REG_n_1,U_START_ADDRESS_REG_n_2,U_START_ADDRESS_REG_n_3,U_START_ADDRESS_REG_n_4,U_START_ADDRESS_REG_n_5,U_START_ADDRESS_REG_n_6,U_START_ADDRESS_REG_n_7,U_START_ADDRESS_REG_n_8,U_START_ADDRESS_REG_n_9,U_START_ADDRESS_REG_n_10,U_START_ADDRESS_REG_n_11,U_START_ADDRESS_REG_n_12,U_START_ADDRESS_REG_n_13,U_START_ADDRESS_REG_n_14}),
        .\output_reg[0]_0 (\output_reg[0] ),
        .\output_reg[14]_0 (\output_reg[14] ));
endmodule

(* ORIG_REF_NAME = "dram_rd_ram1" *) 
module block_design_accelerator_0_0_dram_rd_ram1
   (clear,
    done,
    dram_clk,
    dram_rd_en,
    dram_rd_flush,
    dram_rd_valid,
    dram_ready,
    go,
    rd_en,
    rst,
    stall,
    user_clk,
    valid,
    data,
    dram_rd_addr,
    dram_rd_data,
    size,
    start_addr,
    lopt,
    lopt_1);
  input clear;
  output done;
  input dram_clk;
  output dram_rd_en;
  output dram_rd_flush;
  input dram_rd_valid;
  input dram_ready;
  input go;
  input rd_en;
  input rst;
  input stall;
  input user_clk;
  output valid;
  output [31:0]data;
  output [14:0]dram_rd_addr;
  input [31:0]dram_rd_data;
  input [15:0]size;
  input [14:0]start_addr;
  input lopt;
  input lopt_1;

  wire clear;
  wire [31:0]data_OBUF;
  wire done_OBUF;
  wire dram_clk;
  wire dram_clk_IBUF_BUFG;
  wire [14:0]dram_rd_addr_OBUF;
  wire [31:0]dram_rd_data;
  wire dram_rd_en_OBUF;
  wire dram_rd_flush_OBUF;
  wire dram_rd_valid;
  wire dram_ready;
  wire go;
  wire lopt;
  wire lopt_1;
  wire rd_en;
  wire rst;
  wire [15:0]size;
  wire stall;
  wire [14:0]start_addr;
  wire user_clk;
  wire user_clk_IBUF_BUFG;
  wire valid_OBUF;

  assign data[31:0] = data_OBUF;
  assign done = done_OBUF;
  assign dram_rd_addr[14:0] = dram_rd_addr_OBUF;
  assign dram_rd_en = dram_rd_en_OBUF;
  assign dram_rd_flush = dram_rd_flush_OBUF;
  assign valid = valid_OBUF;
  block_design_accelerator_0_0_dram_rd U_DRAM1_RD
       (.D(start_addr),
        .Q(data_OBUF),
        .clear_IBUF(clear),
        .done_OBUF(done_OBUF),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_rd_addr_OBUF(dram_rd_addr_OBUF),
        .dram_rd_data(dram_rd_data),
        .dram_rd_en_OBUF(dram_rd_en_OBUF),
        .dram_rd_flush_OBUF(dram_rd_flush_OBUF),
        .dram_rd_valid(dram_rd_valid),
        .dram_ready_IBUF(dram_ready),
        .go_IBUF(go),
        .rd_en_IBUF(rd_en),
        .rst(rst),
        .\size[15] (size),
        .stall_IBUF(stall),
        .user_clk(user_clk_IBUF_BUFG),
        .valid_OBUF(valid_OBUF));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG dram_clk_IBUF_BUFG_inst
       (.I(lopt_1),
        .O(dram_clk_IBUF_BUFG));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG user_clk_IBUF_BUFG_inst
       (.I(lopt),
        .O(user_clk_IBUF_BUFG));
endmodule

(* ORIG_REF_NAME = "dram_wr" *) 
module block_design_accelerator_0_0_dram_wr_lib_work
   (clear_IBUF,
    done_OBUF,
    dram_clk_IBUF_BUFG,
    dram_ready_IBUF,
    dram_wr_en_OBUF,
    dram_wr_pending_IBUF,
    go_IBUF,
    ready_OBUF,
    rst,
    user_clk,
    wr_en_IBUF,
    D,
    dram_wr_addr_OBUF,
    dram_wr_data,
    \size[16] ,
    \start_addr[14] );
  input clear_IBUF;
  output done_OBUF;
  input dram_clk_IBUF_BUFG;
  input dram_ready_IBUF;
  output dram_wr_en_OBUF;
  input dram_wr_pending_IBUF;
  input go_IBUF;
  output ready_OBUF;
  input rst;
  input user_clk;
  input wr_en_IBUF;
  input [15:0]D;
  output [14:0]dram_wr_addr_OBUF;
  output [31:0]dram_wr_data;
  input [16:0]\size[16] ;
  input [14:0]\start_addr[14] ;

  wire [15:0]D;
  wire U_HANDSHAKE_n_1;
  wire U_HANDSHAKE_n_2;
  wire U_HANDSHAKE_n_3;
  wire U_HANDSHAKE_n_4;
  wire U_HANDSHAKE_n_5;
  wire U_WIDTH_FIFO_n_0;
  wire U_WIDTH_FIFO_n_1;
  wire U_WIDTH_FIFO_n_2;
  wire actually_empty;
  wire actually_empty_i_1_n_0;
  wire busy;
  wire clear_IBUF;
  wire [31:0]din;
  wire done_OBUF;
  wire done_s;
  wire dram_clk_IBUF_BUFG;
  wire dram_ready_IBUF;
  wire [14:0]dram_wr_addr_OBUF;
  wire [31:0]dram_wr_data;
  wire dram_wr_en_OBUF;
  wire dram_wr_pending_IBUF;
  wire empty;
  wire [2:0]empty_count;
  wire \empty_count[0]_i_1_n_0 ;
  wire \empty_count[1]_i_1_n_0 ;
  wire \empty_count[2]_i_1_n_0 ;
  wire full;
  wire go_IBUF;
  wire handshake_go;
  wire rd_en;
  wire ready_OBUF;
  wire rst;
  wire rst0_out;
  wire [16:0]\size[16] ;
  wire [16:0]size_s;
  wire \size_s[16]_i_1_n_0 ;
  wire [14:0]\start_addr[14] ;
  wire [14:0]start_addr_s;
  wire [1:0]state;
  wire state_0;
  wire user_clk;
  wire wr_en2_out;
  wire wr_en_IBUF;

  block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work U_AG_SO
       (.Q(start_addr_s),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_wr_addr_OBUF(dram_wr_addr_OBUF),
        .output_reg(U_HANDSHAKE_n_1),
        .\output_reg[0]_0 (U_HANDSHAKE_n_5),
        .rst0_out(rst0_out),
        .state(state_0));
  block_design_accelerator_0_0_done_counter_lib_work U_DONE_COUNT
       (.CO(done_s),
        .Q(size_s),
        .clear_IBUF(clear_IBUF),
        .\count_reg[0]_0 (U_WIDTH_FIFO_n_2),
        .rst(rst),
        .user_clk(user_clk));
  (* x_core_info = "fifo_generator_v12_0,Vivado 2015.2" *) 
  block_design_accelerator_0_0_fifo_32_lib_work U_FIFO
       (.din(din),
        .dout(dram_wr_data),
        .empty(empty),
        .full(full),
        .rd_clk(dram_clk_IBUF_BUFG),
        .rd_en(rd_en),
        .rst(rst0_out),
        .wr_clk(user_clk),
        .wr_en(wr_en2_out));
  LUT2 #(
    .INIT(4'h2)) 
    U_FIFO_i_3
       (.I0(dram_ready_IBUF),
        .I1(empty),
        .O(rd_en));
  block_design_accelerator_0_0_handshake_lib_work U_HANDSHAKE
       (.CO(done_s),
        .actually_empty(actually_empty),
        .addr_current_reg(U_HANDSHAKE_n_1),
        .busy(busy),
        .busy_reg(U_HANDSHAKE_n_4),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_ready_IBUF(dram_ready_IBUF),
        .dram_wr_en_OBUF(dram_wr_en_OBUF),
        .empty(empty),
        .go_IBUF(go_IBUF),
        .handshake_go(handshake_go),
        .rst0_out(rst0_out),
        .state(state),
        .state_0(state_0),
        .state_reg({U_HANDSHAKE_n_3,U_HANDSHAKE_n_2}),
        .state_reg_0(U_HANDSHAKE_n_5),
        .user_clk(user_clk));
  block_design_accelerator_0_0_width_change_fifo_lib_work U_WIDTH_FIFO
       (.AR(rst0_out),
        .CO(done_s),
        .D(D),
        .Q({U_WIDTH_FIFO_n_0,U_WIDTH_FIFO_n_1}),
        .clear_IBUF(clear_IBUF),
        .count_reg(U_WIDTH_FIFO_n_2),
        .din(din),
        .full(full),
        .ready_OBUF(ready_OBUF),
        .rst(rst),
        .user_clk(user_clk),
        .wr_en2_out(wr_en2_out),
        .wr_en_IBUF(wr_en_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h02)) 
    actually_empty_i_1
       (.I0(empty_count[2]),
        .I1(empty_count[1]),
        .I2(empty_count[0]),
        .O(actually_empty_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    actually_empty_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(actually_empty_i_1_n_0),
        .Q(actually_empty));
  FDPE #(
    .INIT(1'b1)) 
    busy_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(U_HANDSHAKE_n_4),
        .PRE(rst),
        .Q(busy));
  LUT5 #(
    .INIT(32'h00000008)) 
    done_OBUF_inst_i_1
       (.I0(done_s),
        .I1(actually_empty),
        .I2(busy),
        .I3(dram_wr_pending_IBUF),
        .I4(go_IBUF),
        .O(done_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h01000101)) 
    \empty_count[0]_i_1 
       (.I0(U_WIDTH_FIFO_n_1),
        .I1(U_WIDTH_FIFO_n_0),
        .I2(empty_count[0]),
        .I3(empty_count[1]),
        .I4(empty_count[2]),
        .O(\empty_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    \empty_count[1]_i_1 
       (.I0(U_WIDTH_FIFO_n_1),
        .I1(U_WIDTH_FIFO_n_0),
        .I2(empty_count[0]),
        .I3(empty_count[1]),
        .O(\empty_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h01111000)) 
    \empty_count[2]_i_1 
       (.I0(U_WIDTH_FIFO_n_1),
        .I1(U_WIDTH_FIFO_n_0),
        .I2(empty_count[0]),
        .I3(empty_count[1]),
        .I4(empty_count[2]),
        .O(\empty_count[2]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \empty_count_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\empty_count[0]_i_1_n_0 ),
        .Q(empty_count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \empty_count_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\empty_count[1]_i_1_n_0 ),
        .Q(empty_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \empty_count_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\empty_count[2]_i_1_n_0 ),
        .Q(empty_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    handshake_go_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\size_s[16]_i_1_n_0 ),
        .Q(handshake_go));
  LUT3 #(
    .INIT(8'h04)) 
    \size_s[16]_i_1 
       (.I0(state[0]),
        .I1(go_IBUF),
        .I2(state[1]),
        .O(\size_s[16]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[0] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [0]),
        .Q(size_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[10] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [10]),
        .Q(size_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[11] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [11]),
        .Q(size_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[12] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [12]),
        .Q(size_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[13] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [13]),
        .Q(size_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[14] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [14]),
        .Q(size_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[15] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [15]),
        .Q(size_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[16] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [16]),
        .Q(size_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[1] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [1]),
        .Q(size_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[2] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [2]),
        .Q(size_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[3] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [3]),
        .Q(size_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[4] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [4]),
        .Q(size_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[5] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [5]),
        .Q(size_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[6] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [6]),
        .Q(size_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[7] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [7]),
        .Q(size_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[8] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [8]),
        .Q(size_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[9] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [9]),
        .Q(size_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[0] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [0]),
        .Q(start_addr_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[10] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [10]),
        .Q(start_addr_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[11] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [11]),
        .Q(start_addr_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[12] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [12]),
        .Q(start_addr_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[13] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [13]),
        .Q(start_addr_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[14] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [14]),
        .Q(start_addr_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[1] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [1]),
        .Q(start_addr_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[2] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [2]),
        .Q(start_addr_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[3] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [3]),
        .Q(start_addr_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[4] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [4]),
        .Q(start_addr_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[5] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [5]),
        .Q(start_addr_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[6] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [6]),
        .Q(start_addr_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[7] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [7]),
        .Q(start_addr_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[8] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [8]),
        .Q(start_addr_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[9] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [9]),
        .Q(start_addr_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(U_HANDSHAKE_n_2),
        .Q(state[0]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(U_HANDSHAKE_n_3),
        .Q(state[1]));
endmodule

module \block_design_accelerator_0_0_dram_wr_lib_work_file_dram_wr_ram0.edn 
   (clear_IBUF,
    done_OBUF,
    dram_clk_IBUF_BUFG,
    dram_ready_IBUF,
    dram_wr_en_OBUF,
    dram_wr_pending_IBUF,
    go_IBUF,
    ready_OBUF,
    rst,
    user_clk,
    wr_en_IBUF,
    D,
    data_IBUF,
    dram_wr_addr_OBUF,
    dram_wr_data,
    \start_addr[14] );
  input clear_IBUF;
  output done_OBUF;
  input dram_clk_IBUF_BUFG;
  input dram_ready_IBUF;
  output dram_wr_en_OBUF;
  input dram_wr_pending_IBUF;
  input go_IBUF;
  output ready_OBUF;
  input rst;
  input user_clk;
  input wr_en_IBUF;
  input [15:0]D;
  input [31:0]data_IBUF;
  output [14:0]dram_wr_addr_OBUF;
  output [31:0]dram_wr_data;
  input [14:0]\start_addr[14] ;

  wire [15:0]D;
  wire U_DONE_COUNT_n_0;
  wire U_HANDSHAKE_n_1;
  wire U_HANDSHAKE_n_2;
  wire U_HANDSHAKE_n_3;
  wire U_HANDSHAKE_n_4;
  wire U_HANDSHAKE_n_5;
  wire \U_SHRINK.U_SHRINK_FIFO/count ;
  wire actually_empty;
  wire actually_empty_i_1_n_0;
  wire busy;
  wire clear_IBUF;
  wire [31:0]data_IBUF;
  wire [31:0]din;
  wire done_OBUF;
  wire done_s;
  wire dram_clk_IBUF_BUFG;
  wire dram_ready_IBUF;
  wire [14:0]dram_wr_addr_OBUF;
  wire [31:0]dram_wr_data;
  wire dram_wr_en_OBUF;
  wire dram_wr_pending_IBUF;
  wire empty;
  wire [2:0]empty_count;
  wire \empty_count[0]_i_1_n_0 ;
  wire \empty_count[1]_i_1_n_0 ;
  wire \empty_count[2]_i_1_n_0 ;
  wire full;
  wire go_IBUF;
  wire handshake_go;
  wire rd_en;
  wire ready_OBUF;
  wire rst;
  wire rst0_out;
  wire [15:0]size_s;
  wire \size_s[15]_i_1_n_0 ;
  wire [14:0]\start_addr[14] ;
  wire [14:0]start_addr_s;
  wire [1:0]state;
  wire state_0;
  wire user_clk;
  wire wr_en2_out;
  wire wr_en_IBUF;

  \block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work_file_dram_wr_ram0.edn  U_AG_SO
       (.Q(start_addr_s),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_wr_addr_OBUF(dram_wr_addr_OBUF),
        .output_reg(U_HANDSHAKE_n_1),
        .\output_reg[0]_0 (U_HANDSHAKE_n_5),
        .rst0_out(rst0_out),
        .state(state_0));
  \block_design_accelerator_0_0_done_counter_lib_work_file_dram_wr_ram0.edn  U_DONE_COUNT
       (.CO(done_s),
        .E(U_DONE_COUNT_n_0),
        .Q(size_s),
        .actually_empty(actually_empty),
        .busy(busy),
        .clear_IBUF(clear_IBUF),
        .count(\U_SHRINK.U_SHRINK_FIFO/count ),
        .done_OBUF(done_OBUF),
        .dram_wr_pending_IBUF(dram_wr_pending_IBUF),
        .full(full),
        .go_IBUF(go_IBUF),
        .rst(rst),
        .user_clk(user_clk),
        .wr_en_IBUF(wr_en_IBUF));
  (* x_core_info = "fifo_generator_v12_0,Vivado 2015.2" *) 
  \block_design_accelerator_0_0_fifo_32_lib_work_file_dram_wr_ram0.edn  U_FIFO
       (.din(din),
        .dout(dram_wr_data),
        .empty(empty),
        .full(full),
        .rd_clk(dram_clk_IBUF_BUFG),
        .rd_en(rd_en),
        .rst(rst0_out),
        .wr_clk(user_clk),
        .wr_en(wr_en2_out));
  LUT2 #(
    .INIT(4'h2)) 
    U_FIFO_i_3
       (.I0(dram_ready_IBUF),
        .I1(empty),
        .O(rd_en));
  \block_design_accelerator_0_0_handshake_lib_work_file_dram_wr_ram0.edn  U_HANDSHAKE
       (.CO(done_s),
        .actually_empty(actually_empty),
        .addr_current_reg(U_HANDSHAKE_n_1),
        .busy(busy),
        .busy_reg(U_HANDSHAKE_n_4),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_ready_IBUF(dram_ready_IBUF),
        .dram_wr_en_OBUF(dram_wr_en_OBUF),
        .empty(empty),
        .go_IBUF(go_IBUF),
        .handshake_go(handshake_go),
        .rst0_out(rst0_out),
        .state(state),
        .state_0(state_0),
        .state_reg({U_HANDSHAKE_n_3,U_HANDSHAKE_n_2}),
        .state_reg_0(U_HANDSHAKE_n_5),
        .user_clk(user_clk));
  \block_design_accelerator_0_0_width_change_fifo_lib_work_file_dram_wr_ram0.edn  U_WIDTH_FIFO
       (.AR(rst0_out),
        .CO(done_s),
        .E(U_DONE_COUNT_n_0),
        .Q(din),
        .clear_IBUF(clear_IBUF),
        .count(\U_SHRINK.U_SHRINK_FIFO/count ),
        .data_IBUF(data_IBUF),
        .full(full),
        .ready_OBUF(ready_OBUF),
        .rst(rst),
        .user_clk(user_clk),
        .wr_en2_out(wr_en2_out),
        .wr_en_IBUF(wr_en_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h02)) 
    actually_empty_i_1
       (.I0(empty_count[2]),
        .I1(empty_count[1]),
        .I2(empty_count[0]),
        .O(actually_empty_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    actually_empty_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(actually_empty_i_1_n_0),
        .Q(actually_empty));
  FDPE #(
    .INIT(1'b1)) 
    busy_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(U_HANDSHAKE_n_4),
        .PRE(rst),
        .Q(busy));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    \empty_count[0]_i_1 
       (.I0(\U_SHRINK.U_SHRINK_FIFO/count ),
        .I1(empty_count[0]),
        .I2(empty_count[1]),
        .I3(empty_count[2]),
        .O(\empty_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \empty_count[1]_i_1 
       (.I0(\U_SHRINK.U_SHRINK_FIFO/count ),
        .I1(empty_count[0]),
        .I2(empty_count[1]),
        .O(\empty_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \empty_count[2]_i_1 
       (.I0(\U_SHRINK.U_SHRINK_FIFO/count ),
        .I1(empty_count[0]),
        .I2(empty_count[1]),
        .I3(empty_count[2]),
        .O(\empty_count[2]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \empty_count_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\empty_count[0]_i_1_n_0 ),
        .Q(empty_count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \empty_count_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\empty_count[1]_i_1_n_0 ),
        .Q(empty_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \empty_count_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\empty_count[2]_i_1_n_0 ),
        .Q(empty_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    handshake_go_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\size_s[15]_i_1_n_0 ),
        .Q(handshake_go));
  LUT3 #(
    .INIT(8'h04)) 
    \size_s[15]_i_1 
       (.I0(state[1]),
        .I1(go_IBUF),
        .I2(state[0]),
        .O(\size_s[15]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[0] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[0]),
        .Q(size_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[10] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[10]),
        .Q(size_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[11] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[11]),
        .Q(size_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[12] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[12]),
        .Q(size_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[13] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[13]),
        .Q(size_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[14] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[14]),
        .Q(size_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[15] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[15]),
        .Q(size_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[1] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[1]),
        .Q(size_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[2] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[2]),
        .Q(size_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[3] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[3]),
        .Q(size_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[4] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[4]),
        .Q(size_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[5] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[5]),
        .Q(size_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[6] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[6]),
        .Q(size_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[7] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[7]),
        .Q(size_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[8] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[8]),
        .Q(size_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[9] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[9]),
        .Q(size_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[0] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [0]),
        .Q(start_addr_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[10] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [10]),
        .Q(start_addr_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[11] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [11]),
        .Q(start_addr_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[12] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [12]),
        .Q(start_addr_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[13] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [13]),
        .Q(start_addr_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[14] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [14]),
        .Q(start_addr_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[1] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [1]),
        .Q(start_addr_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[2] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [2]),
        .Q(start_addr_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[3] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [3]),
        .Q(start_addr_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[4] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [4]),
        .Q(start_addr_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[5] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [5]),
        .Q(start_addr_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[6] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [6]),
        .Q(start_addr_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[7] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [7]),
        .Q(start_addr_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[8] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [8]),
        .Q(start_addr_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[9] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [9]),
        .Q(start_addr_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(U_HANDSHAKE_n_2),
        .Q(state[0]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(U_HANDSHAKE_n_3),
        .Q(state[1]));
endmodule

(* ORIG_REF_NAME = "dram_wr_ram0" *) 
module block_design_accelerator_0_0_dram_wr_ram0
   (clear,
    done,
    dram_clk,
    dram_ready,
    dram_wr_en,
    dram_wr_pending,
    go,
    ready,
    rst,
    user_clk,
    wr_en,
    data,
    dram_wr_addr,
    dram_wr_data,
    size,
    start_addr,
    lopt,
    lopt_1);
  input clear;
  output done;
  input dram_clk;
  input dram_ready;
  output dram_wr_en;
  input dram_wr_pending;
  input go;
  output ready;
  input rst;
  input user_clk;
  input wr_en;
  input [31:0]data;
  output [14:0]dram_wr_addr;
  output [31:0]dram_wr_data;
  input [15:0]size;
  input [14:0]start_addr;
  output lopt;
  output lopt_1;

  wire clear;
  wire [31:0]data;
  wire done_OBUF;
  wire dram_clk;
  wire dram_clk_IBUF;
  wire dram_clk_IBUF_BUFG;
  wire dram_ready;
  wire [14:0]dram_wr_addr_OBUF;
  wire [31:0]dram_wr_data_OBUF;
  wire dram_wr_en_OBUF;
  wire dram_wr_pending;
  wire go;
  wire ready_OBUF;
  wire rst;
  wire [15:0]size;
  wire [14:0]start_addr;
  wire user_clk;
  wire user_clk_IBUF;
  wire user_clk_IBUF_BUFG;
  wire wr_en;

  assign done = done_OBUF;
  assign dram_wr_addr[14:0] = dram_wr_addr_OBUF;
  assign dram_wr_data[31:0] = dram_wr_data_OBUF;
  assign dram_wr_en = dram_wr_en_OBUF;
  assign lopt = user_clk_IBUF;
  assign lopt_1 = dram_clk_IBUF;
  assign ready = ready_OBUF;
  \block_design_accelerator_0_0_dram_wr_lib_work_file_dram_wr_ram0.edn  U_DRAM0_WR
       (.D(size),
        .clear_IBUF(clear),
        .data_IBUF(data),
        .done_OBUF(done_OBUF),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_ready_IBUF(dram_ready),
        .dram_wr_addr_OBUF(dram_wr_addr_OBUF),
        .dram_wr_data(dram_wr_data_OBUF),
        .dram_wr_en_OBUF(dram_wr_en_OBUF),
        .dram_wr_pending_IBUF(dram_wr_pending),
        .go_IBUF(go),
        .ready_OBUF(ready_OBUF),
        .rst(rst),
        .\start_addr[14] (start_addr),
        .user_clk(user_clk_IBUF_BUFG),
        .wr_en_IBUF(wr_en));
  BUFG dram_clk_IBUF_BUFG_inst
       (.I(dram_clk_IBUF),
        .O(dram_clk_IBUF_BUFG));
  IBUF dram_clk_IBUF_inst
       (.I(dram_clk),
        .O(dram_clk_IBUF));
  BUFG user_clk_IBUF_BUFG_inst
       (.I(user_clk_IBUF),
        .O(user_clk_IBUF_BUFG));
  IBUF user_clk_IBUF_inst
       (.I(user_clk),
        .O(user_clk_IBUF));
endmodule

(* ORIG_REF_NAME = "dram_wr_ram1" *) 
module block_design_accelerator_0_0_dram_wr_ram1
   (clear,
    done,
    dram_clk,
    dram_ready,
    dram_wr_en,
    dram_wr_pending,
    go,
    ready,
    rst,
    user_clk,
    wr_en,
    data,
    dram_wr_addr,
    dram_wr_data,
    size,
    start_addr,
    lopt,
    lopt_1);
  input clear;
  output done;
  input dram_clk;
  input dram_ready;
  output dram_wr_en;
  input dram_wr_pending;
  input go;
  output ready;
  input rst;
  input user_clk;
  input wr_en;
  input [15:0]data;
  output [14:0]dram_wr_addr;
  output [31:0]dram_wr_data;
  input [16:0]size;
  input [14:0]start_addr;
  input lopt;
  input lopt_1;

  wire clear;
  wire [15:0]data;
  wire done_OBUF;
  wire dram_clk;
  wire dram_clk_IBUF_BUFG;
  wire dram_ready;
  wire [14:0]dram_wr_addr_OBUF;
  wire [31:0]dram_wr_data_OBUF;
  wire dram_wr_en_OBUF;
  wire dram_wr_pending;
  wire go;
  wire lopt;
  wire lopt_1;
  wire ready_OBUF;
  wire rst;
  wire [16:0]size;
  wire [14:0]start_addr;
  wire user_clk;
  wire user_clk_IBUF_BUFG;
  wire wr_en;

  assign done = done_OBUF;
  assign dram_wr_addr[14:0] = dram_wr_addr_OBUF;
  assign dram_wr_data[31:0] = dram_wr_data_OBUF;
  assign dram_wr_en = dram_wr_en_OBUF;
  assign ready = ready_OBUF;
  block_design_accelerator_0_0_dram_wr_lib_work U_DRAM1_WR
       (.D(data),
        .clear_IBUF(clear),
        .done_OBUF(done_OBUF),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_ready_IBUF(dram_ready),
        .dram_wr_addr_OBUF(dram_wr_addr_OBUF),
        .dram_wr_data(dram_wr_data_OBUF),
        .dram_wr_en_OBUF(dram_wr_en_OBUF),
        .dram_wr_pending_IBUF(dram_wr_pending),
        .go_IBUF(go),
        .ready_OBUF(ready_OBUF),
        .rst(rst),
        .\size[16] (size),
        .\start_addr[14] (start_addr),
        .user_clk(user_clk_IBUF_BUFG),
        .wr_en_IBUF(wr_en));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG dram_clk_IBUF_BUFG_inst
       (.I(lopt_1),
        .O(dram_clk_IBUF_BUFG));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG user_clk_IBUF_BUFG_inst
       (.I(lopt),
        .O(user_clk_IBUF_BUFG));
endmodule

(* ORIG_REF_NAME = "expander_fifo" *) 
module block_design_accelerator_0_0_expander_fifo
   (clear_IBUF,
    count_reg,
    full,
    ready_OBUF,
    rst,
    user_clk,
    wr_en2_out,
    wr_en_IBUF,
    AR,
    CO,
    D,
    Q,
    din);
  input clear_IBUF;
  output [16:16]count_reg;
  input full;
  output ready_OBUF;
  input rst;
  input user_clk;
  output wr_en2_out;
  input wr_en_IBUF;
  output [0:0]AR;
  input [0:0]CO;
  input [15:0]D;
  output [1:0]Q;
  output [31:0]din;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [15:0]D;
  wire [1:0]Q;
  wire clear_IBUF;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire [16:16]count_reg;
  wire count_v11_out;
  wire [31:0]din;
  wire full;
  wire ready_OBUF;
  wire rst;
  wire user_clk;
  wire wr_en2_out;
  wire wr_en_IBUF;

  LUT2 #(
    .INIT(4'hE)) 
    U_FIFO_i_1
       (.I0(clear_IBUF),
        .I1(rst),
        .O(AR));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    U_FIFO_i_2
       (.I0(Q[1]),
        .I1(full),
        .O(wr_en2_out));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hF104F144)) 
    \count[0]_i_1 
       (.I0(CO),
        .I1(wr_en_IBUF),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(full),
        .O(\count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDCDDDDDCCCCCCCC)) 
    \count[0]_i_1__0 
       (.I0(CO),
        .I1(clear_IBUF),
        .I2(full),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(wr_en_IBUF),
        .O(count_reg));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFEF0FE00)) 
    \count[1]_i_1 
       (.I0(CO),
        .I1(wr_en_IBUF),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(full),
        .O(\count[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\count[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\count[1]_i_1_n_0 ),
        .Q(Q[1]));
  LUT5 #(
    .INIT(32'h0004FC0C)) 
    \data[0][15]_i_1 
       (.I0(full),
        .I1(wr_en_IBUF),
        .I2(CO),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(count_v11_out));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][0] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[0]),
        .Q(din[16]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][10] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[10]),
        .Q(din[26]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][11] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[11]),
        .Q(din[27]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][12] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[12]),
        .Q(din[28]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][13] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[13]),
        .Q(din[29]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][14] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[14]),
        .Q(din[30]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][15] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[15]),
        .Q(din[31]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][1] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[1]),
        .Q(din[17]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][2] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[2]),
        .Q(din[18]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][3] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[3]),
        .Q(din[19]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][4] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[4]),
        .Q(din[20]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][5] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[5]),
        .Q(din[21]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][6] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[6]),
        .Q(din[22]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][7] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[7]),
        .Q(din[23]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][8] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[8]),
        .Q(din[24]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][9] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[9]),
        .Q(din[25]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][0] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[16]),
        .Q(din[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][10] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[26]),
        .Q(din[10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][11] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[27]),
        .Q(din[11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][12] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[28]),
        .Q(din[12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][13] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[29]),
        .Q(din[13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][14] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[30]),
        .Q(din[14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][15] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[31]),
        .Q(din[15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][1] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[17]),
        .Q(din[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][2] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[18]),
        .Q(din[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][3] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[19]),
        .Q(din[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][4] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[20]),
        .Q(din[4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][5] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[21]),
        .Q(din[5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][6] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[22]),
        .Q(din[6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][7] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[23]),
        .Q(din[7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][8] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[24]),
        .Q(din[8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][9] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[25]),
        .Q(din[9]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ready_OBUF_inst_i_1
       (.I0(full),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(ready_OBUF));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_32,fifo_generator_v12_0,{}" *) (* ORIG_REF_NAME = "fifo_32" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "fifo_generator_v12_0,Vivado 2015.2" *) 
module block_design_accelerator_0_0_fifo_32_lib_work
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  input rst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) input wr_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [4:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [4:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "5" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "32" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "32" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "5" *) 
  (* C_RD_DEPTH = "32" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "5" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "5" *) 
  (* C_WR_DEPTH = "32" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "5" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[4:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[4:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[4:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_32,fifo_generator_v12_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v12_0,Vivado 2015.2" *) 
module \block_design_accelerator_0_0_fifo_32_lib_work_file_dram_wr_ram0.edn 
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  input rst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) input wr_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [4:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [4:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "5" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "32" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "32" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "5" *) 
  (* C_RD_DEPTH = "32" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "5" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "5" *) 
  (* C_WR_DEPTH = "32" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "5" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn  U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[4:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[4:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[4:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module \block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  \block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn  \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work \prim_noinit.ram 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module \block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  \block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn  \prim_noinit.ram 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,\gc0.count_d1_reg[4] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,\gic0.gc0.count_d2_reg[4] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(rd_clk),
        .CLKBWRCLK(wr_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(Q),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module \block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,\gc0.count_d1_reg[4] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,\gic0.gc0.count_d2_reg[4] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(rd_clk),
        .CLKBWRCLK(wr_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(Q),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work \valid.cstr 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module \block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  \block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn  \valid.cstr 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) 
module block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work inst_blk_mem_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) 
module \block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  \block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn  inst_blk_mem_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module \block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  \block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn  \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work
   (ram_empty_fb_i_reg,
    ram_full_i_reg,
    rd_clk,
    wr_clk,
    D,
    Q,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gic0.gc0.count_reg[4] ,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ,
    ram_full_i_reg_0);
  output ram_empty_fb_i_reg;
  output ram_full_i_reg;
  input rd_clk;
  input wr_clk;
  input [3:0]D;
  output [4:0]Q;
  input [3:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [3:0]\gic0.gc0.count_reg[4] ;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  output [4:0]ram_full_i_reg_0;

  wire [3:0]D;
  wire [4:0]Q;
  wire [3:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [3:0]\gic0.gc0.count_reg[4] ;
  wire \gsync_stage[2].wr_stg_inst_n_1 ;
  wire \gsync_stage[2].wr_stg_inst_n_2 ;
  wire \gsync_stage[2].wr_stg_inst_n_3 ;
  wire \gsync_stage[2].wr_stg_inst_n_4 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire [3:0]p_0_in;
  wire [3:0]p_0_in3_out;
  wire [4:4]p_0_out;
  wire [4:4]p_1_out;
  wire [4:0]p_2_out;
  wire [4:0]p_3_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_i_i_5_n_0;
  wire ram_full_i_reg;
  wire [4:0]ram_full_i_reg_0;
  wire rd_clk;
  wire [4:0]rd_pntr_gc;
  wire wr_clk;
  wire [4:0]wr_pntr_gc;

  block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work \gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .rd_clk(rd_clk));
  block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work \gsync_stage[1].wr_stg_inst 
       (.D(p_2_out),
        .Q(rd_pntr_gc),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .wr_clk(wr_clk));
  block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work \gsync_stage[2].rd_stg_inst 
       (.D(p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(p_1_out),
        .rd_clk(rd_clk),
        .\wr_pntr_bin_reg[3] (p_0_in));
  block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work \gsync_stage[2].wr_stg_inst 
       (.D(p_2_out),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .out(p_0_out),
        .\rd_pntr_bin_reg[3] ({\gsync_stage[2].wr_stg_inst_n_1 ,\gsync_stage[2].wr_stg_inst_n_2 ,\gsync_stage[2].wr_stg_inst_n_3 ,\gsync_stage[2].wr_stg_inst_n_4 }),
        .wr_clk(wr_clk));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_5
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[4] [1]),
        .I4(\gc0.count_d1_reg[4] [0]),
        .I5(Q[0]),
        .O(ram_empty_fb_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_3
       (.I0(\gic0.gc0.count_reg[4] [0]),
        .I1(ram_full_i_reg_0[0]),
        .I2(\gic0.gc0.count_reg[4] [1]),
        .I3(ram_full_i_reg_0[1]),
        .I4(ram_full_i_i_5_n_0),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_5
       (.I0(ram_full_i_reg_0[2]),
        .I1(\gic0.gc0.count_reg[4] [2]),
        .I2(ram_full_i_reg_0[4]),
        .I3(\gic0.gc0.count_reg[4] [3]),
        .O(ram_full_i_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_3 ),
        .Q(ram_full_i_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_2 ),
        .Q(ram_full_i_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_1 ),
        .Q(ram_full_i_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_out),
        .Q(ram_full_i_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[4] [3]),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_1_out),
        .Q(Q[4]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [0]),
        .I1(\gic0.gc0.count_d2_reg[4] [1]),
        .O(p_0_in3_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [1]),
        .I1(\gic0.gc0.count_d2_reg[4] [2]),
        .O(p_0_in3_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [2]),
        .I1(\gic0.gc0.count_d2_reg[4] [3]),
        .O(p_0_in3_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [3]),
        .I1(\gic0.gc0.count_d2_reg[4] [4]),
        .O(p_0_in3_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in3_out[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in3_out[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in3_out[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in3_out[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gic0.gc0.count_d2_reg[4] [4]),
        .Q(wr_pntr_gc[4]));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module \block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn 
   (ram_empty_fb_i_reg,
    ram_full_i_reg,
    rd_clk,
    wr_clk,
    D,
    Q,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gic0.gc0.count_reg[4] ,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ,
    ram_full_i_reg_0);
  output ram_empty_fb_i_reg;
  output ram_full_i_reg;
  input rd_clk;
  input wr_clk;
  input [3:0]D;
  output [4:0]Q;
  input [3:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [3:0]\gic0.gc0.count_reg[4] ;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  output [4:0]ram_full_i_reg_0;

  wire [3:0]D;
  wire [4:0]Q;
  wire [3:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [3:0]\gic0.gc0.count_reg[4] ;
  wire \gsync_stage[2].wr_stg_inst_n_1 ;
  wire \gsync_stage[2].wr_stg_inst_n_2 ;
  wire \gsync_stage[2].wr_stg_inst_n_3 ;
  wire \gsync_stage[2].wr_stg_inst_n_4 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire [3:0]p_0_in;
  wire [3:0]p_0_in3_out;
  wire [4:4]p_0_out;
  wire [4:4]p_1_out;
  wire [4:0]p_2_out;
  wire [4:0]p_3_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_i_i_5_n_0;
  wire ram_full_i_reg;
  wire [4:0]ram_full_i_reg_0;
  wire rd_clk;
  wire [4:0]rd_pntr_gc;
  wire wr_clk;
  wire [4:0]wr_pntr_gc;

  \block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn  \gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .rd_clk(rd_clk));
  \block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn  \gsync_stage[1].wr_stg_inst 
       (.D(p_2_out),
        .Q(rd_pntr_gc),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .wr_clk(wr_clk));
  \block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn  \gsync_stage[2].rd_stg_inst 
       (.D(p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(p_1_out),
        .rd_clk(rd_clk),
        .\wr_pntr_bin_reg[3] (p_0_in));
  \block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn  \gsync_stage[2].wr_stg_inst 
       (.D(p_2_out),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .out(p_0_out),
        .\rd_pntr_bin_reg[3] ({\gsync_stage[2].wr_stg_inst_n_1 ,\gsync_stage[2].wr_stg_inst_n_2 ,\gsync_stage[2].wr_stg_inst_n_3 ,\gsync_stage[2].wr_stg_inst_n_4 }),
        .wr_clk(wr_clk));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_5
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[4] [1]),
        .I4(\gc0.count_d1_reg[4] [0]),
        .I5(Q[0]),
        .O(ram_empty_fb_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_3
       (.I0(\gic0.gc0.count_reg[4] [0]),
        .I1(ram_full_i_reg_0[0]),
        .I2(\gic0.gc0.count_reg[4] [1]),
        .I3(ram_full_i_reg_0[1]),
        .I4(ram_full_i_i_5_n_0),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_5
       (.I0(ram_full_i_reg_0[2]),
        .I1(\gic0.gc0.count_reg[4] [2]),
        .I2(ram_full_i_reg_0[4]),
        .I3(\gic0.gc0.count_reg[4] [3]),
        .O(ram_full_i_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_3 ),
        .Q(ram_full_i_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_2 ),
        .Q(ram_full_i_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_1 ),
        .Q(ram_full_i_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_out),
        .Q(ram_full_i_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[4] [3]),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_1_out),
        .Q(Q[4]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [0]),
        .I1(\gic0.gc0.count_d2_reg[4] [1]),
        .O(p_0_in3_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [1]),
        .I1(\gic0.gc0.count_d2_reg[4] [2]),
        .O(p_0_in3_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [2]),
        .I1(\gic0.gc0.count_d2_reg[4] [3]),
        .O(p_0_in3_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [3]),
        .I1(\gic0.gc0.count_d2_reg[4] [4]),
        .O(p_0_in3_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in3_out[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in3_out[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in3_out[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in3_out[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gic0.gc0.count_d2_reg[4] [4]),
        .Q(wr_pntr_gc[4]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire RD_RST;
  wire RST;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire [4:0]p_0_out;
  wire p_15_out;
  wire [4:0]p_1_out;
  wire [4:0]p_20_out;
  wire p_3_out;
  wire [4:0]p_9_out;
  wire rd_clk;
  wire rd_en;
  wire [0:0]rd_rst_i;
  wire rst;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_2;
  wire rstblk_n_6;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire wr_en;
  wire [4:0]wr_pntr_plus2;

  block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work \gntv_or_sync_fifo.gcx.clkx 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_3 ,\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 }),
        .Q(p_1_out),
        .\gc0.count_d1_reg[4] ({p_20_out[4],p_20_out[2:0]}),
        .\gic0.gc0.count_d2_reg[4] (p_9_out),
        .\gic0.gc0.count_reg[4] ({wr_pntr_plus2[4],wr_pntr_plus2[2:0]}),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (RD_RST),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (rstblk_n_6),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .ram_full_i_reg_0(p_0_out),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  block_design_accelerator_0_0_fifo_32_rd_logic_lib_work \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_3 ,\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_20_out),
        .E(p_15_out),
        .Q({rstblk_n_2,rd_rst_i}),
        .empty(empty),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_pntr_bin_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .\wr_pntr_bin_reg[4] (p_1_out));
  block_design_accelerator_0_0_fifo_32_wr_logic_lib_work \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_9_out),
        .E(p_3_out),
        .Q({wr_pntr_plus2[4],wr_pntr_plus2[2:0]}),
        .full(full),
        .\gic0.gc0.count_reg (\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] (RST),
        .\rd_pntr_bin_reg[4] (p_0_out),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  block_design_accelerator_0_0_fifo_32_memory_lib_work \gntv_or_sync_fifo.mem 
       (.E(p_3_out),
        .Q(rd_rst_i),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[4] (p_20_out),
        .\gic0.gc0.count_d2_reg[4] (p_9_out),
        .\gpregsm1.curr_fwft_state_reg[0] (p_15_out),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work rstblk
       (.Q({rstblk_n_2,RD_RST,rd_rst_i}),
        .\gic0.gc0.count_reg[0] ({RST,rstblk_n_6}),
        .rd_clk(rd_clk),
        .rst(rst),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module \block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn 
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire RD_RST;
  wire RST;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire [4:0]p_0_out;
  wire p_15_out;
  wire [4:0]p_1_out;
  wire [4:0]p_20_out;
  wire p_3_out;
  wire [4:0]p_9_out;
  wire rd_clk;
  wire rd_en;
  wire [0:0]rd_rst_i;
  wire rst;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_2;
  wire rstblk_n_6;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire wr_en;
  wire [4:0]wr_pntr_plus2;

  \block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn  \gntv_or_sync_fifo.gcx.clkx 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_3 ,\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 }),
        .Q(p_1_out),
        .\gc0.count_d1_reg[4] ({p_20_out[4],p_20_out[2:0]}),
        .\gic0.gc0.count_d2_reg[4] (p_9_out),
        .\gic0.gc0.count_reg[4] ({wr_pntr_plus2[4],wr_pntr_plus2[2:0]}),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (RD_RST),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (rstblk_n_6),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .ram_full_i_reg_0(p_0_out),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  \block_design_accelerator_0_0_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn  \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_3 ,\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_20_out),
        .E(p_15_out),
        .Q({rstblk_n_2,rd_rst_i}),
        .empty(empty),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_pntr_bin_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .\wr_pntr_bin_reg[4] (p_1_out));
  \block_design_accelerator_0_0_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn  \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_9_out),
        .E(p_3_out),
        .Q({wr_pntr_plus2[4],wr_pntr_plus2[2:0]}),
        .full(full),
        .\gic0.gc0.count_reg (\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] (RST),
        .\rd_pntr_bin_reg[4] (p_0_out),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  \block_design_accelerator_0_0_fifo_32_memory_lib_work_file_dram_wr_ram0.edn  \gntv_or_sync_fifo.mem 
       (.E(p_3_out),
        .Q(rd_rst_i),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[4] (p_20_out),
        .\gic0.gc0.count_d2_reg[4] (p_9_out),
        .\gpregsm1.curr_fwft_state_reg[0] (p_15_out),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  \block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn  rstblk
       (.Q({rstblk_n_2,RD_RST,rd_rst_i}),
        .\gic0.gc0.count_reg[0] ({RST,rstblk_n_6}),
        .rd_clk(rd_clk),
        .rst(rst),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work \grf.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module \block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn 
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  \block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn  \grf.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "5" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "32" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "32" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "32" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_ERROR_INJECTION_TYPE = "0" *) (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
(* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) (* C_FAMILY = "zynq" *) 
(* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) (* C_HAS_ALMOST_FULL = "0" *) 
(* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) (* C_HAS_AXIS_TID = "0" *) 
(* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) (* C_HAS_AXIS_TREADY = "1" *) 
(* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) (* C_HAS_AXI_ARUSER = "0" *) 
(* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) (* C_HAS_AXI_ID = "0" *) 
(* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) (* C_HAS_AXI_WR_CHANNEL = "1" *) 
(* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) (* C_HAS_DATA_COUNT = "0" *) 
(* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
(* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) (* C_HAS_MEMINIT_FILE = "0" *) 
(* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) (* C_HAS_PROG_FLAGS_RACH = "0" *) 
(* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
(* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) (* C_HAS_RD_RST = "0" *) 
(* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) (* C_HAS_SRST = "0" *) 
(* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) (* C_HAS_WR_ACK = "0" *) 
(* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) (* C_IMPLEMENTATION_TYPE = "2" *) 
(* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
(* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) (* C_MEMORY_TYPE = "1" *) 
(* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) (* C_OPTIMIZATION_MODE = "0" *) 
(* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) (* C_PRELOAD_LATENCY = "0" *) 
(* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
(* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
(* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
(* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) (* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
(* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) (* C_PROG_FULL_TYPE = "0" *) (* C_PROG_FULL_TYPE_AXIS = "0" *) 
(* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) (* C_PROG_FULL_TYPE_WACH = "0" *) 
(* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) (* C_RACH_TYPE = "0" *) 
(* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "5" *) (* C_RD_DEPTH = "32" *) 
(* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "5" *) (* C_REG_SLICE_MODE_AXIS = "0" *) 
(* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) (* C_REG_SLICE_MODE_WACH = "0" *) 
(* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) 
(* C_UNDERFLOW_LOW = "0" *) (* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) 
(* C_USE_DEFAULT_SETTINGS = "0" *) (* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) 
(* C_USE_ECC_AXIS = "0" *) (* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) 
(* C_USE_ECC_WACH = "0" *) (* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) 
(* C_USE_EMBEDDED_REG = "0" *) (* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) 
(* C_USE_PIPELINE_REG = "0" *) (* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) 
(* C_WDCH_TYPE = "0" *) (* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) 
(* C_WR_DATA_COUNT_WIDTH = "5" *) (* C_WR_DEPTH = "32" *) (* C_WR_DEPTH_AXIS = "1024" *) 
(* C_WR_DEPTH_RACH = "16" *) (* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) 
(* C_WR_DEPTH_WDCH = "1024" *) (* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) 
(* C_WR_PNTR_WIDTH = "5" *) (* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) 
(* C_WR_PNTR_WIDTH_RDCH = "10" *) (* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WRCH = "4" *) (* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work
   (almost_empty,
    almost_full,
    axi_ar_dbiterr,
    axi_ar_injectdbiterr,
    axi_ar_injectsbiterr,
    axi_ar_overflow,
    axi_ar_prog_empty,
    axi_ar_prog_full,
    axi_ar_sbiterr,
    axi_ar_underflow,
    axi_aw_dbiterr,
    axi_aw_injectdbiterr,
    axi_aw_injectsbiterr,
    axi_aw_overflow,
    axi_aw_prog_empty,
    axi_aw_prog_full,
    axi_aw_sbiterr,
    axi_aw_underflow,
    axi_b_dbiterr,
    axi_b_injectdbiterr,
    axi_b_injectsbiterr,
    axi_b_overflow,
    axi_b_prog_empty,
    axi_b_prog_full,
    axi_b_sbiterr,
    axi_b_underflow,
    axi_r_dbiterr,
    axi_r_injectdbiterr,
    axi_r_injectsbiterr,
    axi_r_overflow,
    axi_r_prog_empty,
    axi_r_prog_full,
    axi_r_sbiterr,
    axi_r_underflow,
    axi_w_dbiterr,
    axi_w_injectdbiterr,
    axi_w_injectsbiterr,
    axi_w_overflow,
    axi_w_prog_empty,
    axi_w_prog_full,
    axi_w_sbiterr,
    axi_w_underflow,
    axis_dbiterr,
    axis_injectdbiterr,
    axis_injectsbiterr,
    axis_overflow,
    axis_prog_empty,
    axis_prog_full,
    axis_sbiterr,
    axis_underflow,
    backup,
    backup_marker,
    clk,
    dbiterr,
    empty,
    full,
    injectdbiterr,
    injectsbiterr,
    int_clk,
    m_aclk,
    m_aclk_en,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_rlast,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_wlast,
    m_axi_wready,
    m_axi_wvalid,
    m_axis_tlast,
    m_axis_tready,
    m_axis_tvalid,
    overflow,
    prog_empty,
    prog_full,
    rd_clk,
    rd_en,
    rd_rst,
    rd_rst_busy,
    rst,
    s_aclk,
    s_aclk_en,
    s_aresetn,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bvalid,
    s_axi_rlast,
    s_axi_rready,
    s_axi_rvalid,
    s_axi_wlast,
    s_axi_wready,
    s_axi_wvalid,
    s_axis_tlast,
    s_axis_tready,
    s_axis_tvalid,
    sbiterr,
    sleep,
    srst,
    underflow,
    valid,
    wr_ack,
    wr_clk,
    wr_en,
    wr_rst,
    wr_rst_busy,
    axi_ar_data_count,
    axi_ar_prog_empty_thresh,
    axi_ar_prog_full_thresh,
    axi_ar_rd_data_count,
    axi_ar_wr_data_count,
    axi_aw_data_count,
    axi_aw_prog_empty_thresh,
    axi_aw_prog_full_thresh,
    axi_aw_rd_data_count,
    axi_aw_wr_data_count,
    axi_b_data_count,
    axi_b_prog_empty_thresh,
    axi_b_prog_full_thresh,
    axi_b_rd_data_count,
    axi_b_wr_data_count,
    axi_r_data_count,
    axi_r_prog_empty_thresh,
    axi_r_prog_full_thresh,
    axi_r_rd_data_count,
    axi_r_wr_data_count,
    axi_w_data_count,
    axi_w_prog_empty_thresh,
    axi_w_prog_full_thresh,
    axi_w_rd_data_count,
    axi_w_wr_data_count,
    axis_data_count,
    axis_prog_empty_thresh,
    axis_prog_full_thresh,
    axis_rd_data_count,
    axis_wr_data_count,
    data_count,
    din,
    dout,
    m_axi_araddr,
    m_axi_arburst,
    m_axi_arcache,
    m_axi_arid,
    m_axi_arlen,
    m_axi_arlock,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_arsize,
    m_axi_aruser,
    m_axi_awaddr,
    m_axi_awburst,
    m_axi_awcache,
    m_axi_awid,
    m_axi_awlen,
    m_axi_awlock,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awsize,
    m_axi_awuser,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_rdata,
    m_axi_rid,
    m_axi_rresp,
    m_axi_ruser,
    m_axi_wdata,
    m_axi_wid,
    m_axi_wstrb,
    m_axi_wuser,
    m_axis_tdata,
    m_axis_tdest,
    m_axis_tid,
    m_axis_tkeep,
    m_axis_tstrb,
    m_axis_tuser,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    rd_data_count,
    s_axi_araddr,
    s_axi_arburst,
    s_axi_arcache,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arlock,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_arsize,
    s_axi_aruser,
    s_axi_awaddr,
    s_axi_awburst,
    s_axi_awcache,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awlock,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awsize,
    s_axi_awuser,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_rdata,
    s_axi_rid,
    s_axi_rresp,
    s_axi_ruser,
    s_axi_wdata,
    s_axi_wid,
    s_axi_wstrb,
    s_axi_wuser,
    s_axis_tdata,
    s_axis_tdest,
    s_axis_tid,
    s_axis_tkeep,
    s_axis_tstrb,
    s_axis_tuser,
    wr_data_count);
  output almost_empty;
  output almost_full;
  output axi_ar_dbiterr;
  input axi_ar_injectdbiterr;
  input axi_ar_injectsbiterr;
  output axi_ar_overflow;
  output axi_ar_prog_empty;
  output axi_ar_prog_full;
  output axi_ar_sbiterr;
  output axi_ar_underflow;
  output axi_aw_dbiterr;
  input axi_aw_injectdbiterr;
  input axi_aw_injectsbiterr;
  output axi_aw_overflow;
  output axi_aw_prog_empty;
  output axi_aw_prog_full;
  output axi_aw_sbiterr;
  output axi_aw_underflow;
  output axi_b_dbiterr;
  input axi_b_injectdbiterr;
  input axi_b_injectsbiterr;
  output axi_b_overflow;
  output axi_b_prog_empty;
  output axi_b_prog_full;
  output axi_b_sbiterr;
  output axi_b_underflow;
  output axi_r_dbiterr;
  input axi_r_injectdbiterr;
  input axi_r_injectsbiterr;
  output axi_r_overflow;
  output axi_r_prog_empty;
  output axi_r_prog_full;
  output axi_r_sbiterr;
  output axi_r_underflow;
  output axi_w_dbiterr;
  input axi_w_injectdbiterr;
  input axi_w_injectsbiterr;
  output axi_w_overflow;
  output axi_w_prog_empty;
  output axi_w_prog_full;
  output axi_w_sbiterr;
  output axi_w_underflow;
  output axis_dbiterr;
  input axis_injectdbiterr;
  input axis_injectsbiterr;
  output axis_overflow;
  output axis_prog_empty;
  output axis_prog_full;
  output axis_sbiterr;
  output axis_underflow;
  input backup;
  input backup_marker;
  input clk;
  output dbiterr;
  output empty;
  output full;
  input injectdbiterr;
  input injectsbiterr;
  input int_clk;
  input m_aclk;
  input m_aclk_en;
  input m_axi_arready;
  output m_axi_arvalid;
  input m_axi_awready;
  output m_axi_awvalid;
  output m_axi_bready;
  input m_axi_bvalid;
  input m_axi_rlast;
  output m_axi_rready;
  input m_axi_rvalid;
  output m_axi_wlast;
  input m_axi_wready;
  output m_axi_wvalid;
  output m_axis_tlast;
  input m_axis_tready;
  output m_axis_tvalid;
  output overflow;
  output prog_empty;
  output prog_full;
  input rd_clk;
  input rd_en;
  input rd_rst;
  output rd_rst_busy;
  input rst;
  input s_aclk;
  input s_aclk_en;
  input s_aresetn;
  output s_axi_arready;
  input s_axi_arvalid;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output s_axi_bvalid;
  output s_axi_rlast;
  input s_axi_rready;
  output s_axi_rvalid;
  input s_axi_wlast;
  output s_axi_wready;
  input s_axi_wvalid;
  input s_axis_tlast;
  output s_axis_tready;
  input s_axis_tvalid;
  output sbiterr;
  input sleep;
  input srst;
  output underflow;
  output valid;
  output wr_ack;
  input wr_clk;
  input wr_en;
  input wr_rst;
  output wr_rst_busy;
  output [4:0]axi_ar_data_count;
  input [3:0]axi_ar_prog_empty_thresh;
  input [3:0]axi_ar_prog_full_thresh;
  output [4:0]axi_ar_rd_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_aw_data_count;
  input [3:0]axi_aw_prog_empty_thresh;
  input [3:0]axi_aw_prog_full_thresh;
  output [4:0]axi_aw_rd_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_b_data_count;
  input [3:0]axi_b_prog_empty_thresh;
  input [3:0]axi_b_prog_full_thresh;
  output [4:0]axi_b_rd_data_count;
  output [4:0]axi_b_wr_data_count;
  output [10:0]axi_r_data_count;
  input [9:0]axi_r_prog_empty_thresh;
  input [9:0]axi_r_prog_full_thresh;
  output [10:0]axi_r_rd_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_w_data_count;
  input [9:0]axi_w_prog_empty_thresh;
  input [9:0]axi_w_prog_full_thresh;
  output [10:0]axi_w_rd_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axis_data_count;
  input [9:0]axis_prog_empty_thresh;
  input [9:0]axis_prog_full_thresh;
  output [10:0]axis_rd_data_count;
  output [10:0]axis_wr_data_count;
  output [4:0]data_count;
  input [31:0]din;
  output [31:0]dout;
  output [31:0]m_axi_araddr;
  output [1:0]m_axi_arburst;
  output [3:0]m_axi_arcache;
  output [0:0]m_axi_arid;
  output [7:0]m_axi_arlen;
  output [0:0]m_axi_arlock;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [2:0]m_axi_arsize;
  output [0:0]m_axi_aruser;
  output [31:0]m_axi_awaddr;
  output [1:0]m_axi_awburst;
  output [3:0]m_axi_awcache;
  output [0:0]m_axi_awid;
  output [7:0]m_axi_awlen;
  output [0:0]m_axi_awlock;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [2:0]m_axi_awsize;
  output [0:0]m_axi_awuser;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input [63:0]m_axi_rdata;
  input [0:0]m_axi_rid;
  input [1:0]m_axi_rresp;
  input [0:0]m_axi_ruser;
  output [63:0]m_axi_wdata;
  output [0:0]m_axi_wid;
  output [7:0]m_axi_wstrb;
  output [0:0]m_axi_wuser;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tkeep;
  output [0:0]m_axis_tstrb;
  output [3:0]m_axis_tuser;
  input [4:0]prog_empty_thresh;
  input [4:0]prog_empty_thresh_assert;
  input [4:0]prog_empty_thresh_negate;
  input [4:0]prog_full_thresh;
  input [4:0]prog_full_thresh_assert;
  input [4:0]prog_full_thresh_negate;
  output [4:0]rd_data_count;
  input [31:0]s_axi_araddr;
  input [1:0]s_axi_arburst;
  input [3:0]s_axi_arcache;
  input [0:0]s_axi_arid;
  input [7:0]s_axi_arlen;
  input [0:0]s_axi_arlock;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [2:0]s_axi_arsize;
  input [0:0]s_axi_aruser;
  input [31:0]s_axi_awaddr;
  input [1:0]s_axi_awburst;
  input [3:0]s_axi_awcache;
  input [0:0]s_axi_awid;
  input [7:0]s_axi_awlen;
  input [0:0]s_axi_awlock;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [2:0]s_axi_awsize;
  input [0:0]s_axi_awuser;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output [63:0]s_axi_rdata;
  output [0:0]s_axi_rid;
  output [1:0]s_axi_rresp;
  output [0:0]s_axi_ruser;
  input [63:0]s_axi_wdata;
  input [0:0]s_axi_wid;
  input [7:0]s_axi_wstrb;
  input [0:0]s_axi_wuser;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tkeep;
  input [0:0]s_axis_tstrb;
  input [3:0]s_axis_tuser;
  output [4:0]wr_data_count;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_ar_injectdbiterr;
  wire axi_ar_injectsbiterr;
  wire [3:0]axi_ar_prog_empty_thresh;
  wire [3:0]axi_ar_prog_full_thresh;
  wire axi_aw_injectdbiterr;
  wire axi_aw_injectsbiterr;
  wire [3:0]axi_aw_prog_empty_thresh;
  wire [3:0]axi_aw_prog_full_thresh;
  wire axi_b_injectdbiterr;
  wire axi_b_injectsbiterr;
  wire [3:0]axi_b_prog_empty_thresh;
  wire [3:0]axi_b_prog_full_thresh;
  wire axi_r_injectdbiterr;
  wire axi_r_injectsbiterr;
  wire [9:0]axi_r_prog_empty_thresh;
  wire [9:0]axi_r_prog_full_thresh;
  wire axi_w_injectdbiterr;
  wire axi_w_injectsbiterr;
  wire [9:0]axi_w_prog_empty_thresh;
  wire [9:0]axi_w_prog_full_thresh;
  wire axis_injectdbiterr;
  wire axis_injectsbiterr;
  wire [9:0]axis_prog_empty_thresh;
  wire [9:0]axis_prog_full_thresh;
  wire backup;
  wire backup_marker;
  wire clk;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire injectdbiterr;
  wire injectsbiterr;
  wire int_clk;
  wire m_aclk;
  wire m_aclk_en;
  wire m_axi_arready;
  wire m_axi_awready;
  wire [0:0]m_axi_bid;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axis_tready;
  wire [4:0]prog_empty_thresh;
  wire [4:0]prog_empty_thresh_assert;
  wire [4:0]prog_empty_thresh_negate;
  wire [4:0]prog_full_thresh;
  wire [4:0]prog_full_thresh_assert;
  wire [4:0]prog_full_thresh_negate;
  wire rd_clk;
  wire rd_en;
  wire rd_rst;
  wire rst;
  wire s_aclk;
  wire s_aclk_en;
  wire s_aresetn;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire [3:0]s_axi_arregion;
  wire [2:0]s_axi_arsize;
  wire [0:0]s_axi_aruser;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [3:0]s_axi_awregion;
  wire [2:0]s_axi_awsize;
  wire [0:0]s_axi_awuser;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire [63:0]s_axi_wdata;
  wire [0:0]s_axi_wid;
  wire s_axi_wlast;
  wire [7:0]s_axi_wstrb;
  wire [0:0]s_axi_wuser;
  wire s_axi_wvalid;
  wire [7:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [0:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire [0:0]s_axis_tstrb;
  wire [3:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire srst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work inst_fifo_gen
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "5" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "32" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "32" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "32" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_ERROR_INJECTION_TYPE = "0" *) (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
(* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) (* C_FAMILY = "zynq" *) 
(* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) (* C_HAS_ALMOST_FULL = "0" *) 
(* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) (* C_HAS_AXIS_TID = "0" *) 
(* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) (* C_HAS_AXIS_TREADY = "1" *) 
(* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) (* C_HAS_AXI_ARUSER = "0" *) 
(* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) (* C_HAS_AXI_ID = "0" *) 
(* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) (* C_HAS_AXI_WR_CHANNEL = "1" *) 
(* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) (* C_HAS_DATA_COUNT = "0" *) 
(* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
(* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) (* C_HAS_MEMINIT_FILE = "0" *) 
(* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) (* C_HAS_PROG_FLAGS_RACH = "0" *) 
(* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
(* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) (* C_HAS_RD_RST = "0" *) 
(* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) (* C_HAS_SRST = "0" *) 
(* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) (* C_HAS_WR_ACK = "0" *) 
(* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) (* C_IMPLEMENTATION_TYPE = "2" *) 
(* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
(* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) (* C_MEMORY_TYPE = "1" *) 
(* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) (* C_OPTIMIZATION_MODE = "0" *) 
(* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) (* C_PRELOAD_LATENCY = "0" *) 
(* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
(* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
(* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
(* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) (* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
(* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) (* C_PROG_FULL_TYPE = "0" *) (* C_PROG_FULL_TYPE_AXIS = "0" *) 
(* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) (* C_PROG_FULL_TYPE_WACH = "0" *) 
(* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) (* C_RACH_TYPE = "0" *) 
(* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "5" *) (* C_RD_DEPTH = "32" *) 
(* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "5" *) (* C_REG_SLICE_MODE_AXIS = "0" *) 
(* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) (* C_REG_SLICE_MODE_WACH = "0" *) 
(* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) 
(* C_UNDERFLOW_LOW = "0" *) (* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) 
(* C_USE_DEFAULT_SETTINGS = "0" *) (* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) 
(* C_USE_ECC_AXIS = "0" *) (* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) 
(* C_USE_ECC_WACH = "0" *) (* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) 
(* C_USE_EMBEDDED_REG = "0" *) (* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) 
(* C_USE_PIPELINE_REG = "0" *) (* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) 
(* C_WDCH_TYPE = "0" *) (* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) 
(* C_WR_DATA_COUNT_WIDTH = "5" *) (* C_WR_DEPTH = "32" *) (* C_WR_DEPTH_AXIS = "1024" *) 
(* C_WR_DEPTH_RACH = "16" *) (* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) 
(* C_WR_DEPTH_WDCH = "1024" *) (* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) 
(* C_WR_PNTR_WIDTH = "5" *) (* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) 
(* C_WR_PNTR_WIDTH_RDCH = "10" *) (* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WRCH = "4" *) (* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn 
   (almost_empty,
    almost_full,
    axi_ar_dbiterr,
    axi_ar_injectdbiterr,
    axi_ar_injectsbiterr,
    axi_ar_overflow,
    axi_ar_prog_empty,
    axi_ar_prog_full,
    axi_ar_sbiterr,
    axi_ar_underflow,
    axi_aw_dbiterr,
    axi_aw_injectdbiterr,
    axi_aw_injectsbiterr,
    axi_aw_overflow,
    axi_aw_prog_empty,
    axi_aw_prog_full,
    axi_aw_sbiterr,
    axi_aw_underflow,
    axi_b_dbiterr,
    axi_b_injectdbiterr,
    axi_b_injectsbiterr,
    axi_b_overflow,
    axi_b_prog_empty,
    axi_b_prog_full,
    axi_b_sbiterr,
    axi_b_underflow,
    axi_r_dbiterr,
    axi_r_injectdbiterr,
    axi_r_injectsbiterr,
    axi_r_overflow,
    axi_r_prog_empty,
    axi_r_prog_full,
    axi_r_sbiterr,
    axi_r_underflow,
    axi_w_dbiterr,
    axi_w_injectdbiterr,
    axi_w_injectsbiterr,
    axi_w_overflow,
    axi_w_prog_empty,
    axi_w_prog_full,
    axi_w_sbiterr,
    axi_w_underflow,
    axis_dbiterr,
    axis_injectdbiterr,
    axis_injectsbiterr,
    axis_overflow,
    axis_prog_empty,
    axis_prog_full,
    axis_sbiterr,
    axis_underflow,
    backup,
    backup_marker,
    clk,
    dbiterr,
    empty,
    full,
    injectdbiterr,
    injectsbiterr,
    int_clk,
    m_aclk,
    m_aclk_en,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_rlast,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_wlast,
    m_axi_wready,
    m_axi_wvalid,
    m_axis_tlast,
    m_axis_tready,
    m_axis_tvalid,
    overflow,
    prog_empty,
    prog_full,
    rd_clk,
    rd_en,
    rd_rst,
    rd_rst_busy,
    rst,
    s_aclk,
    s_aclk_en,
    s_aresetn,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bvalid,
    s_axi_rlast,
    s_axi_rready,
    s_axi_rvalid,
    s_axi_wlast,
    s_axi_wready,
    s_axi_wvalid,
    s_axis_tlast,
    s_axis_tready,
    s_axis_tvalid,
    sbiterr,
    sleep,
    srst,
    underflow,
    valid,
    wr_ack,
    wr_clk,
    wr_en,
    wr_rst,
    wr_rst_busy,
    axi_ar_data_count,
    axi_ar_prog_empty_thresh,
    axi_ar_prog_full_thresh,
    axi_ar_rd_data_count,
    axi_ar_wr_data_count,
    axi_aw_data_count,
    axi_aw_prog_empty_thresh,
    axi_aw_prog_full_thresh,
    axi_aw_rd_data_count,
    axi_aw_wr_data_count,
    axi_b_data_count,
    axi_b_prog_empty_thresh,
    axi_b_prog_full_thresh,
    axi_b_rd_data_count,
    axi_b_wr_data_count,
    axi_r_data_count,
    axi_r_prog_empty_thresh,
    axi_r_prog_full_thresh,
    axi_r_rd_data_count,
    axi_r_wr_data_count,
    axi_w_data_count,
    axi_w_prog_empty_thresh,
    axi_w_prog_full_thresh,
    axi_w_rd_data_count,
    axi_w_wr_data_count,
    axis_data_count,
    axis_prog_empty_thresh,
    axis_prog_full_thresh,
    axis_rd_data_count,
    axis_wr_data_count,
    data_count,
    din,
    dout,
    m_axi_araddr,
    m_axi_arburst,
    m_axi_arcache,
    m_axi_arid,
    m_axi_arlen,
    m_axi_arlock,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_arsize,
    m_axi_aruser,
    m_axi_awaddr,
    m_axi_awburst,
    m_axi_awcache,
    m_axi_awid,
    m_axi_awlen,
    m_axi_awlock,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awsize,
    m_axi_awuser,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_rdata,
    m_axi_rid,
    m_axi_rresp,
    m_axi_ruser,
    m_axi_wdata,
    m_axi_wid,
    m_axi_wstrb,
    m_axi_wuser,
    m_axis_tdata,
    m_axis_tdest,
    m_axis_tid,
    m_axis_tkeep,
    m_axis_tstrb,
    m_axis_tuser,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    rd_data_count,
    s_axi_araddr,
    s_axi_arburst,
    s_axi_arcache,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arlock,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_arsize,
    s_axi_aruser,
    s_axi_awaddr,
    s_axi_awburst,
    s_axi_awcache,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awlock,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awsize,
    s_axi_awuser,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_rdata,
    s_axi_rid,
    s_axi_rresp,
    s_axi_ruser,
    s_axi_wdata,
    s_axi_wid,
    s_axi_wstrb,
    s_axi_wuser,
    s_axis_tdata,
    s_axis_tdest,
    s_axis_tid,
    s_axis_tkeep,
    s_axis_tstrb,
    s_axis_tuser,
    wr_data_count);
  output almost_empty;
  output almost_full;
  output axi_ar_dbiterr;
  input axi_ar_injectdbiterr;
  input axi_ar_injectsbiterr;
  output axi_ar_overflow;
  output axi_ar_prog_empty;
  output axi_ar_prog_full;
  output axi_ar_sbiterr;
  output axi_ar_underflow;
  output axi_aw_dbiterr;
  input axi_aw_injectdbiterr;
  input axi_aw_injectsbiterr;
  output axi_aw_overflow;
  output axi_aw_prog_empty;
  output axi_aw_prog_full;
  output axi_aw_sbiterr;
  output axi_aw_underflow;
  output axi_b_dbiterr;
  input axi_b_injectdbiterr;
  input axi_b_injectsbiterr;
  output axi_b_overflow;
  output axi_b_prog_empty;
  output axi_b_prog_full;
  output axi_b_sbiterr;
  output axi_b_underflow;
  output axi_r_dbiterr;
  input axi_r_injectdbiterr;
  input axi_r_injectsbiterr;
  output axi_r_overflow;
  output axi_r_prog_empty;
  output axi_r_prog_full;
  output axi_r_sbiterr;
  output axi_r_underflow;
  output axi_w_dbiterr;
  input axi_w_injectdbiterr;
  input axi_w_injectsbiterr;
  output axi_w_overflow;
  output axi_w_prog_empty;
  output axi_w_prog_full;
  output axi_w_sbiterr;
  output axi_w_underflow;
  output axis_dbiterr;
  input axis_injectdbiterr;
  input axis_injectsbiterr;
  output axis_overflow;
  output axis_prog_empty;
  output axis_prog_full;
  output axis_sbiterr;
  output axis_underflow;
  input backup;
  input backup_marker;
  input clk;
  output dbiterr;
  output empty;
  output full;
  input injectdbiterr;
  input injectsbiterr;
  input int_clk;
  input m_aclk;
  input m_aclk_en;
  input m_axi_arready;
  output m_axi_arvalid;
  input m_axi_awready;
  output m_axi_awvalid;
  output m_axi_bready;
  input m_axi_bvalid;
  input m_axi_rlast;
  output m_axi_rready;
  input m_axi_rvalid;
  output m_axi_wlast;
  input m_axi_wready;
  output m_axi_wvalid;
  output m_axis_tlast;
  input m_axis_tready;
  output m_axis_tvalid;
  output overflow;
  output prog_empty;
  output prog_full;
  input rd_clk;
  input rd_en;
  input rd_rst;
  output rd_rst_busy;
  input rst;
  input s_aclk;
  input s_aclk_en;
  input s_aresetn;
  output s_axi_arready;
  input s_axi_arvalid;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output s_axi_bvalid;
  output s_axi_rlast;
  input s_axi_rready;
  output s_axi_rvalid;
  input s_axi_wlast;
  output s_axi_wready;
  input s_axi_wvalid;
  input s_axis_tlast;
  output s_axis_tready;
  input s_axis_tvalid;
  output sbiterr;
  input sleep;
  input srst;
  output underflow;
  output valid;
  output wr_ack;
  input wr_clk;
  input wr_en;
  input wr_rst;
  output wr_rst_busy;
  output [4:0]axi_ar_data_count;
  input [3:0]axi_ar_prog_empty_thresh;
  input [3:0]axi_ar_prog_full_thresh;
  output [4:0]axi_ar_rd_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_aw_data_count;
  input [3:0]axi_aw_prog_empty_thresh;
  input [3:0]axi_aw_prog_full_thresh;
  output [4:0]axi_aw_rd_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_b_data_count;
  input [3:0]axi_b_prog_empty_thresh;
  input [3:0]axi_b_prog_full_thresh;
  output [4:0]axi_b_rd_data_count;
  output [4:0]axi_b_wr_data_count;
  output [10:0]axi_r_data_count;
  input [9:0]axi_r_prog_empty_thresh;
  input [9:0]axi_r_prog_full_thresh;
  output [10:0]axi_r_rd_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_w_data_count;
  input [9:0]axi_w_prog_empty_thresh;
  input [9:0]axi_w_prog_full_thresh;
  output [10:0]axi_w_rd_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axis_data_count;
  input [9:0]axis_prog_empty_thresh;
  input [9:0]axis_prog_full_thresh;
  output [10:0]axis_rd_data_count;
  output [10:0]axis_wr_data_count;
  output [4:0]data_count;
  input [31:0]din;
  output [31:0]dout;
  output [31:0]m_axi_araddr;
  output [1:0]m_axi_arburst;
  output [3:0]m_axi_arcache;
  output [0:0]m_axi_arid;
  output [7:0]m_axi_arlen;
  output [0:0]m_axi_arlock;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [2:0]m_axi_arsize;
  output [0:0]m_axi_aruser;
  output [31:0]m_axi_awaddr;
  output [1:0]m_axi_awburst;
  output [3:0]m_axi_awcache;
  output [0:0]m_axi_awid;
  output [7:0]m_axi_awlen;
  output [0:0]m_axi_awlock;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [2:0]m_axi_awsize;
  output [0:0]m_axi_awuser;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input [63:0]m_axi_rdata;
  input [0:0]m_axi_rid;
  input [1:0]m_axi_rresp;
  input [0:0]m_axi_ruser;
  output [63:0]m_axi_wdata;
  output [0:0]m_axi_wid;
  output [7:0]m_axi_wstrb;
  output [0:0]m_axi_wuser;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tkeep;
  output [0:0]m_axis_tstrb;
  output [3:0]m_axis_tuser;
  input [4:0]prog_empty_thresh;
  input [4:0]prog_empty_thresh_assert;
  input [4:0]prog_empty_thresh_negate;
  input [4:0]prog_full_thresh;
  input [4:0]prog_full_thresh_assert;
  input [4:0]prog_full_thresh_negate;
  output [4:0]rd_data_count;
  input [31:0]s_axi_araddr;
  input [1:0]s_axi_arburst;
  input [3:0]s_axi_arcache;
  input [0:0]s_axi_arid;
  input [7:0]s_axi_arlen;
  input [0:0]s_axi_arlock;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [2:0]s_axi_arsize;
  input [0:0]s_axi_aruser;
  input [31:0]s_axi_awaddr;
  input [1:0]s_axi_awburst;
  input [3:0]s_axi_awcache;
  input [0:0]s_axi_awid;
  input [7:0]s_axi_awlen;
  input [0:0]s_axi_awlock;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [2:0]s_axi_awsize;
  input [0:0]s_axi_awuser;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output [63:0]s_axi_rdata;
  output [0:0]s_axi_rid;
  output [1:0]s_axi_rresp;
  output [0:0]s_axi_ruser;
  input [63:0]s_axi_wdata;
  input [0:0]s_axi_wid;
  input [7:0]s_axi_wstrb;
  input [0:0]s_axi_wuser;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tkeep;
  input [0:0]s_axis_tstrb;
  input [3:0]s_axis_tuser;
  output [4:0]wr_data_count;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_ar_injectdbiterr;
  wire axi_ar_injectsbiterr;
  wire [3:0]axi_ar_prog_empty_thresh;
  wire [3:0]axi_ar_prog_full_thresh;
  wire axi_aw_injectdbiterr;
  wire axi_aw_injectsbiterr;
  wire [3:0]axi_aw_prog_empty_thresh;
  wire [3:0]axi_aw_prog_full_thresh;
  wire axi_b_injectdbiterr;
  wire axi_b_injectsbiterr;
  wire [3:0]axi_b_prog_empty_thresh;
  wire [3:0]axi_b_prog_full_thresh;
  wire axi_r_injectdbiterr;
  wire axi_r_injectsbiterr;
  wire [9:0]axi_r_prog_empty_thresh;
  wire [9:0]axi_r_prog_full_thresh;
  wire axi_w_injectdbiterr;
  wire axi_w_injectsbiterr;
  wire [9:0]axi_w_prog_empty_thresh;
  wire [9:0]axi_w_prog_full_thresh;
  wire axis_injectdbiterr;
  wire axis_injectsbiterr;
  wire [9:0]axis_prog_empty_thresh;
  wire [9:0]axis_prog_full_thresh;
  wire backup;
  wire backup_marker;
  wire clk;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire injectdbiterr;
  wire injectsbiterr;
  wire int_clk;
  wire m_aclk;
  wire m_aclk_en;
  wire m_axi_arready;
  wire m_axi_awready;
  wire [0:0]m_axi_bid;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axis_tready;
  wire [4:0]prog_empty_thresh;
  wire [4:0]prog_empty_thresh_assert;
  wire [4:0]prog_empty_thresh_negate;
  wire [4:0]prog_full_thresh;
  wire [4:0]prog_full_thresh_assert;
  wire [4:0]prog_full_thresh_negate;
  wire rd_clk;
  wire rd_en;
  wire rd_rst;
  wire rst;
  wire s_aclk;
  wire s_aclk_en;
  wire s_aresetn;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire [3:0]s_axi_arregion;
  wire [2:0]s_axi_arsize;
  wire [0:0]s_axi_aruser;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [3:0]s_axi_awregion;
  wire [2:0]s_axi_awsize;
  wire [0:0]s_axi_awuser;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire [63:0]s_axi_wdata;
  wire [0:0]s_axi_wid;
  wire s_axi_wlast;
  wire [7:0]s_axi_wstrb;
  wire [0:0]s_axi_wuser;
  wire s_axi_wvalid;
  wire [7:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [0:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire [0:0]s_axis_tstrb;
  wire [3:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire srst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn  inst_fifo_gen
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work \gconvfifo.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn 
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  \block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn  \gconvfifo.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module block_design_accelerator_0_0_fifo_32_memory_lib_work
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    E,
    Q,
    din,
    dout,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  output [31:0]dout;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [31:0]dout;
  wire [31:0]doutb;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[0]),
        .Q(dout[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[10]),
        .Q(dout[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[11]),
        .Q(dout[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[12]),
        .Q(dout[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[13]),
        .Q(dout[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[14]),
        .Q(dout[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[15]),
        .Q(dout[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[16]),
        .Q(dout[16]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[17]),
        .Q(dout[17]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[18]),
        .Q(dout[18]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[19]),
        .Q(dout[19]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[1]),
        .Q(dout[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[20]),
        .Q(dout[20]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[21]),
        .Q(dout[21]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[22]),
        .Q(dout[22]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[23]),
        .Q(dout[23]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[24]),
        .Q(dout[24]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[25]),
        .Q(dout[25]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[26]),
        .Q(dout[26]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[27]),
        .Q(dout[27]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[28]),
        .Q(dout[28]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[29]),
        .Q(dout[29]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[2]),
        .Q(dout[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[30]),
        .Q(dout[30]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[31]),
        .Q(dout[31]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[3]),
        .Q(dout[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[4]),
        .Q(dout[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[5]),
        .Q(dout[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[6]),
        .Q(dout[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[7]),
        .Q(dout[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[8]),
        .Q(dout[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[9]),
        .Q(dout[9]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module \block_design_accelerator_0_0_fifo_32_memory_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    E,
    Q,
    din,
    dout,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  output [31:0]dout;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [31:0]dout;
  wire [31:0]doutb;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  \block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn  \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[0]),
        .Q(dout[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[10]),
        .Q(dout[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[11]),
        .Q(dout[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[12]),
        .Q(dout[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[13]),
        .Q(dout[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[14]),
        .Q(dout[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[15]),
        .Q(dout[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[16]),
        .Q(dout[16]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[17]),
        .Q(dout[17]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[18]),
        .Q(dout[18]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[19]),
        .Q(dout[19]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[1]),
        .Q(dout[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[20]),
        .Q(dout[20]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[21]),
        .Q(dout[21]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[22]),
        .Q(dout[22]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[23]),
        .Q(dout[23]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[24]),
        .Q(dout[24]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[25]),
        .Q(dout[25]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[26]),
        .Q(dout[26]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[27]),
        .Q(dout[27]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[28]),
        .Q(dout[28]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[29]),
        .Q(dout[29]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[2]),
        .Q(dout[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[30]),
        .Q(dout[30]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[31]),
        .Q(dout[31]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[3]),
        .Q(dout[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[4]),
        .Q(dout[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[5]),
        .Q(dout[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[6]),
        .Q(dout[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[7]),
        .Q(dout[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[8]),
        .Q(dout[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[9]),
        .Q(dout[9]),
        .R(Q));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_32_prog_full,fifo_generator_v12_0,{}" *) (* ORIG_REF_NAME = "fifo_32_prog_full" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "fifo_generator_v12_0,Vivado 2015.2" *) 
module block_design_accelerator_0_0_fifo_32_prog_full
   (empty,
    full,
    prog_full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output prog_full;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  input rst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) input wr_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire prog_full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [5:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [5:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [5:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "6" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "32" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "32" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "50" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "49" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "6" *) 
  (* C_RD_DEPTH = "64" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "6" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "6" *) 
  (* C_WR_DEPTH = "64" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "6" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[5:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(prog_full),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[5:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[5:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_generic_cstr
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gic0.gc0.count_d2_reg[5] (\gic0.gc0.count_d2_reg[5] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_width
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gic0.gc0.count_d2_reg[5] (\gic0.gc0.count_d2_reg[5] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_wrapper
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,\gc0.count_d1_reg[5] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,\gic0.gc0.count_d2_reg[5] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(rd_clk),
        .CLKBWRCLK(wr_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(Q),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_top
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gic0.gc0.count_d2_reg[5] (\gic0.gc0.count_d2_reg[5] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2_synth inst_blk_mem_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gic0.gc0.count_d2_reg[5] (\gic0.gc0.count_d2_reg[5] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2_synth
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_top \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gic0.gc0.count_d2_reg[5] (\gic0.gc0.count_d2_reg[5] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_clk_x_pntrs
   (ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    ram_full_fb_i_reg,
    rd_clk,
    wr_clk,
    D,
    Q,
    \gc0.count_d1_reg[5] ,
    \gc0.count_reg[4] ,
    \gic0.gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] ,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ,
    ram_full_fb_i_reg_0);
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  output ram_full_fb_i_reg;
  input rd_clk;
  input wr_clk;
  input [4:0]D;
  output [3:0]Q;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [1:0]\gc0.count_reg[4] ;
  input [5:0]\gic0.gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  output [5:0]ram_full_fb_i_reg_0;

  wire [4:0]D;
  wire [3:0]Q;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [1:0]\gc0.count_reg[4] ;
  wire [5:0]\gic0.gc0.count_d1_reg[5] ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire \gsync_stage[2].wr_stg_inst_n_1 ;
  wire \gsync_stage[2].wr_stg_inst_n_2 ;
  wire \gsync_stage[2].wr_stg_inst_n_3 ;
  wire \gsync_stage[2].wr_stg_inst_n_4 ;
  wire \gsync_stage[2].wr_stg_inst_n_5 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire [4:0]p_0_in;
  wire [4:0]p_0_in4_out;
  wire [5:5]p_0_out;
  wire [4:2]p_1_out;
  wire [5:5]p_1_out_0;
  wire [5:0]p_2_out;
  wire [5:0]p_3_out;
  wire ram_empty_fb_i_i_6_n_0;
  wire ram_empty_fb_i_i_7_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_fb_i_reg;
  wire [5:0]ram_full_fb_i_reg_0;
  wire ram_full_i_i_5_n_0;
  wire ram_full_i_i_6_n_0;
  wire rd_clk;
  wire [5:0]rd_pntr_gc;
  wire wr_clk;
  wire [5:0]wr_pntr_gc;

  block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff \gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .rd_clk(rd_clk));
  block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_0 \gsync_stage[1].wr_stg_inst 
       (.D(p_2_out),
        .Q(rd_pntr_gc),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .wr_clk(wr_clk));
  block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_1 \gsync_stage[2].rd_stg_inst 
       (.D(p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(p_1_out_0),
        .rd_clk(rd_clk),
        .\wr_pntr_bin_reg[4] (p_0_in));
  block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_2 \gsync_stage[2].wr_stg_inst 
       (.D(p_2_out),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .out(p_0_out),
        .\rd_pntr_bin_reg[4] ({\gsync_stage[2].wr_stg_inst_n_1 ,\gsync_stage[2].wr_stg_inst_n_2 ,\gsync_stage[2].wr_stg_inst_n_3 ,\gsync_stage[2].wr_stg_inst_n_4 ,\gsync_stage[2].wr_stg_inst_n_5 }),
        .wr_clk(wr_clk));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    ram_empty_fb_i_i_3
       (.I0(\gc0.count_d1_reg[5] [4]),
        .I1(p_1_out[4]),
        .I2(\gc0.count_d1_reg[5] [5]),
        .I3(Q[3]),
        .I4(ram_empty_fb_i_i_6_n_0),
        .I5(ram_empty_fb_i_i_7_n_0),
        .O(ram_empty_fb_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_fb_i_i_5
       (.I0(p_1_out[2]),
        .I1(\gc0.count_reg[4] [0]),
        .I2(p_1_out[4]),
        .I3(\gc0.count_reg[4] [1]),
        .O(ram_empty_fb_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_6
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[5] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[5] [0]),
        .O(ram_empty_fb_i_i_6_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_7
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[5] [3]),
        .I2(p_1_out[2]),
        .I3(\gc0.count_d1_reg[5] [2]),
        .O(ram_empty_fb_i_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    ram_full_i_i_4
       (.I0(\gic0.gc0.count_d1_reg[5] [4]),
        .I1(ram_full_fb_i_reg_0[4]),
        .I2(\gic0.gc0.count_d1_reg[5] [5]),
        .I3(ram_full_fb_i_reg_0[5]),
        .I4(ram_full_i_i_5_n_0),
        .I5(ram_full_i_i_6_n_0),
        .O(ram_full_fb_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_5
       (.I0(ram_full_fb_i_reg_0[1]),
        .I1(\gic0.gc0.count_d1_reg[5] [1]),
        .I2(ram_full_fb_i_reg_0[0]),
        .I3(\gic0.gc0.count_d1_reg[5] [0]),
        .O(ram_full_i_i_5_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_6
       (.I0(ram_full_fb_i_reg_0[3]),
        .I1(\gic0.gc0.count_d1_reg[5] [3]),
        .I2(ram_full_fb_i_reg_0[2]),
        .I3(\gic0.gc0.count_d1_reg[5] [2]),
        .O(ram_full_i_i_6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_5 ),
        .Q(ram_full_fb_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_fb_i_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_3 ),
        .Q(ram_full_fb_i_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_2 ),
        .Q(ram_full_fb_i_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_1 ),
        .Q(ram_full_fb_i_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_out),
        .Q(ram_full_fb_i_reg_0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[4]),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[5] [5]),
        .Q(rd_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[2]),
        .Q(p_1_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[3]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[4]),
        .Q(p_1_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_1_out_0),
        .Q(Q[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[5] [0]),
        .I1(\gic0.gc0.count_d2_reg[5] [1]),
        .O(p_0_in4_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[5] [1]),
        .I1(\gic0.gc0.count_d2_reg[5] [2]),
        .O(p_0_in4_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[5] [2]),
        .I1(\gic0.gc0.count_d2_reg[5] [3]),
        .O(p_0_in4_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[5] [3]),
        .I1(\gic0.gc0.count_d2_reg[5] [4]),
        .O(p_0_in4_out[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[4]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[5] [4]),
        .I1(\gic0.gc0.count_d2_reg[5] [5]),
        .O(p_0_in4_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in4_out[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in4_out[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in4_out[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in4_out[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in4_out[4]),
        .Q(wr_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gic0.gc0.count_d2_reg[5] [5]),
        .Q(wr_pntr_gc[5]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_ramfifo
   (empty,
    full,
    prog_full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  output prog_full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire RD_RST;
  wire RST;
  wire WR_RST;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire [5:0]p_0_out;
  wire p_15_out;
  wire [5:0]p_1_out;
  wire [5:0]p_20_out;
  wire p_3_out;
  wire [5:0]p_8_out;
  wire [5:0]p_9_out;
  wire prog_full;
  wire rd_clk;
  wire rd_en;
  wire [4:2]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_2;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire wr_en;

  block_design_accelerator_0_0_fifo_32_prog_full_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 }),
        .Q({p_1_out[5],p_1_out[3],p_1_out[1:0]}),
        .\gc0.count_d1_reg[5] (p_20_out),
        .\gc0.count_reg[4] ({rd_pntr_plus1[4],rd_pntr_plus1[2]}),
        .\gic0.gc0.count_d1_reg[5] (p_8_out),
        .\gic0.gc0.count_d2_reg[5] (p_9_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (RD_RST),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (RST),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .ram_full_fb_i_reg_0(p_0_out),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  block_design_accelerator_0_0_fifo_32_prog_full_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_20_out),
        .E(p_15_out),
        .Q({rstblk_n_2,rd_rst_i}),
        .empty(empty),
        .\gc0.count_d1_reg[4] ({rd_pntr_plus1[4],rd_pntr_plus1[2]}),
        .\gc0.count_d1_reg[4]_0 (\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_pntr_bin_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .\wr_pntr_bin_reg[5] ({p_1_out[5],p_1_out[3],p_1_out[1:0]}));
  block_design_accelerator_0_0_fifo_32_prog_full_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_9_out),
        .E(p_3_out),
        .Q(p_8_out),
        .full(full),
        .\gic0.gc0.count_d1_reg (\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] (WR_RST),
        .prog_full(prog_full),
        .\rd_pntr_bin_reg[5] (p_0_out),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  block_design_accelerator_0_0_fifo_32_prog_full_memory \gntv_or_sync_fifo.mem 
       (.E(p_3_out),
        .Q(rd_rst_i),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[5] (p_20_out),
        .\gic0.gc0.count_d2_reg[5] (p_9_out),
        .\gpregsm1.curr_fwft_state_reg[1] (p_15_out),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  block_design_accelerator_0_0_fifo_32_prog_full_reset_blk_ramfifo rstblk
       (.Q({rstblk_n_2,RD_RST,rd_rst_i}),
        .\gic0.gc0.count_reg[0] ({WR_RST,RST}),
        .rd_clk(rd_clk),
        .rst(rst),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_top
   (empty,
    full,
    prog_full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  output prog_full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire prog_full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_ramfifo \grf.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .prog_full(prog_full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "6" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "32" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "32" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "32" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_ERROR_INJECTION_TYPE = "0" *) (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
(* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) (* C_FAMILY = "zynq" *) 
(* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) (* C_HAS_ALMOST_FULL = "0" *) 
(* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) (* C_HAS_AXIS_TID = "0" *) 
(* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) (* C_HAS_AXIS_TREADY = "1" *) 
(* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) (* C_HAS_AXI_ARUSER = "0" *) 
(* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) (* C_HAS_AXI_ID = "0" *) 
(* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) (* C_HAS_AXI_WR_CHANNEL = "1" *) 
(* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) (* C_HAS_DATA_COUNT = "0" *) 
(* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
(* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) (* C_HAS_MEMINIT_FILE = "0" *) 
(* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) (* C_HAS_PROG_FLAGS_RACH = "0" *) 
(* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
(* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) (* C_HAS_RD_RST = "0" *) 
(* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) (* C_HAS_SRST = "0" *) 
(* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) (* C_HAS_WR_ACK = "0" *) 
(* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) (* C_IMPLEMENTATION_TYPE = "2" *) 
(* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
(* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) (* C_MEMORY_TYPE = "1" *) 
(* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) (* C_OPTIMIZATION_MODE = "0" *) 
(* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) (* C_PRELOAD_LATENCY = "0" *) 
(* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
(* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
(* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
(* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) (* C_PROG_FULL_THRESH_ASSERT_VAL = "50" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
(* C_PROG_FULL_THRESH_NEGATE_VAL = "49" *) (* C_PROG_FULL_TYPE = "1" *) (* C_PROG_FULL_TYPE_AXIS = "0" *) 
(* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) (* C_PROG_FULL_TYPE_WACH = "0" *) 
(* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) (* C_RACH_TYPE = "0" *) 
(* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "6" *) (* C_RD_DEPTH = "64" *) 
(* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "6" *) (* C_REG_SLICE_MODE_AXIS = "0" *) 
(* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) (* C_REG_SLICE_MODE_WACH = "0" *) 
(* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) 
(* C_UNDERFLOW_LOW = "0" *) (* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) 
(* C_USE_DEFAULT_SETTINGS = "0" *) (* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) 
(* C_USE_ECC_AXIS = "0" *) (* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) 
(* C_USE_ECC_WACH = "0" *) (* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) 
(* C_USE_EMBEDDED_REG = "0" *) (* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) 
(* C_USE_PIPELINE_REG = "0" *) (* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) 
(* C_WDCH_TYPE = "0" *) (* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) 
(* C_WR_DATA_COUNT_WIDTH = "6" *) (* C_WR_DEPTH = "64" *) (* C_WR_DEPTH_AXIS = "1024" *) 
(* C_WR_DEPTH_RACH = "16" *) (* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) 
(* C_WR_DEPTH_WDCH = "1024" *) (* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) 
(* C_WR_PNTR_WIDTH = "6" *) (* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) 
(* C_WR_PNTR_WIDTH_RDCH = "10" *) (* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WRCH = "4" *) (* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0
   (almost_empty,
    almost_full,
    axi_ar_dbiterr,
    axi_ar_injectdbiterr,
    axi_ar_injectsbiterr,
    axi_ar_overflow,
    axi_ar_prog_empty,
    axi_ar_prog_full,
    axi_ar_sbiterr,
    axi_ar_underflow,
    axi_aw_dbiterr,
    axi_aw_injectdbiterr,
    axi_aw_injectsbiterr,
    axi_aw_overflow,
    axi_aw_prog_empty,
    axi_aw_prog_full,
    axi_aw_sbiterr,
    axi_aw_underflow,
    axi_b_dbiterr,
    axi_b_injectdbiterr,
    axi_b_injectsbiterr,
    axi_b_overflow,
    axi_b_prog_empty,
    axi_b_prog_full,
    axi_b_sbiterr,
    axi_b_underflow,
    axi_r_dbiterr,
    axi_r_injectdbiterr,
    axi_r_injectsbiterr,
    axi_r_overflow,
    axi_r_prog_empty,
    axi_r_prog_full,
    axi_r_sbiterr,
    axi_r_underflow,
    axi_w_dbiterr,
    axi_w_injectdbiterr,
    axi_w_injectsbiterr,
    axi_w_overflow,
    axi_w_prog_empty,
    axi_w_prog_full,
    axi_w_sbiterr,
    axi_w_underflow,
    axis_dbiterr,
    axis_injectdbiterr,
    axis_injectsbiterr,
    axis_overflow,
    axis_prog_empty,
    axis_prog_full,
    axis_sbiterr,
    axis_underflow,
    backup,
    backup_marker,
    clk,
    dbiterr,
    empty,
    full,
    injectdbiterr,
    injectsbiterr,
    int_clk,
    m_aclk,
    m_aclk_en,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_rlast,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_wlast,
    m_axi_wready,
    m_axi_wvalid,
    m_axis_tlast,
    m_axis_tready,
    m_axis_tvalid,
    overflow,
    prog_empty,
    prog_full,
    rd_clk,
    rd_en,
    rd_rst,
    rd_rst_busy,
    rst,
    s_aclk,
    s_aclk_en,
    s_aresetn,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bvalid,
    s_axi_rlast,
    s_axi_rready,
    s_axi_rvalid,
    s_axi_wlast,
    s_axi_wready,
    s_axi_wvalid,
    s_axis_tlast,
    s_axis_tready,
    s_axis_tvalid,
    sbiterr,
    sleep,
    srst,
    underflow,
    valid,
    wr_ack,
    wr_clk,
    wr_en,
    wr_rst,
    wr_rst_busy,
    axi_ar_data_count,
    axi_ar_prog_empty_thresh,
    axi_ar_prog_full_thresh,
    axi_ar_rd_data_count,
    axi_ar_wr_data_count,
    axi_aw_data_count,
    axi_aw_prog_empty_thresh,
    axi_aw_prog_full_thresh,
    axi_aw_rd_data_count,
    axi_aw_wr_data_count,
    axi_b_data_count,
    axi_b_prog_empty_thresh,
    axi_b_prog_full_thresh,
    axi_b_rd_data_count,
    axi_b_wr_data_count,
    axi_r_data_count,
    axi_r_prog_empty_thresh,
    axi_r_prog_full_thresh,
    axi_r_rd_data_count,
    axi_r_wr_data_count,
    axi_w_data_count,
    axi_w_prog_empty_thresh,
    axi_w_prog_full_thresh,
    axi_w_rd_data_count,
    axi_w_wr_data_count,
    axis_data_count,
    axis_prog_empty_thresh,
    axis_prog_full_thresh,
    axis_rd_data_count,
    axis_wr_data_count,
    data_count,
    din,
    dout,
    m_axi_araddr,
    m_axi_arburst,
    m_axi_arcache,
    m_axi_arid,
    m_axi_arlen,
    m_axi_arlock,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_arsize,
    m_axi_aruser,
    m_axi_awaddr,
    m_axi_awburst,
    m_axi_awcache,
    m_axi_awid,
    m_axi_awlen,
    m_axi_awlock,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awsize,
    m_axi_awuser,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_rdata,
    m_axi_rid,
    m_axi_rresp,
    m_axi_ruser,
    m_axi_wdata,
    m_axi_wid,
    m_axi_wstrb,
    m_axi_wuser,
    m_axis_tdata,
    m_axis_tdest,
    m_axis_tid,
    m_axis_tkeep,
    m_axis_tstrb,
    m_axis_tuser,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    rd_data_count,
    s_axi_araddr,
    s_axi_arburst,
    s_axi_arcache,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arlock,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_arsize,
    s_axi_aruser,
    s_axi_awaddr,
    s_axi_awburst,
    s_axi_awcache,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awlock,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awsize,
    s_axi_awuser,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_rdata,
    s_axi_rid,
    s_axi_rresp,
    s_axi_ruser,
    s_axi_wdata,
    s_axi_wid,
    s_axi_wstrb,
    s_axi_wuser,
    s_axis_tdata,
    s_axis_tdest,
    s_axis_tid,
    s_axis_tkeep,
    s_axis_tstrb,
    s_axis_tuser,
    wr_data_count);
  output almost_empty;
  output almost_full;
  output axi_ar_dbiterr;
  input axi_ar_injectdbiterr;
  input axi_ar_injectsbiterr;
  output axi_ar_overflow;
  output axi_ar_prog_empty;
  output axi_ar_prog_full;
  output axi_ar_sbiterr;
  output axi_ar_underflow;
  output axi_aw_dbiterr;
  input axi_aw_injectdbiterr;
  input axi_aw_injectsbiterr;
  output axi_aw_overflow;
  output axi_aw_prog_empty;
  output axi_aw_prog_full;
  output axi_aw_sbiterr;
  output axi_aw_underflow;
  output axi_b_dbiterr;
  input axi_b_injectdbiterr;
  input axi_b_injectsbiterr;
  output axi_b_overflow;
  output axi_b_prog_empty;
  output axi_b_prog_full;
  output axi_b_sbiterr;
  output axi_b_underflow;
  output axi_r_dbiterr;
  input axi_r_injectdbiterr;
  input axi_r_injectsbiterr;
  output axi_r_overflow;
  output axi_r_prog_empty;
  output axi_r_prog_full;
  output axi_r_sbiterr;
  output axi_r_underflow;
  output axi_w_dbiterr;
  input axi_w_injectdbiterr;
  input axi_w_injectsbiterr;
  output axi_w_overflow;
  output axi_w_prog_empty;
  output axi_w_prog_full;
  output axi_w_sbiterr;
  output axi_w_underflow;
  output axis_dbiterr;
  input axis_injectdbiterr;
  input axis_injectsbiterr;
  output axis_overflow;
  output axis_prog_empty;
  output axis_prog_full;
  output axis_sbiterr;
  output axis_underflow;
  input backup;
  input backup_marker;
  input clk;
  output dbiterr;
  output empty;
  output full;
  input injectdbiterr;
  input injectsbiterr;
  input int_clk;
  input m_aclk;
  input m_aclk_en;
  input m_axi_arready;
  output m_axi_arvalid;
  input m_axi_awready;
  output m_axi_awvalid;
  output m_axi_bready;
  input m_axi_bvalid;
  input m_axi_rlast;
  output m_axi_rready;
  input m_axi_rvalid;
  output m_axi_wlast;
  input m_axi_wready;
  output m_axi_wvalid;
  output m_axis_tlast;
  input m_axis_tready;
  output m_axis_tvalid;
  output overflow;
  output prog_empty;
  output prog_full;
  input rd_clk;
  input rd_en;
  input rd_rst;
  output rd_rst_busy;
  input rst;
  input s_aclk;
  input s_aclk_en;
  input s_aresetn;
  output s_axi_arready;
  input s_axi_arvalid;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output s_axi_bvalid;
  output s_axi_rlast;
  input s_axi_rready;
  output s_axi_rvalid;
  input s_axi_wlast;
  output s_axi_wready;
  input s_axi_wvalid;
  input s_axis_tlast;
  output s_axis_tready;
  input s_axis_tvalid;
  output sbiterr;
  input sleep;
  input srst;
  output underflow;
  output valid;
  output wr_ack;
  input wr_clk;
  input wr_en;
  input wr_rst;
  output wr_rst_busy;
  output [4:0]axi_ar_data_count;
  input [3:0]axi_ar_prog_empty_thresh;
  input [3:0]axi_ar_prog_full_thresh;
  output [4:0]axi_ar_rd_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_aw_data_count;
  input [3:0]axi_aw_prog_empty_thresh;
  input [3:0]axi_aw_prog_full_thresh;
  output [4:0]axi_aw_rd_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_b_data_count;
  input [3:0]axi_b_prog_empty_thresh;
  input [3:0]axi_b_prog_full_thresh;
  output [4:0]axi_b_rd_data_count;
  output [4:0]axi_b_wr_data_count;
  output [10:0]axi_r_data_count;
  input [9:0]axi_r_prog_empty_thresh;
  input [9:0]axi_r_prog_full_thresh;
  output [10:0]axi_r_rd_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_w_data_count;
  input [9:0]axi_w_prog_empty_thresh;
  input [9:0]axi_w_prog_full_thresh;
  output [10:0]axi_w_rd_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axis_data_count;
  input [9:0]axis_prog_empty_thresh;
  input [9:0]axis_prog_full_thresh;
  output [10:0]axis_rd_data_count;
  output [10:0]axis_wr_data_count;
  output [5:0]data_count;
  input [31:0]din;
  output [31:0]dout;
  output [31:0]m_axi_araddr;
  output [1:0]m_axi_arburst;
  output [3:0]m_axi_arcache;
  output [0:0]m_axi_arid;
  output [7:0]m_axi_arlen;
  output [0:0]m_axi_arlock;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [2:0]m_axi_arsize;
  output [0:0]m_axi_aruser;
  output [31:0]m_axi_awaddr;
  output [1:0]m_axi_awburst;
  output [3:0]m_axi_awcache;
  output [0:0]m_axi_awid;
  output [7:0]m_axi_awlen;
  output [0:0]m_axi_awlock;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [2:0]m_axi_awsize;
  output [0:0]m_axi_awuser;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input [63:0]m_axi_rdata;
  input [0:0]m_axi_rid;
  input [1:0]m_axi_rresp;
  input [0:0]m_axi_ruser;
  output [63:0]m_axi_wdata;
  output [0:0]m_axi_wid;
  output [7:0]m_axi_wstrb;
  output [0:0]m_axi_wuser;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tkeep;
  output [0:0]m_axis_tstrb;
  output [3:0]m_axis_tuser;
  input [5:0]prog_empty_thresh;
  input [5:0]prog_empty_thresh_assert;
  input [5:0]prog_empty_thresh_negate;
  input [5:0]prog_full_thresh;
  input [5:0]prog_full_thresh_assert;
  input [5:0]prog_full_thresh_negate;
  output [5:0]rd_data_count;
  input [31:0]s_axi_araddr;
  input [1:0]s_axi_arburst;
  input [3:0]s_axi_arcache;
  input [0:0]s_axi_arid;
  input [7:0]s_axi_arlen;
  input [0:0]s_axi_arlock;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [2:0]s_axi_arsize;
  input [0:0]s_axi_aruser;
  input [31:0]s_axi_awaddr;
  input [1:0]s_axi_awburst;
  input [3:0]s_axi_awcache;
  input [0:0]s_axi_awid;
  input [7:0]s_axi_awlen;
  input [0:0]s_axi_awlock;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [2:0]s_axi_awsize;
  input [0:0]s_axi_awuser;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output [63:0]s_axi_rdata;
  output [0:0]s_axi_rid;
  output [1:0]s_axi_rresp;
  output [0:0]s_axi_ruser;
  input [63:0]s_axi_wdata;
  input [0:0]s_axi_wid;
  input [7:0]s_axi_wstrb;
  input [0:0]s_axi_wuser;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tkeep;
  input [0:0]s_axis_tstrb;
  input [3:0]s_axis_tuser;
  output [5:0]wr_data_count;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_ar_injectdbiterr;
  wire axi_ar_injectsbiterr;
  wire [3:0]axi_ar_prog_empty_thresh;
  wire [3:0]axi_ar_prog_full_thresh;
  wire axi_aw_injectdbiterr;
  wire axi_aw_injectsbiterr;
  wire [3:0]axi_aw_prog_empty_thresh;
  wire [3:0]axi_aw_prog_full_thresh;
  wire axi_b_injectdbiterr;
  wire axi_b_injectsbiterr;
  wire [3:0]axi_b_prog_empty_thresh;
  wire [3:0]axi_b_prog_full_thresh;
  wire axi_r_injectdbiterr;
  wire axi_r_injectsbiterr;
  wire [9:0]axi_r_prog_empty_thresh;
  wire [9:0]axi_r_prog_full_thresh;
  wire axi_w_injectdbiterr;
  wire axi_w_injectsbiterr;
  wire [9:0]axi_w_prog_empty_thresh;
  wire [9:0]axi_w_prog_full_thresh;
  wire axis_injectdbiterr;
  wire axis_injectsbiterr;
  wire [9:0]axis_prog_empty_thresh;
  wire [9:0]axis_prog_full_thresh;
  wire backup;
  wire backup_marker;
  wire clk;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire injectdbiterr;
  wire injectsbiterr;
  wire int_clk;
  wire m_aclk;
  wire m_aclk_en;
  wire m_axi_arready;
  wire m_axi_awready;
  wire [0:0]m_axi_bid;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axis_tready;
  wire [5:0]prog_empty_thresh;
  wire [5:0]prog_empty_thresh_assert;
  wire [5:0]prog_empty_thresh_negate;
  wire prog_full;
  wire [5:0]prog_full_thresh;
  wire [5:0]prog_full_thresh_assert;
  wire [5:0]prog_full_thresh_negate;
  wire rd_clk;
  wire rd_en;
  wire rd_rst;
  wire rst;
  wire s_aclk;
  wire s_aclk_en;
  wire s_aresetn;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire [3:0]s_axi_arregion;
  wire [2:0]s_axi_arsize;
  wire [0:0]s_axi_aruser;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [3:0]s_axi_awregion;
  wire [2:0]s_axi_awsize;
  wire [0:0]s_axi_awuser;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire [63:0]s_axi_wdata;
  wire [0:0]s_axi_wid;
  wire s_axi_wlast;
  wire [7:0]s_axi_wstrb;
  wire [0:0]s_axi_wuser;
  wire s_axi_wvalid;
  wire [7:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [0:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire [0:0]s_axis_tstrb;
  wire [3:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire srst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0_synth inst_fifo_gen
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .prog_full(prog_full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0_synth
   (empty,
    full,
    prog_full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  output prog_full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire prog_full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_top \gconvfifo.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .prog_full(prog_full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_memory
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    E,
    Q,
    din,
    dout,
    \gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] ,
    \gpregsm1.curr_fwft_state_reg[1] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  output [31:0]dout;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [31:0]dout;
  wire [31:0]doutb;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gic0.gc0.count_d2_reg[5] (\gic0.gc0.count_d2_reg[5] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[0]),
        .Q(dout[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[10]),
        .Q(dout[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[11]),
        .Q(dout[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[12]),
        .Q(dout[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[13]),
        .Q(dout[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[14]),
        .Q(dout[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[15]),
        .Q(dout[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[16]),
        .Q(dout[16]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[17]),
        .Q(dout[17]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[18]),
        .Q(dout[18]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[19]),
        .Q(dout[19]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[1]),
        .Q(dout[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[20]),
        .Q(dout[20]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[21]),
        .Q(dout[21]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[22]),
        .Q(dout[22]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[23]),
        .Q(dout[23]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[24]),
        .Q(dout[24]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[25]),
        .Q(dout[25]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[26]),
        .Q(dout[26]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[27]),
        .Q(dout[27]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[28]),
        .Q(dout[28]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[29]),
        .Q(dout[29]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[2]),
        .Q(dout[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[30]),
        .Q(dout[30]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[31]),
        .Q(dout[31]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[3]),
        .Q(dout[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[4]),
        .Q(dout[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[5]),
        .Q(dout[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[6]),
        .Q(dout[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[7]),
        .Q(dout[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[8]),
        .Q(dout[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[9]),
        .Q(dout[9]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_rd_bin_cntr
   (\gc0.count_d1_reg[4]_0 ,
    \gpregsm1.curr_fwft_state_reg ,
    ram_empty_fb_i_reg,
    rd_clk,
    wr_pntr_bin_reg,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \wr_pntr_bin_reg[3] );
  input \gc0.count_d1_reg[4]_0 ;
  input [1:1]\gpregsm1.curr_fwft_state_reg ;
  output ram_empty_fb_i_reg;
  input rd_clk;
  input [2:2]wr_pntr_bin_reg;
  output [4:0]D;
  output [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  output [2:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input [2:0]\wr_pntr_bin_reg[3] ;

  wire [4:0]D;
  wire [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [2:0]Q;
  wire \gc0.count_d1_reg[4]_0 ;
  wire [1:1]\gpregsm1.curr_fwft_state_reg ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire [5:0]plusOp__0;
  wire ram_empty_fb_i_i_2_n_0;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire [3:0]rd_pntr_plus1;
  wire [2:2]wr_pntr_bin_reg;
  wire [2:0]\wr_pntr_bin_reg[3] ;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__0[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(Q[0]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc0.count[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(rd_pntr_plus1[3]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gc0.count[5]_i_1 
       (.I0(Q[2]),
        .I1(rd_pntr_plus1[3]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[1]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(plusOp__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[2]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[3]),
        .Q(rd_pntr_plus1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[4]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[5]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFF90)) 
    ram_empty_fb_i_i_1
       (.I0(rd_pntr_plus1[0]),
        .I1(\wr_pntr_bin_reg[3] [0]),
        .I2(ram_empty_fb_i_i_2_n_0),
        .I3(\gc0.count_d1_reg[4]_0 ),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    ram_empty_fb_i_i_2
       (.I0(rd_pntr_plus1[3]),
        .I1(\wr_pntr_bin_reg[3] [2]),
        .I2(rd_pntr_plus1[1]),
        .I3(\wr_pntr_bin_reg[3] [1]),
        .I4(\gpregsm1.curr_fwft_state_reg ),
        .I5(wr_pntr_bin_reg),
        .O(ram_empty_fb_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[4]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .O(D[4]));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_rd_fwft
   (empty,
    p_18_out,
    ram_empty_fb_i_reg,
    rd_clk,
    rd_en,
    tmp_ram_rd_en,
    E,
    Q,
    \gc0.count_reg[5] ,
    \goreg_bm.dout_i_reg[31] ,
    \wr_pntr_bin_reg[5] );
  output empty;
  input p_18_out;
  output ram_empty_fb_i_reg;
  input rd_clk;
  input rd_en;
  output tmp_ram_rd_en;
  output [0:0]E;
  input [1:0]Q;
  input [0:0]\gc0.count_reg[5] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  input [0:0]\wr_pntr_bin_reg[5] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]curr_fwft_state;
  wire empty;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire [0:0]\gc0.count_reg[5] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire \gpregsm1.curr_fwft_state[1]_i_1_n_0 ;
  wire [1:1]\gpregsm1.curr_fwft_state_reg_n_0_ ;
  wire [0:0]next_fwft_state;
  wire p_18_out;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire rd_en;
  wire tmp_ram_rd_en;
  wire [0:0]\wr_pntr_bin_reg[5] ;

  LUT5 #(
    .INIT(32'hAAAAFFBF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(Q[0]),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I2(curr_fwft_state),
        .I3(rd_en),
        .I4(p_18_out),
        .O(tmp_ram_rd_en));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hBA22)) 
    empty_fwft_i_i_1
       (.I0(empty_fwft_fb),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I2(rd_en),
        .I3(curr_fwft_state),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[5]_i_1 
       (.I0(p_18_out),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \goreg_bm.dout_i[31]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .O(\goreg_bm.dout_i_reg[31] ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .O(next_fwft_state));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I3(p_18_out),
        .O(\gpregsm1.curr_fwft_state[1]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\gpregsm1.curr_fwft_state[1]_i_1_n_0 ),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_ ));
  LUT6 #(
    .INIT(64'h00F70000000000F7)) 
    ram_empty_fb_i_i_4
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(curr_fwft_state),
        .I2(rd_en),
        .I3(p_18_out),
        .I4(\wr_pntr_bin_reg[5] ),
        .I5(\gc0.count_reg[5] ),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_rd_logic
   (empty,
    \gc0.count_d1_reg[4]_0 ,
    rd_clk,
    rd_en,
    tmp_ram_rd_en,
    wr_pntr_bin_reg,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \gc0.count_d1_reg[4] ,
    \wr_pntr_bin_reg[5] );
  output empty;
  input \gc0.count_d1_reg[4]_0 ;
  input rd_clk;
  input rd_en;
  output tmp_ram_rd_en;
  input [2:2]wr_pntr_bin_reg;
  output [4:0]D;
  output [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  input [1:0]Q;
  output [1:0]\gc0.count_d1_reg[4] ;
  input [3:0]\wr_pntr_bin_reg[5] ;

  wire [4:0]D;
  wire [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [1:0]Q;
  wire empty;
  wire [1:0]\gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[4]_0 ;
  wire \gr1.rfwft_n_1 ;
  wire \gr1.rfwft_n_2 ;
  wire p_18_out;
  wire rd_clk;
  wire rd_en;
  wire [5:5]rd_pntr_plus1;
  wire rpntr_n_3;
  wire tmp_ram_rd_en;
  wire [2:2]wr_pntr_bin_reg;
  wire [3:0]\wr_pntr_bin_reg[5] ;

  block_design_accelerator_0_0_fifo_32_prog_full_rd_fwft \gr1.rfwft 
       (.E(\gr1.rfwft_n_2 ),
        .Q(Q),
        .empty(empty),
        .\gc0.count_reg[5] (rd_pntr_plus1),
        .\goreg_bm.dout_i_reg[31] (E),
        .p_18_out(p_18_out),
        .ram_empty_fb_i_reg(\gr1.rfwft_n_1 ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\wr_pntr_bin_reg[5] (\wr_pntr_bin_reg[5] [3]));
  block_design_accelerator_0_0_fifo_32_prog_full_rd_status_flags_as \gras.rsts 
       (.Q(Q[1]),
        .\gc0.count_reg (rpntr_n_3),
        .p_18_out(p_18_out),
        .rd_clk(rd_clk));
  block_design_accelerator_0_0_fifo_32_prog_full_rd_bin_cntr rpntr
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(\gr1.rfwft_n_2 ),
        .Q({rd_pntr_plus1,\gc0.count_d1_reg[4] }),
        .\gc0.count_d1_reg[4]_0 (\gc0.count_d1_reg[4]_0 ),
        .\gpregsm1.curr_fwft_state_reg (\gr1.rfwft_n_1 ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .ram_empty_fb_i_reg(rpntr_n_3),
        .rd_clk(rd_clk),
        .wr_pntr_bin_reg(wr_pntr_bin_reg),
        .\wr_pntr_bin_reg[3] (\wr_pntr_bin_reg[5] [2:0]));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_rd_status_flags_as
   (\gc0.count_reg ,
    p_18_out,
    rd_clk,
    Q);
  input [0:0]\gc0.count_reg ;
  output p_18_out;
  input rd_clk;
  input [0:0]Q;

  wire [0:0]Q;
  wire [0:0]\gc0.count_reg ;
  wire p_18_out;
  wire rd_clk;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gc0.count_reg ),
        .PRE(Q),
        .Q(p_18_out));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_reset_blk_ramfifo
   (rd_clk,
    rst,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_clk,
    Q,
    \gic0.gc0.count_reg[0] );
  input rd_clk;
  input rst;
  output rst_full_ff_i;
  output rst_full_gen_i;
  input wr_clk;
  output [2:0]Q;
  output [1:0]\gic0.gc0.count_reg[0] ;

  wire [2:0]Q;
  wire [1:0]\gic0.gc0.count_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ;
  wire rd_clk;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire rst;
  wire rst_d1;
  wire rst_d2;
  wire rst_d3;
  wire rst_full_gen_i;
  wire rst_rd_reg1;
  wire rst_rd_reg2;
  wire rst_wr_reg1;
  wire rst_wr_reg2;
  wire wr_clk;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  FDCE #(
    .INIT(1'b0)) 
    \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(rst_d3),
        .Q(rst_full_gen_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d1),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[1]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(rst),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(rst),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d1),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [1]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff
   (rd_clk,
    D,
    Q,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  input rd_clk;
  output [5:0]D;
  input [5:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [5:0]Q;
  wire [5:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign D[5:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[5]),
        .Q(Q_reg[5]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_0
   (wr_clk,
    D,
    Q,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] );
  input wr_clk;
  output [5:0]D;
  input [5:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;

  wire [5:0]Q;
  wire [5:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire wr_clk;

  assign D[5:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[5]),
        .Q(Q_reg[5]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_1
   (rd_clk,
    D,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    out,
    \wr_pntr_bin_reg[4] );
  input rd_clk;
  input [5:0]D;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  output [0:0]out;
  output [4:0]\wr_pntr_bin_reg[4] ;

  wire [5:0]D;
  wire [5:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;
  wire [4:0]\wr_pntr_bin_reg[4] ;

  assign out[0] = Q_reg[5];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[5]),
        .Q(Q_reg[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_pntr_bin[0]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[0]),
        .I2(Q_reg[1]),
        .I3(Q_reg[5]),
        .I4(Q_reg[3]),
        .I5(Q_reg[4]),
        .O(\wr_pntr_bin_reg[4] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_pntr_bin[1]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[1]),
        .I2(Q_reg[2]),
        .I3(Q_reg[5]),
        .I4(Q_reg[4]),
        .O(\wr_pntr_bin_reg[4] [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[2]),
        .I2(Q_reg[5]),
        .I3(Q_reg[4]),
        .O(\wr_pntr_bin_reg[4] [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \wr_pntr_bin[3]_i_1 
       (.I0(Q_reg[4]),
        .I1(Q_reg[3]),
        .I2(Q_reg[5]),
        .O(\wr_pntr_bin_reg[4] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_bin[4]_i_1 
       (.I0(Q_reg[4]),
        .I1(Q_reg[5]),
        .O(\wr_pntr_bin_reg[4] [4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_2
   (wr_clk,
    D,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ,
    out,
    \rd_pntr_bin_reg[4] );
  input wr_clk;
  input [5:0]D;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  output [0:0]out;
  output [4:0]\rd_pntr_bin_reg[4] ;

  wire [5:0]D;
  wire [5:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire [4:0]\rd_pntr_bin_reg[4] ;
  wire wr_clk;

  assign out[0] = Q_reg[5];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[5]),
        .Q(Q_reg[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \rd_pntr_bin[0]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[0]),
        .I2(Q_reg[1]),
        .I3(Q_reg[5]),
        .I4(Q_reg[3]),
        .I5(Q_reg[4]),
        .O(\rd_pntr_bin_reg[4] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rd_pntr_bin[1]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[1]),
        .I2(Q_reg[2]),
        .I3(Q_reg[5]),
        .I4(Q_reg[4]),
        .O(\rd_pntr_bin_reg[4] [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[2]),
        .I2(Q_reg[5]),
        .I3(Q_reg[4]),
        .O(\rd_pntr_bin_reg[4] [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \rd_pntr_bin[3]_i_1 
       (.I0(Q_reg[4]),
        .I1(Q_reg[3]),
        .I2(Q_reg[5]),
        .O(\rd_pntr_bin_reg[4] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_bin[4]_i_1 
       (.I0(Q_reg[4]),
        .I1(Q_reg[5]),
        .O(\rd_pntr_bin_reg[4] [4]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_wr_bin_cntr
   (\gic0.gc0.count_d1_reg[4]_0 ,
    p_1_out,
    ram_full_fb_i_reg,
    rst_full_gen_i,
    wr_clk,
    wr_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    S,
    \gdiff.diff_pntr_pad_reg[6] ,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ,
    \rd_pntr_bin_reg[5] );
  input \gic0.gc0.count_d1_reg[4]_0 ;
  input p_1_out;
  output ram_full_fb_i_reg;
  input rst_full_gen_i;
  input wr_clk;
  input wr_en;
  output [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  output [5:0]Q;
  output [2:0]S;
  output [2:0]\gdiff.diff_pntr_pad_reg[6] ;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  input [5:0]\rd_pntr_bin_reg[5] ;

  wire [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [5:0]Q;
  wire [2:0]S;
  wire [2:0]\gdiff.diff_pntr_pad_reg[6] ;
  wire \gic0.gc0.count_d1_reg[4]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  wire p_1_out;
  wire [5:0]plusOp__1;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_2_n_0;
  wire ram_full_i_i_3_n_0;
  wire [5:0]\rd_pntr_bin_reg[5] ;
  wire rst_full_gen_i;
  wire wr_clk;
  wire wr_en;
  wire [5:0]wr_pntr_plus2;

  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.diff_pntr_pad[6]_i_3 
       (.I0(Q[5]),
        .I1(\rd_pntr_bin_reg[5] [5]),
        .O(\gdiff.diff_pntr_pad_reg[6] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.diff_pntr_pad[6]_i_4 
       (.I0(Q[4]),
        .I1(\rd_pntr_bin_reg[5] [4]),
        .O(\gdiff.diff_pntr_pad_reg[6] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.diff_pntr_pad[6]_i_5 
       (.I0(Q[3]),
        .I1(\rd_pntr_bin_reg[5] [3]),
        .O(\gdiff.diff_pntr_pad_reg[6] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.diff_pntr_pad[6]_i_7 
       (.I0(Q[2]),
        .I1(\rd_pntr_bin_reg[5] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.diff_pntr_pad[6]_i_8 
       (.I0(Q[1]),
        .I1(\rd_pntr_bin_reg[5] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.diff_pntr_pad[6]_i_9 
       (.I0(Q[0]),
        .I1(\rd_pntr_bin_reg[5] [0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[2]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gic0.gc0.count[4]_i_1 
       (.I0(wr_pntr_plus2[4]),
        .I1(wr_pntr_plus2[2]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[0]),
        .I4(wr_pntr_plus2[3]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gic0.gc0.count[5]_i_1 
       (.I0(wr_pntr_plus2[5]),
        .I1(wr_pntr_plus2[3]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[1]),
        .I4(wr_pntr_plus2[2]),
        .I5(wr_pntr_plus2[4]),
        .O(plusOp__1[5]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(wr_pntr_plus2[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(wr_pntr_plus2[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(wr_pntr_plus2[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(wr_pntr_plus2[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(wr_pntr_plus2[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__1[0]),
        .Q(wr_pntr_plus2[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__1[1]),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .Q(wr_pntr_plus2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__1[2]),
        .Q(wr_pntr_plus2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__1[3]),
        .Q(wr_pntr_plus2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__1[4]),
        .Q(wr_pntr_plus2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__1[5]),
        .Q(wr_pntr_plus2[5]));
  LUT6 #(
    .INIT(64'h4000004055555555)) 
    ram_full_i_i_1
       (.I0(rst_full_gen_i),
        .I1(ram_full_i_i_2_n_0),
        .I2(ram_full_i_i_3_n_0),
        .I3(\rd_pntr_bin_reg[5] [0]),
        .I4(wr_pntr_plus2[0]),
        .I5(\gic0.gc0.count_d1_reg[4]_0 ),
        .O(ram_full_fb_i_reg));
  LUT6 #(
    .INIT(64'h0090000000000090)) 
    ram_full_i_i_2
       (.I0(wr_pntr_plus2[5]),
        .I1(\rd_pntr_bin_reg[5] [5]),
        .I2(wr_en),
        .I3(p_1_out),
        .I4(\rd_pntr_bin_reg[5] [4]),
        .I5(wr_pntr_plus2[4]),
        .O(ram_full_i_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_3
       (.I0(wr_pntr_plus2[2]),
        .I1(\rd_pntr_bin_reg[5] [2]),
        .I2(wr_pntr_plus2[3]),
        .I3(\rd_pntr_bin_reg[5] [3]),
        .I4(\rd_pntr_bin_reg[5] [1]),
        .I5(wr_pntr_plus2[1]),
        .O(ram_full_i_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_wr_logic
   (full,
    \gic0.gc0.count_d1_reg ,
    prog_full,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_clk,
    wr_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ,
    \rd_pntr_bin_reg[5] );
  output full;
  input [4:4]\gic0.gc0.count_d1_reg ;
  output prog_full;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input wr_clk;
  input wr_en;
  output [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  output [5:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  input [5:0]\rd_pntr_bin_reg[5] ;

  wire [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [5:0]Q;
  wire full;
  wire [4:4]\gic0.gc0.count_d1_reg ;
  wire \gwas.wsts_n_3 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  wire p_1_out;
  wire prog_full;
  wire [5:0]\rd_pntr_bin_reg[5] ;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_10;
  wire wpntr_n_11;
  wire wpntr_n_12;
  wire wpntr_n_2;
  wire wpntr_n_3;
  wire wr_clk;
  wire wr_en;

  block_design_accelerator_0_0_fifo_32_prog_full_wr_pf_as \gwas.gpf.wrpf 
       (.S({wpntr_n_10,wpntr_n_11,wpntr_n_12}),
        .\gic0.gc0.count_d1_reg[5] ({wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .p_1_out(p_1_out),
        .prog_full(prog_full),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pad({Q[4:0],\gwas.wsts_n_3 }));
  block_design_accelerator_0_0_fifo_32_prog_full_wr_status_flags_as \gwas.wsts 
       (.E(E),
        .full(full),
        .\grstd1.grst_full.grst_f.RST_FULL_GEN_reg (wpntr_n_0),
        .p_1_out(p_1_out),
        .rst_full_ff_i(rst_full_ff_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_pntr_plus1_pad(\gwas.wsts_n_3 ));
  block_design_accelerator_0_0_fifo_32_prog_full_wr_bin_cntr wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .S({wpntr_n_10,wpntr_n_11,wpntr_n_12}),
        .\gdiff.diff_pntr_pad_reg[6] ({wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .\gic0.gc0.count_d1_reg[4]_0 (\gic0.gc0.count_d1_reg ),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .p_1_out(p_1_out),
        .ram_full_fb_i_reg(wpntr_n_0),
        .\rd_pntr_bin_reg[5] (\rd_pntr_bin_reg[5] ),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_pf_as" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_wr_pf_as
   (p_1_out,
    prog_full,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_clk,
    S,
    \gic0.gc0.count_d1_reg[5] ,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ,
    wr_pntr_plus1_pad);
  input p_1_out;
  output prog_full;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input wr_clk;
  input [2:0]S;
  input [2:0]\gic0.gc0.count_d1_reg[5] ;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  input [5:0]wr_pntr_plus1_pad;

  wire [2:0]S;
  wire [5:4]diff_pntr;
  wire \gdiff.diff_pntr_pad_reg[6]_i_1_n_2 ;
  wire \gdiff.diff_pntr_pad_reg[6]_i_1_n_3 ;
  wire \gdiff.diff_pntr_pad_reg[6]_i_2_n_0 ;
  wire \gdiff.diff_pntr_pad_reg[6]_i_2_n_1 ;
  wire \gdiff.diff_pntr_pad_reg[6]_i_2_n_2 ;
  wire \gdiff.diff_pntr_pad_reg[6]_i_2_n_3 ;
  wire [2:0]\gic0.gc0.count_d1_reg[5] ;
  wire \gpf1.prog_full_i_i_1_n_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  wire p_1_out;
  wire [6:0]plusOp;
  wire prog_full;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire wr_clk;
  wire [5:0]wr_pntr_plus1_pad;
  wire [3:2]\NLW_gdiff.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gdiff.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED ;

  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp[5]),
        .Q(diff_pntr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp[6]),
        .Q(diff_pntr[5]));
  CARRY4 \gdiff.diff_pntr_pad_reg[6]_i_1 
       (.CI(\gdiff.diff_pntr_pad_reg[6]_i_2_n_0 ),
        .CO({\NLW_gdiff.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED [3:2],\gdiff.diff_pntr_pad_reg[6]_i_1_n_2 ,\gdiff.diff_pntr_pad_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wr_pntr_plus1_pad[5:4]}),
        .O({\NLW_gdiff.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED [3],plusOp[6:4]}),
        .S({1'b0,\gic0.gc0.count_d1_reg[5] }));
  CARRY4 \gdiff.diff_pntr_pad_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\gdiff.diff_pntr_pad_reg[6]_i_2_n_0 ,\gdiff.diff_pntr_pad_reg[6]_i_2_n_1 ,\gdiff.diff_pntr_pad_reg[6]_i_2_n_2 ,\gdiff.diff_pntr_pad_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[3:0]),
        .O(plusOp[3:0]),
        .S({S,1'b0}));
  LUT5 #(
    .INIT(32'h0F080008)) 
    \gpf1.prog_full_i_i_1 
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .I2(rst_full_gen_i),
        .I3(p_1_out),
        .I4(prog_full),
        .O(\gpf1.prog_full_i_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gpf1.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gpf1.prog_full_i_i_1_n_0 ),
        .PRE(rst_full_ff_i),
        .Q(prog_full));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_wr_status_flags_as
   (full,
    \grstd1.grst_full.grst_f.RST_FULL_GEN_reg ,
    p_1_out,
    rst_full_ff_i,
    wr_clk,
    wr_en,
    E,
    wr_pntr_plus1_pad);
  output full;
  input \grstd1.grst_full.grst_f.RST_FULL_GEN_reg ;
  output p_1_out;
  input rst_full_ff_i;
  input wr_clk;
  input wr_en;
  output [0:0]E;
  output [0:0]wr_pntr_plus1_pad;

  wire [0:0]E;
  wire full;
  wire \grstd1.grst_full.grst_f.RST_FULL_GEN_reg ;
  wire p_1_out;
  wire rst_full_ff_i;
  wire wr_clk;
  wire wr_en;
  wire [0:0]wr_pntr_plus1_pad;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(wr_en),
        .I1(p_1_out),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \gdiff.diff_pntr_pad[6]_i_6 
       (.I0(wr_en),
        .I1(p_1_out),
        .O(wr_pntr_plus1_pad));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.RST_FULL_GEN_reg ),
        .PRE(rst_full_ff_i),
        .Q(p_1_out));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.RST_FULL_GEN_reg ),
        .PRE(rst_full_ff_i),
        .Q(full));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work
   (\gc0.count_reg[0]_0 ,
    ram_empty_fb_i_reg,
    rd_clk,
    wr_pntr_bin_reg,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \wr_pntr_bin_reg[4] );
  input \gc0.count_reg[0]_0 ;
  output ram_empty_fb_i_reg;
  input rd_clk;
  input [2:2]wr_pntr_bin_reg;
  output [3:0]D;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  output [0:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input [3:0]\wr_pntr_bin_reg[4] ;

  wire [3:0]D;
  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire \gc0.count_reg[0]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire [4:0]plusOp;
  wire ram_empty_fb_i_i_2_n_0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire [4:1]rd_pntr_plus1;
  wire [2:2]wr_pntr_bin_reg;
  wire [3:0]\wr_pntr_bin_reg[4] ;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(rd_pntr_plus1[1]),
        .I1(Q),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(rd_pntr_plus1[2]),
        .I1(Q),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[1]),
        .I2(Q),
        .I3(rd_pntr_plus1[2]),
        .I4(rd_pntr_plus1[4]),
        .O(plusOp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[2]),
        .Q(rd_pntr_plus1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[3]),
        .Q(rd_pntr_plus1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[4]),
        .Q(rd_pntr_plus1[4]));
  LUT6 #(
    .INIT(64'hFFFF800880088008)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i_i_2_n_0),
        .I1(\gc0.count_reg[0]_0 ),
        .I2(\wr_pntr_bin_reg[4] [3]),
        .I3(rd_pntr_plus1[4]),
        .I4(ram_empty_fb_i_i_4_n_0),
        .I5(wr_pntr_bin_reg),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_2
       (.I0(rd_pntr_plus1[2]),
        .I1(\wr_pntr_bin_reg[4] [1]),
        .I2(\wr_pntr_bin_reg[4] [0]),
        .I3(rd_pntr_plus1[1]),
        .I4(\wr_pntr_bin_reg[4] [2]),
        .I5(rd_pntr_plus1[3]),
        .O(ram_empty_fb_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_fb_i_i_4
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I1(\wr_pntr_bin_reg[4] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I3(\wr_pntr_bin_reg[4] [3]),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module \block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn 
   (\gc0.count_reg[0]_0 ,
    ram_empty_fb_i_reg,
    rd_clk,
    wr_pntr_bin_reg,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \wr_pntr_bin_reg[4] );
  input \gc0.count_reg[0]_0 ;
  output ram_empty_fb_i_reg;
  input rd_clk;
  input [2:2]wr_pntr_bin_reg;
  output [3:0]D;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  output [0:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input [3:0]\wr_pntr_bin_reg[4] ;

  wire [3:0]D;
  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire \gc0.count_reg[0]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire [4:0]plusOp;
  wire ram_empty_fb_i_i_2_n_0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire [4:1]rd_pntr_plus1;
  wire [2:2]wr_pntr_bin_reg;
  wire [3:0]\wr_pntr_bin_reg[4] ;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(rd_pntr_plus1[1]),
        .I1(Q),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(rd_pntr_plus1[2]),
        .I1(Q),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[1]),
        .I2(Q),
        .I3(rd_pntr_plus1[2]),
        .I4(rd_pntr_plus1[4]),
        .O(plusOp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[2]),
        .Q(rd_pntr_plus1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[3]),
        .Q(rd_pntr_plus1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[4]),
        .Q(rd_pntr_plus1[4]));
  LUT6 #(
    .INIT(64'hFFFF800880088008)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i_i_2_n_0),
        .I1(\gc0.count_reg[0]_0 ),
        .I2(\wr_pntr_bin_reg[4] [3]),
        .I3(rd_pntr_plus1[4]),
        .I4(ram_empty_fb_i_i_4_n_0),
        .I5(wr_pntr_bin_reg),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_2
       (.I0(rd_pntr_plus1[2]),
        .I1(\wr_pntr_bin_reg[4] [1]),
        .I2(\wr_pntr_bin_reg[4] [0]),
        .I3(rd_pntr_plus1[1]),
        .I4(\wr_pntr_bin_reg[4] [2]),
        .I5(rd_pntr_plus1[3]),
        .O(ram_empty_fb_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_fb_i_i_4
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I1(\wr_pntr_bin_reg[4] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I3(\wr_pntr_bin_reg[4] [3]),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work
   (empty,
    p_18_out,
    ram_empty_fb_i_reg,
    rd_clk,
    rd_en,
    tmp_ram_rd_en,
    E,
    Q,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[0] ,
    \wr_pntr_bin_reg[0] );
  output empty;
  input p_18_out;
  output ram_empty_fb_i_reg;
  input rd_clk;
  input rd_en;
  output tmp_ram_rd_en;
  output [0:0]E;
  input [1:0]Q;
  output [0:0]\gc0.count_d1_reg[4] ;
  input [0:0]\gc0.count_reg[0] ;
  input [0:0]\wr_pntr_bin_reg[0] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]curr_fwft_state;
  wire empty;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire [0:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gc0.count_reg[0] ;
  wire [1:1]\gpregsm1.curr_fwft_state_reg_n_0_ ;
  wire [1:0]next_fwft_state;
  wire p_18_out;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire rd_en;
  wire tmp_ram_rd_en;
  wire [0:0]\wr_pntr_bin_reg[0] ;

  LUT5 #(
    .INIT(32'hFFFF5155)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(p_18_out),
        .I1(curr_fwft_state),
        .I2(rd_en),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I4(Q[0]),
        .O(tmp_ram_rd_en));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF540)) 
    empty_fwft_i_i_1
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .I3(empty_fwft_fb),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[4]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .I3(p_18_out),
        .O(\gc0.count_d1_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \goreg_bm.dout_i[31]_i_1 
       (.I0(curr_fwft_state),
        .I1(rd_en),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .O(E));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(curr_fwft_state),
        .I2(rd_en),
        .O(next_fwft_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .I3(p_18_out),
        .O(next_fwft_state[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[1]),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_ ));
  LUT6 #(
    .INIT(64'h0909000909090909)) 
    ram_empty_fb_i_i_3
       (.I0(\gc0.count_reg[0] ),
        .I1(\wr_pntr_bin_reg[0] ),
        .I2(p_18_out),
        .I3(curr_fwft_state),
        .I4(rd_en),
        .I5(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module \block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn 
   (empty,
    p_18_out,
    ram_empty_fb_i_reg,
    rd_clk,
    rd_en,
    tmp_ram_rd_en,
    E,
    Q,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[0] ,
    \wr_pntr_bin_reg[0] );
  output empty;
  input p_18_out;
  output ram_empty_fb_i_reg;
  input rd_clk;
  input rd_en;
  output tmp_ram_rd_en;
  output [0:0]E;
  input [1:0]Q;
  output [0:0]\gc0.count_d1_reg[4] ;
  input [0:0]\gc0.count_reg[0] ;
  input [0:0]\wr_pntr_bin_reg[0] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]curr_fwft_state;
  wire empty;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire [0:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gc0.count_reg[0] ;
  wire [1:1]\gpregsm1.curr_fwft_state_reg_n_0_ ;
  wire [1:0]next_fwft_state;
  wire p_18_out;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire rd_en;
  wire tmp_ram_rd_en;
  wire [0:0]\wr_pntr_bin_reg[0] ;

  LUT5 #(
    .INIT(32'hFFFF5155)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(p_18_out),
        .I1(curr_fwft_state),
        .I2(rd_en),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I4(Q[0]),
        .O(tmp_ram_rd_en));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF540)) 
    empty_fwft_i_i_1
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .I3(empty_fwft_fb),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[4]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .I3(p_18_out),
        .O(\gc0.count_d1_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \goreg_bm.dout_i[31]_i_1 
       (.I0(curr_fwft_state),
        .I1(rd_en),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .O(E));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(curr_fwft_state),
        .I2(rd_en),
        .O(next_fwft_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .I3(p_18_out),
        .O(next_fwft_state[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[1]),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_ ));
  LUT6 #(
    .INIT(64'h0909000909090909)) 
    ram_empty_fb_i_i_3
       (.I0(\gc0.count_reg[0] ),
        .I1(\wr_pntr_bin_reg[0] ),
        .I2(p_18_out),
        .I3(curr_fwft_state),
        .I4(rd_en),
        .I5(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module block_design_accelerator_0_0_fifo_32_rd_logic_lib_work
   (empty,
    rd_clk,
    rd_en,
    tmp_ram_rd_en,
    wr_pntr_bin_reg,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \wr_pntr_bin_reg[4] );
  output empty;
  input rd_clk;
  input rd_en;
  output tmp_ram_rd_en;
  input [2:2]wr_pntr_bin_reg;
  output [3:0]D;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  input [1:0]Q;
  input [4:0]\wr_pntr_bin_reg[4] ;

  wire [3:0]D;
  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [1:0]Q;
  wire empty;
  wire \gr1.rfwft_n_1 ;
  wire p_14_out;
  wire p_18_out;
  wire rd_clk;
  wire rd_en;
  wire [0:0]rd_pntr_plus1;
  wire rpntr_n_1;
  wire tmp_ram_rd_en;
  wire [2:2]wr_pntr_bin_reg;
  wire [4:0]\wr_pntr_bin_reg[4] ;

  block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work \gr1.rfwft 
       (.E(E),
        .Q(Q),
        .empty(empty),
        .\gc0.count_d1_reg[4] (p_14_out),
        .\gc0.count_reg[0] (rd_pntr_plus1),
        .p_18_out(p_18_out),
        .ram_empty_fb_i_reg(\gr1.rfwft_n_1 ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\wr_pntr_bin_reg[0] (\wr_pntr_bin_reg[4] [0]));
  block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work \gras.rsts 
       (.Q(Q[1]),
        .p_18_out(p_18_out),
        .rd_clk(rd_clk),
        .wr_pntr_bin_reg(rpntr_n_1));
  block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work rpntr
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(p_14_out),
        .Q(rd_pntr_plus1),
        .\gc0.count_reg[0]_0 (\gr1.rfwft_n_1 ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .ram_empty_fb_i_reg(rpntr_n_1),
        .rd_clk(rd_clk),
        .wr_pntr_bin_reg(wr_pntr_bin_reg),
        .\wr_pntr_bin_reg[4] (\wr_pntr_bin_reg[4] [4:1]));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module \block_design_accelerator_0_0_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn 
   (empty,
    rd_clk,
    rd_en,
    tmp_ram_rd_en,
    wr_pntr_bin_reg,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \wr_pntr_bin_reg[4] );
  output empty;
  input rd_clk;
  input rd_en;
  output tmp_ram_rd_en;
  input [2:2]wr_pntr_bin_reg;
  output [3:0]D;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  input [1:0]Q;
  input [4:0]\wr_pntr_bin_reg[4] ;

  wire [3:0]D;
  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [1:0]Q;
  wire empty;
  wire \gr1.rfwft_n_1 ;
  wire p_14_out;
  wire p_18_out;
  wire rd_clk;
  wire rd_en;
  wire [0:0]rd_pntr_plus1;
  wire rpntr_n_1;
  wire tmp_ram_rd_en;
  wire [2:2]wr_pntr_bin_reg;
  wire [4:0]\wr_pntr_bin_reg[4] ;

  \block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn  \gr1.rfwft 
       (.E(E),
        .Q(Q),
        .empty(empty),
        .\gc0.count_d1_reg[4] (p_14_out),
        .\gc0.count_reg[0] (rd_pntr_plus1),
        .p_18_out(p_18_out),
        .ram_empty_fb_i_reg(\gr1.rfwft_n_1 ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\wr_pntr_bin_reg[0] (\wr_pntr_bin_reg[4] [0]));
  \block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn  \gras.rsts 
       (.Q(Q[1]),
        .p_18_out(p_18_out),
        .rd_clk(rd_clk),
        .wr_pntr_bin_reg(rpntr_n_1));
  \block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn  rpntr
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(p_14_out),
        .Q(rd_pntr_plus1),
        .\gc0.count_reg[0]_0 (\gr1.rfwft_n_1 ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .ram_empty_fb_i_reg(rpntr_n_1),
        .rd_clk(rd_clk),
        .wr_pntr_bin_reg(wr_pntr_bin_reg),
        .\wr_pntr_bin_reg[4] (\wr_pntr_bin_reg[4] [4:1]));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work
   (p_18_out,
    rd_clk,
    wr_pntr_bin_reg,
    Q);
  output p_18_out;
  input rd_clk;
  input [4:4]wr_pntr_bin_reg;
  input [0:0]Q;

  wire [0:0]Q;
  wire p_18_out;
  wire rd_clk;
  wire [4:4]wr_pntr_bin_reg;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_pntr_bin_reg),
        .PRE(Q),
        .Q(p_18_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module \block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn 
   (p_18_out,
    rd_clk,
    wr_pntr_bin_reg,
    Q);
  output p_18_out;
  input rd_clk;
  input [4:4]wr_pntr_bin_reg;
  input [0:0]Q;

  wire [0:0]Q;
  wire p_18_out;
  wire rd_clk;
  wire [4:4]wr_pntr_bin_reg;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_pntr_bin_reg),
        .PRE(Q),
        .Q(p_18_out));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work
   (rd_clk,
    rst,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_clk,
    Q,
    \gic0.gc0.count_reg[0] );
  input rd_clk;
  input rst;
  output rst_full_ff_i;
  output rst_full_gen_i;
  input wr_clk;
  output [2:0]Q;
  output [1:0]\gic0.gc0.count_reg[0] ;

  wire [2:0]Q;
  wire [1:0]\gic0.gc0.count_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ;
  wire rd_clk;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire rst;
  wire rst_d1;
  wire rst_d2;
  wire rst_d3;
  wire rst_full_gen_i;
  wire rst_rd_reg1;
  wire rst_rd_reg2;
  wire rst_wr_reg1;
  wire rst_wr_reg2;
  wire wr_clk;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  FDCE #(
    .INIT(1'b0)) 
    \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(rst_d3),
        .Q(rst_full_gen_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d1),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[1]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(rst),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(rst),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d1),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [1]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module \block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    rst,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_clk,
    Q,
    \gic0.gc0.count_reg[0] );
  input rd_clk;
  input rst;
  output rst_full_ff_i;
  output rst_full_gen_i;
  input wr_clk;
  output [2:0]Q;
  output [1:0]\gic0.gc0.count_reg[0] ;

  wire [2:0]Q;
  wire [1:0]\gic0.gc0.count_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ;
  wire rd_clk;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire rst;
  wire rst_d1;
  wire rst_d2;
  wire rst_d3;
  wire rst_full_gen_i;
  wire rst_rd_reg1;
  wire rst_rd_reg2;
  wire rst_wr_reg1;
  wire rst_wr_reg2;
  wire wr_clk;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  FDCE #(
    .INIT(1'b0)) 
    \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(rst_d3),
        .Q(rst_full_gen_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d1),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[1]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(rst),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(rst),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d1),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [1]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work
   (rd_clk,
    D,
    Q,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  input rd_clk;
  output [4:0]D;
  input [4:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [4:0]Q;
  wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module \block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    D,
    Q,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  input rd_clk;
  output [4:0]D;
  input [4:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [4:0]Q;
  wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work
   (wr_clk,
    D,
    Q,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] );
  input wr_clk;
  output [4:0]D;
  input [4:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;

  wire [4:0]Q;
  wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire wr_clk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module \block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn 
   (wr_clk,
    D,
    Q,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] );
  input wr_clk;
  output [4:0]D;
  input [4:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;

  wire [4:0]Q;
  wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire wr_clk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work
   (rd_clk,
    D,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    out,
    \wr_pntr_bin_reg[3] );
  input rd_clk;
  input [4:0]D;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  output [0:0]out;
  output [3:0]\wr_pntr_bin_reg[3] ;

  wire [4:0]D;
  wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;
  wire [3:0]\wr_pntr_bin_reg[3] ;

  assign out[0] = Q_reg[4];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[4]),
        .Q(Q_reg[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_pntr_bin[0]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[0]),
        .I2(Q_reg[1]),
        .I3(Q_reg[4]),
        .I4(Q_reg[3]),
        .O(\wr_pntr_bin_reg[3] [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_pntr_bin[1]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[1]),
        .I2(Q_reg[4]),
        .I3(Q_reg[3]),
        .O(\wr_pntr_bin_reg[3] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[2]),
        .I2(Q_reg[4]),
        .O(\wr_pntr_bin_reg[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_bin[3]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(\wr_pntr_bin_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module \block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    D,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    out,
    \wr_pntr_bin_reg[3] );
  input rd_clk;
  input [4:0]D;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  output [0:0]out;
  output [3:0]\wr_pntr_bin_reg[3] ;

  wire [4:0]D;
  wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;
  wire [3:0]\wr_pntr_bin_reg[3] ;

  assign out[0] = Q_reg[4];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[4]),
        .Q(Q_reg[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_pntr_bin[0]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[0]),
        .I2(Q_reg[1]),
        .I3(Q_reg[4]),
        .I4(Q_reg[3]),
        .O(\wr_pntr_bin_reg[3] [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_pntr_bin[1]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[1]),
        .I2(Q_reg[4]),
        .I3(Q_reg[3]),
        .O(\wr_pntr_bin_reg[3] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[2]),
        .I2(Q_reg[4]),
        .O(\wr_pntr_bin_reg[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_bin[3]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(\wr_pntr_bin_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work
   (wr_clk,
    D,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ,
    out,
    \rd_pntr_bin_reg[3] );
  input wr_clk;
  input [4:0]D;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  output [0:0]out;
  output [3:0]\rd_pntr_bin_reg[3] ;

  wire [4:0]D;
  wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire [3:0]\rd_pntr_bin_reg[3] ;
  wire wr_clk;

  assign out[0] = Q_reg[4];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[4]),
        .Q(Q_reg[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rd_pntr_bin[0]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[0]),
        .I2(Q_reg[1]),
        .I3(Q_reg[4]),
        .I4(Q_reg[3]),
        .O(\rd_pntr_bin_reg[3] [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \rd_pntr_bin[1]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[1]),
        .I2(Q_reg[4]),
        .I3(Q_reg[3]),
        .O(\rd_pntr_bin_reg[3] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[2]),
        .I2(Q_reg[4]),
        .O(\rd_pntr_bin_reg[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_bin[3]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(\rd_pntr_bin_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module \block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn 
   (wr_clk,
    D,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ,
    out,
    \rd_pntr_bin_reg[3] );
  input wr_clk;
  input [4:0]D;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  output [0:0]out;
  output [3:0]\rd_pntr_bin_reg[3] ;

  wire [4:0]D;
  wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire [3:0]\rd_pntr_bin_reg[3] ;
  wire wr_clk;

  assign out[0] = Q_reg[4];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[4]),
        .Q(Q_reg[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rd_pntr_bin[0]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[0]),
        .I2(Q_reg[1]),
        .I3(Q_reg[4]),
        .I4(Q_reg[3]),
        .O(\rd_pntr_bin_reg[3] [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \rd_pntr_bin[1]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[1]),
        .I2(Q_reg[4]),
        .I3(Q_reg[3]),
        .O(\rd_pntr_bin_reg[3] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[2]),
        .I2(Q_reg[4]),
        .O(\rd_pntr_bin_reg[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_bin[3]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(\rd_pntr_bin_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "fifo_32_to_16" *) 
module block_design_accelerator_0_0_fifo_32_to_16
   (dout,
    rd_en,
    \syncstages_ff_reg[0] ,
    fclk1,
    fclk0,
    din,
    wr_en,
    ready);
  output [15:0]dout;
  output rd_en;
  input \syncstages_ff_reg[0] ;
  input fclk1;
  input fclk0;
  input [31:0]din;
  input wr_en;
  input ready;

  wire [31:0]din;
  wire [15:0]dout;
  wire fclk0;
  wire fclk1;
  wire ram0_rd_valid;
  wire rd_en;
  wire ready;
  wire \syncstages_ff_reg[0] ;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [5:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [6:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [5:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "6" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "32" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "16" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "32" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "31" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "7" *) 
  (* C_RD_DEPTH = "128" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "7" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "6" *) 
  (* C_WR_DEPTH = "64" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "6" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* is_du_within_envelope = "true" *) 
  block_design_accelerator_0_0_fifo_generator_v13_2_5 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[5:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(ram0_rd_valid),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(fclk0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[6:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(\syncstages_ff_reg[0] ),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(fclk1),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[5:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    U0_i_1
       (.I0(ram0_rd_valid),
        .I1(ready),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "fifo_32_to_16_custom" *) 
module block_design_accelerator_0_0_fifo_32_to_16_custom
   (dout,
    rd_en,
    \syncstages_ff_reg[0] ,
    fclk1,
    fclk0,
    din,
    wr_en,
    ready);
  output [15:0]dout;
  output rd_en;
  input \syncstages_ff_reg[0] ;
  input fclk1;
  input fclk0;
  input [31:0]din;
  input wr_en;
  input ready;

  wire [31:0]din;
  wire [15:0]dout;
  wire fclk0;
  wire fclk1;
  wire rd_en;
  wire ready;
  wire \syncstages_ff_reg[0] ;
  wire wr_en;

  (* x_core_info = "fifo_generator_v13_2_5,Vivado 2021.1" *) 
  block_design_accelerator_0_0_fifo_32_to_16 U_FIFO_CUSTOM
       (.din(din),
        .dout(dout),
        .fclk0(fclk0),
        .fclk1(fclk1),
        .rd_en(rd_en),
        .ready(ready),
        .\syncstages_ff_reg[0] (\syncstages_ff_reg[0] ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work
   (\gic0.gc0.count_reg[0]_0 ,
    ram_full_fb_i_reg,
    ram_full_i,
    rst_full_gen_i,
    wr_clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ,
    \rd_pntr_bin_reg[4] );
  input \gic0.gc0.count_reg[0]_0 ;
  input ram_full_fb_i_reg;
  output ram_full_i;
  input rst_full_gen_i;
  input wr_clk;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  output [3:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  input [4:0]\rd_pntr_bin_reg[4] ;

  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire \gic0.gc0.count_reg[0]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  wire [4:0]p_8_out;
  wire [4:0]plusOp__0;
  wire ram_full_fb_i_reg;
  wire ram_full_i;
  wire ram_full_i_i_4_n_0;
  wire ram_full_i_i_6_n_0;
  wire [4:0]\rd_pntr_bin_reg[4] ;
  wire rst_full_gen_i;
  wire wr_clk;
  wire [3:3]wr_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(wr_pntr_plus2),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gic0.gc0.count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(wr_pntr_plus2),
        .O(plusOp__0[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(Q[0]),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .Q(p_8_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(p_8_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(p_8_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(wr_pntr_plus2),
        .Q(p_8_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(p_8_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__0[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__0[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__0[3]),
        .Q(wr_pntr_plus2));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__0[4]),
        .Q(Q[3]));
  LUT6 #(
    .INIT(64'h00000000FFFF1001)) 
    ram_full_i_i_1
       (.I0(ram_full_fb_i_reg),
        .I1(\gic0.gc0.count_reg[0]_0 ),
        .I2(wr_pntr_plus2),
        .I3(\rd_pntr_bin_reg[4] [3]),
        .I4(ram_full_i_i_4_n_0),
        .I5(rst_full_gen_i),
        .O(ram_full_i));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_4
       (.I0(p_8_out[4]),
        .I1(\rd_pntr_bin_reg[4] [4]),
        .I2(p_8_out[3]),
        .I3(\rd_pntr_bin_reg[4] [3]),
        .I4(ram_full_i_i_6_n_0),
        .O(ram_full_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_full_i_i_6
       (.I0(p_8_out[1]),
        .I1(\rd_pntr_bin_reg[4] [1]),
        .I2(p_8_out[0]),
        .I3(\rd_pntr_bin_reg[4] [0]),
        .I4(\rd_pntr_bin_reg[4] [2]),
        .I5(p_8_out[2]),
        .O(ram_full_i_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module \block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn 
   (\gic0.gc0.count_reg[0]_0 ,
    ram_full_fb_i_reg,
    ram_full_i,
    rst_full_gen_i,
    wr_clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ,
    \rd_pntr_bin_reg[4] );
  input \gic0.gc0.count_reg[0]_0 ;
  input ram_full_fb_i_reg;
  output ram_full_i;
  input rst_full_gen_i;
  input wr_clk;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  output [3:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  input [4:0]\rd_pntr_bin_reg[4] ;

  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire \gic0.gc0.count_reg[0]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  wire [4:0]p_8_out;
  wire [4:0]plusOp__0;
  wire ram_full_fb_i_reg;
  wire ram_full_i;
  wire ram_full_i_i_4_n_0;
  wire ram_full_i_i_6_n_0;
  wire [4:0]\rd_pntr_bin_reg[4] ;
  wire rst_full_gen_i;
  wire wr_clk;
  wire [3:3]wr_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(wr_pntr_plus2),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gic0.gc0.count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(wr_pntr_plus2),
        .O(plusOp__0[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(Q[0]),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .Q(p_8_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(p_8_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(p_8_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(wr_pntr_plus2),
        .Q(p_8_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(p_8_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__0[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__0[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__0[3]),
        .Q(wr_pntr_plus2));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__0[4]),
        .Q(Q[3]));
  LUT6 #(
    .INIT(64'h00000000FFFF1001)) 
    ram_full_i_i_1
       (.I0(ram_full_fb_i_reg),
        .I1(\gic0.gc0.count_reg[0]_0 ),
        .I2(wr_pntr_plus2),
        .I3(\rd_pntr_bin_reg[4] [3]),
        .I4(ram_full_i_i_4_n_0),
        .I5(rst_full_gen_i),
        .O(ram_full_i));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_4
       (.I0(p_8_out[4]),
        .I1(\rd_pntr_bin_reg[4] [4]),
        .I2(p_8_out[3]),
        .I3(\rd_pntr_bin_reg[4] [3]),
        .I4(ram_full_i_i_6_n_0),
        .O(ram_full_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_full_i_i_6
       (.I0(p_8_out[1]),
        .I1(\rd_pntr_bin_reg[4] [1]),
        .I2(p_8_out[0]),
        .I3(\rd_pntr_bin_reg[4] [0]),
        .I4(\rd_pntr_bin_reg[4] [2]),
        .I5(p_8_out[2]),
        .O(ram_full_i_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module block_design_accelerator_0_0_fifo_32_wr_logic_lib_work
   (full,
    \gic0.gc0.count_reg ,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_clk,
    wr_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ,
    \rd_pntr_bin_reg[4] );
  output full;
  input [0:0]\gic0.gc0.count_reg ;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input wr_clk;
  input wr_en;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  output [3:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  input [4:0]\rd_pntr_bin_reg[4] ;

  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire full;
  wire [0:0]\gic0.gc0.count_reg ;
  wire \gwas.wsts_n_2 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  wire ram_full_i;
  wire [4:0]\rd_pntr_bin_reg[4] ;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire wr_clk;
  wire wr_en;

  block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work \gwas.wsts 
       (.E(E),
        .full(full),
        .ram_full_i(ram_full_i),
        .ram_full_i_reg_0(\gwas.wsts_n_2 ),
        .rst_full_ff_i(rst_full_ff_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .\gic0.gc0.count_reg[0]_0 (\gic0.gc0.count_reg ),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .ram_full_fb_i_reg(\gwas.wsts_n_2 ),
        .ram_full_i(ram_full_i),
        .\rd_pntr_bin_reg[4] (\rd_pntr_bin_reg[4] ),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module \block_design_accelerator_0_0_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn 
   (full,
    \gic0.gc0.count_reg ,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_clk,
    wr_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ,
    \rd_pntr_bin_reg[4] );
  output full;
  input [0:0]\gic0.gc0.count_reg ;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input wr_clk;
  input wr_en;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  output [3:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  input [4:0]\rd_pntr_bin_reg[4] ;

  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire full;
  wire [0:0]\gic0.gc0.count_reg ;
  wire \gwas.wsts_n_2 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  wire ram_full_i;
  wire [4:0]\rd_pntr_bin_reg[4] ;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire wr_clk;
  wire wr_en;

  \block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn  \gwas.wsts 
       (.E(E),
        .full(full),
        .ram_full_i(ram_full_i),
        .ram_full_i_reg_0(\gwas.wsts_n_2 ),
        .rst_full_ff_i(rst_full_ff_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  \block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn  wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .\gic0.gc0.count_reg[0]_0 (\gic0.gc0.count_reg ),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .ram_full_fb_i_reg(\gwas.wsts_n_2 ),
        .ram_full_i(ram_full_i),
        .\rd_pntr_bin_reg[4] (\rd_pntr_bin_reg[4] ),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work
   (full,
    ram_full_i,
    ram_full_i_reg_0,
    rst_full_ff_i,
    wr_clk,
    wr_en,
    E);
  output full;
  input ram_full_i;
  output ram_full_i_reg_0;
  input rst_full_ff_i;
  input wr_clk;
  input wr_en;
  output [0:0]E;

  wire [0:0]E;
  wire full;
  wire p_0_out;
  wire ram_full_i;
  wire ram_full_i_reg_0;
  wire rst_full_ff_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(wr_en),
        .I1(p_0_out),
        .O(E));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i),
        .PRE(rst_full_ff_i),
        .Q(p_0_out));
  LUT2 #(
    .INIT(4'hB)) 
    ram_full_i_i_2
       (.I0(p_0_out),
        .I1(wr_en),
        .O(ram_full_i_reg_0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i),
        .PRE(rst_full_ff_i),
        .Q(full));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module \block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn 
   (full,
    ram_full_i,
    ram_full_i_reg_0,
    rst_full_ff_i,
    wr_clk,
    wr_en,
    E);
  output full;
  input ram_full_i;
  output ram_full_i_reg_0;
  input rst_full_ff_i;
  input wr_clk;
  input wr_en;
  output [0:0]E;

  wire [0:0]E;
  wire full;
  wire p_0_out;
  wire ram_full_i;
  wire ram_full_i_reg_0;
  wire rst_full_ff_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(wr_en),
        .I1(p_0_out),
        .O(E));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i),
        .PRE(rst_full_ff_i),
        .Q(p_0_out));
  LUT2 #(
    .INIT(4'hB)) 
    ram_full_i_i_2
       (.I0(p_0_out),
        .I1(wr_en),
        .O(ram_full_i_reg_0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i),
        .PRE(rst_full_ff_i),
        .Q(full));
endmodule

(* ORIG_REF_NAME = "handshake" *) 
module block_design_accelerator_0_0_handshake_lib_work
   (actually_empty,
    addr_current_reg,
    busy,
    busy_reg,
    dram_clk_IBUF_BUFG,
    dram_ready_IBUF,
    dram_wr_en_OBUF,
    empty,
    go_IBUF,
    handshake_go,
    rst0_out,
    state_0,
    state_reg,
    state_reg_0,
    user_clk,
    CO,
    state);
  input actually_empty;
  output [0:0]addr_current_reg;
  input busy;
  output busy_reg;
  input dram_clk_IBUF_BUFG;
  input dram_ready_IBUF;
  output dram_wr_en_OBUF;
  input empty;
  input go_IBUF;
  input handshake_go;
  input rst0_out;
  input state_0;
  output [1:0]state_reg;
  output state_reg_0;
  input user_clk;
  input [0:0]CO;
  input [1:0]state;

  wire [0:0]CO;
  wire U_GOT_IT_SYNC_n_3;
  wire U_GOT_IT_SYNC_n_5;
  wire U_TAKE_IT_SYNC_n_3;
  wire actually_empty;
  wire [0:0]addr_current_reg;
  wire busy;
  wire busy_reg;
  wire dram_clk_IBUF_BUFG;
  wire dram_ready_IBUF;
  wire dram_wr_en_OBUF;
  wire empty;
  wire go_IBUF;
  wire got_it_tg;
  wire got_it_tg_ff;
  wire got_it_tg_sync;
  wire handshake_go;
  wire rst0_out;
  wire [1:0]state;
  wire state_0;
  wire state_1;
  wire [1:0]state_reg;
  wire state_reg_0;
  wire take_it_tg;
  wire take_it_tg_ff;
  wire take_it_tg_sync;
  wire user_clk;

  block_design_accelerator_0_0_synchronizer_dual_flop_lib_work U_GOT_IT_SYNC
       (.CO(CO),
        .actually_empty(actually_empty),
        .busy(busy),
        .busy_reg(busy_reg),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .go_IBUF(go_IBUF),
        .got_it_tg(got_it_tg),
        .got_it_tg_ff(got_it_tg_ff),
        .got_it_tg_sync(got_it_tg_sync),
        .handshake_go(handshake_go),
        .rst0_out(rst0_out),
        .state(state),
        .state_1(state_1),
        .\^state_reg (U_GOT_IT_SYNC_n_3),
        .state_reg(state_reg),
        .take_it_tg(take_it_tg),
        .take_it_tg_reg(U_GOT_IT_SYNC_n_5),
        .user_clk(user_clk));
  block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work U_TAKE_IT_SYNC
       (.addr_current_reg(addr_current_reg),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_ready_IBUF(dram_ready_IBUF),
        .dram_wr_en_OBUF(dram_wr_en_OBUF),
        .empty(empty),
        .got_it_tg(got_it_tg),
        .got_it_tg_reg(U_TAKE_IT_SYNC_n_3),
        .rst0_out(rst0_out),
        .state_0(state_0),
        .state_reg(state_reg_0),
        .take_it_tg(take_it_tg),
        .take_it_tg_ff(take_it_tg_ff),
        .take_it_tg_sync(take_it_tg_sync),
        .user_clk(user_clk));
  FDCE #(
    .INIT(1'b0)) 
    got_it_tg_ff_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(got_it_tg_sync),
        .Q(got_it_tg_ff));
  FDCE #(
    .INIT(1'b0)) 
    got_it_tg_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(U_TAKE_IT_SYNC_n_3),
        .Q(got_it_tg));
  FDCE #(
    .INIT(1'b0)) 
    state_reg_RnM
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(U_GOT_IT_SYNC_n_3),
        .Q(state_1));
  FDCE #(
    .INIT(1'b0)) 
    take_it_tg_ff_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(take_it_tg_sync),
        .Q(take_it_tg_ff));
  FDCE #(
    .INIT(1'b0)) 
    take_it_tg_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(U_GOT_IT_SYNC_n_5),
        .Q(take_it_tg));
endmodule

module \block_design_accelerator_0_0_handshake_lib_work_file_dram_rd_ram1.edn 
   (addr_current_reg,
    busy,
    busy_reg,
    dram_clk_IBUF_BUFG,
    dram_rd_en_OBUF,
    dram_rd_flush_OBUF,
    dram_ready_IBUF,
    go_IBUF,
    got_it_tg_ff,
    got_it_tg_sync,
    handshake_go,
    prog_full,
    stall_IBUF,
    state,
    state_reg,
    state_reg_0,
    user_clk,
    AR);
  output [0:0]addr_current_reg;
  input busy;
  output busy_reg;
  input dram_clk_IBUF_BUFG;
  output dram_rd_en_OBUF;
  output dram_rd_flush_OBUF;
  input dram_ready_IBUF;
  input go_IBUF;
  output got_it_tg_ff;
  output got_it_tg_sync;
  input handshake_go;
  input prog_full;
  input stall_IBUF;
  input state;
  input [1:0]state_reg;
  output state_reg_0;
  input user_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire U_GOT_IT_SYNC_n_1;
  wire U_GOT_IT_SYNC_n_3;
  wire U_TAKE_IT_SYNC_n_4;
  wire [0:0]addr_current_reg;
  wire busy;
  wire busy_reg;
  wire dram_clk_IBUF_BUFG;
  wire dram_rd_en_OBUF;
  wire dram_rd_flush_OBUF;
  wire dram_ready_IBUF;
  wire go_IBUF;
  wire got_it_tg;
  wire got_it_tg_ff;
  wire got_it_tg_sync;
  wire handshake_go;
  wire prog_full;
  wire stall_IBUF;
  wire state;
  wire state_0;
  wire [1:0]state_reg;
  wire state_reg_0;
  wire take_it_tg;
  wire take_it_tg_ff;
  wire take_it_tg_sync;
  wire user_clk;

  \block_design_accelerator_0_0_synchronizer_dual_flop_lib_work_file_dram_rd_ram1.edn  U_GOT_IT_SYNC
       (.AR(AR),
        .busy(busy),
        .busy_reg(busy_reg),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .go_IBUF(go_IBUF),
        .got_it_tg(got_it_tg),
        .got_it_tg_ff_reg(got_it_tg_sync),
        .got_it_tg_ff_reg_0(got_it_tg_ff),
        .handshake_go(handshake_go),
        .state_0(state_0),
        .\^state_reg (U_GOT_IT_SYNC_n_1),
        .state_reg(state_reg),
        .take_it_tg(take_it_tg),
        .take_it_tg_reg(U_GOT_IT_SYNC_n_3),
        .user_clk(user_clk));
  \block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn  U_TAKE_IT_SYNC
       (.AR(AR),
        .addr_current_reg(addr_current_reg),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_rd_en_OBUF(dram_rd_en_OBUF),
        .dram_rd_flush_OBUF(dram_rd_flush_OBUF),
        .dram_ready_IBUF(dram_ready_IBUF),
        .got_it_tg(got_it_tg),
        .got_it_tg_reg(U_TAKE_IT_SYNC_n_4),
        .prog_full(prog_full),
        .stall_IBUF(stall_IBUF),
        .state(state),
        .state_reg(state_reg_0),
        .take_it_tg(take_it_tg),
        .take_it_tg_ff(take_it_tg_ff),
        .take_it_tg_sync(take_it_tg_sync),
        .user_clk(user_clk));
  FDCE #(
    .INIT(1'b0)) 
    got_it_tg_ff_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(got_it_tg_sync),
        .Q(got_it_tg_ff));
  FDCE #(
    .INIT(1'b0)) 
    got_it_tg_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TAKE_IT_SYNC_n_4),
        .Q(got_it_tg));
  FDCE #(
    .INIT(1'b0)) 
    state_reg_RnM
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_GOT_IT_SYNC_n_1),
        .Q(state_0));
  FDCE #(
    .INIT(1'b0)) 
    take_it_tg_ff_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(take_it_tg_sync),
        .Q(take_it_tg_ff));
  FDCE #(
    .INIT(1'b0)) 
    take_it_tg_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_GOT_IT_SYNC_n_3),
        .Q(take_it_tg));
endmodule

module \block_design_accelerator_0_0_handshake_lib_work_file_dram_wr_ram0.edn 
   (actually_empty,
    addr_current_reg,
    busy,
    busy_reg,
    dram_clk_IBUF_BUFG,
    dram_ready_IBUF,
    dram_wr_en_OBUF,
    empty,
    go_IBUF,
    handshake_go,
    rst0_out,
    state_0,
    state_reg,
    state_reg_0,
    user_clk,
    CO,
    state);
  input actually_empty;
  output [0:0]addr_current_reg;
  input busy;
  output busy_reg;
  input dram_clk_IBUF_BUFG;
  input dram_ready_IBUF;
  output dram_wr_en_OBUF;
  input empty;
  input go_IBUF;
  input handshake_go;
  input rst0_out;
  input state_0;
  output [1:0]state_reg;
  output state_reg_0;
  input user_clk;
  input [0:0]CO;
  input [1:0]state;

  wire [0:0]CO;
  wire U_GOT_IT_SYNC_n_3;
  wire U_GOT_IT_SYNC_n_5;
  wire U_TAKE_IT_SYNC_n_3;
  wire actually_empty;
  wire [0:0]addr_current_reg;
  wire busy;
  wire busy_reg;
  wire dram_clk_IBUF_BUFG;
  wire dram_ready_IBUF;
  wire dram_wr_en_OBUF;
  wire empty;
  wire go_IBUF;
  wire got_it_tg;
  wire got_it_tg_ff;
  wire got_it_tg_sync;
  wire handshake_go;
  wire rst0_out;
  wire [1:0]state;
  wire state_0;
  wire state_1;
  wire [1:0]state_reg;
  wire state_reg_0;
  wire take_it_tg;
  wire take_it_tg_ff;
  wire take_it_tg_sync;
  wire user_clk;

  \block_design_accelerator_0_0_synchronizer_dual_flop_lib_work_file_dram_wr_ram0.edn  U_GOT_IT_SYNC
       (.CO(CO),
        .actually_empty(actually_empty),
        .busy(busy),
        .busy_reg(busy_reg),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .go_IBUF(go_IBUF),
        .got_it_tg(got_it_tg),
        .got_it_tg_ff(got_it_tg_ff),
        .got_it_tg_sync(got_it_tg_sync),
        .handshake_go(handshake_go),
        .rst0_out(rst0_out),
        .state(state),
        .state_1(state_1),
        .\^state_reg (U_GOT_IT_SYNC_n_3),
        .state_reg(state_reg),
        .take_it_tg(take_it_tg),
        .take_it_tg_reg(U_GOT_IT_SYNC_n_5),
        .user_clk(user_clk));
  \block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn  U_TAKE_IT_SYNC
       (.addr_current_reg(addr_current_reg),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_ready_IBUF(dram_ready_IBUF),
        .dram_wr_en_OBUF(dram_wr_en_OBUF),
        .empty(empty),
        .got_it_tg(got_it_tg),
        .got_it_tg_reg(U_TAKE_IT_SYNC_n_3),
        .rst0_out(rst0_out),
        .state_0(state_0),
        .state_reg(state_reg_0),
        .take_it_tg(take_it_tg),
        .take_it_tg_ff(take_it_tg_ff),
        .take_it_tg_sync(take_it_tg_sync),
        .user_clk(user_clk));
  FDCE #(
    .INIT(1'b0)) 
    got_it_tg_ff_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(got_it_tg_sync),
        .Q(got_it_tg_ff));
  FDCE #(
    .INIT(1'b0)) 
    got_it_tg_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(U_TAKE_IT_SYNC_n_3),
        .Q(got_it_tg));
  FDCE #(
    .INIT(1'b0)) 
    state_reg_RnM
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(U_GOT_IT_SYNC_n_3),
        .Q(state_1));
  FDCE #(
    .INIT(1'b0)) 
    take_it_tg_ff_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(take_it_tg_sync),
        .Q(take_it_tg_ff));
  FDCE #(
    .INIT(1'b0)) 
    take_it_tg_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(U_GOT_IT_SYNC_n_5),
        .Q(take_it_tg));
endmodule

(* ORIG_REF_NAME = "handshake_custom" *) 
module block_design_accelerator_0_0_handshake_custom
   (go_after_handshake,
    fclk1,
    rcv_reg_0,
    fclk0,
    go,
    temp_signal_go_side_reg_0,
    CLK);
  output go_after_handshake;
  input fclk1;
  input rcv_reg_0;
  input fclk0;
  input go;
  input temp_signal_go_side_reg_0;
  input CLK;

  wire CLK;
  wire \FSM_sequential_state_dest[0]_i_1_n_0 ;
  wire \FSM_sequential_state_dest[1]_i_1_n_0 ;
  wire \FSM_sequential_state_src[0]_i_1_n_0 ;
  wire \FSM_sequential_state_src[1]_i_1_n_0 ;
  wire ack_s;
  wire ack_s_i_1_n_0;
  wire fclk0;
  wire fclk1;
  wire go;
  wire go_after_handshake;
  wire rcv_n_0;
  wire rcv_reg_0;
  wire send_s;
  wire send_s_i_1_n_0;
  wire [1:0]state_dest;
  wire [1:0]state_src;
  wire temp_signal_ack_side;
  wire temp_signal_ack_side_i_1_n_0;
  wire temp_signal_go_side;
  wire temp_signal_go_side_i_1_n_0;
  wire temp_signal_go_side_reg_0;

  LUT3 #(
    .INIT(8'h98)) 
    \FSM_sequential_state_dest[0]_i_1 
       (.I0(state_dest[0]),
        .I1(state_dest[1]),
        .I2(send_s),
        .O(\FSM_sequential_state_dest[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_sequential_state_dest[1]_i_1 
       (.I0(state_dest[0]),
        .I1(state_dest[1]),
        .I2(send_s),
        .O(\FSM_sequential_state_dest[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "s_send_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11" *) 
  FDCE \FSM_sequential_state_dest_reg[0] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(\FSM_sequential_state_dest[0]_i_1_n_0 ),
        .Q(state_dest[0]));
  (* FSM_ENCODED_STATES = "s_send_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11" *) 
  FDCE \FSM_sequential_state_dest_reg[1] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(\FSM_sequential_state_dest[1]_i_1_n_0 ),
        .Q(state_dest[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hA7A2A2A2)) 
    \FSM_sequential_state_src[0]_i_1 
       (.I0(state_src[0]),
        .I1(ack_s),
        .I2(state_src[1]),
        .I3(temp_signal_go_side_reg_0),
        .I4(go),
        .O(\FSM_sequential_state_src[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \FSM_sequential_state_src[1]_i_1 
       (.I0(state_src[0]),
        .I1(ack_s),
        .I2(state_src[1]),
        .O(\FSM_sequential_state_src[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "s_wait_for_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11" *) 
  FDCE \FSM_sequential_state_src_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(\FSM_sequential_state_src[0]_i_1_n_0 ),
        .Q(state_src[0]));
  (* FSM_ENCODED_STATES = "s_wait_for_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11" *) 
  FDCE \FSM_sequential_state_src_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(\FSM_sequential_state_src[1]_i_1_n_0 ),
        .Q(state_src[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFBEB0828)) 
    ack_s_i_1
       (.I0(temp_signal_ack_side),
        .I1(state_dest[0]),
        .I2(state_dest[1]),
        .I3(send_s),
        .I4(ack_s),
        .O(ack_s_i_1_n_0));
  FDCE ack_s_reg
       (.C(fclk1),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(ack_s_i_1_n_0),
        .Q(ack_s));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h02)) 
    rcv
       (.I0(send_s),
        .I1(state_dest[0]),
        .I2(state_dest[1]),
        .O(rcv_n_0));
  FDCE rcv_reg
       (.C(fclk1),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(rcv_n_0),
        .Q(go_after_handshake));
  LUT6 #(
    .INIT(64'hFFFFABFB0000A808)) 
    send_s_i_1
       (.I0(temp_signal_go_side),
        .I1(CLK),
        .I2(state_src[0]),
        .I3(ack_s),
        .I4(state_src[1]),
        .I5(send_s),
        .O(send_s_i_1_n_0));
  FDCE send_s_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(send_s_i_1_n_0),
        .Q(send_s));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFB22)) 
    temp_signal_ack_side_i_1
       (.I0(state_dest[0]),
        .I1(state_dest[1]),
        .I2(send_s),
        .I3(temp_signal_ack_side),
        .O(temp_signal_ack_side_i_1_n_0));
  FDCE temp_signal_ack_side_reg
       (.C(fclk1),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(temp_signal_ack_side_i_1_n_0),
        .Q(temp_signal_ack_side));
  LUT6 #(
    .INIT(64'hFFFF0FFF00000808)) 
    temp_signal_go_side_i_1
       (.I0(go),
        .I1(temp_signal_go_side_reg_0),
        .I2(state_src[0]),
        .I3(ack_s),
        .I4(state_src[1]),
        .I5(temp_signal_go_side),
        .O(temp_signal_go_side_i_1_n_0));
  FDCE temp_signal_go_side_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(temp_signal_go_side_i_1_n_0),
        .Q(temp_signal_go_side));
endmodule

(* ORIG_REF_NAME = "memory_map" *) 
module block_design_accelerator_0_0_memory_map
   (go_0,
    AR,
    clear,
    go,
    wr_en,
    rd_en,
    ram1_rd_clear_reg_0,
    ram1_rd_go_reg_0,
    reg_rst_reg_0,
    flush_s,
    \reg_size_reg[16]_0 ,
    \reg_ram1_wr_addr_reg[14]_0 ,
    \reg_ram0_rd_addr_reg[14]_0 ,
    \ram0_wr_data_reg[31]_0 ,
    \ram0_wr_addr_reg[14]_0 ,
    \ram0_wr_size_reg[15]_0 ,
    \ram1_rd_addr_reg[14]_0 ,
    \ram1_rd_size_reg[15]_0 ,
    \rd_data_reg[31]_0 ,
    fclk0,
    s00_axi_araddr,
    data,
    s00_axi_aresetn,
    dram_rd_flush,
    s00_axi_arvalid,
    Q,
    s00_axi_wdata,
    \prev_addr_reg[15]_0 ,
    \prev_addr_reg[15]_1 ,
    s00_axi_wvalid,
    s00_axi_awvalid,
    done_0);
  output go_0;
  output [0:0]AR;
  output clear;
  output go;
  output wr_en;
  output rd_en;
  output ram1_rd_clear_reg_0;
  output ram1_rd_go_reg_0;
  output reg_rst_reg_0;
  output flush_s;
  output [16:0]\reg_size_reg[16]_0 ;
  output [14:0]\reg_ram1_wr_addr_reg[14]_0 ;
  output [14:0]\reg_ram0_rd_addr_reg[14]_0 ;
  output [31:0]\ram0_wr_data_reg[31]_0 ;
  output [14:0]\ram0_wr_addr_reg[14]_0 ;
  output [15:0]\ram0_wr_size_reg[15]_0 ;
  output [14:0]\ram1_rd_addr_reg[14]_0 ;
  output [15:0]\ram1_rd_size_reg[15]_0 ;
  output [31:0]\rd_data_reg[31]_0 ;
  input fclk0;
  input [17:0]s00_axi_araddr;
  input [31:0]data;
  input s00_axi_aresetn;
  input dram_rd_flush;
  input s00_axi_arvalid;
  input [17:0]Q;
  input [31:0]s00_axi_wdata;
  input \prev_addr_reg[15]_0 ;
  input \prev_addr_reg[15]_1 ;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input done_0;

  wire [0:0]AR;
  wire [17:0]Q;
  wire clear;
  wire [31:0]data;
  wire done_0;
  wire dram_rd_flush;
  wire fclk0;
  wire flush_s;
  wire go;
  wire go_0;
  wire [15:0]p_1_in;
  wire [15:0]prev_addr;
  wire \prev_addr[15]_i_1_n_0 ;
  wire \prev_addr[15]_i_5_n_0 ;
  wire \prev_addr[15]_i_6_n_0 ;
  wire \prev_addr[15]_i_7_n_0 ;
  wire \prev_addr[15]_i_8_n_0 ;
  wire \prev_addr[15]_i_9_n_0 ;
  wire \prev_addr_reg[15]_0 ;
  wire \prev_addr_reg[15]_1 ;
  wire [14:0]\ram0_wr_addr_reg[14]_0 ;
  wire [14:0]ram0_wr_addr_s;
  wire \ram0_wr_addr_s[0]_i_1_n_0 ;
  wire \ram0_wr_addr_s[10]_i_1_n_0 ;
  wire \ram0_wr_addr_s[11]_i_1_n_0 ;
  wire \ram0_wr_addr_s[12]_i_1_n_0 ;
  wire \ram0_wr_addr_s[13]_i_1_n_0 ;
  wire \ram0_wr_addr_s[14]_i_1_n_0 ;
  wire \ram0_wr_addr_s[1]_i_1_n_0 ;
  wire \ram0_wr_addr_s[2]_i_1_n_0 ;
  wire \ram0_wr_addr_s[3]_i_1_n_0 ;
  wire \ram0_wr_addr_s[4]_i_1_n_0 ;
  wire \ram0_wr_addr_s[5]_i_1_n_0 ;
  wire \ram0_wr_addr_s[6]_i_1_n_0 ;
  wire \ram0_wr_addr_s[7]_i_1_n_0 ;
  wire \ram0_wr_addr_s[8]_i_1_n_0 ;
  wire \ram0_wr_addr_s[9]_i_1_n_0 ;
  wire ram0_wr_clear_i_1_n_0;
  wire \ram0_wr_data[0]_i_1_n_0 ;
  wire \ram0_wr_data[10]_i_1_n_0 ;
  wire \ram0_wr_data[11]_i_1_n_0 ;
  wire \ram0_wr_data[12]_i_1_n_0 ;
  wire \ram0_wr_data[13]_i_1_n_0 ;
  wire \ram0_wr_data[14]_i_1_n_0 ;
  wire \ram0_wr_data[15]_i_1_n_0 ;
  wire \ram0_wr_data[16]_i_1_n_0 ;
  wire \ram0_wr_data[17]_i_1_n_0 ;
  wire \ram0_wr_data[18]_i_1_n_0 ;
  wire \ram0_wr_data[19]_i_1_n_0 ;
  wire \ram0_wr_data[1]_i_1_n_0 ;
  wire \ram0_wr_data[20]_i_1_n_0 ;
  wire \ram0_wr_data[21]_i_1_n_0 ;
  wire \ram0_wr_data[22]_i_1_n_0 ;
  wire \ram0_wr_data[23]_i_1_n_0 ;
  wire \ram0_wr_data[24]_i_1_n_0 ;
  wire \ram0_wr_data[25]_i_1_n_0 ;
  wire \ram0_wr_data[26]_i_1_n_0 ;
  wire \ram0_wr_data[27]_i_1_n_0 ;
  wire \ram0_wr_data[28]_i_1_n_0 ;
  wire \ram0_wr_data[29]_i_1_n_0 ;
  wire \ram0_wr_data[2]_i_1_n_0 ;
  wire \ram0_wr_data[30]_i_1_n_0 ;
  wire \ram0_wr_data[31]_i_1_n_0 ;
  wire \ram0_wr_data[3]_i_1_n_0 ;
  wire \ram0_wr_data[4]_i_1_n_0 ;
  wire \ram0_wr_data[5]_i_1_n_0 ;
  wire \ram0_wr_data[6]_i_1_n_0 ;
  wire \ram0_wr_data[7]_i_1_n_0 ;
  wire \ram0_wr_data[8]_i_1_n_0 ;
  wire \ram0_wr_data[9]_i_1_n_0 ;
  wire [31:0]\ram0_wr_data_reg[31]_0 ;
  wire [15:0]\ram0_wr_size_reg[15]_0 ;
  wire [15:0]ram0_wr_size_s;
  wire \ram0_wr_size_s[0]_i_1_n_0 ;
  wire \ram0_wr_size_s[10]_i_1_n_0 ;
  wire \ram0_wr_size_s[11]_i_1_n_0 ;
  wire \ram0_wr_size_s[12]_i_1_n_0 ;
  wire \ram0_wr_size_s[13]_i_1_n_0 ;
  wire \ram0_wr_size_s[14]_i_1_n_0 ;
  wire \ram0_wr_size_s[15]_i_1_n_0 ;
  wire \ram0_wr_size_s[1]_i_1_n_0 ;
  wire \ram0_wr_size_s[2]_i_1_n_0 ;
  wire \ram0_wr_size_s[3]_i_1_n_0 ;
  wire \ram0_wr_size_s[4]_i_1_n_0 ;
  wire \ram0_wr_size_s[5]_i_1_n_0 ;
  wire \ram0_wr_size_s[6]_i_1_n_0 ;
  wire \ram0_wr_size_s[7]_i_1_n_0 ;
  wire \ram0_wr_size_s[8]_i_1_n_0 ;
  wire \ram0_wr_size_s[9]_i_1_n_0 ;
  wire ram0_wr_valid_i_1_n_0;
  wire [14:0]\ram1_rd_addr_reg[14]_0 ;
  wire [14:0]ram1_rd_addr_s;
  wire \ram1_rd_addr_s[0]_i_1_n_0 ;
  wire \ram1_rd_addr_s[10]_i_1_n_0 ;
  wire \ram1_rd_addr_s[11]_i_1_n_0 ;
  wire \ram1_rd_addr_s[12]_i_1_n_0 ;
  wire \ram1_rd_addr_s[13]_i_1_n_0 ;
  wire \ram1_rd_addr_s[14]_i_1_n_0 ;
  wire \ram1_rd_addr_s[1]_i_1_n_0 ;
  wire \ram1_rd_addr_s[2]_i_1_n_0 ;
  wire \ram1_rd_addr_s[3]_i_1_n_0 ;
  wire \ram1_rd_addr_s[4]_i_1_n_0 ;
  wire \ram1_rd_addr_s[5]_i_1_n_0 ;
  wire \ram1_rd_addr_s[6]_i_1_n_0 ;
  wire \ram1_rd_addr_s[7]_i_1_n_0 ;
  wire \ram1_rd_addr_s[8]_i_1_n_0 ;
  wire \ram1_rd_addr_s[9]_i_1_n_0 ;
  wire ram1_rd_clear_i_1_n_0;
  wire ram1_rd_clear_reg_0;
  wire ram1_rd_go_reg_0;
  wire ram1_rd_rd_en0__2;
  wire ram1_rd_rd_en1;
  wire ram1_rd_rd_en1_carry__0_i_1_n_0;
  wire ram1_rd_rd_en1_carry__0_i_2_n_0;
  wire ram1_rd_rd_en1_carry__0_n_3;
  wire ram1_rd_rd_en1_carry_i_1_n_0;
  wire ram1_rd_rd_en1_carry_i_2_n_0;
  wire ram1_rd_rd_en1_carry_i_3_n_0;
  wire ram1_rd_rd_en1_carry_i_4_n_0;
  wire ram1_rd_rd_en1_carry_n_0;
  wire ram1_rd_rd_en1_carry_n_1;
  wire ram1_rd_rd_en1_carry_n_2;
  wire ram1_rd_rd_en1_carry_n_3;
  wire ram1_rd_rd_en_i_1_n_0;
  wire [15:0]\ram1_rd_size_reg[15]_0 ;
  wire [15:0]ram1_rd_size_s;
  wire \ram1_rd_size_s[0]_i_1_n_0 ;
  wire \ram1_rd_size_s[10]_i_1_n_0 ;
  wire \ram1_rd_size_s[11]_i_1_n_0 ;
  wire \ram1_rd_size_s[12]_i_1_n_0 ;
  wire \ram1_rd_size_s[13]_i_1_n_0 ;
  wire \ram1_rd_size_s[14]_i_1_n_0 ;
  wire \ram1_rd_size_s[15]_i_1_n_0 ;
  wire \ram1_rd_size_s[1]_i_1_n_0 ;
  wire \ram1_rd_size_s[2]_i_1_n_0 ;
  wire \ram1_rd_size_s[3]_i_1_n_0 ;
  wire \ram1_rd_size_s[4]_i_1_n_0 ;
  wire \ram1_rd_size_s[5]_i_1_n_0 ;
  wire \ram1_rd_size_s[6]_i_1_n_0 ;
  wire \ram1_rd_size_s[7]_i_1_n_0 ;
  wire \ram1_rd_size_s[8]_i_1_n_0 ;
  wire \ram1_rd_size_s[9]_i_1_n_0 ;
  wire \rd_data[0]_i_1_n_0 ;
  wire \rd_data[0]_i_2_n_0 ;
  wire \rd_data[0]_i_3_n_0 ;
  wire \rd_data[10]_i_1_n_0 ;
  wire \rd_data[10]_i_2_n_0 ;
  wire \rd_data[11]_i_1_n_0 ;
  wire \rd_data[11]_i_2_n_0 ;
  wire \rd_data[12]_i_1_n_0 ;
  wire \rd_data[12]_i_2_n_0 ;
  wire \rd_data[13]_i_1_n_0 ;
  wire \rd_data[13]_i_2_n_0 ;
  wire \rd_data[14]_i_1_n_0 ;
  wire \rd_data[14]_i_2_n_0 ;
  wire \rd_data[14]_i_3_n_0 ;
  wire \rd_data[14]_i_4_n_0 ;
  wire \rd_data[15]_i_1_n_0 ;
  wire \rd_data[15]_i_2_n_0 ;
  wire \rd_data[16]_i_1_n_0 ;
  wire \rd_data[16]_i_2_n_0 ;
  wire \rd_data[17]_i_1_n_0 ;
  wire \rd_data[18]_i_1_n_0 ;
  wire \rd_data[19]_i_1_n_0 ;
  wire \rd_data[1]_i_1_n_0 ;
  wire \rd_data[1]_i_2_n_0 ;
  wire \rd_data[20]_i_1_n_0 ;
  wire \rd_data[21]_i_1_n_0 ;
  wire \rd_data[22]_i_1_n_0 ;
  wire \rd_data[23]_i_1_n_0 ;
  wire \rd_data[24]_i_1_n_0 ;
  wire \rd_data[25]_i_1_n_0 ;
  wire \rd_data[26]_i_1_n_0 ;
  wire \rd_data[27]_i_1_n_0 ;
  wire \rd_data[28]_i_1_n_0 ;
  wire \rd_data[29]_i_1_n_0 ;
  wire \rd_data[2]_i_1_n_0 ;
  wire \rd_data[2]_i_2_n_0 ;
  wire \rd_data[30]_i_1_n_0 ;
  wire \rd_data[31]_i_1_n_0 ;
  wire \rd_data[31]_i_2_n_0 ;
  wire \rd_data[31]_i_3_n_0 ;
  wire \rd_data[31]_i_4_n_0 ;
  wire \rd_data[31]_i_5_n_0 ;
  wire \rd_data[3]_i_1_n_0 ;
  wire \rd_data[3]_i_2_n_0 ;
  wire \rd_data[4]_i_1_n_0 ;
  wire \rd_data[4]_i_2_n_0 ;
  wire \rd_data[5]_i_1_n_0 ;
  wire \rd_data[5]_i_2_n_0 ;
  wire \rd_data[6]_i_1_n_0 ;
  wire \rd_data[6]_i_2_n_0 ;
  wire \rd_data[7]_i_1_n_0 ;
  wire \rd_data[7]_i_2_n_0 ;
  wire \rd_data[8]_i_1_n_0 ;
  wire \rd_data[8]_i_2_n_0 ;
  wire \rd_data[9]_i_1_n_0 ;
  wire \rd_data[9]_i_2_n_0 ;
  wire [31:0]\rd_data_reg[31]_0 ;
  wire rd_en;
  wire reg_go2_out;
  wire reg_ram0_rd_addr;
  wire [14:0]\reg_ram0_rd_addr_reg[14]_0 ;
  wire reg_ram1_wr_addr;
  wire [14:0]\reg_ram1_wr_addr_reg[14]_0 ;
  wire reg_rst0_out;
  wire reg_rst_reg_0;
  wire reg_size;
  wire [16:0]\reg_size_reg[16]_0 ;
  wire [17:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire s00_axi_awvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wvalid;
  wire slv_reg_wren__0;
  wire sw_rst;
  wire wr_en;
  wire [3:0]NLW_ram1_rd_rd_en1_carry_O_UNCONNECTED;
  wire [3:2]NLW_ram1_rd_rd_en1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ram1_rd_rd_en1_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(sw_rst),
        .I1(s00_axi_aresetn),
        .O(reg_rst_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \U_CYCLES_GT_0.regs[0][0]_i_1 
       (.I0(sw_rst),
        .I1(s00_axi_aresetn),
        .I2(dram_rd_flush),
        .O(flush_s));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(AR));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[0]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[10]_i_1 
       (.I0(s00_axi_araddr[10]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[11]_i_1 
       (.I0(s00_axi_araddr[11]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[12]_i_1 
       (.I0(s00_axi_araddr[12]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[13]_i_1 
       (.I0(s00_axi_araddr[13]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[14]_i_1 
       (.I0(s00_axi_araddr[14]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \prev_addr[15]_i_1 
       (.I0(ram1_rd_rd_en0__2),
        .I1(s00_axi_arvalid),
        .I2(slv_reg_wren__0),
        .I3(\prev_addr[15]_i_5_n_0 ),
        .I4(Q[1]),
        .I5(\prev_addr[15]_i_6_n_0 ),
        .O(\prev_addr[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF00000000)) 
    \prev_addr[15]_i_2 
       (.I0(s00_axi_araddr[15]),
        .I1(s00_axi_araddr[16]),
        .I2(s00_axi_araddr[17]),
        .I3(ram1_rd_rd_en1),
        .I4(s00_axi_arvalid),
        .I5(slv_reg_wren__0),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'h0100)) 
    \prev_addr[15]_i_3 
       (.I0(s00_axi_araddr[15]),
        .I1(s00_axi_araddr[16]),
        .I2(s00_axi_araddr[17]),
        .I3(ram1_rd_rd_en1),
        .O(ram1_rd_rd_en0__2));
  LUT4 #(
    .INIT(16'h8000)) 
    \prev_addr[15]_i_4 
       (.I0(\prev_addr_reg[15]_0 ),
        .I1(\prev_addr_reg[15]_1 ),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_awvalid),
        .O(slv_reg_wren__0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \prev_addr[15]_i_5 
       (.I0(\prev_addr[15]_i_7_n_0 ),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(Q[17]),
        .I4(\prev_addr[15]_i_8_n_0 ),
        .I5(\prev_addr[15]_i_9_n_0 ),
        .O(\prev_addr[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \prev_addr[15]_i_6 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\prev_addr[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \prev_addr[15]_i_7 
       (.I0(Q[13]),
        .I1(Q[14]),
        .I2(Q[11]),
        .I3(Q[12]),
        .O(\prev_addr[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \prev_addr[15]_i_8 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\prev_addr[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \prev_addr[15]_i_9 
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(\prev_addr[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[1]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[2]_i_1 
       (.I0(s00_axi_araddr[2]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[3]_i_1 
       (.I0(s00_axi_araddr[3]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[4]_i_1 
       (.I0(s00_axi_araddr[4]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[5]_i_1 
       (.I0(s00_axi_araddr[5]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[6]_i_1 
       (.I0(s00_axi_araddr[6]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[7]_i_1 
       (.I0(s00_axi_araddr[7]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[8]_i_1 
       (.I0(s00_axi_araddr[8]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[9]_i_1 
       (.I0(s00_axi_araddr[9]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[9]));
  FDPE \prev_addr_reg[0] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .PRE(AR),
        .Q(prev_addr[0]));
  FDPE \prev_addr_reg[10] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .PRE(AR),
        .Q(prev_addr[10]));
  FDPE \prev_addr_reg[11] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .PRE(AR),
        .Q(prev_addr[11]));
  FDPE \prev_addr_reg[12] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .PRE(AR),
        .Q(prev_addr[12]));
  FDPE \prev_addr_reg[13] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .PRE(AR),
        .Q(prev_addr[13]));
  FDPE \prev_addr_reg[14] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .PRE(AR),
        .Q(prev_addr[14]));
  FDPE \prev_addr_reg[15] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .PRE(AR),
        .Q(prev_addr[15]));
  FDPE \prev_addr_reg[1] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .PRE(AR),
        .Q(prev_addr[1]));
  FDPE \prev_addr_reg[2] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .PRE(AR),
        .Q(prev_addr[2]));
  FDPE \prev_addr_reg[3] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .PRE(AR),
        .Q(prev_addr[3]));
  FDPE \prev_addr_reg[4] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .PRE(AR),
        .Q(prev_addr[4]));
  FDPE \prev_addr_reg[5] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .PRE(AR),
        .Q(prev_addr[5]));
  FDPE \prev_addr_reg[6] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .PRE(AR),
        .Q(prev_addr[6]));
  FDPE \prev_addr_reg[7] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .PRE(AR),
        .Q(prev_addr[7]));
  FDPE \prev_addr_reg[8] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .PRE(AR),
        .Q(prev_addr[8]));
  FDPE \prev_addr_reg[9] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .PRE(AR),
        .Q(prev_addr[9]));
  FDCE \ram0_wr_addr_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[0]),
        .Q(\ram0_wr_addr_reg[14]_0 [0]));
  FDCE \ram0_wr_addr_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[10]),
        .Q(\ram0_wr_addr_reg[14]_0 [10]));
  FDCE \ram0_wr_addr_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[11]),
        .Q(\ram0_wr_addr_reg[14]_0 [11]));
  FDCE \ram0_wr_addr_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[12]),
        .Q(\ram0_wr_addr_reg[14]_0 [12]));
  FDCE \ram0_wr_addr_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[13]),
        .Q(\ram0_wr_addr_reg[14]_0 [13]));
  FDCE \ram0_wr_addr_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[14]),
        .Q(\ram0_wr_addr_reg[14]_0 [14]));
  FDCE \ram0_wr_addr_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[1]),
        .Q(\ram0_wr_addr_reg[14]_0 [1]));
  FDCE \ram0_wr_addr_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[2]),
        .Q(\ram0_wr_addr_reg[14]_0 [2]));
  FDCE \ram0_wr_addr_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[3]),
        .Q(\ram0_wr_addr_reg[14]_0 [3]));
  FDCE \ram0_wr_addr_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[4]),
        .Q(\ram0_wr_addr_reg[14]_0 [4]));
  FDCE \ram0_wr_addr_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[5]),
        .Q(\ram0_wr_addr_reg[14]_0 [5]));
  FDCE \ram0_wr_addr_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[6]),
        .Q(\ram0_wr_addr_reg[14]_0 [6]));
  FDCE \ram0_wr_addr_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[7]),
        .Q(\ram0_wr_addr_reg[14]_0 [7]));
  FDCE \ram0_wr_addr_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[8]),
        .Q(\ram0_wr_addr_reg[14]_0 [8]));
  FDCE \ram0_wr_addr_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[9]),
        .Q(\ram0_wr_addr_reg[14]_0 [9]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[0]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[0]),
        .O(\ram0_wr_addr_s[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[10]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[10]),
        .O(\ram0_wr_addr_s[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[11]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[11]),
        .O(\ram0_wr_addr_s[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[12]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[12]),
        .O(\ram0_wr_addr_s[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[13]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[13]),
        .O(\ram0_wr_addr_s[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[14]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[14]),
        .O(\ram0_wr_addr_s[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[1]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[1]),
        .O(\ram0_wr_addr_s[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[2]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[2]),
        .O(\ram0_wr_addr_s[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[3]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[3]),
        .O(\ram0_wr_addr_s[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[4]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[4]),
        .O(\ram0_wr_addr_s[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[5]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[5]),
        .O(\ram0_wr_addr_s[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[6]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[6]),
        .O(\ram0_wr_addr_s[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[7]),
        .O(\ram0_wr_addr_s[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[8]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[8]),
        .O(\ram0_wr_addr_s[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[9]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[9]),
        .O(\ram0_wr_addr_s[9]_i_1_n_0 ));
  FDCE \ram0_wr_addr_s_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[0]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[0]));
  FDCE \ram0_wr_addr_s_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[10]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[10]));
  FDCE \ram0_wr_addr_s_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[11]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[11]));
  FDCE \ram0_wr_addr_s_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[12]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[12]));
  FDCE \ram0_wr_addr_s_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[13]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[13]));
  FDCE \ram0_wr_addr_s_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[14]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[14]));
  FDCE \ram0_wr_addr_s_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[1]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[1]));
  FDCE \ram0_wr_addr_s_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[2]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[2]));
  FDCE \ram0_wr_addr_s_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[3]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[3]));
  FDCE \ram0_wr_addr_s_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[4]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[4]));
  FDCE \ram0_wr_addr_s_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[5]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[5]));
  FDCE \ram0_wr_addr_s_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[6]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[6]));
  FDCE \ram0_wr_addr_s_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[7]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[7]));
  FDCE \ram0_wr_addr_s_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[8]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[8]));
  FDCE \ram0_wr_addr_s_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[9]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[9]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    ram0_wr_clear_i_1
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(ram0_wr_clear_i_1_n_0));
  FDCE ram0_wr_clear_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_clear_i_1_n_0),
        .Q(clear));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[0]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[0]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[10]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[10]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[11]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[11]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[12]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[12]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[13]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[13]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[14]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[14]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[15]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[16]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[16]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[17]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[17]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[18]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[18]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[19]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[19]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[1]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[1]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[20]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[20]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[21]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[21]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[22]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[22]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[23]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[24]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[24]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[25]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[25]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[26]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[26]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[27]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[27]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[28]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[28]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[29]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[29]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[2]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[2]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[30]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[30]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[31]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[3]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[3]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[4]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[4]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[5]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[5]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[6]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[6]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[7]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[8]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[8]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[9]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[9]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[9]_i_1_n_0 ));
  FDCE \ram0_wr_data_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[0]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [0]));
  FDCE \ram0_wr_data_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[10]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [10]));
  FDCE \ram0_wr_data_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[11]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [11]));
  FDCE \ram0_wr_data_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[12]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [12]));
  FDCE \ram0_wr_data_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[13]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [13]));
  FDCE \ram0_wr_data_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[14]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [14]));
  FDCE \ram0_wr_data_reg[15] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[15]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [15]));
  FDCE \ram0_wr_data_reg[16] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[16]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [16]));
  FDCE \ram0_wr_data_reg[17] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[17]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [17]));
  FDCE \ram0_wr_data_reg[18] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[18]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [18]));
  FDCE \ram0_wr_data_reg[19] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[19]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [19]));
  FDCE \ram0_wr_data_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[1]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [1]));
  FDCE \ram0_wr_data_reg[20] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[20]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [20]));
  FDCE \ram0_wr_data_reg[21] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[21]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [21]));
  FDCE \ram0_wr_data_reg[22] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[22]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [22]));
  FDCE \ram0_wr_data_reg[23] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[23]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [23]));
  FDCE \ram0_wr_data_reg[24] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[24]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [24]));
  FDCE \ram0_wr_data_reg[25] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[25]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [25]));
  FDCE \ram0_wr_data_reg[26] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[26]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [26]));
  FDCE \ram0_wr_data_reg[27] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[27]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [27]));
  FDCE \ram0_wr_data_reg[28] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[28]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [28]));
  FDCE \ram0_wr_data_reg[29] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[29]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [29]));
  FDCE \ram0_wr_data_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[2]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [2]));
  FDCE \ram0_wr_data_reg[30] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[30]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [30]));
  FDCE \ram0_wr_data_reg[31] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[31]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [31]));
  FDCE \ram0_wr_data_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[3]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [3]));
  FDCE \ram0_wr_data_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[4]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [4]));
  FDCE \ram0_wr_data_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[5]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [5]));
  FDCE \ram0_wr_data_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[6]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [6]));
  FDCE \ram0_wr_data_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[7]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [7]));
  FDCE \ram0_wr_data_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[8]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [8]));
  FDCE \ram0_wr_data_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[9]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [9]));
  FDCE ram0_wr_go_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(clear),
        .Q(go));
  FDCE \ram0_wr_size_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[0]),
        .Q(\ram0_wr_size_reg[15]_0 [0]));
  FDCE \ram0_wr_size_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[10]),
        .Q(\ram0_wr_size_reg[15]_0 [10]));
  FDCE \ram0_wr_size_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[11]),
        .Q(\ram0_wr_size_reg[15]_0 [11]));
  FDCE \ram0_wr_size_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[12]),
        .Q(\ram0_wr_size_reg[15]_0 [12]));
  FDCE \ram0_wr_size_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[13]),
        .Q(\ram0_wr_size_reg[15]_0 [13]));
  FDCE \ram0_wr_size_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[14]),
        .Q(\ram0_wr_size_reg[15]_0 [14]));
  FDCE \ram0_wr_size_reg[15] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[15]),
        .Q(\ram0_wr_size_reg[15]_0 [15]));
  FDCE \ram0_wr_size_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[1]),
        .Q(\ram0_wr_size_reg[15]_0 [1]));
  FDCE \ram0_wr_size_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[2]),
        .Q(\ram0_wr_size_reg[15]_0 [2]));
  FDCE \ram0_wr_size_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[3]),
        .Q(\ram0_wr_size_reg[15]_0 [3]));
  FDCE \ram0_wr_size_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[4]),
        .Q(\ram0_wr_size_reg[15]_0 [4]));
  FDCE \ram0_wr_size_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[5]),
        .Q(\ram0_wr_size_reg[15]_0 [5]));
  FDCE \ram0_wr_size_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[6]),
        .Q(\ram0_wr_size_reg[15]_0 [6]));
  FDCE \ram0_wr_size_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[7]),
        .Q(\ram0_wr_size_reg[15]_0 [7]));
  FDCE \ram0_wr_size_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[8]),
        .Q(\ram0_wr_size_reg[15]_0 [8]));
  FDCE \ram0_wr_size_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[9]),
        .Q(\ram0_wr_size_reg[15]_0 [9]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[0]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[15]),
        .O(\ram0_wr_size_s[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[10]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[25]),
        .O(\ram0_wr_size_s[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[11]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[26]),
        .O(\ram0_wr_size_s[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[12]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[27]),
        .O(\ram0_wr_size_s[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[13]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[28]),
        .O(\ram0_wr_size_s[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[14]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[29]),
        .O(\ram0_wr_size_s[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[30]),
        .O(\ram0_wr_size_s[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[1]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[16]),
        .O(\ram0_wr_size_s[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[2]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[17]),
        .O(\ram0_wr_size_s[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[3]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[18]),
        .O(\ram0_wr_size_s[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[4]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[19]),
        .O(\ram0_wr_size_s[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[5]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[20]),
        .O(\ram0_wr_size_s[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[6]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[21]),
        .O(\ram0_wr_size_s[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[22]),
        .O(\ram0_wr_size_s[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[8]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[23]),
        .O(\ram0_wr_size_s[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[9]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[24]),
        .O(\ram0_wr_size_s[9]_i_1_n_0 ));
  FDCE \ram0_wr_size_s_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[0]_i_1_n_0 ),
        .Q(ram0_wr_size_s[0]));
  FDCE \ram0_wr_size_s_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[10]_i_1_n_0 ),
        .Q(ram0_wr_size_s[10]));
  FDCE \ram0_wr_size_s_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[11]_i_1_n_0 ),
        .Q(ram0_wr_size_s[11]));
  FDCE \ram0_wr_size_s_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[12]_i_1_n_0 ),
        .Q(ram0_wr_size_s[12]));
  FDCE \ram0_wr_size_s_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[13]_i_1_n_0 ),
        .Q(ram0_wr_size_s[13]));
  FDCE \ram0_wr_size_s_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[14]_i_1_n_0 ),
        .Q(ram0_wr_size_s[14]));
  FDCE \ram0_wr_size_s_reg[15] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[15]_i_1_n_0 ),
        .Q(ram0_wr_size_s[15]));
  FDCE \ram0_wr_size_s_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[1]_i_1_n_0 ),
        .Q(ram0_wr_size_s[1]));
  FDCE \ram0_wr_size_s_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[2]_i_1_n_0 ),
        .Q(ram0_wr_size_s[2]));
  FDCE \ram0_wr_size_s_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[3]_i_1_n_0 ),
        .Q(ram0_wr_size_s[3]));
  FDCE \ram0_wr_size_s_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[4]_i_1_n_0 ),
        .Q(ram0_wr_size_s[4]));
  FDCE \ram0_wr_size_s_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[5]_i_1_n_0 ),
        .Q(ram0_wr_size_s[5]));
  FDCE \ram0_wr_size_s_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[6]_i_1_n_0 ),
        .Q(ram0_wr_size_s[6]));
  FDCE \ram0_wr_size_s_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[7]_i_1_n_0 ),
        .Q(ram0_wr_size_s[7]));
  FDCE \ram0_wr_size_s_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[8]_i_1_n_0 ),
        .Q(ram0_wr_size_s[8]));
  FDCE \ram0_wr_size_s_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[9]_i_1_n_0 ),
        .Q(ram0_wr_size_s[9]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram0_wr_valid_i_1
       (.I0(slv_reg_wren__0),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(ram0_wr_valid_i_1_n_0));
  FDCE ram0_wr_valid_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_valid_i_1_n_0),
        .Q(wr_en));
  FDCE \ram1_rd_addr_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[0]),
        .Q(\ram1_rd_addr_reg[14]_0 [0]));
  FDCE \ram1_rd_addr_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[10]),
        .Q(\ram1_rd_addr_reg[14]_0 [10]));
  FDCE \ram1_rd_addr_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[11]),
        .Q(\ram1_rd_addr_reg[14]_0 [11]));
  FDCE \ram1_rd_addr_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[12]),
        .Q(\ram1_rd_addr_reg[14]_0 [12]));
  FDCE \ram1_rd_addr_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[13]),
        .Q(\ram1_rd_addr_reg[14]_0 [13]));
  FDCE \ram1_rd_addr_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[14]),
        .Q(\ram1_rd_addr_reg[14]_0 [14]));
  FDCE \ram1_rd_addr_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[1]),
        .Q(\ram1_rd_addr_reg[14]_0 [1]));
  FDCE \ram1_rd_addr_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[2]),
        .Q(\ram1_rd_addr_reg[14]_0 [2]));
  FDCE \ram1_rd_addr_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[3]),
        .Q(\ram1_rd_addr_reg[14]_0 [3]));
  FDCE \ram1_rd_addr_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[4]),
        .Q(\ram1_rd_addr_reg[14]_0 [4]));
  FDCE \ram1_rd_addr_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[5]),
        .Q(\ram1_rd_addr_reg[14]_0 [5]));
  FDCE \ram1_rd_addr_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[6]),
        .Q(\ram1_rd_addr_reg[14]_0 [6]));
  FDCE \ram1_rd_addr_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[7]),
        .Q(\ram1_rd_addr_reg[14]_0 [7]));
  FDCE \ram1_rd_addr_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[8]),
        .Q(\ram1_rd_addr_reg[14]_0 [8]));
  FDCE \ram1_rd_addr_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[9]),
        .Q(\ram1_rd_addr_reg[14]_0 [9]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[0]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[0]),
        .O(\ram1_rd_addr_s[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[10]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[10]),
        .O(\ram1_rd_addr_s[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[11]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[11]),
        .O(\ram1_rd_addr_s[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[12]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[12]),
        .O(\ram1_rd_addr_s[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[13]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[13]),
        .O(\ram1_rd_addr_s[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[14]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[14]),
        .O(\ram1_rd_addr_s[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[1]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[1]),
        .O(\ram1_rd_addr_s[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[2]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[2]),
        .O(\ram1_rd_addr_s[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[3]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[3]),
        .O(\ram1_rd_addr_s[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[4]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[4]),
        .O(\ram1_rd_addr_s[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[5]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[5]),
        .O(\ram1_rd_addr_s[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[6]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[6]),
        .O(\ram1_rd_addr_s[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[7]),
        .O(\ram1_rd_addr_s[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[8]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[8]),
        .O(\ram1_rd_addr_s[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[9]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[9]),
        .O(\ram1_rd_addr_s[9]_i_1_n_0 ));
  FDCE \ram1_rd_addr_s_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[0]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[0]));
  FDCE \ram1_rd_addr_s_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[10]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[10]));
  FDCE \ram1_rd_addr_s_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[11]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[11]));
  FDCE \ram1_rd_addr_s_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[12]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[12]));
  FDCE \ram1_rd_addr_s_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[13]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[13]));
  FDCE \ram1_rd_addr_s_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[14]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[14]));
  FDCE \ram1_rd_addr_s_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[1]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[1]));
  FDCE \ram1_rd_addr_s_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[2]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[2]));
  FDCE \ram1_rd_addr_s_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[3]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[3]));
  FDCE \ram1_rd_addr_s_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[4]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[4]));
  FDCE \ram1_rd_addr_s_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[5]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[5]));
  FDCE \ram1_rd_addr_s_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[6]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[6]));
  FDCE \ram1_rd_addr_s_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[7]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[7]));
  FDCE \ram1_rd_addr_s_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[8]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[8]));
  FDCE \ram1_rd_addr_s_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[9]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[9]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    ram1_rd_clear_i_1
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(ram1_rd_clear_i_1_n_0));
  FDCE ram1_rd_clear_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_clear_i_1_n_0),
        .Q(ram1_rd_clear_reg_0));
  FDCE ram1_rd_go_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_clear_reg_0),
        .Q(ram1_rd_go_reg_0));
  CARRY4 ram1_rd_rd_en1_carry
       (.CI(1'b0),
        .CO({ram1_rd_rd_en1_carry_n_0,ram1_rd_rd_en1_carry_n_1,ram1_rd_rd_en1_carry_n_2,ram1_rd_rd_en1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_ram1_rd_rd_en1_carry_O_UNCONNECTED[3:0]),
        .S({ram1_rd_rd_en1_carry_i_1_n_0,ram1_rd_rd_en1_carry_i_2_n_0,ram1_rd_rd_en1_carry_i_3_n_0,ram1_rd_rd_en1_carry_i_4_n_0}));
  CARRY4 ram1_rd_rd_en1_carry__0
       (.CI(ram1_rd_rd_en1_carry_n_0),
        .CO({NLW_ram1_rd_rd_en1_carry__0_CO_UNCONNECTED[3:2],ram1_rd_rd_en1,ram1_rd_rd_en1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(NLW_ram1_rd_rd_en1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ram1_rd_rd_en1_carry__0_i_1_n_0,ram1_rd_rd_en1_carry__0_i_2_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram1_rd_rd_en1_carry__0_i_1
       (.I0(s00_axi_araddr[15]),
        .I1(prev_addr[15]),
        .I2(prev_addr[15]),
        .I3(s00_axi_araddr[17]),
        .I4(prev_addr[15]),
        .I5(s00_axi_araddr[16]),
        .O(ram1_rd_rd_en1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram1_rd_rd_en1_carry__0_i_2
       (.I0(s00_axi_araddr[12]),
        .I1(prev_addr[12]),
        .I2(prev_addr[14]),
        .I3(s00_axi_araddr[14]),
        .I4(prev_addr[13]),
        .I5(s00_axi_araddr[13]),
        .O(ram1_rd_rd_en1_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram1_rd_rd_en1_carry_i_1
       (.I0(s00_axi_araddr[9]),
        .I1(prev_addr[9]),
        .I2(prev_addr[11]),
        .I3(s00_axi_araddr[11]),
        .I4(prev_addr[10]),
        .I5(s00_axi_araddr[10]),
        .O(ram1_rd_rd_en1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram1_rd_rd_en1_carry_i_2
       (.I0(s00_axi_araddr[6]),
        .I1(prev_addr[6]),
        .I2(prev_addr[8]),
        .I3(s00_axi_araddr[8]),
        .I4(prev_addr[7]),
        .I5(s00_axi_araddr[7]),
        .O(ram1_rd_rd_en1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram1_rd_rd_en1_carry_i_3
       (.I0(s00_axi_araddr[3]),
        .I1(prev_addr[3]),
        .I2(prev_addr[5]),
        .I3(s00_axi_araddr[5]),
        .I4(prev_addr[4]),
        .I5(s00_axi_araddr[4]),
        .O(ram1_rd_rd_en1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram1_rd_rd_en1_carry_i_4
       (.I0(s00_axi_araddr[0]),
        .I1(prev_addr[0]),
        .I2(prev_addr[2]),
        .I3(s00_axi_araddr[2]),
        .I4(prev_addr[1]),
        .I5(s00_axi_araddr[1]),
        .O(ram1_rd_rd_en1_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000008)) 
    ram1_rd_rd_en_i_1
       (.I0(s00_axi_arvalid),
        .I1(ram1_rd_rd_en1),
        .I2(s00_axi_araddr[17]),
        .I3(s00_axi_araddr[16]),
        .I4(s00_axi_araddr[15]),
        .O(ram1_rd_rd_en_i_1_n_0));
  FDCE ram1_rd_rd_en_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_rd_en_i_1_n_0),
        .Q(rd_en));
  FDCE \ram1_rd_size_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[0]),
        .Q(\ram1_rd_size_reg[15]_0 [0]));
  FDCE \ram1_rd_size_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[10]),
        .Q(\ram1_rd_size_reg[15]_0 [10]));
  FDCE \ram1_rd_size_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[11]),
        .Q(\ram1_rd_size_reg[15]_0 [11]));
  FDCE \ram1_rd_size_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[12]),
        .Q(\ram1_rd_size_reg[15]_0 [12]));
  FDCE \ram1_rd_size_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[13]),
        .Q(\ram1_rd_size_reg[15]_0 [13]));
  FDCE \ram1_rd_size_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[14]),
        .Q(\ram1_rd_size_reg[15]_0 [14]));
  FDCE \ram1_rd_size_reg[15] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[15]),
        .Q(\ram1_rd_size_reg[15]_0 [15]));
  FDCE \ram1_rd_size_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[1]),
        .Q(\ram1_rd_size_reg[15]_0 [1]));
  FDCE \ram1_rd_size_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[2]),
        .Q(\ram1_rd_size_reg[15]_0 [2]));
  FDCE \ram1_rd_size_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[3]),
        .Q(\ram1_rd_size_reg[15]_0 [3]));
  FDCE \ram1_rd_size_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[4]),
        .Q(\ram1_rd_size_reg[15]_0 [4]));
  FDCE \ram1_rd_size_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[5]),
        .Q(\ram1_rd_size_reg[15]_0 [5]));
  FDCE \ram1_rd_size_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[6]),
        .Q(\ram1_rd_size_reg[15]_0 [6]));
  FDCE \ram1_rd_size_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[7]),
        .Q(\ram1_rd_size_reg[15]_0 [7]));
  FDCE \ram1_rd_size_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[8]),
        .Q(\ram1_rd_size_reg[15]_0 [8]));
  FDCE \ram1_rd_size_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[9]),
        .Q(\ram1_rd_size_reg[15]_0 [9]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[0]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[15]),
        .O(\ram1_rd_size_s[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[10]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[25]),
        .O(\ram1_rd_size_s[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[11]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[26]),
        .O(\ram1_rd_size_s[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[12]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[27]),
        .O(\ram1_rd_size_s[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[13]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[28]),
        .O(\ram1_rd_size_s[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[14]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[29]),
        .O(\ram1_rd_size_s[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[30]),
        .O(\ram1_rd_size_s[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[1]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[16]),
        .O(\ram1_rd_size_s[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[2]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[17]),
        .O(\ram1_rd_size_s[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[3]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[18]),
        .O(\ram1_rd_size_s[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[4]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[19]),
        .O(\ram1_rd_size_s[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[5]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[20]),
        .O(\ram1_rd_size_s[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[6]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[21]),
        .O(\ram1_rd_size_s[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[22]),
        .O(\ram1_rd_size_s[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[8]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[23]),
        .O(\ram1_rd_size_s[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[9]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[24]),
        .O(\ram1_rd_size_s[9]_i_1_n_0 ));
  FDCE \ram1_rd_size_s_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[0]_i_1_n_0 ),
        .Q(ram1_rd_size_s[0]));
  FDCE \ram1_rd_size_s_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[10]_i_1_n_0 ),
        .Q(ram1_rd_size_s[10]));
  FDCE \ram1_rd_size_s_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[11]_i_1_n_0 ),
        .Q(ram1_rd_size_s[11]));
  FDCE \ram1_rd_size_s_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[12]_i_1_n_0 ),
        .Q(ram1_rd_size_s[12]));
  FDCE \ram1_rd_size_s_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[13]_i_1_n_0 ),
        .Q(ram1_rd_size_s[13]));
  FDCE \ram1_rd_size_s_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[14]_i_1_n_0 ),
        .Q(ram1_rd_size_s[14]));
  FDCE \ram1_rd_size_s_reg[15] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[15]_i_1_n_0 ),
        .Q(ram1_rd_size_s[15]));
  FDCE \ram1_rd_size_s_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[1]_i_1_n_0 ),
        .Q(ram1_rd_size_s[1]));
  FDCE \ram1_rd_size_s_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[2]_i_1_n_0 ),
        .Q(ram1_rd_size_s[2]));
  FDCE \ram1_rd_size_s_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[3]_i_1_n_0 ),
        .Q(ram1_rd_size_s[3]));
  FDCE \ram1_rd_size_s_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[4]_i_1_n_0 ),
        .Q(ram1_rd_size_s[4]));
  FDCE \ram1_rd_size_s_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[5]_i_1_n_0 ),
        .Q(ram1_rd_size_s[5]));
  FDCE \ram1_rd_size_s_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[6]_i_1_n_0 ),
        .Q(ram1_rd_size_s[6]));
  FDCE \ram1_rd_size_s_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[7]_i_1_n_0 ),
        .Q(ram1_rd_size_s[7]));
  FDCE \ram1_rd_size_s_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[8]_i_1_n_0 ),
        .Q(ram1_rd_size_s[8]));
  FDCE \ram1_rd_size_s_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[9]_i_1_n_0 ),
        .Q(ram1_rd_size_s[9]));
  LUT6 #(
    .INIT(64'hFFFF0000B8FFB800)) 
    \rd_data[0]_i_1 
       (.I0(\rd_data[0]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(go_0),
        .I3(\rd_data[14]_i_4_n_0 ),
        .I4(\rd_data[0]_i_3_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[0]_i_2 
       (.I0(done_0),
        .I1(\reg_size_reg[16]_0 [0]),
        .I2(s00_axi_araddr[1]),
        .I3(\reg_ram1_wr_addr_reg[14]_0 [0]),
        .I4(s00_axi_araddr[0]),
        .I5(\reg_ram0_rd_addr_reg[14]_0 [0]),
        .O(\rd_data[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \rd_data[0]_i_3 
       (.I0(ram1_rd_rd_en1),
        .I1(s00_axi_araddr[17]),
        .I2(s00_axi_araddr[16]),
        .I3(s00_axi_araddr[15]),
        .I4(data[0]),
        .O(\rd_data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[10]_i_1 
       (.I0(\rd_data[10]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[10]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[10]_i_2 
       (.I0(\reg_size_reg[16]_0 [10]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [10]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [10]),
        .O(\rd_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[11]_i_1 
       (.I0(\rd_data[11]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[11]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[11]_i_2 
       (.I0(\reg_size_reg[16]_0 [11]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [11]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [11]),
        .O(\rd_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[12]_i_1 
       (.I0(\rd_data[12]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[12]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[12]_i_2 
       (.I0(\reg_size_reg[16]_0 [12]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [12]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [12]),
        .O(\rd_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[13]_i_1 
       (.I0(\rd_data[13]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[13]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[13]_i_2 
       (.I0(\reg_size_reg[16]_0 [13]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [13]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [13]),
        .O(\rd_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[14]_i_1 
       (.I0(\rd_data[14]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[14]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[14]_i_2 
       (.I0(\reg_size_reg[16]_0 [14]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [14]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [14]),
        .O(\rd_data[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rd_data[14]_i_3 
       (.I0(s00_axi_araddr[2]),
        .I1(s00_axi_araddr[1]),
        .O(\rd_data[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \rd_data[14]_i_4 
       (.I0(s00_axi_araddr[2]),
        .I1(s00_axi_araddr[1]),
        .I2(s00_axi_araddr[0]),
        .O(\rd_data[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF000300B380)) 
    \rd_data[15]_i_1 
       (.I0(\reg_size_reg[16]_0 [15]),
        .I1(s00_axi_araddr[2]),
        .I2(s00_axi_araddr[1]),
        .I3(\rd_data[15]_i_2_n_0 ),
        .I4(s00_axi_araddr[0]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \rd_data[15]_i_2 
       (.I0(ram1_rd_rd_en1),
        .I1(s00_axi_araddr[17]),
        .I2(s00_axi_araddr[16]),
        .I3(s00_axi_araddr[15]),
        .I4(data[15]),
        .O(\rd_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF000300B380)) 
    \rd_data[16]_i_1 
       (.I0(\reg_size_reg[16]_0 [16]),
        .I1(s00_axi_araddr[2]),
        .I2(s00_axi_araddr[1]),
        .I3(\rd_data[16]_i_2_n_0 ),
        .I4(s00_axi_araddr[0]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \rd_data[16]_i_2 
       (.I0(ram1_rd_rd_en1),
        .I1(s00_axi_araddr[17]),
        .I2(s00_axi_araddr[16]),
        .I3(s00_axi_araddr[15]),
        .I4(data[16]),
        .O(\rd_data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[17]_i_1 
       (.I0(data[17]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[18]_i_1 
       (.I0(data[18]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[19]_i_1 
       (.I0(data[19]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[1]_i_1 
       (.I0(\rd_data[1]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[1]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[1]_i_2 
       (.I0(\reg_size_reg[16]_0 [1]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [1]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [1]),
        .O(\rd_data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[20]_i_1 
       (.I0(data[20]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[21]_i_1 
       (.I0(data[21]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[22]_i_1 
       (.I0(data[22]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[23]_i_1 
       (.I0(data[23]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[24]_i_1 
       (.I0(data[24]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[25]_i_1 
       (.I0(data[25]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[26]_i_1 
       (.I0(data[26]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[27]_i_1 
       (.I0(data[27]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[28]_i_1 
       (.I0(data[28]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[29]_i_1 
       (.I0(data[29]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[2]_i_1 
       (.I0(\rd_data[2]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[2]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[2]_i_2 
       (.I0(\reg_size_reg[16]_0 [2]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [2]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [2]),
        .O(\rd_data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[30]_i_1 
       (.I0(data[30]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[31]_i_1 
       (.I0(data[31]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \rd_data[31]_i_2 
       (.I0(\rd_data[31]_i_3_n_0 ),
        .I1(s00_axi_araddr[15]),
        .I2(s00_axi_araddr[16]),
        .I3(s00_axi_araddr[17]),
        .I4(\rd_data[31]_i_4_n_0 ),
        .I5(\rd_data[31]_i_5_n_0 ),
        .O(\rd_data[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rd_data[31]_i_3 
       (.I0(s00_axi_araddr[13]),
        .I1(s00_axi_araddr[14]),
        .I2(s00_axi_araddr[11]),
        .I3(s00_axi_araddr[12]),
        .O(\rd_data[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rd_data[31]_i_4 
       (.I0(s00_axi_araddr[5]),
        .I1(s00_axi_araddr[6]),
        .I2(s00_axi_araddr[3]),
        .I3(s00_axi_araddr[4]),
        .O(\rd_data[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rd_data[31]_i_5 
       (.I0(s00_axi_araddr[9]),
        .I1(s00_axi_araddr[10]),
        .I2(s00_axi_araddr[7]),
        .I3(s00_axi_araddr[8]),
        .O(\rd_data[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[3]_i_1 
       (.I0(\rd_data[3]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[3]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[3]_i_2 
       (.I0(\reg_size_reg[16]_0 [3]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [3]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [3]),
        .O(\rd_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[4]_i_1 
       (.I0(\rd_data[4]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[4]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[4]_i_2 
       (.I0(\reg_size_reg[16]_0 [4]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [4]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [4]),
        .O(\rd_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[5]_i_1 
       (.I0(\rd_data[5]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[5]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[5]_i_2 
       (.I0(\reg_size_reg[16]_0 [5]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [5]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [5]),
        .O(\rd_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[6]_i_1 
       (.I0(\rd_data[6]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[6]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[6]_i_2 
       (.I0(\reg_size_reg[16]_0 [6]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [6]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [6]),
        .O(\rd_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[7]_i_1 
       (.I0(\rd_data[7]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[7]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[7]_i_2 
       (.I0(\reg_size_reg[16]_0 [7]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [7]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [7]),
        .O(\rd_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[8]_i_1 
       (.I0(\rd_data[8]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[8]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[8]_i_2 
       (.I0(\reg_size_reg[16]_0 [8]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [8]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [8]),
        .O(\rd_data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[9]_i_1 
       (.I0(\rd_data[9]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[9]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[9]_i_2 
       (.I0(\reg_size_reg[16]_0 [9]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [9]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [9]),
        .O(\rd_data[9]_i_2_n_0 ));
  FDCE \rd_data_reg[0] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[0]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [0]));
  FDCE \rd_data_reg[10] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[10]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [10]));
  FDCE \rd_data_reg[11] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[11]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [11]));
  FDCE \rd_data_reg[12] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[12]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [12]));
  FDCE \rd_data_reg[13] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[13]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [13]));
  FDCE \rd_data_reg[14] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[14]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [14]));
  FDCE \rd_data_reg[15] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[15]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [15]));
  FDCE \rd_data_reg[16] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[16]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [16]));
  FDCE \rd_data_reg[17] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[17]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [17]));
  FDCE \rd_data_reg[18] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[18]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [18]));
  FDCE \rd_data_reg[19] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[19]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [19]));
  FDCE \rd_data_reg[1] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[1]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [1]));
  FDCE \rd_data_reg[20] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[20]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [20]));
  FDCE \rd_data_reg[21] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[21]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [21]));
  FDCE \rd_data_reg[22] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[22]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [22]));
  FDCE \rd_data_reg[23] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[23]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [23]));
  FDCE \rd_data_reg[24] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[24]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [24]));
  FDCE \rd_data_reg[25] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[25]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [25]));
  FDCE \rd_data_reg[26] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[26]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [26]));
  FDCE \rd_data_reg[27] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[27]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [27]));
  FDCE \rd_data_reg[28] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[28]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [28]));
  FDCE \rd_data_reg[29] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[29]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [29]));
  FDCE \rd_data_reg[2] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[2]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [2]));
  FDCE \rd_data_reg[30] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[30]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [30]));
  FDCE \rd_data_reg[31] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[31]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [31]));
  FDCE \rd_data_reg[3] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[3]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [3]));
  FDCE \rd_data_reg[4] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[4]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [4]));
  FDCE \rd_data_reg[5] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[5]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [5]));
  FDCE \rd_data_reg[6] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[6]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [6]));
  FDCE \rd_data_reg[7] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[7]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [7]));
  FDCE \rd_data_reg[8] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[8]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [8]));
  FDCE \rd_data_reg[9] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[9]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    reg_go_i_1
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(s00_axi_wdata[0]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(reg_go2_out));
  FDCE reg_go_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(reg_go2_out),
        .Q(go_0));
  LUT5 #(
    .INIT(32'h00000020)) 
    \reg_ram0_rd_addr[14]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(reg_ram0_rd_addr));
  FDCE \reg_ram0_rd_addr_reg[0] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[0]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [0]));
  FDCE \reg_ram0_rd_addr_reg[10] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[10]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [10]));
  FDCE \reg_ram0_rd_addr_reg[11] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[11]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [11]));
  FDCE \reg_ram0_rd_addr_reg[12] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[12]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [12]));
  FDCE \reg_ram0_rd_addr_reg[13] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[13]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [13]));
  FDCE \reg_ram0_rd_addr_reg[14] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[14]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [14]));
  FDCE \reg_ram0_rd_addr_reg[1] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[1]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [1]));
  FDCE \reg_ram0_rd_addr_reg[2] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[2]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [2]));
  FDCE \reg_ram0_rd_addr_reg[3] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[3]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [3]));
  FDCE \reg_ram0_rd_addr_reg[4] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[4]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [4]));
  FDCE \reg_ram0_rd_addr_reg[5] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[5]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [5]));
  FDCE \reg_ram0_rd_addr_reg[6] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[6]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [6]));
  FDCE \reg_ram0_rd_addr_reg[7] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[7]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [7]));
  FDCE \reg_ram0_rd_addr_reg[8] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[8]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [8]));
  FDCE \reg_ram0_rd_addr_reg[9] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[9]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [9]));
  LUT5 #(
    .INIT(32'h02000000)) 
    \reg_ram1_wr_addr[14]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(reg_ram1_wr_addr));
  FDCE \reg_ram1_wr_addr_reg[0] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[0]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [0]));
  FDCE \reg_ram1_wr_addr_reg[10] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[10]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [10]));
  FDCE \reg_ram1_wr_addr_reg[11] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[11]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [11]));
  FDCE \reg_ram1_wr_addr_reg[12] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[12]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [12]));
  FDCE \reg_ram1_wr_addr_reg[13] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[13]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [13]));
  FDCE \reg_ram1_wr_addr_reg[14] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[14]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [14]));
  FDCE \reg_ram1_wr_addr_reg[1] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[1]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [1]));
  FDCE \reg_ram1_wr_addr_reg[2] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[2]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [2]));
  FDCE \reg_ram1_wr_addr_reg[3] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[3]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [3]));
  FDCE \reg_ram1_wr_addr_reg[4] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[4]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [4]));
  FDCE \reg_ram1_wr_addr_reg[5] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[5]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [5]));
  FDCE \reg_ram1_wr_addr_reg[6] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[6]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [6]));
  FDCE \reg_ram1_wr_addr_reg[7] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[7]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [7]));
  FDCE \reg_ram1_wr_addr_reg[8] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[8]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [8]));
  FDCE \reg_ram1_wr_addr_reg[9] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[9]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [9]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    reg_rst_i_1
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s00_axi_wdata[0]),
        .I5(Q[1]),
        .O(reg_rst0_out));
  FDCE reg_rst_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(reg_rst0_out),
        .Q(sw_rst));
  LUT5 #(
    .INIT(32'h02000000)) 
    \reg_size[16]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(reg_size));
  FDCE \reg_size_reg[0] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[0]),
        .Q(\reg_size_reg[16]_0 [0]));
  FDCE \reg_size_reg[10] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[10]),
        .Q(\reg_size_reg[16]_0 [10]));
  FDCE \reg_size_reg[11] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[11]),
        .Q(\reg_size_reg[16]_0 [11]));
  FDCE \reg_size_reg[12] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[12]),
        .Q(\reg_size_reg[16]_0 [12]));
  FDCE \reg_size_reg[13] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[13]),
        .Q(\reg_size_reg[16]_0 [13]));
  FDCE \reg_size_reg[14] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[14]),
        .Q(\reg_size_reg[16]_0 [14]));
  FDCE \reg_size_reg[15] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[15]),
        .Q(\reg_size_reg[16]_0 [15]));
  FDCE \reg_size_reg[16] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[16]),
        .Q(\reg_size_reg[16]_0 [16]));
  FDCE \reg_size_reg[1] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[1]),
        .Q(\reg_size_reg[16]_0 [1]));
  FDCE \reg_size_reg[2] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[2]),
        .Q(\reg_size_reg[16]_0 [2]));
  FDCE \reg_size_reg[3] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[3]),
        .Q(\reg_size_reg[16]_0 [3]));
  FDCE \reg_size_reg[4] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[4]),
        .Q(\reg_size_reg[16]_0 [4]));
  FDCE \reg_size_reg[5] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[5]),
        .Q(\reg_size_reg[16]_0 [5]));
  FDCE \reg_size_reg[6] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[6]),
        .Q(\reg_size_reg[16]_0 [6]));
  FDCE \reg_size_reg[7] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[7]),
        .Q(\reg_size_reg[16]_0 [7]));
  FDCE \reg_size_reg[8] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[8]),
        .Q(\reg_size_reg[16]_0 [8]));
  FDCE \reg_size_reg[9] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[9]),
        .Q(\reg_size_reg[16]_0 [9]));
endmodule

(* ORIG_REF_NAME = "ram_sync_read" *) 
module block_design_accelerator_0_0_ram_sync_read
   (rdata,
    fclk1,
    dram_wr_en,
    dram_wr_addr,
    dram_rd_addr,
    wdata);
  output [31:0]rdata;
  input fclk1;
  input dram_wr_en;
  input [14:0]dram_wr_addr;
  input [14:0]dram_rd_addr;
  input [31:0]wdata;

  wire [14:0]dram_rd_addr;
  wire [14:0]dram_wr_addr;
  wire dram_wr_en;
  wire fclk1;
  wire [31:0]rdata;
  wire [31:0]wdata;
  wire NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_0_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_1_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_10_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_10_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_10_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_10_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_10_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_11_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_11_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_11_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_11_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_11_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_12_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_12_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_12_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_12_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_12_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_13_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_13_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_13_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_13_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_13_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_14_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_14_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_14_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_14_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_14_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_15_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_15_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_15_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_15_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_15_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_16_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_16_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_16_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_16_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_16_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_17_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_17_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_17_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_17_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_17_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_18_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_18_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_18_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_18_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_18_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_19_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_19_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_19_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_19_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_19_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_2_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_20_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_20_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_20_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_20_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_20_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_21_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_21_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_21_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_21_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_21_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_22_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_22_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_22_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_22_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_22_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_23_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_23_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_23_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_23_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_23_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_24_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_24_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_24_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_24_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_24_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_25_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_25_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_25_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_25_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_25_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_26_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_26_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_26_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_26_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_26_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_27_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_27_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_27_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_27_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_27_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_28_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_28_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_28_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_28_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_28_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_29_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_29_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_29_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_29_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_29_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_3_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_30_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_30_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_30_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_30_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_30_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_31_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_31_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_31_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_31_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_31_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_4_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_5_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_6_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_7_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_8_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_8_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_8_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_8_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_8_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_9_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_9_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_9_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_9_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_9_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_0
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_0_DOBDO_UNCONNECTED[31:1],rdata[0]}),
        .DOPADOP(NLW_memory_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_1
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[1]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_1_DOBDO_UNCONNECTED[31:1],rdata[1]}),
        .DOPADOP(NLW_memory_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_10
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_10_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_10_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_10_DOBDO_UNCONNECTED[31:1],rdata[10]}),
        .DOPADOP(NLW_memory_reg_0_10_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_10_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_11
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_11_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[11]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_11_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_11_DOBDO_UNCONNECTED[31:1],rdata[11]}),
        .DOPADOP(NLW_memory_reg_0_11_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_11_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_12
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_12_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_12_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_12_DOBDO_UNCONNECTED[31:1],rdata[12]}),
        .DOPADOP(NLW_memory_reg_0_12_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_12_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_13
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_13_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[13]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_13_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_13_DOBDO_UNCONNECTED[31:1],rdata[13]}),
        .DOPADOP(NLW_memory_reg_0_13_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_13_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_14
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_14_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_14_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_14_DOBDO_UNCONNECTED[31:1],rdata[14]}),
        .DOPADOP(NLW_memory_reg_0_14_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_14_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_15
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_15_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[15]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_15_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_15_DOBDO_UNCONNECTED[31:1],rdata[15]}),
        .DOPADOP(NLW_memory_reg_0_15_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_15_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_16
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_16_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[16]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_16_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_16_DOBDO_UNCONNECTED[31:1],rdata[16]}),
        .DOPADOP(NLW_memory_reg_0_16_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_16_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_17
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_17_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[17]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_17_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_17_DOBDO_UNCONNECTED[31:1],rdata[17]}),
        .DOPADOP(NLW_memory_reg_0_17_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_17_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_18
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_18_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_18_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_18_DOBDO_UNCONNECTED[31:1],rdata[18]}),
        .DOPADOP(NLW_memory_reg_0_18_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_18_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_19
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_19_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[19]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_19_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_19_DOBDO_UNCONNECTED[31:1],rdata[19]}),
        .DOPADOP(NLW_memory_reg_0_19_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_19_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_2
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_2_DOBDO_UNCONNECTED[31:1],rdata[2]}),
        .DOPADOP(NLW_memory_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_20
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_20_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[20]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_20_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_20_DOBDO_UNCONNECTED[31:1],rdata[20]}),
        .DOPADOP(NLW_memory_reg_0_20_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_20_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_21
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_21_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[21]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_21_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_21_DOBDO_UNCONNECTED[31:1],rdata[21]}),
        .DOPADOP(NLW_memory_reg_0_21_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_21_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_22
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_22_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[22]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_22_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_22_DOBDO_UNCONNECTED[31:1],rdata[22]}),
        .DOPADOP(NLW_memory_reg_0_22_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_22_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_23
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_23_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[23]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_23_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_23_DOBDO_UNCONNECTED[31:1],rdata[23]}),
        .DOPADOP(NLW_memory_reg_0_23_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_23_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_24
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_24_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[24]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_24_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_24_DOBDO_UNCONNECTED[31:1],rdata[24]}),
        .DOPADOP(NLW_memory_reg_0_24_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_24_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_25
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_25_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[25]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_25_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_25_DOBDO_UNCONNECTED[31:1],rdata[25]}),
        .DOPADOP(NLW_memory_reg_0_25_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_25_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_26
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_26_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[26]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_26_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_26_DOBDO_UNCONNECTED[31:1],rdata[26]}),
        .DOPADOP(NLW_memory_reg_0_26_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_26_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_27
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_27_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[27]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_27_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_27_DOBDO_UNCONNECTED[31:1],rdata[27]}),
        .DOPADOP(NLW_memory_reg_0_27_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_27_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_28
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_28_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[28]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_28_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_28_DOBDO_UNCONNECTED[31:1],rdata[28]}),
        .DOPADOP(NLW_memory_reg_0_28_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_28_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_29
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_29_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[29]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_29_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_29_DOBDO_UNCONNECTED[31:1],rdata[29]}),
        .DOPADOP(NLW_memory_reg_0_29_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_29_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_3
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_3_DOBDO_UNCONNECTED[31:1],rdata[3]}),
        .DOPADOP(NLW_memory_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_30
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_30_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[30]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_30_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_30_DOBDO_UNCONNECTED[31:1],rdata[30]}),
        .DOPADOP(NLW_memory_reg_0_30_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_30_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_31
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_31_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[31]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_31_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_31_DOBDO_UNCONNECTED[31:1],rdata[31]}),
        .DOPADOP(NLW_memory_reg_0_31_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_31_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_4
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_4_DOBDO_UNCONNECTED[31:1],rdata[4]}),
        .DOPADOP(NLW_memory_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_5
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[5]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_5_DOBDO_UNCONNECTED[31:1],rdata[5]}),
        .DOPADOP(NLW_memory_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_6
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_6_DOBDO_UNCONNECTED[31:1],rdata[6]}),
        .DOPADOP(NLW_memory_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_7
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[7]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_7_DOBDO_UNCONNECTED[31:1],rdata[7]}),
        .DOPADOP(NLW_memory_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_8
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_8_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_8_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_8_DOBDO_UNCONNECTED[31:1],rdata[8]}),
        .DOPADOP(NLW_memory_reg_0_8_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_8_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_9
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_9_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_9_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_9_DOBDO_UNCONNECTED[31:1],rdata[9]}),
        .DOPADOP(NLW_memory_reg_0_9_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_9_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "ram_sync_read" *) 
module block_design_accelerator_0_0_ram_sync_read_0
   (rdata,
    fclk1,
    dram_wr_en,
    dram_wr_addr,
    rd_addr,
    wdata);
  output [31:0]rdata;
  input fclk1;
  input dram_wr_en;
  input [14:0]dram_wr_addr;
  input [14:0]rd_addr;
  input [31:0]wdata;

  wire [14:0]dram_wr_addr;
  wire dram_wr_en;
  wire fclk1;
  wire [14:0]rd_addr;
  wire [31:0]rdata;
  wire [31:0]wdata;
  wire NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_0_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_1_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_10_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_10_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_10_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_10_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_10_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_11_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_11_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_11_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_11_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_11_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_12_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_12_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_12_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_12_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_12_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_13_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_13_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_13_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_13_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_13_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_14_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_14_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_14_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_14_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_14_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_15_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_15_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_15_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_15_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_15_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_16_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_16_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_16_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_16_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_16_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_17_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_17_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_17_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_17_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_17_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_18_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_18_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_18_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_18_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_18_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_19_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_19_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_19_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_19_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_19_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_2_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_20_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_20_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_20_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_20_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_20_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_21_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_21_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_21_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_21_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_21_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_22_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_22_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_22_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_22_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_22_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_23_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_23_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_23_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_23_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_23_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_24_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_24_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_24_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_24_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_24_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_25_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_25_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_25_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_25_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_25_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_26_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_26_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_26_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_26_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_26_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_27_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_27_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_27_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_27_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_27_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_28_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_28_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_28_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_28_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_28_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_29_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_29_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_29_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_29_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_29_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_3_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_30_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_30_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_30_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_30_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_30_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_31_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_31_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_31_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_31_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_31_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_4_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_5_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_6_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_7_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_8_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_8_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_8_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_8_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_8_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_9_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_9_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_9_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_9_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_9_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_0
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_0_DOBDO_UNCONNECTED[31:1],rdata[0]}),
        .DOPADOP(NLW_memory_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_1
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[1]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_1_DOBDO_UNCONNECTED[31:1],rdata[1]}),
        .DOPADOP(NLW_memory_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_10
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_10_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_10_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_10_DOBDO_UNCONNECTED[31:1],rdata[10]}),
        .DOPADOP(NLW_memory_reg_0_10_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_10_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_11
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_11_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[11]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_11_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_11_DOBDO_UNCONNECTED[31:1],rdata[11]}),
        .DOPADOP(NLW_memory_reg_0_11_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_11_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_12
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_12_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_12_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_12_DOBDO_UNCONNECTED[31:1],rdata[12]}),
        .DOPADOP(NLW_memory_reg_0_12_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_12_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_13
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_13_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[13]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_13_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_13_DOBDO_UNCONNECTED[31:1],rdata[13]}),
        .DOPADOP(NLW_memory_reg_0_13_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_13_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_14
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_14_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_14_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_14_DOBDO_UNCONNECTED[31:1],rdata[14]}),
        .DOPADOP(NLW_memory_reg_0_14_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_14_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_15
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_15_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[15]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_15_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_15_DOBDO_UNCONNECTED[31:1],rdata[15]}),
        .DOPADOP(NLW_memory_reg_0_15_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_15_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_16
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_16_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[16]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_16_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_16_DOBDO_UNCONNECTED[31:1],rdata[16]}),
        .DOPADOP(NLW_memory_reg_0_16_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_16_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_17
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_17_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[17]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_17_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_17_DOBDO_UNCONNECTED[31:1],rdata[17]}),
        .DOPADOP(NLW_memory_reg_0_17_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_17_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_18
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_18_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_18_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_18_DOBDO_UNCONNECTED[31:1],rdata[18]}),
        .DOPADOP(NLW_memory_reg_0_18_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_18_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_19
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_19_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[19]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_19_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_19_DOBDO_UNCONNECTED[31:1],rdata[19]}),
        .DOPADOP(NLW_memory_reg_0_19_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_19_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_2
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_2_DOBDO_UNCONNECTED[31:1],rdata[2]}),
        .DOPADOP(NLW_memory_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_20
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_20_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[20]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_20_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_20_DOBDO_UNCONNECTED[31:1],rdata[20]}),
        .DOPADOP(NLW_memory_reg_0_20_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_20_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_21
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_21_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[21]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_21_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_21_DOBDO_UNCONNECTED[31:1],rdata[21]}),
        .DOPADOP(NLW_memory_reg_0_21_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_21_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_22
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_22_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[22]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_22_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_22_DOBDO_UNCONNECTED[31:1],rdata[22]}),
        .DOPADOP(NLW_memory_reg_0_22_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_22_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_23
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_23_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[23]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_23_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_23_DOBDO_UNCONNECTED[31:1],rdata[23]}),
        .DOPADOP(NLW_memory_reg_0_23_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_23_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_24
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_24_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[24]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_24_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_24_DOBDO_UNCONNECTED[31:1],rdata[24]}),
        .DOPADOP(NLW_memory_reg_0_24_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_24_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_25
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_25_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[25]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_25_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_25_DOBDO_UNCONNECTED[31:1],rdata[25]}),
        .DOPADOP(NLW_memory_reg_0_25_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_25_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_26
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_26_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[26]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_26_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_26_DOBDO_UNCONNECTED[31:1],rdata[26]}),
        .DOPADOP(NLW_memory_reg_0_26_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_26_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_27
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_27_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[27]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_27_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_27_DOBDO_UNCONNECTED[31:1],rdata[27]}),
        .DOPADOP(NLW_memory_reg_0_27_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_27_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_28
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_28_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[28]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_28_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_28_DOBDO_UNCONNECTED[31:1],rdata[28]}),
        .DOPADOP(NLW_memory_reg_0_28_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_28_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_29
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_29_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[29]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_29_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_29_DOBDO_UNCONNECTED[31:1],rdata[29]}),
        .DOPADOP(NLW_memory_reg_0_29_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_29_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_3
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_3_DOBDO_UNCONNECTED[31:1],rdata[3]}),
        .DOPADOP(NLW_memory_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_30
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_30_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[30]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_30_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_30_DOBDO_UNCONNECTED[31:1],rdata[30]}),
        .DOPADOP(NLW_memory_reg_0_30_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_30_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_31
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_31_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[31]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_31_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_31_DOBDO_UNCONNECTED[31:1],rdata[31]}),
        .DOPADOP(NLW_memory_reg_0_31_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_31_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_4
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_4_DOBDO_UNCONNECTED[31:1],rdata[4]}),
        .DOPADOP(NLW_memory_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_5
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[5]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_5_DOBDO_UNCONNECTED[31:1],rdata[5]}),
        .DOPADOP(NLW_memory_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_6
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_6_DOBDO_UNCONNECTED[31:1],rdata[6]}),
        .DOPADOP(NLW_memory_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_7
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[7]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_7_DOBDO_UNCONNECTED[31:1],rdata[7]}),
        .DOPADOP(NLW_memory_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_8
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_8_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_8_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_8_DOBDO_UNCONNECTED[31:1],rdata[8]}),
        .DOPADOP(NLW_memory_reg_0_8_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_8_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_9
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_9_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_9_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_9_DOBDO_UNCONNECTED[31:1],rdata[9]}),
        .DOPADOP(NLW_memory_reg_0_9_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_9_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "reg_custom" *) 
module block_design_accelerator_0_0_reg_custom
   (Q,
    \output_reg[16]_0 ,
    CLK,
    \output_reg[16]_1 );
  output [16:0]Q;
  input [16:0]\output_reg[16]_0 ;
  input CLK;
  input \output_reg[16]_1 ;

  wire CLK;
  wire [16:0]Q;
  wire [16:0]\output_reg[16]_0 ;
  wire \output_reg[16]_1 ;

  FDCE \output_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [0]),
        .Q(Q[0]));
  FDCE \output_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [10]),
        .Q(Q[10]));
  FDCE \output_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [11]),
        .Q(Q[11]));
  FDCE \output_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [12]),
        .Q(Q[12]));
  FDCE \output_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [13]),
        .Q(Q[13]));
  FDCE \output_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [14]),
        .Q(Q[14]));
  FDCE \output_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [15]),
        .Q(Q[15]));
  FDCE \output_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [16]),
        .Q(Q[16]));
  FDCE \output_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [1]),
        .Q(Q[1]));
  FDCE \output_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [2]),
        .Q(Q[2]));
  FDCE \output_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [3]),
        .Q(Q[3]));
  FDCE \output_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [4]),
        .Q(Q[4]));
  FDCE \output_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [5]),
        .Q(Q[5]));
  FDCE \output_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [6]),
        .Q(Q[6]));
  FDCE \output_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [7]),
        .Q(Q[7]));
  FDCE \output_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [8]),
        .Q(Q[8]));
  FDCE \output_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg_custom" *) 
module block_design_accelerator_0_0_reg_custom__parameterized0
   (Q,
    \output_reg[14]_0 ,
    CLK,
    \output_reg[0]_0 );
  output [14:0]Q;
  input [14:0]\output_reg[14]_0 ;
  input CLK;
  input \output_reg[0]_0 ;

  wire CLK;
  wire [14:0]Q;
  wire \output_reg[0]_0 ;
  wire [14:0]\output_reg[14]_0 ;

  FDCE \output_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [0]),
        .Q(Q[0]));
  FDCE \output_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [10]),
        .Q(Q[10]));
  FDCE \output_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [11]),
        .Q(Q[11]));
  FDCE \output_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [12]),
        .Q(Q[12]));
  FDCE \output_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [13]),
        .Q(Q[13]));
  FDCE \output_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [14]),
        .Q(Q[14]));
  FDCE \output_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [1]),
        .Q(Q[1]));
  FDCE \output_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [2]),
        .Q(Q[2]));
  FDCE \output_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [3]),
        .Q(Q[3]));
  FDCE \output_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [4]),
        .Q(Q[4]));
  FDCE \output_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [5]),
        .Q(Q[5]));
  FDCE \output_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [6]),
        .Q(Q[6]));
  FDCE \output_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [7]),
        .Q(Q[7]));
  FDCE \output_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [8]),
        .Q(Q[8]));
  FDCE \output_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "shrinker_fifo" *) 
module block_design_accelerator_0_0_shrinker_fifo_lib_work
   (clear_IBUF,
    \data_reg[0]_0 ,
    empty,
    rd_en0_in,
    rd_en_IBUF,
    rst,
    user_clk,
    valid_OBUF,
    AR,
    CO,
    Q,
    dout);
  input clear_IBUF;
  output \data_reg[0]_0 ;
  input empty;
  output rd_en0_in;
  input rd_en_IBUF;
  input rst;
  input user_clk;
  output valid_OBUF;
  output [0:0]AR;
  input [0:0]CO;
  output [31:0]Q;
  input [31:0]dout;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [31:0]Q;
  wire clear_IBUF;
  wire \data[0]_i_1_n_0 ;
  wire \data[10]_i_1_n_0 ;
  wire \data[11]_i_1_n_0 ;
  wire \data[12]_i_1_n_0 ;
  wire \data[13]_i_1_n_0 ;
  wire \data[14]_i_1_n_0 ;
  wire \data[15]_i_1_n_0 ;
  wire \data[16]_i_1_n_0 ;
  wire \data[17]_i_1_n_0 ;
  wire \data[18]_i_1_n_0 ;
  wire \data[19]_i_1_n_0 ;
  wire \data[1]_i_1_n_0 ;
  wire \data[20]_i_1_n_0 ;
  wire \data[21]_i_1_n_0 ;
  wire \data[22]_i_1_n_0 ;
  wire \data[23]_i_1_n_0 ;
  wire \data[24]_i_1_n_0 ;
  wire \data[25]_i_1_n_0 ;
  wire \data[26]_i_1_n_0 ;
  wire \data[27]_i_1_n_0 ;
  wire \data[28]_i_1_n_0 ;
  wire \data[29]_i_1_n_0 ;
  wire \data[2]_i_1_n_0 ;
  wire \data[30]_i_1_n_0 ;
  wire \data[31]_i_1_n_0 ;
  wire \data[31]_i_2_n_0 ;
  wire \data[3]_i_1_n_0 ;
  wire \data[4]_i_1_n_0 ;
  wire \data[5]_i_1_n_0 ;
  wire \data[6]_i_1_n_0 ;
  wire \data[7]_i_1_n_0 ;
  wire \data[8]_i_1_n_0 ;
  wire \data[9]_i_1_n_0 ;
  wire \data_reg[0]_0 ;
  wire [31:0]dout;
  wire empty;
  wire next_count;
  wire rd_en0_in;
  wire rd_en_IBUF;
  wire rst;
  wire user_clk;
  wire valid_OBUF;

  LUT2 #(
    .INIT(4'hE)) 
    U_FIFO_i_1
       (.I0(rst),
        .I1(clear_IBUF),
        .O(AR));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'hB)) 
    U_FIFO_i_2
       (.I0(rd_en_IBUF),
        .I1(\data_reg[0]_0 ),
        .O(rd_en0_in));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h75)) 
    \count[0]_i_1 
       (.I0(empty),
        .I1(rd_en_IBUF),
        .I2(\data_reg[0]_0 ),
        .O(next_count));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_count),
        .Q(\data_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[0]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[0]),
        .O(\data[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[10]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[10]),
        .O(\data[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[11]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[11]),
        .O(\data[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[12]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[12]),
        .O(\data[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[13]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[13]),
        .O(\data[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[14]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[14]),
        .O(\data[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[15]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[15]),
        .O(\data[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[16]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[16]),
        .O(\data[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[17]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[17]),
        .O(\data[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[18]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[18]),
        .O(\data[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[19]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[19]),
        .O(\data[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[1]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[1]),
        .O(\data[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[20]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[20]),
        .O(\data[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[21]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[21]),
        .O(\data[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[22]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[22]),
        .O(\data[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[23]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[23]),
        .O(\data[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[24]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[24]),
        .O(\data[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[25]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[25]),
        .O(\data[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[26]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[26]),
        .O(\data[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[27]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[27]),
        .O(\data[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[28]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[28]),
        .O(\data[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[29]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[29]),
        .O(\data[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[2]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[2]),
        .O(\data[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[30]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[30]),
        .O(\data[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \data[31]_i_1 
       (.I0(empty),
        .I1(\data_reg[0]_0 ),
        .I2(rd_en_IBUF),
        .O(\data[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[31]_i_2 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[31]),
        .O(\data[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[3]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[3]),
        .O(\data[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[4]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[4]),
        .O(\data[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[5]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[5]),
        .O(\data[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[6]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[6]),
        .O(\data[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[7]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[7]),
        .O(\data[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[8]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[8]),
        .O(\data[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[9]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[9]),
        .O(\data[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[15] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[15]_i_1_n_0 ),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[16] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[16]_i_1_n_0 ),
        .Q(Q[16]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[17] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[17]_i_1_n_0 ),
        .Q(Q[17]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[18] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[18]_i_1_n_0 ),
        .Q(Q[18]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[19] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[19]_i_1_n_0 ),
        .Q(Q[19]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[20] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[20]_i_1_n_0 ),
        .Q(Q[20]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[21] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[21]_i_1_n_0 ),
        .Q(Q[21]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[22] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[22]_i_1_n_0 ),
        .Q(Q[22]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[23] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[23]_i_1_n_0 ),
        .Q(Q[23]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[24] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[24]_i_1_n_0 ),
        .Q(Q[24]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[25] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[25]_i_1_n_0 ),
        .Q(Q[25]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[26] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[26]_i_1_n_0 ),
        .Q(Q[26]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[27] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[27]_i_1_n_0 ),
        .Q(Q[27]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[28] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[28]_i_1_n_0 ),
        .Q(Q[28]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[29] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[29]_i_1_n_0 ),
        .Q(Q[29]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[30] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[30]_i_1_n_0 ),
        .Q(Q[30]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[31] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[31]_i_2_n_0 ),
        .Q(Q[31]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[9]_i_1_n_0 ),
        .Q(Q[9]));
  LUT2 #(
    .INIT(4'h2)) 
    valid_OBUF_inst_i_1
       (.I0(\data_reg[0]_0 ),
        .I1(CO),
        .O(valid_OBUF));
endmodule

module \block_design_accelerator_0_0_shrinker_fifo_lib_work_file_dram_wr_ram0.edn 
   (clear_IBUF,
    \data_reg[31]_0 ,
    full,
    ready_OBUF,
    rst,
    user_clk,
    wr_en2_out,
    wr_en_IBUF,
    AR,
    CO,
    E,
    Q,
    data_IBUF);
  input clear_IBUF;
  output \data_reg[31]_0 ;
  input full;
  output ready_OBUF;
  input rst;
  input user_clk;
  output wr_en2_out;
  input wr_en_IBUF;
  output [0:0]AR;
  input [0:0]CO;
  input [0:0]E;
  output [31:0]Q;
  input [31:0]data_IBUF;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [0:0]E;
  wire [31:0]Q;
  wire clear_IBUF;
  wire \data[0]_i_1_n_0 ;
  wire \data[10]_i_1_n_0 ;
  wire \data[11]_i_1_n_0 ;
  wire \data[12]_i_1_n_0 ;
  wire \data[13]_i_1_n_0 ;
  wire \data[14]_i_1_n_0 ;
  wire \data[15]_i_1_n_0 ;
  wire \data[16]_i_1_n_0 ;
  wire \data[17]_i_1_n_0 ;
  wire \data[18]_i_1_n_0 ;
  wire \data[19]_i_1_n_0 ;
  wire \data[1]_i_1_n_0 ;
  wire \data[20]_i_1_n_0 ;
  wire \data[21]_i_1_n_0 ;
  wire \data[22]_i_1_n_0 ;
  wire \data[23]_i_1_n_0 ;
  wire \data[24]_i_1_n_0 ;
  wire \data[25]_i_1_n_0 ;
  wire \data[26]_i_1_n_0 ;
  wire \data[27]_i_1_n_0 ;
  wire \data[28]_i_1_n_0 ;
  wire \data[29]_i_1_n_0 ;
  wire \data[2]_i_1_n_0 ;
  wire \data[30]_i_1_n_0 ;
  wire \data[31]_i_2_n_0 ;
  wire \data[3]_i_1_n_0 ;
  wire \data[4]_i_1_n_0 ;
  wire \data[5]_i_1_n_0 ;
  wire \data[6]_i_1_n_0 ;
  wire \data[7]_i_1_n_0 ;
  wire \data[8]_i_1_n_0 ;
  wire \data[9]_i_1_n_0 ;
  wire [31:0]data_IBUF;
  wire \data_reg[31]_0 ;
  wire full;
  wire next_count;
  wire ready_OBUF;
  wire rst;
  wire user_clk;
  wire wr_en2_out;
  wire wr_en_IBUF;

  LUT2 #(
    .INIT(4'hE)) 
    U_FIFO_i_1
       (.I0(clear_IBUF),
        .I1(rst),
        .O(AR));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    U_FIFO_i_2
       (.I0(\data_reg[31]_0 ),
        .I1(full),
        .O(wr_en2_out));
  LUT4 #(
    .INIT(16'h88F8)) 
    \count[0]_i_1 
       (.I0(full),
        .I1(\data_reg[31]_0 ),
        .I2(wr_en_IBUF),
        .I3(CO),
        .O(next_count));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_count),
        .Q(\data_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[0]_i_1 
       (.I0(data_IBUF[0]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[10]_i_1 
       (.I0(data_IBUF[10]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[11]_i_1 
       (.I0(data_IBUF[11]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[12]_i_1 
       (.I0(data_IBUF[12]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[13]_i_1 
       (.I0(data_IBUF[13]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[14]_i_1 
       (.I0(data_IBUF[14]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[15]_i_1 
       (.I0(data_IBUF[15]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[16]_i_1 
       (.I0(data_IBUF[16]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[17]_i_1 
       (.I0(data_IBUF[17]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[18]_i_1 
       (.I0(data_IBUF[18]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[19]_i_1 
       (.I0(data_IBUF[19]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[1]_i_1 
       (.I0(data_IBUF[1]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[20]_i_1 
       (.I0(data_IBUF[20]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[21]_i_1 
       (.I0(data_IBUF[21]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[22]_i_1 
       (.I0(data_IBUF[22]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[23]_i_1 
       (.I0(data_IBUF[23]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[24]_i_1 
       (.I0(data_IBUF[24]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[25]_i_1 
       (.I0(data_IBUF[25]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[26]_i_1 
       (.I0(data_IBUF[26]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[27]_i_1 
       (.I0(data_IBUF[27]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[28]_i_1 
       (.I0(data_IBUF[28]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[29]_i_1 
       (.I0(data_IBUF[29]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[2]_i_1 
       (.I0(data_IBUF[2]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[30]_i_1 
       (.I0(data_IBUF[30]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[31]_i_2 
       (.I0(data_IBUF[31]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[3]_i_1 
       (.I0(data_IBUF[3]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[4]_i_1 
       (.I0(data_IBUF[4]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[5]_i_1 
       (.I0(data_IBUF[5]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[6]_i_1 
       (.I0(data_IBUF[6]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[7]_i_1 
       (.I0(data_IBUF[7]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[8]_i_1 
       (.I0(data_IBUF[8]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[9]_i_1 
       (.I0(data_IBUF[9]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[15] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[15]_i_1_n_0 ),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[16] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[16]_i_1_n_0 ),
        .Q(Q[16]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[17] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[17]_i_1_n_0 ),
        .Q(Q[17]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[18] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[18]_i_1_n_0 ),
        .Q(Q[18]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[19] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[19]_i_1_n_0 ),
        .Q(Q[19]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[20] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[20]_i_1_n_0 ),
        .Q(Q[20]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[21] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[21]_i_1_n_0 ),
        .Q(Q[21]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[22] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[22]_i_1_n_0 ),
        .Q(Q[22]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[23] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[23]_i_1_n_0 ),
        .Q(Q[23]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[24] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[24]_i_1_n_0 ),
        .Q(Q[24]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[25] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[25]_i_1_n_0 ),
        .Q(Q[25]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[26] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[26]_i_1_n_0 ),
        .Q(Q[26]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[27] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[27]_i_1_n_0 ),
        .Q(Q[27]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[28] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[28]_i_1_n_0 ),
        .Q(Q[28]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[29] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[29]_i_1_n_0 ),
        .Q(Q[29]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[30] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[30]_i_1_n_0 ),
        .Q(Q[30]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[31] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[31]_i_2_n_0 ),
        .Q(Q[31]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[9]_i_1_n_0 ),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ready_OBUF_inst_i_1
       (.I0(\data_reg[31]_0 ),
        .I1(full),
        .O(ready_OBUF));
endmodule

(* ORIG_REF_NAME = "synchronizer_dual_flop" *) 
module block_design_accelerator_0_0_synchronizer_dual_flop_lib_work
   (actually_empty,
    busy,
    busy_reg,
    dram_clk_IBUF_BUFG,
    go_IBUF,
    got_it_tg,
    got_it_tg_ff,
    got_it_tg_sync,
    handshake_go,
    rst0_out,
    state_1,
    \^state_reg ,
    state_reg,
    take_it_tg,
    take_it_tg_reg,
    user_clk,
    CO,
    state);
  input actually_empty;
  input busy;
  output busy_reg;
  input dram_clk_IBUF_BUFG;
  input go_IBUF;
  input got_it_tg;
  input got_it_tg_ff;
  output got_it_tg_sync;
  input handshake_go;
  input rst0_out;
  input state_1;
  output \^state_reg ;
  output [1:0]state_reg;
  input take_it_tg;
  output take_it_tg_reg;
  input user_clk;
  input [0:0]CO;
  input [1:0]state;

  wire [0:0]CO;
  wire actually_empty;
  wire busy;
  wire busy_reg;
  wire [0:0]cdc_reg_n_0_;
  wire dram_clk_IBUF_BUFG;
  wire go_IBUF;
  wire got_it_tg;
  wire got_it_tg_ff;
  wire got_it_tg_sync;
  wire handshake_go;
  wire rst0_out;
  wire [1:0]state;
  wire state_1;
  wire \^state_reg ;
  wire [1:0]state_reg;
  wire [0:0]sync1_reg_n_0_;
  wire take_it_tg;
  wire take_it_tg_reg;
  wire user_clk;

  LUT6 #(
    .INIT(64'hC3FFFFAA000000AA)) 
    busy_i_1
       (.I0(go_IBUF),
        .I1(got_it_tg_ff),
        .I2(got_it_tg_sync),
        .I3(state[1]),
        .I4(state[0]),
        .I5(busy),
        .O(busy_reg));
  FDCE #(
    .INIT(1'b0)) 
    \cdc_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(got_it_tg),
        .Q(cdc_reg_n_0_));
  FDCE #(
    .INIT(1'b0)) 
    \output_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(sync1_reg_n_0_),
        .Q(got_it_tg_sync));
  LUT5 #(
    .INIT(32'h90909F90)) 
    \state[0]_i_1 
       (.I0(got_it_tg_ff),
        .I1(got_it_tg_sync),
        .I2(state[0]),
        .I3(go_IBUF),
        .I4(state[1]),
        .O(state_reg[0]));
  LUT6 #(
    .INIT(64'h909F9F9F60606060)) 
    \state[1]_i_1 
       (.I0(got_it_tg_ff),
        .I1(got_it_tg_sync),
        .I2(state[0]),
        .I3(CO),
        .I4(actually_empty),
        .I5(state[1]),
        .O(state_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFF90)) 
    state_i_1
       (.I0(got_it_tg_ff),
        .I1(got_it_tg_sync),
        .I2(state_1),
        .I3(handshake_go),
        .O(\^state_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \sync1_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(cdc_reg_n_0_),
        .Q(sync1_reg_n_0_));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h82FF7D00)) 
    take_it_tg_i_1
       (.I0(state_1),
        .I1(got_it_tg_ff),
        .I2(got_it_tg_sync),
        .I3(handshake_go),
        .I4(take_it_tg),
        .O(take_it_tg_reg));
endmodule

module \block_design_accelerator_0_0_synchronizer_dual_flop_lib_work_file_dram_rd_ram1.edn 
   (busy,
    busy_reg,
    dram_clk_IBUF_BUFG,
    go_IBUF,
    got_it_tg,
    got_it_tg_ff_reg,
    got_it_tg_ff_reg_0,
    handshake_go,
    state_0,
    \^state_reg ,
    state_reg,
    take_it_tg,
    take_it_tg_reg,
    user_clk,
    AR);
  input busy;
  output busy_reg;
  input dram_clk_IBUF_BUFG;
  input go_IBUF;
  input got_it_tg;
  output got_it_tg_ff_reg;
  input got_it_tg_ff_reg_0;
  input handshake_go;
  input state_0;
  output \^state_reg ;
  input [1:0]state_reg;
  input take_it_tg;
  output take_it_tg_reg;
  input user_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire busy;
  wire busy_reg;
  wire [0:0]cdc_reg_n_0_;
  wire dram_clk_IBUF_BUFG;
  wire go_IBUF;
  wire got_it_tg;
  wire got_it_tg_ff_reg;
  wire got_it_tg_ff_reg_0;
  wire handshake_go;
  wire state_0;
  wire \^state_reg ;
  wire [1:0]state_reg;
  wire [0:0]sync1_reg_n_0_;
  wire take_it_tg;
  wire take_it_tg_reg;
  wire user_clk;

  LUT6 #(
    .INIT(64'hC3FFFFAA000000AA)) 
    busy_i_1
       (.I0(go_IBUF),
        .I1(got_it_tg_ff_reg),
        .I2(got_it_tg_ff_reg_0),
        .I3(state_reg[0]),
        .I4(state_reg[1]),
        .I5(busy),
        .O(busy_reg));
  FDCE #(
    .INIT(1'b0)) 
    \cdc_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(got_it_tg),
        .Q(cdc_reg_n_0_));
  FDCE #(
    .INIT(1'b0)) 
    \output_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_reg_n_0_),
        .Q(got_it_tg_ff_reg));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFF90)) 
    state_i_1
       (.I0(got_it_tg_ff_reg),
        .I1(got_it_tg_ff_reg_0),
        .I2(state_0),
        .I3(handshake_go),
        .O(\^state_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \sync1_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(cdc_reg_n_0_),
        .Q(sync1_reg_n_0_));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hD55D2AA2)) 
    take_it_tg_i_1
       (.I0(handshake_go),
        .I1(state_0),
        .I2(got_it_tg_ff_reg_0),
        .I3(got_it_tg_ff_reg),
        .I4(take_it_tg),
        .O(take_it_tg_reg));
endmodule

module \block_design_accelerator_0_0_synchronizer_dual_flop_lib_work_file_dram_wr_ram0.edn 
   (actually_empty,
    busy,
    busy_reg,
    dram_clk_IBUF_BUFG,
    go_IBUF,
    got_it_tg,
    got_it_tg_ff,
    got_it_tg_sync,
    handshake_go,
    rst0_out,
    state_1,
    \^state_reg ,
    state_reg,
    take_it_tg,
    take_it_tg_reg,
    user_clk,
    CO,
    state);
  input actually_empty;
  input busy;
  output busy_reg;
  input dram_clk_IBUF_BUFG;
  input go_IBUF;
  input got_it_tg;
  input got_it_tg_ff;
  output got_it_tg_sync;
  input handshake_go;
  input rst0_out;
  input state_1;
  output \^state_reg ;
  output [1:0]state_reg;
  input take_it_tg;
  output take_it_tg_reg;
  input user_clk;
  input [0:0]CO;
  input [1:0]state;

  wire [0:0]CO;
  wire actually_empty;
  wire busy;
  wire busy_reg;
  wire [0:0]cdc_reg_n_0_;
  wire dram_clk_IBUF_BUFG;
  wire go_IBUF;
  wire got_it_tg;
  wire got_it_tg_ff;
  wire got_it_tg_sync;
  wire handshake_go;
  wire rst0_out;
  wire [1:0]state;
  wire state_1;
  wire \^state_reg ;
  wire [1:0]state_reg;
  wire [0:0]sync1_reg_n_0_;
  wire take_it_tg;
  wire take_it_tg_reg;
  wire user_clk;

  LUT6 #(
    .INIT(64'hC3FFFFAA000000AA)) 
    busy_i_1
       (.I0(go_IBUF),
        .I1(got_it_tg_ff),
        .I2(got_it_tg_sync),
        .I3(state[1]),
        .I4(state[0]),
        .I5(busy),
        .O(busy_reg));
  FDCE #(
    .INIT(1'b0)) 
    \cdc_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(got_it_tg),
        .Q(cdc_reg_n_0_));
  FDCE #(
    .INIT(1'b0)) 
    \output_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(sync1_reg_n_0_),
        .Q(got_it_tg_sync));
  LUT5 #(
    .INIT(32'h90909F90)) 
    \state[0]_i_1 
       (.I0(got_it_tg_ff),
        .I1(got_it_tg_sync),
        .I2(state[0]),
        .I3(go_IBUF),
        .I4(state[1]),
        .O(state_reg[0]));
  LUT6 #(
    .INIT(64'h909F9F9F60606060)) 
    \state[1]_i_1 
       (.I0(got_it_tg_ff),
        .I1(got_it_tg_sync),
        .I2(state[0]),
        .I3(CO),
        .I4(actually_empty),
        .I5(state[1]),
        .O(state_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFF90)) 
    state_i_1
       (.I0(got_it_tg_ff),
        .I1(got_it_tg_sync),
        .I2(state_1),
        .I3(handshake_go),
        .O(\^state_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \sync1_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(cdc_reg_n_0_),
        .Q(sync1_reg_n_0_));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h82FF7D00)) 
    take_it_tg_i_1
       (.I0(state_1),
        .I1(got_it_tg_ff),
        .I2(got_it_tg_sync),
        .I3(handshake_go),
        .I4(take_it_tg),
        .O(take_it_tg_reg));
endmodule

(* ORIG_REF_NAME = "synchronizer_dual_flop" *) 
module block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work
   (addr_current_reg,
    dram_clk_IBUF_BUFG,
    dram_ready_IBUF,
    dram_wr_en_OBUF,
    empty,
    got_it_tg,
    got_it_tg_reg,
    rst0_out,
    state_0,
    state_reg,
    take_it_tg,
    take_it_tg_ff,
    take_it_tg_sync,
    user_clk);
  output [0:0]addr_current_reg;
  input dram_clk_IBUF_BUFG;
  input dram_ready_IBUF;
  output dram_wr_en_OBUF;
  input empty;
  input got_it_tg;
  output got_it_tg_reg;
  input rst0_out;
  input state_0;
  output state_reg;
  input take_it_tg;
  input take_it_tg_ff;
  output take_it_tg_sync;
  input user_clk;

  wire [0:0]addr_current_reg;
  wire cdc;
  wire dram_clk_IBUF_BUFG;
  wire dram_ready_IBUF;
  wire dram_wr_en_OBUF;
  wire empty;
  wire got_it_tg;
  wire got_it_tg_reg;
  wire rst0_out;
  wire state_0;
  wire state_reg;
  wire sync1;
  wire take_it_tg;
  wire take_it_tg_ff;
  wire take_it_tg_sync;
  wire user_clk;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h0090FFFF)) 
    \addr_current[0]_i_1 
       (.I0(take_it_tg_sync),
        .I1(take_it_tg_ff),
        .I2(dram_ready_IBUF),
        .I3(empty),
        .I4(state_0),
        .O(addr_current_reg));
  FDCE #(
    .INIT(1'b0)) 
    \cdc_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(take_it_tg),
        .Q(cdc));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00900000)) 
    dram_wr_en_OBUF_inst_i_1
       (.I0(take_it_tg_sync),
        .I1(take_it_tg_ff),
        .I2(dram_ready_IBUF),
        .I3(empty),
        .I4(state_0),
        .O(dram_wr_en_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    got_it_tg_i_1
       (.I0(take_it_tg_ff),
        .I1(take_it_tg_sync),
        .I2(got_it_tg),
        .O(got_it_tg_reg));
  FDCE #(
    .INIT(1'b0)) 
    \output_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(sync1),
        .Q(take_it_tg_sync));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    state_i_1__0
       (.I0(take_it_tg_sync),
        .I1(take_it_tg_ff),
        .I2(state_0),
        .O(state_reg));
  FDCE #(
    .INIT(1'b0)) 
    \sync1_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(cdc),
        .Q(sync1));
endmodule

(* ORIG_REF_NAME = "synchronizer_dual_flop" *) 
module \block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn 
   (addr_current_reg,
    dram_clk_IBUF_BUFG,
    dram_rd_en_OBUF,
    dram_rd_flush_OBUF,
    dram_ready_IBUF,
    got_it_tg,
    got_it_tg_reg,
    prog_full,
    stall_IBUF,
    state,
    state_reg,
    take_it_tg,
    take_it_tg_ff,
    take_it_tg_sync,
    user_clk,
    AR);
  output [0:0]addr_current_reg;
  input dram_clk_IBUF_BUFG;
  output dram_rd_en_OBUF;
  output dram_rd_flush_OBUF;
  input dram_ready_IBUF;
  input got_it_tg;
  output got_it_tg_reg;
  input prog_full;
  input stall_IBUF;
  input state;
  output state_reg;
  input take_it_tg;
  input take_it_tg_ff;
  output take_it_tg_sync;
  input user_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]addr_current_reg;
  wire cdc;
  wire dram_clk_IBUF_BUFG;
  wire dram_rd_en_OBUF;
  wire dram_rd_flush_OBUF;
  wire dram_ready_IBUF;
  wire got_it_tg;
  wire got_it_tg_reg;
  wire prog_full;
  wire stall_IBUF;
  wire state;
  wire state_reg;
  wire sync1;
  wire take_it_tg;
  wire take_it_tg_ff;
  wire take_it_tg_sync;
  wire user_clk;

  LUT6 #(
    .INIT(64'h02000002FFFFFFFF)) 
    \addr_current[0]_i_1 
       (.I0(dram_ready_IBUF),
        .I1(stall_IBUF),
        .I2(prog_full),
        .I3(take_it_tg_ff),
        .I4(take_it_tg_sync),
        .I5(state),
        .O(addr_current_reg));
  FDCE #(
    .INIT(1'b0)) 
    \cdc_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(take_it_tg),
        .Q(cdc));
  LUT6 #(
    .INIT(64'h0008000000000008)) 
    dram_rd_en_OBUF_inst_i_1
       (.I0(state),
        .I1(dram_ready_IBUF),
        .I2(stall_IBUF),
        .I3(prog_full),
        .I4(take_it_tg_ff),
        .I5(take_it_tg_sync),
        .O(dram_rd_en_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    dram_rd_flush_OBUF_inst_i_1
       (.I0(take_it_tg_ff),
        .I1(take_it_tg_sync),
        .O(dram_rd_flush_OBUF));
  LUT3 #(
    .INIT(8'h96)) 
    got_it_tg_i_1
       (.I0(take_it_tg_sync),
        .I1(take_it_tg_ff),
        .I2(got_it_tg),
        .O(got_it_tg_reg));
  FDCE #(
    .INIT(1'b0)) 
    \output_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1),
        .Q(take_it_tg_sync));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    state_i_1__0
       (.I0(take_it_tg_ff),
        .I1(take_it_tg_sync),
        .I2(state),
        .O(state_reg));
  FDCE #(
    .INIT(1'b0)) 
    \sync1_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(cdc),
        .Q(sync1));
endmodule

(* ORIG_REF_NAME = "synchronizer_dual_flop" *) 
module \block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn 
   (addr_current_reg,
    dram_clk_IBUF_BUFG,
    dram_ready_IBUF,
    dram_wr_en_OBUF,
    empty,
    got_it_tg,
    got_it_tg_reg,
    rst0_out,
    state_0,
    state_reg,
    take_it_tg,
    take_it_tg_ff,
    take_it_tg_sync,
    user_clk);
  output [0:0]addr_current_reg;
  input dram_clk_IBUF_BUFG;
  input dram_ready_IBUF;
  output dram_wr_en_OBUF;
  input empty;
  input got_it_tg;
  output got_it_tg_reg;
  input rst0_out;
  input state_0;
  output state_reg;
  input take_it_tg;
  input take_it_tg_ff;
  output take_it_tg_sync;
  input user_clk;

  wire [0:0]addr_current_reg;
  wire cdc;
  wire dram_clk_IBUF_BUFG;
  wire dram_ready_IBUF;
  wire dram_wr_en_OBUF;
  wire empty;
  wire got_it_tg;
  wire got_it_tg_reg;
  wire rst0_out;
  wire state_0;
  wire state_reg;
  wire sync1;
  wire take_it_tg;
  wire take_it_tg_ff;
  wire take_it_tg_sync;
  wire user_clk;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h0090FFFF)) 
    \addr_current[0]_i_1 
       (.I0(take_it_tg_sync),
        .I1(take_it_tg_ff),
        .I2(dram_ready_IBUF),
        .I3(empty),
        .I4(state_0),
        .O(addr_current_reg));
  FDCE #(
    .INIT(1'b0)) 
    \cdc_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(take_it_tg),
        .Q(cdc));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00900000)) 
    dram_wr_en_OBUF_inst_i_1
       (.I0(take_it_tg_sync),
        .I1(take_it_tg_ff),
        .I2(dram_ready_IBUF),
        .I3(empty),
        .I4(state_0),
        .O(dram_wr_en_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    got_it_tg_i_1
       (.I0(take_it_tg_ff),
        .I1(take_it_tg_sync),
        .I2(got_it_tg),
        .O(got_it_tg_reg));
  FDCE #(
    .INIT(1'b0)) 
    \output_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(sync1),
        .Q(take_it_tg_sync));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    state_i_1__0
       (.I0(take_it_tg_sync),
        .I1(take_it_tg_ff),
        .I2(state_0),
        .O(state_reg));
  FDCE #(
    .INIT(1'b0)) 
    \sync1_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(cdc),
        .Q(sync1));
endmodule

(* ORIG_REF_NAME = "user_app" *) 
module block_design_accelerator_0_0_user_app
   (go_0,
    AS,
    clear,
    go,
    wr_en,
    rd_en,
    ram1_rd_clear_reg,
    ram1_rd_go_reg,
    reg_rst_reg,
    flush_s,
    CLK,
    \FSM_onehot_state_reg[1] ,
    \reg_size_reg[16] ,
    \reg_ram1_wr_addr_reg[14] ,
    \reg_ram0_rd_addr_reg[14] ,
    ram1_wr_clear,
    \ram0_wr_data_reg[31] ,
    \ram0_wr_addr_reg[14] ,
    \ram0_wr_size_reg[15] ,
    \ram1_rd_addr_reg[14] ,
    \ram1_rd_size_reg[15] ,
    \rd_data_reg[31] ,
    fclk0,
    s00_axi_araddr,
    data,
    s00_axi_aresetn,
    dram_rd_flush,
    s00_axi_arvalid,
    Q,
    s00_axi_wdata,
    \prev_addr_reg[15] ,
    \prev_addr_reg[15]_0 ,
    s00_axi_wvalid,
    s00_axi_awvalid,
    done);
  output go_0;
  output [0:0]AS;
  output clear;
  output go;
  output wr_en;
  output rd_en;
  output ram1_rd_clear_reg;
  output ram1_rd_go_reg;
  output reg_rst_reg;
  output flush_s;
  output CLK;
  output \FSM_onehot_state_reg[1] ;
  output [16:0]\reg_size_reg[16] ;
  output [14:0]\reg_ram1_wr_addr_reg[14] ;
  output [14:0]\reg_ram0_rd_addr_reg[14] ;
  output ram1_wr_clear;
  output [31:0]\ram0_wr_data_reg[31] ;
  output [14:0]\ram0_wr_addr_reg[14] ;
  output [15:0]\ram0_wr_size_reg[15] ;
  output [14:0]\ram1_rd_addr_reg[14] ;
  output [15:0]\ram1_rd_size_reg[15] ;
  output [31:0]\rd_data_reg[31] ;
  input fclk0;
  input [17:0]s00_axi_araddr;
  input [31:0]data;
  input s00_axi_aresetn;
  input dram_rd_flush;
  input s00_axi_arvalid;
  input [17:0]Q;
  input [31:0]s00_axi_wdata;
  input \prev_addr_reg[15] ;
  input \prev_addr_reg[15]_0 ;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input done;

  wire [0:0]AS;
  wire CLK;
  wire \FSM_onehot_state_reg[1] ;
  wire [17:0]Q;
  wire clear;
  wire [31:0]data;
  wire done;
  wire done_0;
  wire dram_rd_flush;
  wire fclk0;
  wire flush_s;
  wire go;
  wire go_0;
  wire \prev_addr_reg[15] ;
  wire \prev_addr_reg[15]_0 ;
  wire [14:0]\ram0_wr_addr_reg[14] ;
  wire [31:0]\ram0_wr_data_reg[31] ;
  wire [15:0]\ram0_wr_size_reg[15] ;
  wire [14:0]\ram1_rd_addr_reg[14] ;
  wire ram1_rd_clear_reg;
  wire ram1_rd_go_reg;
  wire [15:0]\ram1_rd_size_reg[15] ;
  wire ram1_wr_clear;
  wire [31:0]\rd_data_reg[31] ;
  wire rd_en;
  wire [14:0]\reg_ram0_rd_addr_reg[14] ;
  wire [14:0]\reg_ram1_wr_addr_reg[14] ;
  wire reg_rst_reg;
  wire [16:0]\reg_size_reg[16] ;
  wire [17:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire s00_axi_awvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wvalid;
  wire wr_en;

  block_design_accelerator_0_0_ctrl U_CTRL
       (.CLK(CLK),
        .\FSM_onehot_state_reg[0]_0 (ram1_wr_clear),
        .\FSM_onehot_state_reg[0]_1 (reg_rst_reg),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1] ),
        .done(done),
        .done_0(done_0),
        .fclk0(fclk0),
        .\output_reg[14] (go_0));
  block_design_accelerator_0_0_memory_map U_MMAP
       (.AR(AS),
        .Q(Q),
        .clear(clear),
        .data(data),
        .done_0(done_0),
        .dram_rd_flush(dram_rd_flush),
        .fclk0(fclk0),
        .flush_s(flush_s),
        .go(go),
        .go_0(go_0),
        .\prev_addr_reg[15]_0 (\prev_addr_reg[15] ),
        .\prev_addr_reg[15]_1 (\prev_addr_reg[15]_0 ),
        .\ram0_wr_addr_reg[14]_0 (\ram0_wr_addr_reg[14] ),
        .\ram0_wr_data_reg[31]_0 (\ram0_wr_data_reg[31] ),
        .\ram0_wr_size_reg[15]_0 (\ram0_wr_size_reg[15] ),
        .\ram1_rd_addr_reg[14]_0 (\ram1_rd_addr_reg[14] ),
        .ram1_rd_clear_reg_0(ram1_rd_clear_reg),
        .ram1_rd_go_reg_0(ram1_rd_go_reg),
        .\ram1_rd_size_reg[15]_0 (\ram1_rd_size_reg[15] ),
        .\rd_data_reg[31]_0 (\rd_data_reg[31] ),
        .rd_en(rd_en),
        .\reg_ram0_rd_addr_reg[14]_0 (\reg_ram0_rd_addr_reg[14] ),
        .\reg_ram1_wr_addr_reg[14]_0 (\reg_ram1_wr_addr_reg[14] ),
        .reg_rst_reg_0(reg_rst_reg),
        .\reg_size_reg[16]_0 (\reg_size_reg[16] ),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wvalid(s00_axi_wvalid),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "width_change_fifo" *) 
module block_design_accelerator_0_0_width_change_fifo_lib_work
   (clear_IBUF,
    count_reg,
    full,
    ready_OBUF,
    rst,
    user_clk,
    wr_en2_out,
    wr_en_IBUF,
    AR,
    CO,
    D,
    Q,
    din);
  input clear_IBUF;
  output [16:16]count_reg;
  input full;
  output ready_OBUF;
  input rst;
  input user_clk;
  output wr_en2_out;
  input wr_en_IBUF;
  output [0:0]AR;
  input [0:0]CO;
  input [15:0]D;
  output [1:0]Q;
  output [31:0]din;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [15:0]D;
  wire [1:0]Q;
  wire clear_IBUF;
  wire [16:16]count_reg;
  wire [31:0]din;
  wire full;
  wire ready_OBUF;
  wire rst;
  wire user_clk;
  wire wr_en2_out;
  wire wr_en_IBUF;

  block_design_accelerator_0_0_expander_fifo \U_EXPAND.U_EXPAND_FIFO 
       (.AR(AR),
        .CO(CO),
        .D(D),
        .Q(Q),
        .clear_IBUF(clear_IBUF),
        .count_reg(count_reg),
        .din(din),
        .full(full),
        .ready_OBUF(ready_OBUF),
        .rst(rst),
        .user_clk(user_clk),
        .wr_en2_out(wr_en2_out),
        .wr_en_IBUF(wr_en_IBUF));
endmodule

module \block_design_accelerator_0_0_width_change_fifo_lib_work_file_dram_rd_ram1.edn 
   (clear_IBUF,
    empty,
    rd_en0_in,
    rd_en_IBUF,
    rst,
    update_count0,
    user_clk,
    valid_OBUF,
    AR,
    CO,
    Q,
    dout);
  input clear_IBUF;
  input empty;
  output rd_en0_in;
  input rd_en_IBUF;
  input rst;
  output update_count0;
  input user_clk;
  output valid_OBUF;
  output [0:0]AR;
  input [0:0]CO;
  output [31:0]Q;
  input [31:0]dout;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [31:0]Q;
  wire clear_IBUF;
  wire [31:0]dout;
  wire empty;
  wire rd_en0_in;
  wire rd_en_IBUF;
  wire rst;
  wire update_count0;
  wire user_clk;
  wire valid_OBUF;

  block_design_accelerator_0_0_shrinker_fifo_lib_work \U_SHRINK.U_SHRINK_FIFO 
       (.AR(AR),
        .CO(CO),
        .Q(Q),
        .clear_IBUF(clear_IBUF),
        .\data_reg[0]_0 (update_count0),
        .dout(dout),
        .empty(empty),
        .rd_en0_in(rd_en0_in),
        .rd_en_IBUF(rd_en_IBUF),
        .rst(rst),
        .user_clk(user_clk),
        .valid_OBUF(valid_OBUF));
endmodule

module \block_design_accelerator_0_0_width_change_fifo_lib_work_file_dram_wr_ram0.edn 
   (clear_IBUF,
    count,
    full,
    ready_OBUF,
    rst,
    user_clk,
    wr_en2_out,
    wr_en_IBUF,
    AR,
    CO,
    E,
    Q,
    data_IBUF);
  input clear_IBUF;
  output count;
  input full;
  output ready_OBUF;
  input rst;
  input user_clk;
  output wr_en2_out;
  input wr_en_IBUF;
  output [0:0]AR;
  input [0:0]CO;
  input [0:0]E;
  output [31:0]Q;
  input [31:0]data_IBUF;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [0:0]E;
  wire [31:0]Q;
  wire clear_IBUF;
  wire count;
  wire [31:0]data_IBUF;
  wire full;
  wire ready_OBUF;
  wire rst;
  wire user_clk;
  wire wr_en2_out;
  wire wr_en_IBUF;

  \block_design_accelerator_0_0_shrinker_fifo_lib_work_file_dram_wr_ram0.edn  \U_SHRINK.U_SHRINK_FIFO 
       (.AR(AR),
        .CO(CO),
        .E(E),
        .Q(Q),
        .clear_IBUF(clear_IBUF),
        .data_IBUF(data_IBUF),
        .\data_reg[31]_0 (count),
        .full(full),
        .ready_OBUF(ready_OBUF),
        .rst(rst),
        .user_clk(user_clk),
        .wr_en2_out(wr_en2_out),
        .wr_en_IBUF(wr_en_IBUF));
endmodule

(* ORIG_REF_NAME = "wrapper" *) 
module block_design_accelerator_0_0_wrapper
   (SR,
    \rd_data_reg[31] ,
    fclk1,
    fclk0,
    s00_axi_araddr,
    s00_axi_aresetn,
    s00_axi_arvalid,
    Q,
    s00_axi_wdata,
    \prev_addr_reg[15] ,
    \prev_addr_reg[15]_0 ,
    s00_axi_wvalid,
    s00_axi_awvalid);
  output [0:0]SR;
  output [31:0]\rd_data_reg[31] ;
  input fclk1;
  input fclk0;
  input [17:0]s00_axi_araddr;
  input s00_axi_aresetn;
  input s00_axi_arvalid;
  input [17:0]Q;
  input [31:0]s00_axi_wdata;
  input \prev_addr_reg[15] ;
  input \prev_addr_reg[15]_0 ;
  input s00_axi_wvalid;
  input s00_axi_awvalid;

  wire [17:0]Q;
  wire [0:0]SR;
  wire U_DRAM0_RD_CUST_n_17;
  wire U_USER_APP_n_11;
  wire U_USER_APP_n_8;
  wire [14:0]dram0_rd_addr;
  wire [31:0]dram0_rd_data;
  wire dram0_rd_valid;
  wire [14:0]dram0_wr_addr;
  wire [31:0]dram0_wr_data;
  wire dram0_wr_en;
  wire [14:0]dram1_rd_addr;
  wire [31:0]dram1_rd_data;
  wire dram1_rd_en;
  wire dram1_rd_flush;
  wire dram1_rd_valid;
  wire [14:0]dram1_wr_addr;
  wire [31:0]dram1_wr_data;
  wire dram1_wr_en;
  wire fclk0;
  wire fclk1;
  wire flush_s;
  wire go;
  wire lopt;
  wire lopt_1;
  wire \prev_addr_reg[15] ;
  wire \prev_addr_reg[15]_0 ;
  wire [15:0]ram0_rd_data;
  wire [14:0]ram0_wr_addr;
  wire ram0_wr_clear;
  wire [31:0]ram0_wr_data;
  wire ram0_wr_done;
  wire ram0_wr_go;
  wire ram0_wr_ready;
  wire [15:0]ram0_wr_size;
  wire ram0_wr_valid;
  wire [14:0]ram1_rd_addr;
  wire ram1_rd_clear;
  wire [31:0]ram1_rd_data;
  wire ram1_rd_done;
  wire ram1_rd_go;
  wire ram1_rd_rd_en;
  wire [15:0]ram1_rd_size;
  wire ram1_rd_valid;
  wire [14:0]ram1_wr_addr;
  wire ram1_wr_clear;
  wire ram1_wr_done;
  wire ram1_wr_go;
  wire ram1_wr_ready;
  wire [16:0]ram1_wr_size;
  wire ram1_wr_valid;
  wire [31:0]\rd_data_reg[31] ;
  wire [14:0]reg_ram0_rd_addr;
  wire [17:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire s00_axi_awvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wvalid;

  block_design_accelerator_0_0_dram_model U_DRAM0
       (.\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6 (U_DRAM0_RD_CUST_n_17),
        .\U_CYCLES_GT_0.regs_reg[8][0] (U_USER_APP_n_8),
        .din(dram0_rd_data),
        .dram_wr_addr(dram0_wr_addr),
        .dram_wr_en(dram0_wr_en),
        .fclk1(fclk1),
        .rd_addr(dram0_rd_addr),
        .wdata(dram0_wr_data),
        .wr_en(dram0_rd_valid));
  block_design_accelerator_0_0_dram_rd_ram0_custom U_DRAM0_RD_CUST
       (.CLK(ram1_wr_go),
        .\FSM_sequential_state_reg[1] (U_DRAM0_RD_CUST_n_17),
        .Q(ram1_wr_size),
        .din(dram0_rd_data),
        .dout(ram0_rd_data),
        .fclk0(fclk0),
        .fclk1(fclk1),
        .go(go),
        .\output_reg[0] (U_USER_APP_n_8),
        .\output_reg[14] (reg_ram0_rd_addr),
        .rd_addr(dram0_rd_addr),
        .rd_en(ram1_wr_valid),
        .ready(ram1_wr_ready),
        .temp_signal_go_side_reg(U_USER_APP_n_11),
        .wr_en(dram0_rd_valid));
  block_design_accelerator_0_0_dram_wr_ram0 U_DRAM0_WR
       (.clear(ram0_wr_clear),
        .data(ram0_wr_data),
        .done(ram0_wr_done),
        .dram_clk(fclk1),
        .dram_ready(1'b1),
        .dram_wr_addr(dram0_wr_addr),
        .dram_wr_data(dram0_wr_data),
        .dram_wr_en(dram0_wr_en),
        .dram_wr_pending(dram0_wr_en),
        .go(ram0_wr_go),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .ready(ram0_wr_ready),
        .rst(U_USER_APP_n_8),
        .size(ram0_wr_size),
        .start_addr(ram0_wr_addr),
        .user_clk(fclk0),
        .wr_en(ram0_wr_valid));
  block_design_accelerator_0_0_dram_model__parameterized0 U_DRAM1
       (.dram_rd_addr(dram1_rd_addr),
        .dram_rd_en(dram1_rd_en),
        .dram_rd_valid(dram1_rd_valid),
        .dram_wr_addr(dram1_wr_addr),
        .dram_wr_en(dram1_wr_en),
        .fclk1(fclk1),
        .flush_s(flush_s),
        .rdata(dram1_rd_data),
        .wdata(dram1_wr_data));
  block_design_accelerator_0_0_dram_rd_ram1 U_DRAM1_RD
       (.clear(ram1_rd_clear),
        .data(ram1_rd_data),
        .done(ram1_rd_done),
        .dram_clk(fclk1),
        .dram_rd_addr(dram1_rd_addr),
        .dram_rd_data(dram1_rd_data),
        .dram_rd_en(dram1_rd_en),
        .dram_rd_flush(dram1_rd_flush),
        .dram_rd_valid(dram1_rd_valid),
        .dram_ready(1'b1),
        .go(ram1_rd_go),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .rd_en(ram1_rd_rd_en),
        .rst(U_USER_APP_n_8),
        .size(ram1_rd_size),
        .stall(1'b0),
        .start_addr(ram1_rd_addr),
        .user_clk(fclk0),
        .valid(ram1_rd_valid));
  block_design_accelerator_0_0_dram_wr_ram1 U_DRAM1_WR
       (.clear(ram1_wr_clear),
        .data(ram0_rd_data),
        .done(ram1_wr_done),
        .dram_clk(fclk1),
        .dram_ready(1'b1),
        .dram_wr_addr(dram1_wr_addr),
        .dram_wr_data(dram1_wr_data),
        .dram_wr_en(dram1_wr_en),
        .dram_wr_pending(dram1_wr_en),
        .go(ram1_wr_go),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .ready(ram1_wr_ready),
        .rst(U_USER_APP_n_8),
        .size(ram1_wr_size),
        .start_addr(ram1_wr_addr),
        .user_clk(fclk0),
        .wr_en(ram1_wr_valid));
  block_design_accelerator_0_0_user_app U_USER_APP
       (.AS(SR),
        .CLK(ram1_wr_go),
        .\FSM_onehot_state_reg[1] (U_USER_APP_n_11),
        .Q(Q),
        .clear(ram0_wr_clear),
        .data(ram1_rd_data),
        .done(ram1_wr_done),
        .dram_rd_flush(dram1_rd_flush),
        .fclk0(fclk0),
        .flush_s(flush_s),
        .go(ram0_wr_go),
        .go_0(go),
        .\prev_addr_reg[15] (\prev_addr_reg[15] ),
        .\prev_addr_reg[15]_0 (\prev_addr_reg[15]_0 ),
        .\ram0_wr_addr_reg[14] (ram0_wr_addr),
        .\ram0_wr_data_reg[31] (ram0_wr_data),
        .\ram0_wr_size_reg[15] (ram0_wr_size),
        .\ram1_rd_addr_reg[14] (ram1_rd_addr),
        .ram1_rd_clear_reg(ram1_rd_clear),
        .ram1_rd_go_reg(ram1_rd_go),
        .\ram1_rd_size_reg[15] (ram1_rd_size),
        .ram1_wr_clear(ram1_wr_clear),
        .\rd_data_reg[31] (\rd_data_reg[31] ),
        .rd_en(ram1_rd_rd_en),
        .\reg_ram0_rd_addr_reg[14] (reg_ram0_rd_addr),
        .\reg_ram1_wr_addr_reg[14] (ram1_wr_addr),
        .reg_rst_reg(U_USER_APP_n_8),
        .\reg_size_reg[16] (ram1_wr_size),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wvalid(s00_axi_wvalid),
        .wr_en(ram0_wr_valid));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_delay" *) 
module block_design_accelerator_0_0_xil_defaultlib_delay
   (din,
    rdata,
    fclk1,
    \U_CYCLES_GT_0.regs_reg[8][31]_0 ,
    \U_CYCLES_GT_0.regs_reg[8][0]_0 );
  output [31:0]din;
  input [31:0]rdata;
  input fclk1;
  input \U_CYCLES_GT_0.regs_reg[8][31]_0 ;
  input \U_CYCLES_GT_0.regs_reg[8][0]_0 ;

  wire \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[8][0]_0 ;
  wire \U_CYCLES_GT_0.regs_reg[8][31]_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__0_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__10_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__11_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__12_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__13_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__14_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__15_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__16_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__17_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__18_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__19_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__1_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__20_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__21_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__22_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__23_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__24_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__25_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__26_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__27_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__28_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__29_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__2_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__30_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__3_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__6_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__7_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__8_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__9_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate_n_0 ;
  wire [31:0]din;
  wire fclk1;
  wire [31:0]rdata;

  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[0]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[10]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[11]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[12]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[13]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[14]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[15]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[16]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[17]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[18]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[19]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[1]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[20]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[21]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[22]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[23]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[24]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[25]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[26]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[27]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[28]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[29]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[2]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[30]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[31]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[3]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[4]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[5]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[6]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[7]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[8]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[9]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  FDRE \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDCE \U_CYCLES_GT_0.regs_reg[8][0] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__30_n_0 ),
        .Q(din[0]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][10] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__20_n_0 ),
        .Q(din[10]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][11] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__19_n_0 ),
        .Q(din[11]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][12] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__18_n_0 ),
        .Q(din[12]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][13] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__17_n_0 ),
        .Q(din[13]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][14] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__16_n_0 ),
        .Q(din[14]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][15] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__15_n_0 ),
        .Q(din[15]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][16] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__14_n_0 ),
        .Q(din[16]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][17] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__13_n_0 ),
        .Q(din[17]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][18] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__12_n_0 ),
        .Q(din[18]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][19] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__11_n_0 ),
        .Q(din[19]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][1] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__29_n_0 ),
        .Q(din[1]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][20] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__10_n_0 ),
        .Q(din[20]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][21] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__9_n_0 ),
        .Q(din[21]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][22] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__8_n_0 ),
        .Q(din[22]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][23] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__7_n_0 ),
        .Q(din[23]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][24] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__6_n_0 ),
        .Q(din[24]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][25] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__5_n_0 ),
        .Q(din[25]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][26] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__4_n_0 ),
        .Q(din[26]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][27] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__3_n_0 ),
        .Q(din[27]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][28] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__2_n_0 ),
        .Q(din[28]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][29] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__1_n_0 ),
        .Q(din[29]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][2] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__28_n_0 ),
        .Q(din[2]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][30] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__0_n_0 ),
        .Q(din[30]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][31] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate_n_0 ),
        .Q(din[31]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][3] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__27_n_0 ),
        .Q(din[3]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][4] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__26_n_0 ),
        .Q(din[4]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][5] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__25_n_0 ),
        .Q(din[5]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][6] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__24_n_0 ),
        .Q(din[6]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][7] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__23_n_0 ),
        .Q(din[7]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][8] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__22_n_0 ),
        .Q(din[8]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][9] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate__21_n_0 ),
        .Q(din[9]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__0 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__1 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__10 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__11 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__12 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__13 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__14 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__15 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__16 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__17 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__18 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__19 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__2 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__20 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__21 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__22 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__23 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__24 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__25 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__26 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__27 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__28 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__29 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__3 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__30 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__4 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__5 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__6 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__7 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__8 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__9 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__9_n_0 ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_delay" *) 
module block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0
   (dram_rd_valid,
    dram_rd_en,
    fclk1,
    flush_s);
  output dram_rd_valid;
  input dram_rd_en;
  input fclk1;
  input flush_s;

  wire dram_rd_en;
  wire dram_rd_valid;
  wire fclk1;
  wire flush_s;

  FDCE \U_CYCLES_GT_0.regs_reg[0][0] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(dram_rd_en),
        .Q(dram_rd_valid));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_delay" *) 
module block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0_1
   (\U_CYCLES_GT_0.regs_reg_c_0 ,
    fclk1,
    \U_CYCLES_GT_0.regs_reg_c_1 );
  output \U_CYCLES_GT_0.regs_reg_c_0 ;
  input fclk1;
  input \U_CYCLES_GT_0.regs_reg_c_1 ;

  wire \U_CYCLES_GT_0.regs_reg_c_0 ;
  wire \U_CYCLES_GT_0.regs_reg_c_1 ;
  wire fclk1;

  FDCE \U_CYCLES_GT_0.regs_reg_c 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg_c_1 ),
        .D(1'b1),
        .Q(\U_CYCLES_GT_0.regs_reg_c_0 ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_delay" *) 
module block_design_accelerator_0_0_xil_defaultlib_delay__parameterized1
   (\U_CYCLES_GT_0.regs_reg_c_5_0 ,
    wr_en,
    \U_CYCLES_GT_0.regs_reg_c_7 ,
    fclk1,
    \U_CYCLES_GT_0.regs_reg[8][0]_0 ,
    \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_0 );
  output \U_CYCLES_GT_0.regs_reg_c_5_0 ;
  output wr_en;
  input \U_CYCLES_GT_0.regs_reg_c_7 ;
  input fclk1;
  input \U_CYCLES_GT_0.regs_reg[8][0]_0 ;
  input \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_0 ;

  wire \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[8][0]_0 ;
  wire \U_CYCLES_GT_0.regs_reg_c_0_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_c_1_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_c_2_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_c_3_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_c_5_0 ;
  wire \U_CYCLES_GT_0.regs_reg_c_6_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_c_7 ;
  wire \U_CYCLES_GT_0.regs_reg_c_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate_n_0 ;
  wire fclk1;
  wire wr_en;

  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ));
  FDRE \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_n_0 ),
        .R(1'b0));
  FDCE \U_CYCLES_GT_0.regs_reg[8][0] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_gate_n_0 ),
        .Q(wr_en));
  FDCE \U_CYCLES_GT_0.regs_reg_c 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_c_7 ),
        .Q(\U_CYCLES_GT_0.regs_reg_c_n_0 ));
  FDCE \U_CYCLES_GT_0.regs_reg_c_0 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_c_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg_c_0_n_0 ));
  FDCE \U_CYCLES_GT_0.regs_reg_c_1 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_c_0_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg_c_1_n_0 ));
  FDCE \U_CYCLES_GT_0.regs_reg_c_2 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_c_1_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg_c_2_n_0 ));
  FDCE \U_CYCLES_GT_0.regs_reg_c_3 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_c_2_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg_c_3_n_0 ));
  FDCE \U_CYCLES_GT_0.regs_reg_c_4 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_c_3_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  FDCE \U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg_c_5_0 ));
  FDCE \U_CYCLES_GT_0.regs_reg_c_6 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\U_CYCLES_GT_0.regs_reg[8][0]_0 ),
        .D(\U_CYCLES_GT_0.regs_reg_c_5_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg_c_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg_c_6_n_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate_n_0 ));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "6" *) (* XPM_MODULE = "TRUE" *) 
(* is_du_within_envelope = "true" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module block_design_accelerator_0_0_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [5:0]src_in_bin;
  input dest_clk;
  output [5:0]dest_out_bin;

  wire [5:0]async_path;
  wire [4:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[1] ;
  wire [5:0]dest_out_bin;
  wire [4:0]gray_enc;
  wire src_clk;
  wire [5:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [5]),
        .I4(\dest_graysync_ff[1] [3]),
        .I5(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [5]),
        .I3(\dest_graysync_ff[1] [4]),
        .I4(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [5]),
        .I3(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [4]),
        .O(binval[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [5]),
        .O(binval[4]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[5]),
        .Q(async_path[5]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "7" *) (* XPM_MODULE = "TRUE" *) 
(* is_du_within_envelope = "true" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module block_design_accelerator_0_0_xpm_cdc_gray__parameterized1
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [6:0]src_in_bin;
  input dest_clk;
  output [6:0]dest_out_bin;

  wire [6:0]async_path;
  wire [5:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [6:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [6:0]\dest_graysync_ff[1] ;
  wire [6:0]dest_out_bin;
  wire [5:0]gray_enc;
  wire src_clk;
  wire [6:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(binval[1]),
        .O(binval[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [5]),
        .I3(\dest_graysync_ff[1] [6]),
        .I4(\dest_graysync_ff[1] [4]),
        .I5(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [6]),
        .I3(\dest_graysync_ff[1] [5]),
        .I4(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [6]),
        .I3(\dest_graysync_ff[1] [4]),
        .O(binval[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(\dest_graysync_ff[1] [5]),
        .O(binval[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(\dest_graysync_ff[1] [6]),
        .O(binval[5]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[6]),
        .Q(async_path[6]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* is_du_within_envelope = "true" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SINGLE" *) 
module block_design_accelerator_0_0_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* is_du_within_envelope = "true" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SINGLE" *) 
module block_design_accelerator_0_0_xpm_cdc_single__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* is_du_within_envelope = "true" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "SYNC_RST" *) 
module block_design_accelerator_0_0_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* is_du_within_envelope = "true" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "SYNC_RST" *) 
module block_design_accelerator_0_0_xpm_cdc_sync_rst__2
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 109088)
`pragma protect data_block
x7xDKvw1fOZRS3e4d9B/ZhZB1O3UDH4oB7AAw0d4nIxqTYQVF5EPj4uP4wJZJ7nIIDN0YZb2pU52
UkzzCtPDIz/8I2YYGYyh4LoVrRJxAUoRLT8kgINVHl2IwjFOeXQN9Kzwb9Fw4+gj6uOo/tQddHFt
XXSHJDWmNTb6Ypm1AxP5TfMiezBgDp2ORB2uJGexTU/LKRlNCSq2a/jl12IfFNynfdritLoS3ThB
PoT/R2n5I75MB4/6vn+FYLnE3gJPMLW0B0f+qfKnm85lqTMK511TO8TjRuDhOVSQ3lAsIFtJpKUz
cKjVo1jrZq13UlABJHBgmtt0Yp+JkNIQddJ58e82IZUqYMaqkLjdrncxUHAng2VEFQQSKEwS+51o
iDPWqylkOSFVn3/lwbtliPSG+jvwjMIBZ8blHpMoonOse4+JhAxPg1PMeFuyfnjKQGEUvDGw+9qR
zP+66HrWe+2iDQeTVz/YaulnH5DnvMGcNW4y8yw+LE92L2L2hzgLWAX2DJqvCQPzMzWEcgTS/6VE
7tf2njQYEiYbP/3RZdwVMAEzSmGDL/o/Hin18DeaCtpRzDw9AH993d9FLzwGAGJR/7ypbheZQmoW
oFrhm+4e+QyIXBuYqhcFzy9G2pI5N6sKmoQ/1nwEhCCDttzRIb2Hc1UV1eALRPsO948UDDZiq9Rp
GOLy2U9duprPaBw5X9zvOB6pr19apYxm6jYOOAtq8GGY+gg/ySQCr7GlwxDf+kcvTQiqTRt05pj6
k15ltG5EM91Qyw9WQQ2Km8z2lFqi5Ay/uI7clhlmq/skPtqjbP7gjZO8fu2B4kqm53sTZaWNW9y5
gh0Pk3OmZzt632uuQw08FRvsAezygwhY2j/jmBshpMjO7FJjBpCYqGyyQamx1ZrkUZIu6s1IpXtE
WARAcq9PMvnn8ZUK2yjNyv6WucGU1b5ZY4fXJImGuyjKgTEOXMRF8wV78O4Oz/itz2pb5rpFGZ/K
Wuj++onx+FFA9nz/ScSLu4C874nYe2WotvN6jrMB4/A49ACc5dfD5kpsyx45g2+kYJINOCd9cdoy
/HTDff92Jp22zNyvmvguOsvt/SkVmRx/r8afvJLG9Ps4DaHeYEkk8JiW3MErlEzeAr5j2YS1sm68
8srNI2l/neCkYO5N7wrEJ/m886aPkpbkvElpIRHEIMZsMf/LNPjlnFE85ZBRZdyvSmCRZqJ1WK7y
5ldBKHcA8j5zImA7/HzePRgZx8b/7yIwi7+IKg52olXwqx2ONISwSTte/5jIbZn6X+3mqdjl4m10
TzRHtBsj1BxhGntFnuBXmWHHubQFKwZruYZVHepmdmB4JHJ1HBAcpt3HcQqSojNgtxevmX14eBan
Kg+03l/CzJysqys9L5sOFVu/GHtYUMC41EuzthIYEAu/PInL3nkMGyRcMkBd/nEd2hUPALHMbRgU
k/rctLvFfoFYx6h0V01EMxmV5BafEowdnAjgCqqCumb07Op2MYOg3VOKxPdHh2mvxfEzsN12URUW
/Rh965iBAGzCw6nC3DuEX2pzwgP/CB9DImWashcpEzoT6566tkuseoPYtyMl0lhhdndACpVkaNzj
CvfGugC43lbx/hrmg08HpDfundYDGKEuT3EqVM4I8PBMOqFNTedGwPCaSEaAz+kez8K39LBikN5s
O0Ko6fCl24QqYfqa5K7l2ux6rwi1HcjQonQU1t/S2CbzAp+cehfzEyiIkO6Vap2DwK89x+5H2S9Y
4+DlRpRKIuKoztxxgG3ho9YHg0iSEGme2B8hojIeB1jE9pFHSTm76kUMRCtWuqU0UVGx3D1SB+FX
Qmz9fIy3era4AeXSdISvGD61ibs7JEaJfNA9jhlAgAffAQC/TKKycsBCGGtFZbnVqXjAC+BIHmbE
6VrlfZtuTadFIfp3Wg6/roDTMspdc0R1IlGwV3E1ERpkEXEtPdqu8wkB2WqD9lrbVpQeDqvnSVIq
pSEUc75zbtEZrC6wHoaz7qsJBvvoM4UyoiMtjyrR0CRVT963iOo27zPmOgC+JHKrsgAZ0EUBde+1
r7xQJjdpetxyltEM11jwidwXE0NsCXq4wNEApzaOic0Kc33OgnyWKm/GPnNzALKbOq5t73TSj8gJ
OS1Th08MBMfPglCgY6VC4/3MKq3ghIrnyDDkgZXQYKfewdRu+pOiIPoEO/IkGmTTjNbCyCTYAxoa
tHMezZ/kO3cahmunm2NO6hN68rJHU+HMnGwxBThB2SBFcQuUxDVGbNidPL2WPpGWHdx/QUtOW5cX
eHzn19OY6rBS5OnIyOGGcHS9nM3jsjjqy+4jTIGR0gcs0GNuhxM5vQ2LXg2r/1vQhGZWniMtJe/U
5DIi/oitgWasWuWqvAdvTd8I33yQwxHojR0Pr5dy/EKBqS9suz00xYedaNCwlD0H/RTLDOyFfA57
aioAVj49x3Tp9H+3x9YhNyoCisKcwd2i7PbBlTgf8OMH11Hw8Z9if3Yy/N7Dt6Obln+PuuIYos34
h7lsjEnWlXSsETKUDProIvhoBCM0wgKINNYz3/HbiLMxHPo48w8Z6POWPAX4btkFAiDu1ro46Q59
qU3szu3hZlzyovmdI2VTaaUorvNqk1M0BPTAzKyMIqoiRq0gFSf74qMalnFSri8Rfw4DVlheR25K
L7cGDj3kLqTBS3vYv+LhgriWhv4GDWuZ7TfkeRVexfxW6K8V42Xxap04UUyVpxMPU7hlWfLetdTN
6+JzNyzwhnl5yCcstORCxK1y6fJ7hS4plyOXfFb6JCX1JnD7kk0CJcKTVC7PYaty1/u0VKQnCkbE
3mStkMPhCN0g8PBXhuXCnK6/pRkYZFuOVBHD7fhOd3WMufbCqw6Nh2CMJvGsX5ncSojqq2pMF55e
0/9pEzv7F7XDAsUNWsvr57crJJAsIFLwI6UNFJYH4CFtzSxV59A/veXnh4xQLxrQrGDey8JOSS1A
bzqKVGCtTBp5jcYpSFCiKvfzLiQnAh4BwrfIYpT7pBvmDH1HN56T8aQuCcx3gWfZxkW9zYizCJGd
J1P1j4UvANNF+KFlECVEd76/T/83Mm1cAid/P74yCqKvLivOhI/oNWzmt5gZlIqVap57SoqxKOca
IqIn2McY9NMmV+iwEPJKxID1QCvqiqyv8PB5epso/wPhUifI4AYGZKWtUAxNwdy4ng2n1eK1pHPK
+yQqJYh0LqwOuA9SOX98v5Q0D7MLGFY9xbFcWBvI2b3QHW/PMfkvki9FWQ19EhynBnJlzcjrJFTZ
MOtYwaIv6qJvQx6YnQvEL1acr9SpZdHTq+gS1iePSHe4lv+9m1Tb1827Dhly6Cr2IXlhVBNKvnSu
ccF7QYQs5kfmiMP/+2qJGZZyRbju1P7/PDwN6i0w3QZfpBRMoVnQenlN3tf85gV5GYZ/INHMHwyV
pmnixnvmMv5v4oBlJtXV/TLPf1nJ2gRGsrjWrWRnh54HSBKZTBD2BjJzhISLbb87Uw7+5qdoLJho
2GG79/6bgCBnOgyEMdthsd8Gt5YZfoEywXb2+kvB/k6Y99QneRa1EMYv9eQ7v4ys7ukF7kqE5FBJ
+r7t8otZsTrRtOjWcXwg3bOWDlOHPZjoLNUXL5IIGcr9RtqiI4cvmIabawoc578NuYs1NhxQX3x2
Vc4xlYURumxsb8vqnpzQWCWh5FDt7GXp//JLGsbIpG9asVVQA+rRhlkGOh8AlQrhinrmSKYUK8hH
TrNpYLuhzhUO3iq0rSjHkq8BZqN+yDxA88zC3vof2ZZzD6rbO5MCPeuqW5oLdJdm+2FI0YqXzAYP
7Jh/8MtQE3dOFnd4JaqsY4CO+GjHPJABIlBMk7g4SLjcbcKRd4lfIJf2GXpueHdyZgsceHU5rnme
Ezl6aOxvA3BZW8zOgwON1VXWrXKoqw+CIuSLkYMd/vjoa7LpqSGMl/DrkO10s6czw2XsOcsbWHQp
McnEZVPhLNJPh4KVo1Zyt9OVNOJeBBdakC/K5K2uxRp58IKYmoL6i2viPDvIYe2I36qbS64Eh3wZ
f4pPqUOz+U1A0wqavEUABly2jqkGo8O1YIi80X9l2/mRyPl+ZXucS9vQSW5Hd4qBnshISx1tEfPk
RuNb3gmaJZnUYf+jjARYtjeN6Bl9ximtb/Zg1rJv7OP/xzRPMDVtwtN8NyTHu4yoByFApqCbGcPX
uOH0dzPZIqTKl6bzmwQ3NpG+UI0+j8/HrCPc0hEJ3AKfQUNpKmejCFoMNPybdxiw2je8oRGeg0SO
SUZV4HPQuTloBdwacYDoh+CBuyz12mD5E/nSpFMjvwybA2MSqxRWueGUEE9+ego10V04FsBT75G9
YLaVMWxDCpp0aGOdZU+nXUF6h7Goft315DQzpCDvlgT3TPRO7LWAi8r4vnxKjmcIqb0oAgN4XaFI
o80uWPgyekurbhyYtaqnhN7xyoxtyYuzdwY3g2cnU2Vs3p1fdqgNwE4IsoFIkMT/ZGbLT+aQwKzr
nPWfzXCpazuNavFuLRuz9sQiB0+vzJXyUxc34V0Nb61ZpCwV2OSLyFK47jumufFIQ6n2YYbDSjDA
SH8Ika5Y8JZe3O8fCzYYshAs8kbGe8RWbCJm3vRRmeZfgnDQpoWhQUA23JRAdzzWqdXbinvNCPpL
B4Z6u4ChZ/aCsGSMeI8lGue80v2hH8Gqhekj/3VrlWOkW9jqucX+aBzOyAoa8cmQkHwCPksRRS1h
aTioNAwyTVaFp03470nn66YDg/LvZA2V2bq+/QTUJUE0lNG1hYgBbOWUO2XmnKe+6S4031U7KTTT
d5/m94Mxwt2c/Vg72QNDvZdGAkSW4dmGCKX+NeihNQQGkfgJ2cjouClAew7jTzCmmoq0KZvq65qD
OI2vnyW+aqD4R0Zhw2X8jKr4SY1oBlaFH8b4qTHqPco9NpnKeAmIcLrChT59dZdxEaMuugbGzgSf
jD0BUiE4Eh3e2RxYf0OuuYPZA2NVAy2pEybWeEzUbP63x7CPUM5DEcq4dnf4MPEiDdUoUh7Y2mvZ
LtglqSMxouvGx1JhYOiSJhPkg6QhmHMUHcejRFJ8em0peVQe1b64yP1N7ly3uOMXQ92HHhX1Z45Y
M5dsxASjrETtU6G80L/eoFPc83eyepaMikm9nJ2+jGWQAuuHzLehuSKdLl2Msrzncg3laQKfr4/j
7HDHzM1GzI2BqKz3QuX840isK/53Be2Um6BpqYePP7Jj/o/ThxNVwk1mcophJi0fBF3PvcfwvuTK
fup+cpdu6N7A9yvZhwbrDDSWmoWSJH42i9ImKXpoRfj1ThWZSHIf0qpCNG+441w+ctWT0oJGnUlQ
gT/aNR2UJfROchpjV0eX37PUwvrosQ/2fZeivxjM51Egpioeb7LwH5oDgJ7W+mO50S26e1DplxKN
0uDXFqamBSJGMDKJ3HCl6X+QfKJMQTiWEZpM7dF4MCNWOS/nvSUGAhOHh+totlqecMnwDs1F5MO2
Q0aPRln5YoWDOGHkgW3kklAGum3hORjaffWff0ynaq/h3YGhJcbC/r3k0OmcjUWd1uYT6NgrnQON
qgBhHhMALelss20IMoieCoX7djuwEpWnZBB5vR5AsB/AlkBMhnN9IpyTOoopQgR0Ayzl8vAAC7Ot
ZeHao4VPUkvlPTNvxisPTBmnYBYXxjEZ07NAQg8BhYKJ02r4jw4yfBMsdfljzfC7EIOK5WnCvv4e
yGum1A4jnXN4jSWhJ6t05nySCUxIAk9i3bcFj7S6hYO/cxMMT8XhE9cDI28p7+85POKIormPoKhP
C6vkC8URQ4ACou4Ui4Y24ymfZ0eS07NeFl3tgPCCKIOYOQ2fqgPYAXxOhhf0PI6DgeW9KHftYOW/
LFlhvvXeBeVZ+LssLrMB+YH7Xw3t6lJFdfrc+rGN6lnFK1xe6umh9n40B1FkN3YX323doDeZ1Jw7
kvv0+KD4GivMIrhUiaK+jTGqVKJzKhsebpDp+ZmaXRmpmPtp6Dmi+aLlVWYQQQdVl0fPPRiTIZ06
eAtOuE7K7ExlHjLTZmlJjaOmpVYjhnNkzPEhZj0RbYLCheoYWXuEM1zu/PFmMm2xLXkObZaCu2vN
fDvnT/7b3MWtqobbPhOGGfygrZ/KvUVgRR6diczQol1gFjlc9ue0pHtMLTEN6A65UZ53qccsN96C
9aczTB8ZVUHKz2+AG1a+KWID9DxGI59oLZVjJOhlI+2nj4G7ZCJfZrzXE1mzR2ChGvPCfC4G7hsb
jOmWpjVJAHsYL7hr4YJueYhKlDm50jOs4ucxNOp7lyQpA1SumApM6m/50Y4VBe/G8jtrO8lROnEs
td1kPKdBN7IVE4F25sq17iHJ02OEenkNPW6eOX3ck5Mp+J163U8LMwCI8HSYq7FA48IOHPDqlr3h
StYEUP0eC7Gzd4WrYwuDrHX9Od8khrJP7S8yHLYAmgPluhKeIr9Ox94tLmqC/7Ff6OQ/msCj+UQ9
4z8cL0+VzzkCBYi5qHFwLgbpD4xQp6uh/5XlKcmFD4aiGab0gIuWv7k326VNoSOnMfdzshadaJiy
iwc+8bMOFpikzZA0wWKdarnIPgHAg9fr9qZYIiER30U1HT3Lg5YV7sROHibgNamNgMpy1hMT2NQd
8JcZbdpYNpoJtyD0QjDfjrq5ldAFqa3mpQc8rF6G27hvJP2kSlIYNx7UsM8zTfovOI/+yJPdrdYi
MCh+ft5HA4tTsqhLpO51OrC22K2yoL02A/JSIq0xTjg95A2DPsklUDFUaTUSPcfxOnhTdGnc6Ssh
/2S1yGPrMEO7MHCS8lEkqUReR07cNt1bf+mgVoTox2IMJsy3IHIuYxMh3N91J23RC0EdFOJvqxzr
psQu+b5jrNa/EYYNrXYPe37+khijLex1ALoCLUqSBlYuC8FvWxunTZ7KZxEP+fJOwLgfCfTj5BTL
zd7utIBaLcziI1kdavuL/sjBZ9h6shulznm8CTkPZ0KHHFDcGFM4UkxA6DA+ey+UP57bXjc6sZnw
2xs5J7v1/1b/93mSGE9hHm/zCGZA2czdLtpfpSUEuQz5wjznT2MXnrdrY5NY+E8QpJ3y4JOqBNYq
z0loD7JG/ME/6xoYo8n5Upj2IMPa2fU5gDI2LGNKKQ0eMwBkhG4bWRGLuHd9d4bTtvrEE8ZQVqvf
y29iYCq5xVsF0wPdThc8eDZtBfpX5uUleI08vhddAVlnJwf4zCvboIWE4gHjdaKnYveYx4NK4sEQ
GaG+mvA8E+285PkhspqIVem8NJonzjabN0WdCC9hFrvMCo9UDtWxUDZZAI3a6SUdsKf40wEllWIp
69if0NIIeSfjx+N2D3KajHsDmkgToml6viA9qtlO+qrLsbBtEr6FljCuSeMCTP/POl2pllzIriXD
YSwuB/KHks0M+QY+jB/S8Y0Z0i0iO3dnliZm0ssXrS+PZdIQTBGPNYW35cRwo2eZYpROzio3nPU8
RMhwCYNrhB8jWt19QCAOIGjlRFty0EjCZRfNf+hHoNMbAI9/5ZeMr8zB40uZQc4qLEdR/BNhTpvN
w+YcxH9vvEoSWpwYPtZOUlkqJkxynf1S9AdBSoshY0ELxDJwvLj81qeIbvs8e3XXkcqir3+wOQzn
ER7G6W914e2esOklh0yEFCMaGRXh9I6Up5k5VVvxRSpPXQ+oHKJ7ztwzZcs8AfU2QQzXg/BhtqrA
GtB2t00dGKq/ld8I0ZFmQU6SUtBAZj2f3IqAvI3jrCaVsm3jBPAnx0gp1O+O3QVaVERAuVMoiuqV
4xmFtBPmnqLEIAtkvt5hCY2dj4f5NDXNvmUewAhbIliqHXdsWt80qZOLAxHu6PggHEQsiMyXriK2
geF2MiMRC0EnWcssiGG72O11rHWolJdYSUtjdgvusb4+ddwF08Mz8KIeZnAJ4ItNFpOCB3d2eOmO
c+UqRb44FlFSHgKmB05mU53mTHZAynLCfSRafkl4dZLHrWQiswDaXhRgZSPWpiXHhfWjQO91VMH1
DbAPT5lAlgImrL/56Hz9cdLpw/WKu4EbPT29WN+9s0QKLPAidaYVvPCmKZhLTSBtLzCBLxxg02W0
8Q63KItT8VR9T2dm1evSOMgLNZa5h255w+5k3nZBwSV6mt/x0yXl6j2g+D1J/J7Lv1OIyCUqXRUQ
vy5IB2PnZzhsPiKSvfiOTqqL//dfM+IqJr9sUcGu4eljZArSzvHS6EoInn/B+jGI2rn/AqgAGKw4
V0e2VxwTouPDXfmL4gKej0NQgJV/+NiXkAmmf4jfcB2inEyTBQCOad69bjcplPoXdG2BVU8bcSS1
rUGQWwvj9AUG6RKq4jN1eIYdswcyJ6gJDJMlOF3rFjICHozzvVpMmfMOuXobCFPpWPqgiOict9In
V+3ml7kUzWZ+2+VmzSObllFPsszPoGkD1Y9VdOpwzUU/8A+KrgmszhFbDbKH7+OamX1BxNAyzulc
8PpLPdczuktxwkLFz7GuHXY4oGy4by4ngnxGO59hqkiFahwL8AFToegrgof+2qFTC5EQn0IhdIX9
ruMIEHrePccD8XvSERYvnXMfuikym8j4zkIleWcjDOTdMpWk2uF+EFQ349qgObSfEDHCVr6FgDmp
G4IQTgFbUIKLAmoYPIvmQ8fjdpF5wqQgqPaV2vDZwKVatoHeGmNmmBj76HDmkxh9cScio5wiKBzQ
iHobq4UmZlRCdyJFbDCki7cC7yypSDFALxoxb51nPlATMDH5vznQuXzys9gvqseLaFkgPisyoN2A
Md8xGFzCBYdFHTmyNjOfzNM27HENYA3z5OVgU/VQqBU3nKA9SI1glkHk54/SiUWAnhowHSaV8vLZ
bZ4K0ciD5fEt38HowlGd8SGW4G32yWItl4fmdNlWIiTwMrSoh4glZcbGXDfJc5tia7M/sNvFg7l2
u87T4VRzG7tZrTVZqTDN4UkrzpKDiV3Pe7xFNdvujwjatE+eSovuMCqtbnCsVPBIuxIMSgU+wejR
7G9BkcaVVhHUZNjZNeiYZY6h3oaxYHbc/UGbwZ9H60z1oRS7htt1bm/6+7imKMWZFSQmEmHJ3jp4
q0Lfw61JY/DxXgX0R8KPvKtA40t+znusE4Qfvse/WQoW9pccvE3sgy/la4mRJ3+qFXD4WWU0/pro
QezDS5422aK/BhT1iiEUyqERnmKJw09xxZLTzTfA43ZRjPJbz6HODw7pSbOFKaLCDYkrj+bxtfFt
Hg20kVdLkkUHI57fYQau5wXuZT4pB2BPmlSv6kjBYXYeVgP9aaxYyPiwDQ3SMDnW+TICvR5KyRAT
j+ET9xbyk7RcwQxNPV3x05mAn4kAsxRZ30pxegx8lQgaAh0++XJFgf8DEBQMdIlVuWx/Kzwt+VgL
EWCnUl90qyXyMYjm5cQ2D5Gv9rwL/Jp4T5MYRyKszeRRuTV7+qdQ2n4CoWhDAoix43Ql8ouwUBem
LC3uTT2jheAEk3z9eplHbto6ZeezzhcC2N+KsbLM120Ymg3L/fnHNzw39R1Mvaj9pIZDUZU3ag2F
RvDnC0vdLMNtY2gXcliBdyvfzjNYj/K5APSPb6V9iCpuZUrnh0qFll1RnXDh+QuLpSxmEyiuayFO
wyYboyDEuk2DxkCEbDlVscScweU67oMiuHhria9yrJESWxtHdV6vsiRRp4tOxT91Z5VG9Jo9kDkp
ECow9egcZUaCrhj096joC8c67dDnDjrtYNl/5q8Pe1p2yXIq1q06d8ZFOOJ4qwGKdN29zmL6FQ30
YZ3Ng9jR+PtqIMsF1IVIllqbe6P/VFBZgKkNHaXCuluXoYM2dmtwnARgiveKPwYqiFiVXHYN7/T2
CBZxz13DcFK9HK5hmluXQ4a4B70szdJ9/RDzIkEGnydLmARVxoqt9Ut9zmOfajt6jYEuMv3+767J
STwddPbLgC67WcDDQ6JcZG1uf0PErqaVTh0DRlC+pMj1XpVXF/ek+epBrGUcmoMxsuffq5i/wXnf
CHpqsRkvKqGePZJdFXpose8BJmjsCCPC8EXkVov4vJtEBt1fk5s+JjOdO5W1LPFz8EeaAFZTcFnP
ZPxFE53lpBg+OJy3/JkWGBMVzB+gxXAa6W50YR/BBdgXT17LmDmf1HvADEaax6ZlnvzlNNsMxBZP
QXDSzcg4JPMYMyG4MDSBrZZUk1b/wN/u7dCT28VkInp0xc7ShY+vB6NDfOvLpHPcZ9JkBQN1KJgj
rUjroTIVZI8INhC3QwOGVLX/QRNxtJYXpu/X1bRZOAoaHJqM5ilnmE5GMyv94i4BeJtzzF/RGnnK
mxSE5zG4LzPQiALIgGDJrQm091bwT9v62NCPboI1rbdxI0cwF+oedZnsiOB73ZOat5r3T71p+NYF
avSjB2nYdTGoFpNlsUvQAZ9ckbng6TgMNuZGGMNsW11p8MjZsonYCmvYj7W7BEoy+fjvAnhKGNbU
274YSvFsmzmbwv0e4bKjRxdjTS+p/Soy5McbOvYivl/wF2Z6ODgYS6ZGoYjLmKvZdiDGGXaS3dVf
HKThkJS7A+OdVpJBBk/m3N129DVM3vG6YzZYVFIz9So/fSxdowGOfX7fVjbh2JZP7WeRfdZ4fsPm
IWatTi8/lYhfGSV4yuys+IYbxK3YnN8pCzUAiHzfCNyDxpO75F9axtPW4ssV55tHz2fn8a9fWa3s
iaIZIn8KJv06gzX/ErzhyoDCAUoOKzAUPr03zPWcD56RP3cDaWN4RprHitbU14SbrWhQeTEUXVNG
bOHASPAgCchQTOnAgSNMwywx/RLG8nA/KZOyx27ngYw5IPz10XCXJK8GDlml7fYmd93R3vtVcF9i
gokJN/taCkAXvXt3PlauWVH2pzCUcXPHwB0Kp+XCZxTfR5eN8Y0/N19sn2VlMBb91HINwCcuab+o
mosZ0zTzrmJV/x4T9zyR82vn8eq6r94iGLQYLR7pJCT6KzPLDuR5xk3xNvVAyQLll+bPyKflajeu
jhdfBG89q8H/aBKo/B2LX4kPVq/pGifNziYib/ijwmSnAs76Wu68nodWx3u07dyKWe6GyysVyiTG
+C1FL0I7+QfzfSWdgClSSSN/NNE+MMsjjgMCHawKwIeO+VAgpM7mpgNJN+kCOD+PKgIsBFuaKsxY
HCzP6RbGz+YTdRVaEO2rnYDnHCcLdJNpLHMGNcLcSuMpurre3GANPgBobq4F07LVYwGVv5bGjhQP
swC+LjDVIxskDGTrXl1g5tB5S2AjE64mP150ya2VwSOnGxWFyIKMootmrHED144RMBLffIvmMjTR
JflSBqiu3PrdLb2tKS5jF3W5ctAQnC9BE80CenSvQ6FPXBDub6H4b18JKwqd5zgh7MsbZUuW9RJz
aexRfVujTqzjQ1+PImbhfWSSJhSUgZnmu1edaeLqTbpeFaYRE02DYPKSZMaV9hDXGjFrQW8MKUEg
jYG8bvN3KsfkxENlnZEuaxJwW/Vkjh1nSpAoTbKgQrjNN8tmdKVEvmkwNx8t/hFHfSEUxplz2L4b
UC76fTa/bHQE2ICLTRWOM/16c1hMg4H9r8RVaK1Lc9Pn/WpbgW8rXnAVJSwvK/rKAzZrcOeyKKVx
+DqVvOY6fwDaHuOVdWAJCVl8gnQUCQMgG0lpprMyHK7wIyz9fLE8iZOreyToYTWxl1uOELQhYDpB
sBvNhzBt0MPjeJ6VmOVi3RcYW+gXomnhh1McfN1mZM/aCBKjQLtEDR6ChlbsKFCnZCR4ZN7tlHmb
H+84TLCxBVb6OfojGx/i01/ajuIi5eXcv/fOTctZQjUmgj7r0OP9cDsmRIvt5jZiZaBkW67B2kkK
OhJnIK4DUOcoBgl4FLf0ORr4sFNx6OFjvG8Q517qtAgZ+ptR7np4bnaS1+aLjOyMZJOpEmweMssV
bwrrjC50FXHKxfzxkJLPfEl7uV6bWtVaHP1Robw53Vwke54WPrq9Wf3++FMILY25KnPdq72tWRbZ
kPUzHe3yV434s0Ub9s2Pn/TIcarapj6lXkB29AB1dMz8dMezFklKi0iKRxgQelstEXUu8XuqeYYV
oagvUBDm2EHdJs0/Sg6Ko29rlXY6lWARNuN4XsbpA3cThE3t9i0x0aSVq5z+v/KlKdFkNTDKItGb
aD161b4FlYQW0L+cCoywz3+Ko9D3iQcRqw1eiD8o4CQJwS3TMW8NA3GxLOTjwJeS8oYeCTuKHIoF
CPq7GMuEURAdg2y6vwnC2pDHSxmwaa9uhBMJCL2k4fSrT9Msyj6OPN7aXuZ5cTWUIk46iTcOm+dd
f7evU4/xDfAKkyWBsxOiP8tOceX6Vv0sQCvCVdP+etigrPfkK8t6Brt+Uk1/dpy/eEMSp+4L4mWU
TTpVNKzWZ714vgIcfoBLL9nvHvTpo9YkLyl4jqGKzMrTSosTpix4Avvz2rqFtCAtDW2LwzSSo0Ne
MUuqID1r8KygyrZiQMfbwYszTRpu7LNMdztXElgdhlUd5IWH7j8EKMUF9EWtMjRM9GdIfX54ACtk
dFwlnRoo1UDOr09fhRhfmVMhrV0UKYvJiACHSkaoSu5a7P9cXP+xE9HbDMyzFn/vYSTXepq6UieU
s88oalecOMppKk4SYhL2ZcHPBPO7afOaD0CkcRqZRThRaNPHY7CVAaaCTqWQPpTtj6fZ0IZepsbz
Oz/C60Q6tWyyWZReaKYt8e3OtOkuLmK3JOrTcNsX4K4krGwcWUku0c4/iTrXR3ume4bCp0lyMiI8
CZ+iPJugjgqahtvDh468oVJ0azFa7QNcUOAB6gNs7Rrq1ksTQrS7sE5URighHgtCe8VJtGSnRt33
oGoRqEU3f4hURVyX1pY+oYl1y636gGrO2J7Pd7FR8e73ikLHaJFXQY7ryVSVVVqatLnrl15PJ+Qp
RdUvuwjrpD3//fCj3XQPW9Bnvsa8bx4ka/WHD1q48ojQ5ZUmWSJ1UGaLbSElzgwa4EjzmyLOzEwJ
imkM9bvs4AWO324rs2pWJt5mBQ+cHdb4HAMALoMlq+P2h2EUXnW0OwbyWMm5+mFYtSQbIgD85hlv
xc9ROGgP1MRlcxIyQygGjk709cWCsLiDs3wjY2JuwZoQiCaohdSOk6Hljue4FwnTnLh/cyIwVOiI
h1Piq19ivtIT/fQajlMe2KuGoKjS0hUYcB1IBCo0OjMbys11DNQeDM5Fttd6OAb8aJTY0xFop5j0
s/5yB/WXAdJaCUUC4limyD+piQBQDd13fRnFNk2+cAgIBrtYQqMCZx3MScs4OJn2Hrqb8TS979wx
IeY54d+FoIRObqJg7AjoFjC1YXsORhuyYpunxOCFWzja43V/99rrIn60L+AV1kG9nummvvAfmRuS
tIHQoPcl/LLcm3c/tpzuY2lDCq5cUT18kiSQ+3mrt2JD7C+x4lXzKXTIZZFaOtg8m12Dk9JLnLED
HiMDsLC6WGykOQjIgAG8RE5iGuwC7oU/tpK7wZO3RLBolIuVK8eZEgeNmrWMy+aiyDqab7Lr4DmC
NDWTGOC3N4HrupHZQ7lKdq1GULs7XlDhPJJWLSrbaEOBMPQE0IZKuvUKuPnL8pPN23Ku4+mk3D1X
7VR3fIBQV7mN+A6gYcA76y78ZDk8lEOqPf7DkjyJ7YqJqrQwaC7+5AHAhQidbmEv25RE6PaxGNzH
JYToK+iBzAraMmGRstbZ7PnaZDZEJGHXn4+TdHCF0pzh/uQhcTy/Tk/5kxbb1Ndgf0blSD5NHfec
xo1DLvI1DhxbbKlKvqN0JkRTwuEJbmS1XQQujwfHCS7iOwSffT/R1SW0K26vZmCg1YkbsRR5vd8x
JDIHo4wzJrEWnPsd9dA0R8FFB3Z6uEZmpGTN4NIz73MYtHP5uQBw+wK76Ma7WdRl2wQMWgCViWHF
305O0rSTuRXoQw7XnpHXZujlpSGZ/C79LLTCdtpjs/xYCWJkhCrmcP6M6tNw6qLhAIxGvTwuhTZZ
SJwn7pVUxMOtZniP2lUZOHN10eEoA3BdJQE/PoMM4Gmkudeox+yxD+KqNeVB1yZf0W5/7aKFN3Aq
sGpL76i/u1AY39uIoFKIm9kyU7LpAfb6Hji2thameg3zaWzDywF2ECv7buG64jgmMF/loRH8QL4C
bj+D1p17n9M72yJEcSrDwroNinMIre+Ys5NovQZdPlD34iws1DloFho9NIBMGumL5m+WzvpgJg+1
FLbx0zvR/RUCLzy9xZIhLUtGM0FG8+5+wZfmiRzgxkos1WKZTPWHrF41XFXniEZV3+bddVz2bXmu
jKP5b5zb1uX6OZzmB5cVx/2h5tQ4jkvlbFCCwpqKUGcsoCQlqCpCJcVF/h+q6RRAvwwQu6uZBr2h
eUW7ocf4AZ0ymwn8t39/M1SVpWlfrKk7++U3WbhCkr/x+nN/5UOXKAgHV3Ohwt74c2k/KUS7XCEX
dE4leXcUZ+zpavPYibpQ0vPLKUIK0LMlI10nF8D+13t/OKrB3O2wSJEzrHtAdv59kU0nViVEnDvB
i3Kz1/BUWGKJWBc14XfRp3KTbO6cZaSB8PmRAkb9sx9yvJr8Mdb52oWBaaaKpnNgYJ+aTYwA5BxP
QfmGtYQzG5bNRPnXoMwLNM1BdEv76QohAT/5Le1AZNxY3zzIqgu7PGNlyFx18g11nhKi4zhh07D8
IIk7sHnhGr1tp37TZMDGUICRiukeavG60nYO5NKZnAcryUKmAslqjLj5HTnh1Q5jVUKYyCaJpG4D
a9jliaUrt3cbqqwCCH5z3W5gfFn0Vm1xYPdTVMQgN4V1w7LVP62LMCquBKk+kq05BJrPzDBYZjxo
fVQEKxoS6271TxdeDzHpCVlfzvH2gxVOo800cZTjTqCi1cSCgVH0/Slxs6/8bD/k7UowjTFq6CTH
YSMKu5ITnkPahNnqFAUkfEocuLUf4ZK54LYVbAAsSttINqlU4vxp6ZiLhBqefETwkB17RQ/cjQtO
Grl4sVUscF0IaeBnGyVUgZBLYDXHCbss4zaxV0vFobGvmagcXrraItD2vZL2WbplEZG1OK5LmVq/
dgVIn+iRp98FCoyM1p9tmwGKLBNCAKgQyVboNYfWvNY30EbQsD80MJThTuQGY4xkulRWu+YPU5Dy
UGK7IVmm7mdi6sOdShRxE3AZQpEOnz6dhDCfJbSKqXQoaqSzpEnt6tPK3OEiz9l7aPZVmlFhSvPL
FEIS1yfAjwGY08piHe7FEANvyENjnVc6+Ggk3c5Uk4axEeDRm50WRFKpWHoagvTfsi/kFpSWIGqR
uvEGBCCeUbg+bPOP3FXs9xAz3khIYgEsm2b5AaghLZeSQpa5qfYu9/480avCPFm9TzitxORGvunE
PWWj2SybU2imk07hEjgP0T3QqaqxO5A8SMYwnbk9BoS7uBaPPJu8+Zo4Gydps4dTQuiReM9qzt9Z
9ahLuVkspizRWNODiGZp/u3s82MISt0gPVrjq+YuiEgbx0o+YQXBEGXi/sFevcVPBfNB3cGd1M1x
mHkGkD9pjLL09eWioGqRJDykc1/Sc26U+lJg8AteO6q4owdSdo6QZb6F+zPnmKMDwLirm/dfWTdC
nWE1d7HcafRkz7lutQ7nXInktArgsO9FszWubniTyefgMs7K8uQ6A0rBWntK7xcj8Yw7AbmCQnHb
wPrlB/SFdcNWJi0H1q4lL0+6HCAtFQDeI/mk/EnqGpjuvFcmJD6oPiXtAAhjUJ6+nys3RG8H2tYf
ccywAvRqcU9DkCg5tkT5XUOZdqfReL3z4ZXikQQ5wV85//yeOW6Yy8DLXeLCkXb3ZcOYTGQe+d/M
gwcn88KkhPHd3phQphjiTzWoMbrOFqZySgrq9LV5e3o6W4ha4hbHlRRC/X34ybJa/6PtB70Gyn18
6zSyRZeI+JmNgLEthEF4X6ql2APrqcS8zadq7R8McrICdAKxjUGDPS6Gmf1gmMtMYY4ByTKjMrH6
AhEo/Ao91kCW3XYpJn5dHPNdJpUBDbheaeBKO8Ao0DarTbmLaMv8d7MhfBNxoBHOHnlcY9O2tKQt
1fccFVn1WmNNEjVPZywWgofNbUpHpy9VE7CzCk3I2RDCHAb8Nhk9RdFp1woTcolXbb8SIY9sqVg+
0BIiQbv2cxYu5NHWuwEKrdpmeGjq53vFWE0f9H+PnZ/ngd3OZpNXJAfFS5Kl3AWmp9rpBDlHPle4
w0BJIyok/kvJo470PvGbwZuiadhdW36aHaoYfeynG94VoqWCIl/lIyg3IhzzzUa81BhsaWet3eDB
68pF6jdmXUX8Z4bmtjbk3RShkCeMb0pno7cSraAVPflmcKEbO+HSrukOds+qF6TgohQ4p6eMCYQf
Hue3Nz+geDWwSXB94UbuYAd7NOXDKQ9VgAKCxNIhsjUll4iVln6cWVMU1qZ8U9pX+VlojyZTEaZK
57kyT62WUzkBDLh3cJG6JFnvp9C1iQ1Hmau+ea//EXBxiHmAR3YDvK3sPjSQWtbff5/VvOKk08jF
SSV2/Dut/Qr2YTvPkNtRs5w2l7wjJY0a4rPigZJgO/T+Bnm3OsXSmE2taiwrHfXEQMnuqJcwiNaF
l5cniKKuBpBZh5QqONH8v2Rt3tLzXpsz+sUaJ6a2W11cA31Gnl3flr/rnRI+Na0cMM3CQYgxJaEu
uoLb29jFlnqNLlS5rMpONpzjSb4coX/nzaDEe53A4F4CzN9qP5Df24+3p9AR4e59KDGRn+Ablyy1
R4r9xBdcTBGEnjD/w3IahBzzBjNetODXuoHnp/XNDHx7CAdLskI8i2rJMkje2UhjAHqkNZ9i99gQ
yNOO7LNw4daDic/jU1wIVhakJjUbKxMyD7jCR9KcZr77yXuLNpyaPyPADRFDWo+FwTxnLZjrgWNW
u+JZIPL09lJRSvGtTaOZNSvVax+uTKtg2csGdVjATcVIaOL0z9ADwOBpCzokqr9Bs3dSyxbcomH8
g72H2KDEgdR7g79jswTzO6+3JWCjXsKXIiAmaugXxCrPgQb/BVJXa1QZytruZWofFDR5JEJ7Knd3
SI/o2MH99Nn0AxX4t8NayP8Nm5sM35sP6uZ28paZ1fQVnJ5JiN74CfATaTgGWAQjOdU7DjkwRAU2
Dle80PvMTik5nLUg9u9c2Vi6BXflHFCYIBaQ8VbJc6Kl7yY5iKyNhIOUxhk8V+qQdYLslvly0seT
8zBEOm9VMAq/izuA5ZqCUNIwe4QoidfMCi6Ew4Hgyn8xl2IUPgUAVdz3QYsNSmoc6QLUq6SYf0w3
dWg9xCUlUze0m9q8F2ulgaqz0VrhktT+7w/z8I/3Ro5H21qB4Y/ADCejvuWZ/4bNls/DKNNgStpg
tON+PURcaF3QFPffEidrW91WWJY1/4XYuI0ZIN53ZdPN78dSHrwSP90l3VCxd+8ILWlNhSAQGP6Y
RzPV1yIOe3vX/E2fvIpxQFROh82mjpAQgg/FPqEQXS2r1rYP1cdU8hjzzRf0WNwj266xOFSUq3Ab
CrbCJVJGVwp4tTlyd+1+LHmFqIiUdTtZljAIxGvOzbMfdyaIpiEJsZgltoRqWJ24+ORDbXk6r3Iq
bCxqFRVOAJJB729ZPaZePlSqDJyyt/ZccHalk2UCzgzZ+yMqhaEBTFrJyHtna15UCISL6Jgmq25z
GnXA56a2a7tiOStKVEBuvx0Hd7SLvIaODY0sbQJmYDa9lsS1DgiMSG141GRLSx/CPvtgZqi0YBU/
3WAKtlw8+F38s0J4BKJjvdDTf56C/l6bCF7SSLfoVDzXCyZ53IH+8TBq94aacp2apDRC1HerMOmc
43RH/2+7kNGuEDxrHinRdu7LGmLo+3s2JqBlY3qRSX3ekpJJLG3CHCtxdbQebs8ycqrwzCsBemhi
lwv8kn2cwyAHQ25SMy7GT4gaXtDfAMHxft4mDwBDyMep7ZjVGd2K4E//Bc1sSVQdw6/cdYdu/hxo
Aj4GF4B3n2ByFTHoAvNR1aslOrkpOOMcguDQu+Zf1NKvjQM6LGjvW+JIayYc/raJzG/SXTCn8ghr
7eByZlTUlnRI7MdAvMrFlgXbu92O6pqtFdvxOxzwxrOfnRGrzPPoZr1RcGykoDmQa1HVpLGSFsnb
sVBf2nghhjJaTiW54+fRuRlT1v5ebGI9BIUJ4A3hpcydC+J+rZ/mk1edHvt0UggnD/nwED192YjS
xQ4vpcA3BKvOosiLLxYyTUa/PtV+uOG14wDVllcSYDDSwlGRks7r9Q9wbKie+58ze35BHsxn28Io
FozpUsrif+F8tqEVedoEg3uEyVtwtpKIwkhLE6DZKPZRr9L6HMzcTxUMoSafI/pk263C35ActeN5
LJj+y1VKYtQNYjJALhlZgnLyOTs7uWEzg7XhwFnZy3gQXl7UqY/JwV2xRfwMj7MhcetHmrEQuPRU
ZHHrbGXVIV/7nd5xnOvAAAxjkV25J/dCqVT+1+TCPOI2vrswKIqH2z1jGPhLD7SXtC5D4zB760ME
N9VGgKHvy+seqZuQlwzMLr+212vNxwSrpdbngPJobuNfvEHfWxdWjQVzLsdtwDx5l40kZ8cSU0T8
kJzjHrVAKIT/jQKQMAtyDbgi94CkHB87/64HLib/QbsnQK/nKTZJ1XKEtC/yNolCxpxKsEo6vtSY
k+hHeaPbPDsCBpcmqhepEEOcNSaHxOjAaQ/V8orvdCTGYZ2Jyr3omJEV5dPUYg8C1EpOPimkO3Wk
dfEZLkbDNbwEW8si8HHqyOICpY957XC2zrM8oR2EQs3N41a4BUZ4LrHDpsLD8lb9cD/xYH6Pry2A
/w5tX7hZd8RJe9EJ+ja+RjSxadl616CCd8dQz8RodIJI44Z+zmI/ItI8osCBby8uotfF4955LNuV
ufVveaxPyDe33Gu4MmR9/AP9LyU/0FsvHbymTLTVQe+akMfQOB05HmhgsR0Uamgq5acvPKOptdjJ
D4dgB4+sY3Znp8a4+e259+rxoYJ4aaT6GXkuTqkKuEg24pBoz7y9owgJuySVcoVYXAjwgc1GW8z1
Mo33Yi2DLGPFlnfl/VQmw4d9RVPThaZRC7/EFNy2RbHJHWeXIrgPkFhB2I6g+5yDc8/wdokWhb56
2FrN5dsVny9iR+e8iPDks5eTAJIkcTexJsW4Oo1ZghpvyRRMP5Z59mEkmYVvQxJ7BBP0ZfibTuls
l3qR0sG5gp0JIxH68fq/hrjsWZCU7kN/mZYNHZdtqs2r6+Jc+DqqzK/FJwxhdCny/f5yTu9R55nU
6L7eJcdNL9LbScTU1wN8jfNMV1xZtKfNf6EpuD1be1ArYGmAb+M2buY3vo30cWaseJeW/0cw8Ghm
SMwXYFWUtOmeqp3sr4KgEKOoSKBNgjl57pXxcIpaFpwTB4wPxbsLFQDQXrSeK5XMUcT+Lck+Xu4G
Nelm6OBq0cI0O2Zuqa4oqikMFxx3R6gfS0g144Wfm4B+xlehih5DncnvEiLXri0zP54ilm6tsl3s
t08bC61HPx64vH0LBq1DGZHhbVhSEKchEDCt+QbUTcgY6C+/WiE8TtD+KL+1YuczfjeyqB5YpgZU
b9YAlQjmQo+D3AM/yupNeQkU9h+hfx+J6P/lw5wlOb2xYF10pynl44OtXSFjiWxkompOJMHuUGFC
X8JEGeTiCksCr4t/FVwKUODpyVLmtQwkxi/wlgSiWRJuVus+20GlGgSrxZVZ/SohxJJPP0bnyptL
PrmaEdwpSAs7SYsaUCnb+x8TNb2agRP1/jjResiBwDuwXuzmzVP873Haa+PKDTAdWWtD2SXrz2hA
kKVkIjFS+KaAH1YNLoM39Jd7PQoXVto6cUivTtmVH7oBynKhH8uxNqPpEcvbJS2TbP6xuldoGNx7
Ond6cA8dxZ0YDKG43Ytn9aJzgn86pgP65+aHPz1qAzwJNkmdkdJZnXxMHysKMQlq+LPezlnOzF2N
7ikHpCoRsl4XTfEQ9g3bryrhkvEv/o0MTW9CBPKo1YTu7We77DZDEioR0iLY6TrVPGcybIsfD8p/
P9TUneA4rhjE9yo5ldxE8960BncULQclcrMZVcXZ50pNXICE/RTjVLvCxswKfwiXmNxPuhc0xzEN
bEXD2rdu8+5aAqFqQzLnRTWY2NDrzg8m8hX/e00xxdeFuiJDld+mAOyEhFvCD5/oiNUPSquQD4Ap
ythcFtXio+swlcKgbDpXOucCmsFzNykSC+DN+eofVtMehdzlwuZwQf0YRZtb2pb6RjbF0nw3Z9ef
oKUzajGY0VEY4/7TTjEQip9+csPY1zgBB1Xy9MqAi7q+Xp+Ron1CjEQpajFMYQlsUvkmr/SJGDkd
/blJf0LO2UZ+SHEpIHcvz2fsRAiNNGBnAc0kEFKLcVwktwS1xiD0zuf50s9hA8OLjIuTU/+Mzgx7
TOFIGrU8RvtcbwTP3JDIQ0Wv/aekvNRsBwwezD7OeS+Q+4zB1hLWjWlcwWUIQNkNdvscNzAuKEdE
EiA649F5L1jYCmxItyHpEusQ20Mc4gtqHH26a6pgKguBv8jbV4dcYZOCWKO9mIuZgdIBReii+dwC
xQVaIoivkQeM/N6391SOP2/RmUaX1v1u7R0p1shLAMf5Z6CS+J3tS0RWJGkJb/ai5x6i5IVKkRo2
eRhdUGsq/X/+nlt2t5OtfuWQhqvveBkSpwjtYnlUsoek2A2aef8Bh9PaR0PGFYskbK/kYZzRGmx5
cVRxJFAftSAiykYrt1QKVoGI1NqUhT0v+Fkz5HjPs7FBz4LtTlz42T+gR8+JRu39y+HZhIyY0Rrk
TEjfch8JRPa5xDeM0X0AKbu3iIWuglCIMBzNZ+iou/v4z1hQLs+a+1kUNRr3cLvq+Bcrhr/RIuXB
LFIbqX7KL+exe4mpsjFEJP/SlwvwM2Tk+/FlQnthR/1yRa+7btGBxGPzpbWQLbHh1uy47GGEXlC6
ISiB9uGHdZ4RvSKSdvy03IOBCMMCwNdvYboSLAkOGo0qKkU24D+EgKXo8WRZKF57Dn0t/Yz6MC/3
UFP20r83MA4jyWb9M1oH71QyD0wEE46Fxlcqvm2Xw0QIprnyLAUcmG6tfok3cPJltMjU20Zbkvbm
2nMFMiGqaNOmc7GuCpLbSfvhp+Yxf7aN9scBOdR277ZvYcjs0bmtS9tvJSRWlzFMum0B42vd5o36
8H9bNpTzplqDxcCWQeWn6O4hfxko7hLe1Aq40VNDR4zvRLjjV53hS0XCfR7HFFlh1vYYMMLDIdlk
sTRLtaRrc/WJAoy64HWKjWz8rucsaP9GdfAhuUnfJAj/mtTWjdGGQAH5NBPyNn7OvrDE/osll+nb
hYblx6qMt8CTNmrHsbS16/PMLJ0gUeRPKtuCp1M5z0DJeT23p0eYydf1K5lDs+EhdOhCi1wUkDhc
jiBKNtuEkGk4LvL8HCllQgfiPvMNYobPF960bwMr7vSELFjhFjObMEE/fufHxRoAudjNdDg6UUVf
fL3q3xIg6WZJiBROLkO34Dg7wHIGStQHQPQjAbIaFYVWwCJTEuwH+eX14ZDdIzB1uKPztw63C1ry
OCX40WG8gqZ54+gU9WJ2D2TshDZiz6ixtaI+HdSxr7648szOEm4kKixlpOZWr6hN3Wc2syJG/+iN
z6iulLbYjZvFm8KnqPp+VjpkXn0OkjM3V8Fsp4vzd26eeNgU6xE/ztJfCmrwAs9h5VxrSJMpK6nD
Yx45HynkI7ieK2LRoUSqq/l/FIiU8vd3V+pnJZ+s92Vo7BlUNRutsVWJ4asM/wg0+nkf3xPkkR4p
813CUF8zuYdt92kFuctSzhrEU1xmvOKdFYoe//2aVSc/jVZrOuDWFkPaq1H8oIjvdPBhUCvra+B1
nNigaN+ZpytoYoeYENFP7TBmltVw9QvRDXymh4zqwoUvNCD8NkOZdLokgschK/lXUCcC3jc1X+tM
ZlLaRJPvnn+gdmXw4VJwY0IEYk0qM3/WzB7q3XMv/L8jyXI3wGUwH0GH4szBHrUp4u5xQHXpStYv
qoFVUKJz03m4snJMFsUxFSCopvXZVGWFzSrWiKUN8T+e7c+tnEDcglR1jHRbc+qvDWHfKXyeTnsh
PJAJUkmIrLRrnifozWRLZHIu6qMVgqg70k+o9fDnVOPvvaK3/cZBfB8ipBZRuo1+H/3nnfZEcEVr
4qO9X7o+EEKiaIwIGPkBffQie/nlSeEMkxoP4bBYMjA2E9eS+NLGiyxGo798FQfw26pTD1DBylLK
W3N7VmrNJpFtFVSy+AjWIba/RMWxuVw/AOWmzQ0cOgshSAhx0Tj8U6kdusf269CC4jZgc1pHgdop
lSdbuHoVbVeWoJUZYrHv8DeugZIF+d62wYNGn2OiHRGHRsLRTivcC75Qc7IuS0LHiwsA3Ro2i3CG
bONJv8RDrT/ahjzFHaxZI4ObeJz7hs8zXfZOjIa4W+hnHB3swfCRF6dSr3WXgXG9JfYMhHCvpD4/
zED4R9jKqdLJLDs5/bIGaH3FfgRL9U/tfzH+c2ajIpP/Oi1PwSmJnK8EueQa1MFCdb/Y2QQUNmTj
2odbvVvBFbEFWDRnSIj3vBc/r242GMOt9dGmQjQn4m9HuYZELOuarKJ7+qVLmW6mrYvwgzbN2Vch
L1ITbUrcoN1/A3ERohDXxcPMpSqHPzymb9Ow3FswQk3H6spndtJd0Sq8/ufaZn0Bs5czXSQIEp4S
IPDiwQpgGNpfo9IZklDgkP91BC2Vbc0SCoPPBnXAjELSexSeKex2CnbN0XrNAjF9GF6HrhFp1tjB
s77bJoyT55Y2GfkC6iCkYOn0czcN1oYUUPt4vtVcj/+jaK9Y+GL1bEjG7V1MJnJk1vasEiTKDu4k
O3k2NCOxlH586mwRIq/Eg/i3LpFhw8CvCe8u9GPMtdbAEX/tyPGCNvQ/NgM8ewVPQQO91zLgWoPN
8sZh2lCSQVOKjJTy+S1kOatysacDxIYBmEdvU+4HDJ/0S5ubqCEY4DrK+hbqgQJxZz+bMFXZZ/AB
NKTQzHH9P7zUUA1do2Fzinmnu9YFqwIP2OelGmczBFUFoV47rNSuBKIiVAWGPJv6kSWWg3yC8G98
2PKZQLwpeoFfDUKRAhuNPKLymkW3t532buhWYHHQfTA+T/wR3MpyvrMZ1TFib6HUB+jTqKk/TccV
Ntm4PKCeON4X+jw5xhOhhOfMlSBhhrm/SOYjDqTEOa0rvu8yAXHlDS6ULuj3LdS9KKvtPT8tXPfx
7ovPcKQZJ1uroDyy3VKwF/Oa8l1LA+/XVsPHYp9LYRyr+8aUHUDPkGJEOavPvzI5VoTBG+OqkGQh
5Gn0s6Q9e0Xf2qXgSS437kJn8M+4oWmvg+++8/NvNNGPndhEO6ks/GfZse4ddapfUe2IDWtDYdY3
UePfKFRI5xeCHD/PjY2lmfD80gZeBjp8wtowPua85j6BSjq+nS5KsaYeRSqUhDj8jiYzkyxXz+nH
gLav+tTAfjCeiqBRJhj14IjxwpUJtlq5Mh4RzcZiCpNQT7OQ3i0fbFqPrrw4Ir98Gw24F+NFD4Vq
pe0D/uklvOZA76EnR0ztx2n0/S+7cFrNflNhrFZR4bjsZUnQaJpQtTbh443gV19OnUTTBIydIYDa
CVDfgPXegT3CdY6DCUw1B5RYGR2YcQUgVZ/eWC2JOnUg4vH1sGmaoPoDUV6Ih4V3uqKImWsoMt3z
j3sI4M++gY3cIv3X9FqBaYbXdxaMxXN1tZzk4B0esANURSbvfbvocIAWBxKU/PHmflOv1mAUU6dx
0C0lalWSM4x4fNjKVckEP5W8wXONA+B7zbTPgqoFyFTUvVcOaYHY2D9QGjtCuHP7VFSsN8PXRM3n
I05xb67pvH/gnTEostVUovhKO33Nf49YCw49kcTLgq0/jWu/dhr4sdc9g5czNqmkm408TjDxsAnm
w6KEp+QCOTJyLyOeutUFNaQ2DjdznhXXhjEtEkr3l/guu6srng7AYP9UdaDFl3pmJ8geLQSY3Dqg
msyanqT3XFBsqS1GyYbAa04Y9j0xkX9S8mlpP8jui1bDhrdLzEmdRkq0EFKrnSTyAD+h3XCJET1E
Q8CCLcsWMH+ChYjIJnhyGRxbFK+mPDV0HsbRkzqxaDGU7U+ZUKwQ9oZAezVo40yIbcWXs1cBDJXT
2yQeOMqBPsSvTri2eIsfKGII46PR7PsjGN6UHvkZspMXoVoAoAX1GjG7iHuuXgUo7MsdQ9HpT11e
AwPqHNZ+kP0iu+hcDsOU9bEw4u3ej+cJJgWCFhTlUO0v9qLgj43olYlkqNHbL2UCHUT109rtEvnX
0prnIgVwET+4RYAgnO0/KIbo7cW4VDiF5tz9jIJHNyWPJgFVf5nJOwu1BpVOAgBuinGhvs/QcCDJ
vuor1eUooXzmBwruxoSbSKsUZ4xrucuCFzR9BN5wq5XESw5uCqay9h9qbs0YMykYyrTcbSeKbDTV
wsCr92C/vKU2LZptzH2rFNy1LcO5SnxN9iPunKEEF75lOSf8eAIJz5+xRgx3TCSiCWrArAQptRyM
t/5NQguLhWY4hXkDW+REnocW2DD5BMDep/IIGJDofUyRLTgXRja9m4QIkktDq2VbHjJlg6dibIwu
rLyngk0RSQIe2t/AkT3iyr8D89ol9G+dz8TTrLU360ZOvCK53ZbW852iJjUxE7jiqeEH/mTlZt12
rnIgKKXGOQtpEF6lrOhqy0Fe5LXG+nREKq4bCWsTuD5mNoxYPisFnCRUBpltbw8vjXDD6Q/jRPNI
7PrR+vjCoFFI1LRmTnX1Wy16Q6fl1DkDPOgeIkh6vRXqwZ4rAZ17O6UO2oOCi4FpGHebdfVWafAK
72kqBNWMMp78v5CLTMTN+xSum9kUlAxgJqtz3IFIYG/2aYim8cg7JuiuJ7lYdjhDl1fbIPnEdYSJ
oxgb3D9k4b/+7faXkDwquhqCIAQpWmGhrwBWSa0bBoNYbd/PYbU+iG7Q2hl4ch/nuQDCzuigkkrL
657nb44e1zBqWd67pfKA2SslLWMUmuQoe8vQahSIDiKZV8XFHTD9y7rDo5nYQElRGfZ2YPqfQdrh
dN7DBajhJUX9idQUcU2VSbEkRS2Kbo96RrblVUE3qptECDNEIsVL1Gfa2angbfk9uLo6vGQ/mQVH
fAQzLBZdJQAxjgwWxMvkAvjsTkAPomaFHfJBJvm8MkuboDt3rAaFLCcfuSvvKYw4s/ecimld9gyb
qNC9WWPHbVwl9ij8BkDumHVFcH04+a6zwzMYMrYK7BXWiq1PQYssXh9yzCy99dTLRmcokoTzRYex
fVygNHMJTtselj0yOJb+gpV+xWhjYb4CnAHMWfDY9vLcjSxL9xtFGCSzv95d0tIZeH1qJzC1yo2R
QxCnaSjgEYKVSF5FBX+6iCmq4Ze1WrywUpyzr4oDITGy3jwJGZFnlzLu2OfPDtMnFCKkqNBfByN8
USDIIAb6aVnw0KqVAUQw7HLSGmY9Ktp4Ad5ukZ6TrnBDkzBk3TAJtihX63AOGQskcUH99H64I95y
rXvDmlsKp+P652De+7I/+39Bi3IZrDraioNkMaT8jQmQSI0VPLTypXmEs6gZlWHLxSgXhli5ebF1
k6zgRgVG3+oUdEfDbpTpNNNGOkEHEkRoq87u08BViYKEMAJ91ExJXp9ER8VWVVF0sH/P6MQSILt9
fqkuctxIY1n3nRkRafw2Wkn3qYSiCiYQ01lzeV2qXrXb3dHJH+Yr6NwguTCbZDVELrXVx0w27F2Q
Lr5EJ3lj6vPLE4tU2V7S/8KwZO6PY7+hAbcuOsyNZ3liaL237l+djZ+a+iF26NJMFvzapO7ji8hR
qnKvIjb8sEI7USOdTm+oILcHes2dBPC5yVM4dnoa03p4Q46mI5rRqNT0Ew+hFQ6m4TOBcu+0FaQJ
OEetwAzstJCSStq5XYGw7kaT5RMRbYDdzEzZn2A9myTlTdSvmM92RJ1ojRbWY0sqNf0xGDhzfeZ0
Bc1bK2E8qnuaYuNpzQh36I37LedKhMcDU+bL6MitdtUVM33oj2dAWsLZbP+RCzWypoJ5Sx7o3iPP
j8vTBZNQqfPsVSfLXBlr/WPzLodoxAVtXWvFCS6CIwzssFvdvwzdxsTf0pqR8R3txP/lbI8YTLkU
4rNXdxgIpWJjDCqLoiXfzi6OLVu+PfMtPsQzlbzI8+VSfjDS4ggbCiSHez6bdLGVu/UCdiwCYYOc
ijdXRMQ7XMS8RgvsoMtHdmiCCqBEWvr2NV/WSMbbsbWkbLPaOrCfV3gd/rivj0b8BgG/RfXP0NYy
U5snGuVnh06HwC8+MK184rSkBuPfk2UwnP0sYgwDO4soxfiKc8u+RIvzlmSczT5tpdmBBgfT1W92
dxz9u16YYqYdnaE7sYtIGr36Q/zB41ZDD1udaU89ZOoDsjpVEpPSm3GTj6L1nUJLGtMAY6fLpgCz
IvDFnh7SvONyBhxEPOsOo8+aI1zEoyLH2UMOy/weKdCiULrGm8ENsuws9sSR7oXIueB/PsGSDuq8
222Lk3EabQeHeEV3ifOybQ6Ssk3o4soDmzBUv3ht2liLh3P0uhn58trygi2g7zJrKZqnLYruKH1i
ilrRrtjUYeDklyCGlMZNQQDPkcBPd6xUiv2VJHhOvwZYGFvPUPKPDRUm+HLKqoKVbnhGCwFOtA9o
ZZzmBeTLTsK6Tgzlruia+kLc9vLTofwa5IuPY5Y1/n1Zw5+bFtm0F3FvYBEvX7QRMF0occbIy0aw
tgHXQCUlsqSVCmAX4vxA+KuNid+vDMneHJWd+nOOuEow+51HpvS79OjFausBxJP34idzgVF1CIaS
l4LmIkD6OOPmZ4a8RFj4LM3U0WwjceyeVAk7T3zXiA7TyAmoKcrxMnofr4mZB/RBhHlP6zP2te7s
morBQzRABU/c0ylz++f2FNG0+YVsZethkG5axUIN3NzZamgPcX8VHt398bYWqO8/A6SdlJ26D/Zi
Qut5AKnaUNV/Vsu851fugawX1u1LEdZh6AlrR0+QoG5KBFakqWAE5npAzkM/XvnkOEBI19EspzDm
/o0KXYo3CoiZIYSVCQupvw7unC8uO55wJZVFLN1R/BbeZmdwAaVO31q5mtf27XMhr9Yjp+Q/Q/Tv
cdIRmdA8kWtvF5xBC0C8uzYlpJSAVsppuN3+mfYi6R/U0Qv95VztuTPiSW7iQgL82QDciVXfVHsY
FUolauyXtcoHXrq28osAOHAQuWEnPZhqPDeM2Bl1PPJs2wkuR6kYEF7qJ1drqnY5LnjzwQXX3MmA
IVVTwZ+6RafkfpWwi0AP7LstAbefGY/MRxuQ/7DvGggjxWmBojvRbdoeQOSa6Zz71Yl+MrThIyqS
gfAXieErN1ysmuSGIVwpG2HP23MpgG74++rEkCg/QZ+CIS9xulJKWPL7goWQdhyNuszhXSe0tUwx
4UBxbPjHW5qFimARGVfnNCIEKKqRarSvmXTvhDS+0wZoaafKcrdH/eBekmZ/OVfh/uoVCMqeBL5n
jqyA/iEEhmvP9yxf1JiFtzgQ4N/XFcSY4Xd+cpf2mm9oZ/bM+bIgmdVag7Kh+ix82k08kOSnjruD
UyRoj7RrZPrnT2NMxu4I/iNujFnpQS/wHJfsWyt+afztY0kj2qvYF7eQ2qSQJ7sGzgKlYLULxpie
P0BW+Y3sE+jtd8AAzVIb+UDketDESYBgI5yfpHYVYp2gEXi7UArg46TS21FbFRZPYEIq7z1HNC4r
96Z4dpTyB+s/UEFvmxnVGNKcgo+rWdcVqaIZarffswtvIokAGNreY9ZKyU9rlFVMV7n2H+vmtN2c
S3s75LD6kK9Yf8v2wfezW7GGBLmiPb5WSXpreH/Hcwgb+HJCxldByE+BeVtDZRF3Dp63Jmezpe7P
WUJSovI2XE7UWOrJ5TpWFwSOyNKCpO1EbtlhIM9xPDaloL/a9T177raffVdIlAwiiUyx568Q5fqj
/ieXs1f6ovTdVwtD+WM2lQVLH/XeFhCqAzJjKqFlHCsv1a6A8z+p2+6tdNUl9xfmUH+pzUbRmUOO
eeX90OtzbHx3WvS/n6ZQRGi0+XVmvQHq1JRdRfzi32qG6AXmOPSFwiqHPL2L2XQdF4RrpIYF8EsF
LXjpLFWCC/5X3ux1jWQo4GduK3XEs1gAC2fbjxoClz4n4BaCZJkn4KIEjuqqR27VD45UryU2tBtN
l0UkiXdMYdg2DclG8mLfevx+ag8WW3coqllNVqtHvD9BCEYZxdPezFClH7Wx7LMYl3mYI0uwQMtY
cC6IWIqvQZdZOY0s1IBcvhU+H2gak9DhBfO823mjIKXGdorVdG17BlELClnJo6tg0SlHUvtO/7g5
hy5IuDslJsw1L894uQVzUVi6GyXWe54SR9svemKSBNsSbg2ywesqKCeJf62KWR88DyDgImIxSJrG
Q0wTUdAtQWpeHmxvYev9VoQv+OUH6hwxU25q77h3tCwXmmrpL+CES0x9cMZrRRhF6tmeKwFOuON8
z8BmwSVQwf3fwzgdwVaVJ2VG6BiSIhzvKRBbivzbUWxzvCokUsSCSwzO0W7wub0t64knp4Vkumsm
tfUK1zCiYlfFcQRP3ivpDtE4s6hq8smXpJQGj7QFELb1WsFlqWR4z+7rT9Jko29vc42M0K/sYgKy
qjQOdlczIVuPD13lGpJBLToqELGzZqcmRlx40W/YqmfV39DFJcTgQF1wQpzmeqhMQQlD2eXM+P3T
SJ4I5A2idGUJb5wM9eVfS3dVOgY1z7idze5RFYTxBTOXb5A6xcWkjHS1aGlotCbXV90mck2hvp/u
cx2glnFfIYH4fSieqfojQUjXH37OvqpjH7O7eH+sI+447QUpPVsiVsZRr4D2YCYAbJQaXGnzeyRU
el3r+AElMb7cVTTIgAvQDPqF5qI1o+xzxhn118zNcozWDw9IaomcGK+HqZd8lZTq4s3GWd3YFknM
bJboP7dbDG7SbYL9XThTdXerul6fLQjDQYrG8q/y2TuMifjD8YllWIWlI8SPqNaWt72Pto40RVnq
cyysY4QrwRqBwhtOerch/I2+H7BSPDtLYLAatplIs+1h1rdow2R4SsHqDSZTkTCUHMpALvYVaf2C
u4oMFcDI4rgYUz+U2ZdGUpELchK4CXX469a5WXK21miGO4iPFHBfx0xKerZ2LyeFVDgb1BZ94B6u
vR+62RG36l4LAguBY41F4ATWyb8adUOwgOI/5WnSdngMDeR64PyztwAqIets9d0vSwa7CACNldn2
FBIOCmt0MRhz6AZ9LYjprYNg0NZPzOCbvsN0MLSDP9gg+xWoHL90L1oSQqNReO6EcKMBLQd9PlUQ
12NQNtHhpTB3vXYJb+Wp81SIrHCzUMEz7gLoz+eAn0Ei5gDanqI0aI5vTtikfckt2RrG+VF4CgIs
bVq4rTuMm9miakQ76A5DerC5WBZFKZrah1mAYL5x+2GzZ2s4R32lVs8uOOOlnYTbxOPriHisZq++
CorF6aRl+MpqZvy4YSIwn9oKzo+/8FkRDoc7sLj4fFPdNYVDbGYzKhMw22ArzkDx75Qz6vd2cIuV
ZkJl9WIHgz0tLS4hVT5ojViHsV7H4mJrQOyACoRMALkA+C3DqTW+6nOZgyNoXNWxRr7MAsic3oGd
zGH6s9HHwfBs64AKzS+xSRVyga4O3ECFCfl3DV5UmOx+oy/5/cE1lk9EgtBk5L+fW8RXunWZpcwz
Gt9drefsaqF6tzyJoSv72XIKUIe7MqnuEuZZXLzUzir4D/j5/WrnjVzp0aORL4Gms4B9XsKusEIO
TujF1gex6XdiEjRsEW8MghI0uXK02mMI1mJNpweDL2fPKMc+s5u7L/KacUmhgYBQNKHNsdPgirH8
I6NyBDrUYGr6lERiJ4ZGyxW9id1VQpVZ5Gje/vc1are4exoYPtOJrjkK4lrNgQEM83BEBGgo8MEu
gR5qOKXvCl3Mhn50E2Z1QgdaoOgdB1SZhkcdmG/JvGNehfL+ikGGbxlFs4asyLJht6r5T8NSrwtn
5pJJf2RXFfUmH6XIecbR7P0akl6dTZpdmrH0NjqcpRyJeaRAHXkv68Tzf/Ejxks1fYgcPfn6cTfo
L86Kw0rfdiRZGOhs4GDZ6jdEA2dIAhjp5gPqsx4OWoIobDpgozaS+0BLSplzsDHVQG3aKCzWrbgI
H1RRk4D7qY38g2GksgR0dCr/IffTBjJ83XUev090ZWuXD3sWdt2N1m/5Db6PUSI9dEHlA6/M77IU
blkx0ntpeS5NgkpNXc+IXfGEK8y/sMmekG89awJTTwPpfj0sBkX4ZsfQUZ/zOvXacyHgReqBC2ja
iqOONHjZk9Tuj7xo4qziKz9/5g7NpFt16F+e7nLkK4HfHkrTWuLGzdysjl4jn6RMw5tbyEshUSZi
Xc8wMbgXERUZnGWPGScoNGI3j6LbEvkXFWDVerA09Rpq2C1z3jjjr/V7COvF4VHqjPfhCnNSebZf
hNilC8EMFaK8MLVqqVWCnqmxNEEmjYWo/EyLy7XT9uRpApDNu2Yv27UhVHSQGfe8G2Avfi5mPnEA
s8NiQTe9ddPp4SdnoPdnKwNjd5r1luTP3tqqKcJ7RNdmrtZ/C5ddtsY/0xohgbtF9WxOW0Br2/6N
zFjJesOFmc74E0CruNGW1BzOU6ChKDSIaMbY6pK7lIS376keOeebBNN+C0+J+Ffx1Ku5a2Jvprp5
HgurnSW6B4FDIGGngj0lds6cgwMXdCMmMB0xMR2UDjDpNMKrhQYd2TVHV83o8EBz5wNaxAbLZlHC
iUKzboicT3yUQB/P0XK6zMDQkut2aPMw3BmQB/qsPdizFIrcuyismXc4jF9oS0VpZCiK584u/EMm
2p2UpF8YSeN9fc4jZciGOBx2vuMUqQvxKD8c+Bm6T0zR1IhKOtGS6YmDoqDeObuU3iOhj/FtNACX
beO/ZjRrM1H4yMaNzQx+o3zvUoRTPV7sQ5GmzygIlmXZ75E7JyM6WYB3URMU9HIt8nTjmbcAp7K7
mnSxhvfIU5PQ0vZIN4GV/M3L8TqkR7e1r2uiKsItNVxXYgAeQOjmM3oy1EZyfBF8hUhVCRP45Ybz
X2hJXCt89Kfw0LhSrnZOEy5HgG6CZevsxtVPyFgrzgy38pfWKt1WUIqq00zvFfXyLluO8RJxDkJ8
OVovxsbQxoR/oMiMRT+5k7IrvOkN0YO8K1xN64aoIblNs8APH+18q4MiYjXcjwvwm0hM5KWUPzwD
2lggCdwY3mwQQDLml6O/bAs8MTcqfZ49up/HvC8Hwwxn0uAkjKIJlX45IwQLFaNcVQk6r2SLxbxP
r+r3fxLs5aNvFSZjHzKY4cJzPHJHdPMVgqhYe7Hnh168OlKS4WXBz6/aQQumqLyJgFgSd9T6aZwm
U68Gp5UC2GFQTvDzNUnSOxozsE27ktGRZ4zW01vbYQd0ClXPnbUIHwWf37NbrFVDiXkl6zz6vJuc
6p4bzElQdo/uLfbTNpEZWFyAAG/TL50e6GMmnVoyAEOBLXgnToyJMNVeavMtvzWeDobbPtV922di
x36ednL7iNwPqN/PDyAukGb0edsrb0VSBxO/jqDkHnRU3uyXP5HHD78v+Dbm89Y2vFE1pbpsjuK3
hAmkY1vwhpeOCliEYZykEEV3iXa3eap/1xzZvzYnAAJq6TGYjkIf6334Zg0PPhhldfhBuoBtK7/p
k0JQEa6NDXiyiaKZ82f214MTm9xbsp3Btms6Ckm7U/h39rq+6ptbLSWW86zfrLJeI3MZyGXVCkak
0AB6OXlQRPWYalN7byTRed9A6Yb5rVHihXoq6xl6ZsE+pg+ComrgQhlqSXXU7X5DAYbOYsYBSB2B
nHG45V3aCKoyNFk8Hp6L20esYaF0OyYVrM+Z2ydVZ0aeQqB4+TG/wwhEz9g5Mx4DjLwV3GdFLBZl
qev2yN8cMtR+SHMclRhP4fshtbtDKEOo5gNitIUtGSBm1YDnGFu0ZggqjBAHx40/zzC/FrU2oNMc
WOSG6wCJpwcn1rVbKm8QcVkcK7BM2AHM8fMHQPw3BgeNp7HaHQ9K+7DqGhoX7b+A08z2P2yT2EHa
eI+CNQ29q9FUv42r/zU1YDMH/PjjmIDTYk5HWkKK3eq0/+l7IucMMStQJLLCOn5bfKkDwLB2TC9R
U/+Cox2kF+ReybaR26VVi8/5d23t//rN5Zkk0NV26PGM7syXTi1kHrarvXgaaWcL/sQBfwxpq/Od
rcxAWYZ3SNK4CPYTH6BEN0tdZN/Nni2JPLUcw2TeXnJXiZRhnrQ/f67M41o+WRx3u8JWm5BwyFiA
DiOqhBjqGkQUXFGu8sNRhPEbZ+jTKcYXkD2m5TVYbbvDBjES9EyLFhKZ9Bg2IBJYZZbS9tkcOJWO
aZoujWR5hY0CNjr6ToKmYPOgjSDI2evrxyET1MlPaLVLrATOV9FvQbshXWDqrVhdUnW8aRodrbDz
F5ZAphYGatY6BDzcCAsgbMKPzHQvDqreR0LCE20UwXJL07X7GwevDRXgPfykqTwHZ5UsPor1m/At
XASvR7lPKOYg+H/aRsymBbp+ds3BWf2r/KY01eyo9Gv6qxtMz+zvSBfJ4meOWabrQ1k6jd/xOhch
2iF9eyCI9jd375vlQN2co+WyPn8Uzx9ZrL1c4n5SONRqbuOo8UJ+8bBZ/f9dyxSS5JUTKNI8OKpd
jl9mveY3gXj8a7OahRCRirmUmkJUrzB/cOGEdXuOC2eSuGxZ8XhK6EXoEA0tNyww1Aomsp1mUDM2
B0zCzOWgs9doJgiu3R0BEptgUkEi/wFTYBuVF+O22f/GJQ5cihtwugd9offhIRiQXJ9i2ufTl5Mo
p1I3NxLJ5EHvWhcJgT4X0bhPYaoGpwqskgPmzfkZ8WoWLRgTIsn/l50e0disMJyMDU8FlsgG2Z3c
b2pVA0YBZx7oD2ddJ0tfFBZx4IXi2qLDlPVIo8mSPidYrVojr6R9g6CGY7T9f+4XjWVrjwPw3ixG
PEGuIYL/2uNyoZoiyYkbXUlY2p2cBha4NT5dzZVfluuL5fBvChtex10Q6WzsrcLYPV0SMaxuFC3a
0V7B6gDVUaXZe5fGnsh/LFr6GZbA9oPdvOqFKGcLeTDkkG1HwVNpefj031PTrhlVXD3NrN9kTfUA
GMdng7pPJtp+IJYt2BHO61hn7lzwg8AICvfcRXsaM+UgjLMaVTPgX90eWczen5m8ekWdNGI7UWaD
zqrMixSkzLNzjaDtChg1/KyzjNwnZelFKZ0x6tQ4YkZ/DlcJK44uVwzSy4aQfNRy01125Br7fSUu
qfxs3t5fYfmQfgl/sepHDRT14FZvwQnl0IryubQs+Uy45JmFhlN6Uo5xe5g30ILY+haZsGeJ7BMM
XUp3iNLwM7Vk9z4I7RnYdCTYNJf9fAR8fdBwVfw9bJCGf5BxEDw8gBJf4mtdI6Xd7szRgk/ArRPt
KWjSC/zGhGNoZpOHHlgYQiIDzqIx+YEClkmYTQXg8WrRTFAK9sOaM8En97ROIOoFxjijqiFA0RO6
nMYBhLF5l8vlKmlClUK7ICfrOrI2g1Ob0NnkA8PAV+/w7jXT5aO8q1WMiTZEurDxQDA5JcF1q2u0
J6QRhfa7EsWrjMQTZMY8NxMFo/JcjuivkHcERBtesiDUAITajNMglCy4ZnfQwQGluidz2Eb/Bd1R
pWKX1Axrj4QpQzNpwUATbqLLYVpWpOsqZ1/F5oqYA0UyxMU44GujT05hQnxWlMU7MZWEqbgtfCoF
X9Wpu8frBCukjRjH+j8koJSmsA8uECDuvjt7J6kJyH83xbhFVCCmD4/g5oQML2o1jZa7HknS8jbE
htXoqy4MfCIqxUYMX4qCKAnfmOzwoW0BizYtvXANDQ8bFs+uEVVVuIiUezoaRix5ekGrwixPMhw2
ViTyosFOnvn0EEo3YF3jFspOpm0h3vyPopyvWx1EB4lEHZTzF6I0jL2Tj0X4QepqWnKFtUi1rfHb
T0Sm9EJcw0jP0wArZvVxgOapdV9dPPebKkjJQs57g9oEpbyAfq/tm5iEQHFYTNSHMCASYNM/ineI
xS6uQAS2e1EzKrUCcAt3HfiQZmcE6I4H64g51JChurABRnV58cdjjS9o3kToNlYtkZKKJdHJwoU1
MgJjK4G4JuTCuzHrL6ZzKmV32MWbOSNus0oUOKXPffPJOeSBgBV2kZ4JRL/RHl/j9kH1YR+zqxjv
4esF0i6pxVs0BsJ5gyTZ8gLm8+7FMulpeuQa+z9Nc0bWmItXGz6zT472TJrNBNolqkgnCwirZrr2
QAPlWvWBFDEa7xA/41Pe0YwxdhNoYpmGAJYVAHaRm8sFLtDnx0Xr4L1FJzSsSty8g0enU0aTL/4c
w4kTw9iJTYj4GTx0LiiCaL2zfuTd6ME+++gzIkfGpIeE+lIBE9Nm1wBciRlXcanS6WMw3Q1YP8FU
QQFJV2TqEfkdoHwYzvradzbVI/HKgVELsy5Zt3OcbQsdbdaLiFYf5Zm0ERU+0HEFhg8zYsEiTTJ2
8VJbFxlMOwUpQp+y2OUq/Jd4/sAycdE2YnUa6+s/zgQdiOyYC8YvJPq14dvksIyr4v+76RJwIbyj
5qCc/EMuNFc0Us2CQzJLHZGbpmUUsHL7zA85DwZaIak0EUCYXZR1vsAlED38IYiop3XO3Rvk8tUY
Au4jf9gkQoxdnOYsjr2/OpsPoI0BhFL4qrZw1wMPlW+zlBHUcZTRa7pzhCNFQ//hCxAYyg6sMLfj
IXNqoUVqqGLTfA+XHAPJ8ow6iY5hUaxaTdgLTrph2eWkNF+aAtkeD/JgrJVfQU5pdPQhHpK1eADV
eLai8SwBAf0yvTdyI6zdiNWzpXAaIZICdHhKOQzAjow1f58F7s28Y7q1eUWzlvtOy0AxCe6sNhPB
wN8xWsbDwBPcxSKKEJmj0eyG7ZOrmXTDbohufrkJKA4HCEJLEFRcsxXW+0Tt6QsbyrtMm+kM05eF
/5uMJ+7lwqNxA+RQZ8zjvQNWhZE1SeLnJu1A69hrdeiI+sfkcCE9FQ25J4yckBzNR4znH6Wj64wS
O5ZMsiW7LlJemUqf8Oi9NnC4zipnbSkBoFDKOmfd0vrghTVC/lBMJJZxJFHRixaCspvgSgD+aEjT
g5f2Dz5F27ncc6iZV3BKZOIXxwFepJcOKRhG5qOWptPu3Duc8Rme/u1BpN45Kv/ylspqABbCXAVq
3CkZofuYkyly0QKJy1Inpo4LLm+bycpMHcwJC9xZT0nVR0EL0WsLHp5x3Ny5Zbi+FzAg69wgC9wC
4hdkkRt5z46BqcUF+QdiAwj+mcA4UxQc+7MKxMjANTWtuEszjOnpVc6YLhPj9NXZLurttGaXa4pT
FBDYRtn3I/YTzCI3o86pmwyxfhIq9nFzQktF0Df9iAzHhxeuNZR8tiP8mS1GY7++H5xtOmBOPHNO
89XL2QuzJZSUbjBdKTTF4hJfS7eYl568vpWd+qOnh7/PF/xl/qA1UqWEn6EYodMIg7kOqIp73B0P
YvJHvNsVxGSaSCKubuyUTcdk4uLGLo66Pit/zBji4QPjDI0JPrbPaWfYtPGSLV0Y6rLitcuNjy9I
DM0exL09wSUIgOQW6rqmdQDzFlJyXt4bjbUkKfRXiKUFyfVAPk+C81CowegNnm428maJ9J0E6hcS
oFgKY+tkVli4qYaleGQ6Xyr2dU3DOgwzzV8iRn8ua5YX/mduueL/1Tvj1z9HomnXn281kA7046QW
kQG68HvZrV9xgo9B7811khu1+DdqTMzUcTdAlHl9zf+M+CLg80HTxRJMU7oCSuX8bRUkkiEJWuS/
Fe3Sh/fj3ePpZ5UBDTMzCZMyf2RRacokxXrArhCic0HEZ64kz5J7EWV0GJcQakBPrKTrYgsB/9gX
sCdR9QxXf1JTJAnh7mjlrNXy2ZOdBeLWy+SNui7PHwc8Ukhx0i2uPDUAvbWEJeBu5PQLhywbeG6n
ESRKwxdMpL1CBUnTjfh9Ye8eHFAQznvfQ40QBwq+BCwK3t0XYk9jDQ/RRX2wcmbjk8QKn1R7EQJ+
kGLv+hoYQTjS4JGNtmDminzfFGs8RghiOiwNGI5lFNrSz2bkYfCivsvRD2ELK2v9j6DyY0mDTJkc
bDCg5Js/yTKaOKVPxXSJSafcm+0dRCuD2to9yTlUs4Rf/aMc4ruYdPD8wL+x5LkueCS93D0JyYKh
s6N2L4h/ngZtH+8d9oroKs+91zv47HCJhZxMU3XXta5YYgRMrBbPaR485vG6jTL3NHAeIKHL499J
+J4l+feQwhaR560ORyaaJVizqho9ya4z1a3Lrhhn5dzWrKSZq0Ohl6K7Mj67dI3FZI26nrlWH+bD
FyUVFXlUQyf+MugjLenQ5qHfcnYKLbxPGWdSEU6Yc8CbSDN0ymxtkhPRB7p+lJWr/g2uilDO8kU6
2Ic+BklrBzvu6yOfxFYKEDqJT6PJo3F4gYAtSuWbwweFp+smXe+dCgteZTkI4H0/LX650+EyyAMp
v1XnZ6kBbVX4zlDm9aQHsWm87ULSNdVabhE8WqOez/9sCnNp5+GWcg2R0btAq/HuocdBaJECHfkB
a2yE/JCCu0FJXMEgg3E7eD3de7YNIY1Q4g4LgPAmCX51SX3pXb2z9JycsqmyuCeuUCX2bAP1s2d5
WaB9/kjUwTIPJYjiFwHXvRV+XJQ3AagnXQpYs19evYikIlrjC/kMA6Wl1/ayIqZMZLrNg7qzNc4n
dxtn1maVjogvL0s8YKV+FPYB/t9EkNxz3LB6ASyUlxl99LH8GjnuEkguL8dyIr0bwLiTdRiAOLC1
esbME9oa3MZDpSyg/rPlj5YKmMyk0lfamShB/yWaDpE1baGJi+Ej8UJ5dUeXA/HP9iIfwo3lIRve
srTAip/hei9Y7SH+1JOWgyQcnEGcRy/XnSWoCtIt1XCILgVJWjVJKppBufZXJvpnA0ReSrv96UY/
QOrAqvdF0lB5jnrHkWPkJGcJdp5YCxXMMefE8jrOCd9ZIvqYT+O87jkVtnqlW0F3iLXFSooX0KLW
rQU5DeIdLmlN/Ok7MmPVISEmUzYW9BrxyhMBvw1En4l1suHQj/8xq3cPtmW7N56PRudj5wL+MJU9
ig09XsvirqBFo8AdIGv+4K8GLETRf6rWuY9aYBlE4bGG0ejJXgV5gY6s7yPLPl7W1MK7aoRiTrOC
z/zJUcZXwV2kGWizSg1zPIJ3kp4+u6SAwJwpQd2Kuqz64ynFEVQwlIaQcmg6v8YZChq2CwlIbigc
rGHmNccqG7ZJq9dNmXwV/hciltjWB+B++BNUFNlKsA01bhwNz41/Q1ptUNlX0ROH4IxkYQ3FmQug
oXMr69LekSBqFO1luVNmhClaVlx/DBuOFURLxkxOj5lhDZY55UE1JUWLSeXfOiW6NmqjZqAr33Ty
4XryGfcCA2eW9qr9Z4LbueGewxExZ8lOkqfRPckG3eVjyuwduCNMrHKjM/Y/2iYoo3uyfYudH25k
xYIIvWvwZHFNFlws1RdGJVX1ITIKw/Qf8CrjPSaogLcCJIT6MIxvGMe3/W/itMev4tF1Jo54zsFy
DYg/JoivB8sgsoSDfWQMoBKQ9IzokksHUPQk+SSq2lXK+SUzcJWao6BrEuvDPfMBLtAW+Cuioomz
wPFSsje+2MVG0a3888/zUL/J8/RfEPfV+xKivkHjBHDRcRcXBsAd2906EWeORJUXCWQgrgnDFScQ
4ycZHOAYWosEkyqCoNDnSBamWcj5bWqvme/rk2iN8VJNCf1FhtuJnSlpsi72JEF8OF/1D2wwAQpi
OXnJpyBpIzaV3PE+g3D2I442py9x4f6Mj1LKwm7zUBTrUxZDRAGDo8yDDv273P0XD27RSYKHxiqv
jvViRWGnD9k+QfMs32BKTiAnMFQBqrTgz5Q+anBN3pJi4WbUNWNEQSO9q6jYj69uFuTt+R4BK1bj
FfIcnlaGUpr8UjulfDAscbMs6oOEO3yJZK4rgAOKtkuV5+V3PI9eW1G32TUrsKgQ2l7RC6X/6SeG
N1OGeigWSeN2jK8ZpF5WmT40sd9fcV0chi7s0bkX6P/Klh+rGGHAjU70EiWCoDqPV6f0173L2Axq
NeKurYQ9k0pCKeW7Y5lbHotisWXY3wCkOGScK/Y6g7AGhKY+Vu/zFaysei6zC8gX0dgegNz9mAh7
FPN2sDPf3ruqxJUgEsvE1r7S/lhLbnVzo8/upD8q4d0PhZAw902nMmu4aS+xdgsBLiC6soaPSZ8i
cXR31+/cwWyWauVUMyE3sgBtgm7Sn8yprDGLpnkVBnaynvshEjSPBZPJClfdqSU0w7uMgtYUqESi
7UG7Oaw9CVmv7rngNhGzmN8NJO+xea9BE49rIOGq1fPhmXeyUJOipozYVuGbdGCz5LzCj4FnW7pc
T4mLfubYuzpiD3DNJ5GZcm4uGfpOUmXDgXh1mO6ryhZyzSl1bb832Gb+2e245w4PcyzoRxUwTngO
ylRGiZmi4Ijr/12O+HPFRoDo8rokmw9JI7Ir3sYTdrEnsUa9Hi4lK93bkeNva2GMph3miIM5k9pP
5jW4giQQabZqAqZ6/wAISaoeYQIIDqMNaALB9A+cVIkbzwkr8QGxrhqqcOJ4mfpnDJzJt9zQ29Dl
dLTkEehcVyzctLOLyxH3CttDAt30Sh7ba99ym5sksXjp9mxzi0a2UcBppTpcttGhdUo1j6W0ZBcF
avBXS3kk2XA2AvAzqulvaogOFReYLhmSFvQsb/cV/Ve7afgjf49mPbxD69Ah+uioIVJFnwnc6fgL
ObUJx6ULgIi1DSD/DOysRAs8My/XU1VLZRLaZmUFmtYMOlS15A3I96bFyWdKSvc3dH2ENbcew0AQ
EdCNYw6wd+VFdFeIcKXAGWXu0/yQjHiKnTzj91kQTN39oqErLj3WO4rzzK2xW+B8vWBQea2Ycidp
2K+12QcmcoOw+Qcbl72QULMwmBwo8DcCbeN5k0xs0CREyODk2bwgT+JQhWQZwDhIvpwpuVSHTarf
WIhxYTNeSukf2Fk/GqPk5q1Esp3WEuAgNkzjPWE3llCa9gPrzigs3Mb/A7+IbZPzKaZ9e2Zlr19Z
eq5oqbdX1c/1ZVfZktWaRKB/ZpZG78wn58qa0V9NpmcmBptE0xI+d2Dieq89jE7KUbHaQtm96MHI
cdST/KzR6GT/e1vVHdSvtfhhlpgzkifAvjqJ+F5WlA5iefiVvXsjmv0OocSCVisWzO9rWom8wTfX
c3gNRQ8gMPHO7/BPbKCbLpO7FuzkUC2Q2GKmPTuPPMel0fPVyWvYhK9baxLrQ8jjzLiF3uYcjvaF
Pc/kEACHVEbB/q9rO3Uwjy+VhGSp9fW8yVmD0Ad56T595zNBEbBSNhx6I0b15cYX1sD3CcHppZij
JZWVH9ufha8Nc8hOmroed6L6SEFeKwIeppuo2OuD/PVcKeUEmlKQ28q7tiIr5TpSov1Z3mciWcAi
M1T264u2f3j8zIP9Wa63PW1UQ6qbe8YxZS8FjrSuFcEKcfRn4VhMXczzUdB5ZWxwGHNrRrRmHimH
YWWOdLdmlLaquN+TLytJQdu7GvytQxXcYsxjaPrWUTfpix2vGyhCmLK171Qc6keAf0gSja+ZoLYR
WWklLBsMYN37Jr6vmGsaV6LyRTG+qZFtY1UnaPWjKyXuRU6srKrAOCRUm9uHhk+6mwVDJaxY9QD9
CMW8fS221okAXuqizRLJWtr2Xp4FTwszH4mUhorgimtHoQyEjTypIwAwqr9wmAYUuzR4QewKVDu4
MS++dbUjpqoAszaKfS3mXJZmfnJcR/3wmsV6tKdNLBesIFWG9GXPVM8R+TWHeM9YltF7oMAk+w0C
d7ub/6v8FOonlocfOBNt/YvPTFGJ/OyjJA/jieToW4DNy3Rb7+aIJ4tXb4IQVfjce/Jfm9hOF0V/
bHPduoBFS7roJpIoC0uw7O8LvpZp4xK8YKlmYi0bZUYscpbiCZUTwLBWjaBsbHorzd+3vaRgF5R8
/ynvBvi9WhjVMVhMyd6tG4ugFOrk3tJ7QtbkurUSMIRqnzjcMi9zvok2rtbuqBpHH2D2CXMtrdax
tPO5xGv8vejTcLkGiH4oil46u9htSRyNjv61rz5yO3u2KzzWcmkNIwym8ZaFI+uEo4MXLB3ZetX+
jW8uo7PfRw9JmeH0fcUiDiyQzMermfRPoUxU7XDDARCmDKPeNUsX1VotVP1QYUy5CcFxyMmIq4f1
sTL8GyO4TooaefzqEFlv7qgRbhP2/XsmchyGBevod4rpfhHu9X/HwNIHE1KF/O074QwqQ5PzJvRU
2sISQ7ivXXdhQDwBRRWCUHzmZJDcB/BhH05OaqufGOh8bueT6VDJmOo4dtP7NEZ5uFckbOmiVl33
O7xFA3MzRWXcSLMcod+7x6mvhdn30XygHf2IQ6KbE25l2X4p2w5IjhAWML7TcYpkvdUYAzIBvabW
SqbXAD7X4eXQJi/n+W0hLibu/9D5kl1ijPpWDcr0zKsX790bSVThxpKhpLv9pqzH43BbD9T6uWoY
vCscrR/+OVo5qtwbCwWiy/2oRsN9RYl8RVF+eAqsxfMBlnWN4bAbJVrkblsur65J8e3TqXDIbrw5
RNshkU0DvuLWvot0w+vb8Mx1IErT6/nh/Y0uy9HsPx/NrbaqV5iExYhxYzFH+PBAwSR87AmJmfkG
HvBRQFDRPNW3TCMEd+6IjPvPJLkKAegcw/6xlSGtPh3sR6bYxZDGJoiTWeKWfagpwyKxKi1dJ9sB
DcCVwNFl6z18J2A5RsoJvX7cbEuVa4wNs2uFxvOuL/womPYeXb05OU47crMOtGHcCJDkkaBuVceE
mtg4WfYbgsB9+D3bIBCNtHhPG0ssuUw/Rp/HU/5ZsQT+CD790bReTt/AzXCY0ChlNRTcumZNHkD9
POEA6505KRxTFloi9wGxYpclc2SOWqaj05n89aCq077GCYgvt1ySFxSH7U9vWS6DMlzLJftbCvjv
/1LMm+xNkJhS/JcFVyYYG1p+FkGvk4Zaamz3Er2wL+n1CInWEpz4LIGueNiNgyPgP7qlWj6SpXJ8
wiBIeJI0VmackEppUA6pwwET8eEqjbzuUPLu7VyEeLYl+SAD/WbArl0Djx0Zxao4FwX3y5Z0ddK8
+FIJtyRSNEumfgrkKOLzIoQ8m9HuUo8nKJiuOqtRxa6DJInKQka/v+NiOslDra4bdkri4SB/DvSO
whZKzH6l4CV/uXsK9cI8lMFs81mwdxAPHeCpL4l7mYkF2h2NecXp0/Ng+No0e/EaTWl2Qf7ozCwC
W6tL2IYW3JUJmbrydSS/sAHcV4K6ozlLD/+x0Qc/vjvrb6hsQcb4J8nuWIfiCFJk63z2bxpuXg3+
fjNOWh647jxR0Ja6S7gLIKenilb1CMkskqQT0fXMoWnU0jOX+DLWC9Hkyny0Pj3ks9pegIOUCL1e
mpG1IDvJWX5RJBctlLYPvbtRHYA1alt/6RwP+mRajkN2QX6rn5pMVg6o+Q4Cc4uDVsjUEYcRGSbj
k7h4AZFJOQZqGc1UQaGC2HcAdKFa/p+tYCNEYxg+hdQzAWiybzCnmZOeQWnkC8R4k/Yg9oCk4QuP
k6240/S/wcKWp9Vty9bQ0eJNFRMdLTyCKQ5vcMvoVitoty40iYh2rXpSO8X9QTENvIiYEwKezMoq
hjMtAHPsV3CPZcMBnvvf2YDZ9gwEUc4N6wvli9Zlft7ys2tXYYy/r6grl756gH3dUdq4yw77sLde
6ngNUtKADJGupHWr4TiHYNAcF8Vq5cSwrNmIrkxoUmGXko5WTmAtcSikatB7E8fjqpM3KQrK/7jS
tQ1Ax0OOLh25pCuFXIENHY8ViuCHIl8BQ6XZAgXhzn0KXI875+1SA4lpxIvT4BuZXagMcL+CffW6
zvyYnW1OX6RaQlziQIP9LQ5Z3aNQnGGZ/SpTvOryE3/rPZcrJztPVqAfA5Z2E23x0Fiu9ahFDz6i
zwEiIePPxtrauyl2kNx0cA9L7BHTWF+EXqsXBNMh7WWdWULV42NOZfgbv1HEc4VHAukngzd7HDq2
uFBE6QvaHNLgrItfo56ldplf3RlUjCAecwcA43Yj8Wo8nopME8i/kjBDeACW0vqbyHIqaMbjOvfz
cQ/J6jwYli3WMnKaycYteo5VerDcSzZ0/1LUqBUBlortArl2WQaQjQWcD1hINuTBgq1yNc3+81iL
yTjX/KDwEOdaLPVegfbclIchaylmDxqBtpIPwuuARH0m/2xwXsK9mb72U395FOS5m4JT3+1Uuge1
r+OPqqEEYCfJyIviZjNeAUHrg6H8HexKxG/4p46JtQUrPgK+5t0My1wKrU5XBiamcOI/UrSOr6SX
YbLdYhVPiBhDNYALlR7N0zAhl7H+uQERcU0dDV9jIRd1l8VO3laZU0JiwwC6xgi0CStjKA3i8GsI
3UlxPKcxgMHdUN8Sgn5e6L/BEbRcLNfslBxLI98YA4LPXA2sJkMUma0y/d6JzEWEgZdVuybZMoAN
tm3q0AmDZe463iFLUf//BDtLhjcs8VrGNe5bv2j+Sj/r9twsPIBCMx65E14Vbh2kH2SfiADmjAwQ
u5SzgTBAOUPccnZhV5NKLLG9cuch6yXyhdgZgYa7DqH2ZbKoqLSSYfL0Okz+YevmKYmT/UzIPMdP
u0Ompy25NK9JRSTbyK5YMVd8mF7S+Bfnr9i9ga2mDVFznsF4ifURc+BXRmcEI7njlEvbjzEHhn80
rN+QP+KDBARS43XVkysAFBVo/c9pDv9E8ZN2lGlY4BRt9D+D3GP0Ff1Rszcu5EU1Fv+1MT+klscA
kea1vOf2DFsPc/prW2hdC1K7k2Ww7RstImhrlwJ8fxoGhYN6Yd0TJrSFS9+ZMkuNAOgc9OT+wkJX
mWqFmaqGZi+uz4dOaAMutWS2pEpgbxLk12rUV9CdHYYXYPBhyXKOjNS8y6FHNlFL3J9vgw49pj+g
Y0XdyNzD2kMXj7TYzU5qorgpTairkvORjz5uN0Lf0BbXEg89YYVSKNh5FeWAc5rj1/0/cly1yYFU
Mbxaq8hEMZneiWQyx3Uys/GmKPb/etWIcEgiit+xPEwDxPc20yZ0l61L+/JqOPuxloWaSXjYILqF
gb1JkHgfzaEHPS29/jij36C9NWWhm0ifdJTIVQaylBXRFzq6Yf7bt1VsA7GKGENIqymyV15N03I4
lVV+zYh7JsI9e1WRqPNXQVxHAfOQwKCe3GhiLSxuHzsQsJBkIZadjqQjQAUpCFi2x6S1l8KxQGUy
GoKQuou4/05bi95/7aOw+geHS9tcWxsSrnmvTIOBJmkN3cJR3WzveKTGxDwfkEi6l5ehE2aKKQrq
rQ/EVxDffPRGwtqu6Dh73gRWOgiLn60dXKvyPvouP8eLxDsyhEWgwa1f4lxiHB2UvPOS26Bd6qqS
Z/Rkqs/VbHHkfkU22qcJ2D5dUVcH3+LZ29DYH5arDUBO3lQjVFvprkX6r0XJbr8QyZI4zKb/Oapb
XEXKz9MoccdU0tqh6Ze//iaqg54E4ePqWQxaDxPpPh2Ljz95YN7amQZsXcka8754QwoPd8XtOmgu
W3/4qVeYlWNatR2az1Mb8m1+MmVVYZdL/U7/G6BE2DV6izLeHvawVojfdgaD83KJNKBwQk4mEgt6
Q7uwyxrDc7830HpaL+rTIQ3/c6FYKgnzIxArNVq04QVAKkQ0KXgwH7mEabS7hrWv51pLnTBGDvji
JpMKEEnFw3JVEUEnWCF8LDmCKNxZBdeC1/9IuGjkG6UBVbMsQlgefU5YtU7gT+E9/wkzlCEhHKEZ
QrDskWPUo0daAWc1Nqhb34MTYx0Fe8jhPvAxhGLSYMjgvUb1Ixo38OW+qfcxkz8cXg5Tu89kLmq6
Mfu3w2YRMgf+qD2GQHMYqBSIV36b1Bui0dUpLrP9O5lZk9Iugj5w1OnUcztD2CiDnpnSdz6vuFSD
w1QvlES+jQVquNo807Q1lNlJ8XKUSJPceXE6n1HDJ/QnolQmXfcFozuY7mmofkzQrychWx4zIItS
sP+KUj5Wq5Nuh4DuuskmLB6vLFKffnIl6f6Q4IYfQ2BGmPvTZ6uJ0TlheXS0PMIDvlxUkUDcQQzF
7Qeqw5r/W2f+yj7Tp0T7msI3/WipSk/eMCjrZTzt6yAOsmYjuFQyVwFtPPxMFLHLOoD1BIfKPr/Z
UIXzIttZZjnEFaH6fCUH7sXwSSBZvBds1UNH8n267Jgw5VobCKPqrz/h16XXM/VysgA3g2MhZtEC
uafBmpN0cKtSIJkF+O10vBQbuauFrJ0oqdDG0EX5WEqAKBomQrMQ2favsy0hWxufmg3o+yCbLr9p
LvnC9m7rGwomkGHRHHumMPZQCWpjxG5A+N6K+J7mXwq0dftqPTaCTdvLbHx0vT84hvcpROzNi7BR
ghMMZnBrWNDoUI2swjeySucCFyKXg1pGMtnbuZ7je3AzvE6/FXqk8F0y3Rbl16EZ2apJxmiCjO0/
jVyv9DQOxNJOiCl1UaSOxupMZZ8DJmKIlv1JtSlXzyodrmdsyxRv2j0p0Wj5dvrX9R7+FXk8Nj7i
1xn+yyDgOoGpChyU9Hv6p4aCeVYcVFvJ5DAqkZcPfYAzutZpIi8AlqH42P8VCrOeDvXnYuyCBd5P
5FRIKc+z2Lt5D25fMwMbBVK4Q+IsUYQxa0Y3XjYCnmqt6H+AOUMBAYQGvKGTxAe3+cBaPP2KVm6a
lYjD8yBiwRfNw8Fn4HGc8AY3YQc25q06TqU7+Byv01m85kcqEj0mS2YJCAIF8WIzR6nakvk9lDDc
PqREEzvmCzSRp41Bnfn7DOH4DdlOTMLsVWGTsBd8qf+pvoiy2XwqgPJOf7fC95BHj/SzNG51jgep
2p+9Uq6uYqPV6tHwqvm8/le6OGiwO7uFt9kmSCYrHlI6easAPGF0TBvfkw+tu9W6YgGyk+4HDsze
iHs8+J1paIh0K63abhTM0kc9NWvW9UqJI/vVK0tPFZaW1hAyzcrAqhBrbYRiAEE4m2dhcQzbgOpR
v9+PLvT5rZRQbDwpcomDiOzrKqQX/Uv2jslNrqktXI6nfb5XB7Xnjt0S2yVLiptfqCE+90B13aDF
v8B6RBZ1r6dqhmiv9TzpaJsA76EUB8x5QGcbdWQw7/Ik143BxhRwbv4R//Go4CNGXqA+pDYcq/Cf
iHNClDlCZFR0UKyLGvYRjHvgHxPsIame5+DvMUlvbS/2vJdFDAp8JuoKSWzBTENfl94abYrDyUqe
FHRmKFEziHLYKDScqid1/v2llUV6HZRFLK/8DzHlZN7lVWh10U0jkClr5D3jf5CKIfFAcXR3jlCF
SY/qCmB/ULanzlGHxqL7GnCqMmyEz5DMAUf/ki2oJpra3Gh2VKZd8sDrClZZpiCkl4/41KCg44qi
OJArf2YEh7nhYaDV39IfLCY8Yi4Z2pEo8RTufK10TZ2Km9vERGf6n4zPGvAhzFaRJ2UmVLWgaO2S
wOT5CXkh+T5nUTqXXW9YD3aCEmlbkfnyaCLk2RFiP6B5immXH5GT6I5/hyRgXFwf34ldFSRlUown
30ep11kUVD8h0hGE8LTzTEkyLa1bja7nmq7H50orwUmLUr9/EGvhbVKWPJiIjxFg8oqPogdeecG8
YIpaLYeiAk5piE/BeAJ7PQoPjAR/tiyOMwFAEOmdG/Bz9fZWuK10Z/QUGdfSb0j0hnaOB/zVDIKL
nOAUehTcFwOGFSBo3ST/VJ4KEpIgMwFNOxgvuoIglf7MeDW86M51r0cc7GYdwHRv16k20GfCQRUW
PEp4HT9CWuzFdtcVeK6EsLbMVqPIKnpVR3HGTKW0i/7uusXc24fZshWNY8HCZJlnW+DnaztK8mdI
Rpy5JRCKsa1mwhW4lXjlFaROdPR9E91wBZ/bqZhOZhF0gnhZ7Kv3wej43uNmSwgPWQ9DP/+crr6J
SO5Sj41cUHw1d42VRBW6fOPZJ4Bnc1rwPcCTo2ikfTVMhGW5I1BMebINUneQPLpbky+G1A3vRyBg
g2SzR2rtKIZd4DVIpTIWo33k2CUBYtJCwrDdUmmBt/dDA5HQ/0odaKLBeK1JDga4nxhr+oha2Z8D
aWtvzTi9ysiA9zV0ehd8hmnrxyo8KjOXrOFNCHa1DqYrnmBrMpii4VRfou7dWdxXnmscF0y/Pb+U
oTNaNZHqxW5cqRxLgHG/I9WZXEzNUTXR/ft3QMvtfaDSmWSXK6hSdtoey3TBHXlp8xqcAV4V8Xc7
CzUIdoAdsqg0V4C4vjw5B6yHsiIvBJ9VE9qCOCF5C1lT7uU7LpKOpH2lxKF/vl26ULs+m0PuSUQd
+ypN0wzAXb6Ii3ufBIlIVZTZzdJGUuMnoLlTDAPAS0TsMokTJWRd8LaXDCpwKrdk235Q6ZWdclq4
/1sNzo+Pak4YNUTGMuTJdJe+9WZlchC9WoA/o05FxlQg3chLtRDNR34pGlmXvqIkRuOEmRALHDAC
89LlFUfa+nGT71tV605JVino98Dcs/1fCkv/rVmxBDlQLSwKsGAClr9KybYa5jjWTKzKOxZdL5bX
gNBiNF2gFeh5J1r9n9f2QgBFXxLAvHgV+tLMGod5x3ASztuvz98wW6tHLeKgzJh2QurF2poRQVqZ
nViJjUnMPGqMqCkmC0Klayll9zwaSiUFFImfGCyIvFu0KamYmhkbV5ZoSY11RqgOaDnhdR15yxc0
/3IlRECdQ6oy06PVGevsJMGTDajhpo4Vipw1EqV30m65eyWUltb1IdLfFl/7bt7hC7ug0qhMQ/8I
qhafdT1PVUULL177zd22XrAC7W+PTwbQGJ6ShvNKiF2/Tpy/DJCpjpnjzcwWRtePrVxRrh02zLcH
/aJdYt/Sbip9mrusuGdTI6jV6xImQdciHsPSM9KOQjsucwFPIZQEPiC8964If1B2Kla4LNL/7KeW
soQlWCKwbpk3tdDhqe5Y+BEBmCxd3Dy2srHSxD8KFAbh7lgVelb8hajK9RM59k3lqfGZG1qdlU+G
okLxJvqnEgXWkFaevsakpu6UdNikXr5NUvz+H1j63XJKzeEfdDyROMG0i21XP7Ay/oTncvkfj+Yj
OKkRuz76h1JBCCL5mTLPggKDotOP7VIkYPc7/wh+9t0IxMf6EoKYOBeWZ/TG9Y7WWp0G8agjcJoV
eO7XJk9Dnqm7zq1/nAKf3Z06k13JKh0o5f8HZNK+ZmICPtPcjKTglwRXGME1ejVwG2h/tLRvttVz
WGnvoKjeqSLcC6u9a8vPf0YQAdvGqbOY4CBq67fZMxiqd8Y4W5+lZ2QGp7HzegfWbqFJmn4mLDmF
6qVFvtI3xkBt/TXsehKSsSJOwAJbNt5h2ajyMbw3hsHSsXp5zOecKsVQdYvyHpP5phb+d9B2wixy
PdlH6Rz8cx/l1Oal/xsVVqFwGzUccOR4tD8QYSoDtG9oRDOdusBt6zwVqpttN2i/oU/J3Tv1uLlW
5Tmaj9w1GIf7wL+MDPOvX10gM/b+M0czQuDPqF0RKST5t+JGF1yE2GQm63SJYip/ebVArTjdT6ct
TFZiQcm3j+nCesEqK+6mwX9LVrbj40VAW3P7pW/cnA2lsKip9l6xIb/Y68hdp1yKT5bOCDZ9a9Kb
R5IeJqMcrpvnq3PVCiKGN9DJ3sJ+7d34CTiY+9w4mc23FfeJZLvFwZFLXkrGM6l16bliJ6vLacn8
AiJhgoHaXBDfTkVeIE8BKz06cb3m0NFF4t3J6mRzX4NwsfJ+7Sd1RMiCkqorfEkfhmj+nwq8tXCu
nKFmkiHhycgBrzROMAH109k9aOlitIETo+5dOmkZnYZaRsUJi1QFo0enAPzo/goRwe0B3dCIYtIv
3o7ykH350OJPibwKRY88uBEQBB/B5XIsIOWwNtPiKmx9m2chHqSZRYmK3CfiNnJOPnQCy+QDBRIF
IhYEP6pY+oW4IXoQXV2t8jxcriC6eTbimEvQ+vMZzemDnw8Vul6xE3OHvM+NHoCN9+6OAtkwvkOu
JAbj3HTElZVgh+c1BwEPPVpc5QBp/dCa1krL1XZRKrGtNA1ylNZEfuHs5I7B08UKclLTEt+oeN40
sJ0mB0Fqn76GJFegfjbnJEHeXCwwdBTzdwAo6Lj5cSWoz6POiv5QRuOkfFMi4Fw0DLhMsPaeCbQF
3sa+mC2ghpw07FOCFoPbYxFRyAc7gtve00BJb+vLuPQVNjnfvIqqlULrUbifvc8p5aqRKqWIfgs3
KJg58RQTpzFeA5W9/wBFkIE7n5k2ETO6qI3Vtu7U5nxmsephzvw0LjxRmYKt09JvAz4krl28Tcc0
ZA2IHVvso2eZSJUZmqOzgLLliCLfVU3HWqAYm6uUqrKz9UJ6zkyFXbcCLjQFp8MQ9BWT+G4bWJgX
JFvb1HYKsfi5XfbrcNKwucSsKPLOUz0SUIzKYcX20LbuHN08KTaoWzGAV67i0YVbJ+7J5Fzf+SMo
0GZpqXdIrOeCkc5MJyULXVcZXJNZ4xPYIvlPamkdSpFRoPKW33ZlGjIMaZq8KwT1HRZnKSa/+AlK
396BUaFEg+di8Iavay/G7GiraGwGDUa3NKBZkWjKK0WTiIsRXbslHiE63VHJ5WTYd4Y0f5yvz5TA
rUAsO31xtGLTkmcyKQcVK2lhyiA4IpiM5G084f55EUhRZw+/VnDWBt/WcZwJBv0jsk3o/Vf8lLZO
w+7aQ3sff5o5MZ3s0JbGGyQGJ25/Cz3UfGeq7suFldDNASPKK/4Qo5lftUBrDtohsp5nYBueHd6K
Kd9NTtDssLegf36LIZFbJwlWCCPPOblKqOIXsiiIU5KfK+jo6VhsRi8KhTvsCeNag9k+AkHGbWqc
+hwAU8Gd6QW+94WeGIWYW2e4myiRYOj0oEy6BjLAFOJ90jQPvmsKgiD6Dw1LR5RM3E0vKSpnpIzE
e+sonM6K35Nt18vLurqyhEl/VNFHQcX7OKeGbM7u3txL1s7FQ4LLRhTRjTl4SkPSaI4VBJ4WUVWg
d7fCxcZmmcCdaxFFRmSGvRRC/qIV405w2LzbsVcCWraM6jYdg1jOO1Xp8Hh+9OuGQHel/E/i9Nbr
IT2X2Ng7KBKoT691cxqEY5gdsw2FLXqro1zhZDXq2Me8ZZrH/L9p7BEJgBICj42e9wetmY87yNp2
737zUj2/VcKi6DubRiQ73pj49259OSDByWew8fHt872eq0Lc0BE4UArQscxd3YnZ8DLJx+Zyj4U/
oi90HqRKbrTxp62gXhC3eajWFTcgVXhVweXtiZ1JR3Q/iYKdlBjUHeLBy/EGy2h0CmyuBVV2W9WH
IUnPQAXptRdcPyOmMN6R5614dpM5pfsGQ6uQAAcW4e1DQ8FMEbG89jfac5JJkg2vScPzLnuPGWmf
EWzeL4AOLi27TpC+Yvqd2yYKYZMaHq2DnExRRtatn9W3ST289jaKJEVsP2DUu4vgouS/UaRaShjF
mcH6mixHJ95F4Uuoo+EbMeu2GlQfqMtTn1Q/kl8MfVCdxqsxpu3vBftRgROv68hwx7MBuaaHt27/
P2/ZS2xSGrAoiZa6tJXGKhjwDlNH9xWYQFDb4PBPXH7Zz/X0SFQF2IOlsxqFrDJHY9m1U7DK45B/
F+XKsA2h33QyrA/F1xu8OyH6zMkpwxzxES4uYhvvniFGujXzRGgeBtgZuGXuWwJQgb3IGfoSiyn7
RBAzxJdTIKDhz6beQe9rxf2HXuKzFGEmwN/OG45UiH9LEdavNdXuSi5ybBMl5axKWnHZiu/a2aYV
0igJbzPlm+VoTJhmv0sfrrG0BF1zBNZ68l6gT97HDsV2bHz2PYT5oJyNU55AyLtD3vXYrs7+1/iM
ZLck9MmomJ0s/a388jnBUcCcor4Z7MMC/dFMRZ0jXyusatpWrXB1kFJiPmj8FOsxlMslgn/RCWOS
ttNreMi2BaDlRuKuXomg51wXjj7O4P8xRlMPrkYrQMSseiiM67cKx0+Ct5Lao9jXf80/VYpVRa7F
AMxZmrYVKraDinjtK8J2P8XVijRWNawGSMnKPQuPGmOfpYqIs9VH/2Yu/JAPquNfdDBx8tsFY+dp
fJvidjvjR7LqQ9GR1p9Ez+E+bSVQc+VlCOVcjOxZI1cdo2qsgRgAyZAzoIb0b1z47jwSeEcB4jT8
mmMdYQYEt0CiuCuLKrcXFoWnY1KbkXp06t+7DyE7nmBi7ct6lkh4reW9NdH8HXKMSwrgTahmmAnk
51fffl6ubv3SHZDiRCyHeXi61ZNNei1+A+YRBb+HLAXupZTThOFYaTKeL4RscFR6jc7MzKCi7uc/
4WzcFcTURi3SSpFtDpT8Ojein6f3CAbJs34QjLGdoYGY6bPykzu6ILgTpia36F97lP0hZ+6DIn6T
mQCF/3sk26L7hd95U9m6z0ztTi7sAJddPoUAcg8rJbBnyaE6CbWeITcHoJtpxZ103hSz6HkMS/rp
TgVmfklh0QTs2UECflrn1DXbOPxVylTrocKp1vYmHRfc1OMddw1jckduujLg2ra2lu5rEWO6mfgG
eiJdzAdiMnMwdOSeTPp/6UbGPHaiqVPdRgBTedhXO+vSL7YX9LWaGgcsr6TelTss9/ZU1lVufNoS
NgZ21ZTsw3mcj4zbJ668uklGWxCAhqNo2XncfYEdtPKMLbgkFbL0XxTMORrK+KjKjVrVJetkkUkS
sU2JgsdPLz9f5d6CYUlI9T4AVncpVXC1HBUdWDvOKB+fhKEWTVF4GhgciaDsZIr0f3glApFfsBRe
/IkAkVTvw+b90/yHcLY1N3cjfohqJqzFE4YdzK9TXVBaZMkhavb9McfcmqTb8jftG/gc9ep3sVEr
i0yx1t3zX9MhOurBMN4AZixYIsOjT6soTurRSkp2R1k84Bmk4p/pEH10U4OqclGgmZhkh272pOh4
LOPIycEgz0txV2C/k2V5CUpHF75Bl7Zke6JOw7bBb+JNPmENJc3/EVg3HWSKRKA7AqUWPJ1nORa8
s/gP2ZjC+AG2lvC4CnT0k14Bd0EA6urMiC0m55okUC2RS4JjqGnN+YMVv/2q0II+64IoqjbtUdAK
nYmlAtxBVy0JhSfyKsNKdCsDwu/tDIMsiMvSdj8cNFCcqEvqeFQ6dI/v2BV+FOkS1Zx5lOTQteRT
BJm7qziFWmZ0YahkuZariTKEodIcmYkyvThhs5o2U12hozNqd3zDMYEBMFukG58A6WHqi5QwWZcT
avKH510NRDd4KqSTjTr08NZzffZv5qP394tM45qyIAruVrFUf3w9Kh9Njnjap5kT2awGPw/CsSTU
vUocObMQ2bbzafBWhwz977OerMTGDrKaM9HKjreZfba05nDNDx8PzEanLHBqW2u27WxUh4O3LU1D
a4yQK1H6WlL1sTW0Wj8ugF3qn7B1huz1dL89QjQ1bO91JVQYYLLFx6nq6Ld/8y7VHWc9mkBJmKFE
9cAPWlG3D9Et8nLb1VhoAOqi4Pc2MpqWh1dUrzEkVP6jsGllflV1FAiHC7Xgrx/ZrKI6w6V5OKwE
IHyPhTD5a5FBKbhS8lFEiVb51aYibMsy1FBCC3hOaivpcHw/oQRY1u0sVmNrUzjjxQ7u8b5mN7n7
XE/X7P7lwlNmPUSQDtqSdXXeGBbqi0sK3a8kFyo2dLaiwx7PpWnSGmunHTsA0gh1DBImHmRGFzWd
3FeFdN1WUjKOZ1MB7pyLnMkTkso4de5dUfbbsvFhH70YIl9frz8pgeRUvTjStU+C+Q2QIrHQ6rSH
yu1r6+hxJtaypAmj0jBHbkWHM27bHuVuKQqLpg0cSeCGF4sOVaxM40fUFQu6XCwtJ/SKLxOXsCaP
xgZUO9Unfo5mJeRcXEm6oYikyPvSD8IAV5ntvePoarwqms7mNGnHhRprLsGhFEu5ps0DPlvyZoMT
TWaz560M+UIrTKyWKlZn/lwVoMaiFfNREXo6GfAvCUKExqjpfr82PfZFIXwIPlD2XBhsvrQI0Par
bE3CZt+qZWNOzKayVaPT9KLT1e8mQSQdxLq6dHGqdOHIRPJQy+gLxROu2U98FJz2nrnmbvwvwl2Q
BdSxMgLplIOEgIdbytvzHZq4TUICYbmoWWB9dXav9sAXT7fJg3ZB3ufJl3KXYS5iV3ibmVYZBwiz
2VNZc5r9A1r3p8bDHCUh7RfHPNTAS/l9BvE/TmVNqIybJ1z7Vk/d/6cufG89w27IU6RBT5y1xekC
95j0bAwS638TtWx2KKYtQ2hYyohAmCUqaNaJGcVZo2lPAJoDXlNhsyAdCp4WFJv31F1SJG+JrNOQ
auSeLbXiz24UdvqC14ZQbt73svUOAKrP8ffuOBhNIpIxniBHzD3y5Zthqj6vuLK8PgsVK7EA7f33
FAk9007a34egI0Q6sVmYqg+L4xfyk8tfu4S4M59QW/vOuV0Awfu1sbvZPqeKheglHY7+kf37YAiU
mLHLAyLLDcG2lMWy1xSMbiisJEWeyL/cbNEzjPL3Dy4oeVxPZIgDxsY/RX61MDSNqEDV3nWR656k
PV+ZbA3r3P4ckVbPhfofkt+cKzrHKFulBI1YZ4JJQ9qiiZ8gS0SdrfC4Oi7ds+IxhLfkpRe1gzRT
xMr7++9L+Kzh0G9416Kpuefs/i2CPhMGOsIugQ/9K0XHMSTrEZBSEuymLd1yiVh/9tr8Nqfg7MYH
INebE8gTkZc20cQ4CCyiTf3+w5lK3aeYgBCP0CCWOEbZaUiWhRV7jbWQvUtsREn1ll31kuzf9dhD
EptK3m8dqvQepKOf1ayp8U+nA+PpaEUMzvpyZ40EVWt/cgKSIEWXP/9TvWRWjQyg2CwQq3L1hYgm
k9t3g1OSf8+0+hoMPvLxHugacaCXVLB8EzLE6VUagCrOFxsjZK+zNuP9z4LwrsBLLX9hSr7pWseU
AYqS+QqTNSAFV8ipAQ+jkG6nbHD+hr8la4gU0A/qve8KBPSofcyDlDpIhd109OnikKiU5RZnk9iz
aIG0mlQerNtlM89QIT5RXFakiLf0JlfriUd2qHnMYSPvyxOKoGWnFhoZqz1fMJAv58TCh6pC4Q2P
DT98am3jmnC49W/tPRjWBRbDr/kdUZN8abl2hBCWfmbnkwUa0cbQ4cLhSrDFfAM0vm0pW6LzQ31V
TgwM2Fq2pPHtlDCdJHMtf3FcrPNWM3fmD3z164HiiHNVYvpUewf9NZrH38qKvrhtqPXGL/HGPP8M
eqmbdjrztMOIYt4h7gKWoSd9ZY/xCPw5ecF2n7z1q9QZ+xCddXxGJG1jSW6H6HYCt6yecKvAHbfi
JN9QiICkVFQ5s9BfcrSVylnVBS7amKLMS3WYqfCIJ07hxn/HBDFDsYs4oA3MH1brgeqNob8p2duf
rUTgx0ka32c9AhrGMZksYf59rhujnhZysfUNVt2RJcz/Jea2jbfzLJy+iUuHdXdRN6CXR/FkqwAQ
6pdT6uNQ/BqAmSL8fLS5vo2aGNNTjR6NkBzXiek3jkbxlJt11LIoJ2h7B9w3fZPfuvK38DR3PMZB
IRczfKEHtRQFUeJpo4ICZDDsmmbgKIGWgbuykt8Ynt5qTVfAUEyu98Q23JNqJg6LTbHTmVcktxti
BG9Gq5bNptQv2fjEb9JlWd+oc1Ex3rWxP+RPoVUumGwz+kG072wqTpYRhPhdMHJZ3mvH6sLLWAZn
VRiMcu7x7CxEUfX9mY/3jfKzbGH4I15mNRERlji3QVpGMQ8JHiYYrmOknBtQ8hxhbim4WDxFjTLR
99TCN8w+IEp4Zwhw4D6YpeeEPQ/7+jE28rdL9uN5LvDfauJjjMzryB+UVO61swanW/9SaDnWfPOL
ltc131h/05vGEG+z7jezLshrqV/1wEAZlfiBxEWKcgxhF6wOTm8B26oxFNKAULLiGk2kfBNFbOOn
ZlvUMU1Hi0kwr+7RcKgNiik/XAoFgxz1a4dkRKgvHwBiYw7lJsWadZetp0MiK/LsZtcz80hLGMjG
RXIUJ9pzPm7J+fdPr0/EIr7gLb/2+CwqxlQPOo+IN5np+yOhQ8sJKkR6928ue3xmyvx/L+TIktGV
+Q8KTFQ7cLOc6PbHPaZgmDRNbMfOXXQroxJI6QLhlP0w/3p7tg6kYh/zDvdJSLVMnvrnNWJVFHgl
oODNNiR82H2ett1CVfDx+YdzAd3jW/7K5YKUDmQR1Ub0l/xt0ZeyTJOPKxJ7A0c63OFj/DcDauZM
FaFQUlNIcnZWRdVhLk2F1/Rem/9Z5I7JL4OzW+vcIvKP+EQpLNjCOQGa7uhzjSjMaJHQlf9vf5F8
jyvkhL9bAcGCQJhNSdd2GRZ9Vj16q536xQ/Joy2QhJik9EVXt8qFvnkEO7RsrabS6rRYZB9bR679
MMz8qbRn4UA40Jnk4xH69Q+T0EbSDBgwiR9WI4Mo0RziMBQpDZPVhD8f9QXpYGSms2r4WM2qz2kP
YOQ4XjMEJx4KABMT3Lyn+GuVvllF1hJVEI+XJIOlcH+Ce0wsSXgHJROR88UIR2NfFC5Js9gLiqwk
XoFMT1X6f06enHehorDmcMmeASgFt3XvowlxcZIxjUVZ7v7VjMo7HAd4Yy9+Hh6WpccyCM+QUTLK
FoK4rQ4rNK5752ThH4GYk0FWzDop4uhMf93g3DnhfM4mwQ20tvZnSWw0x2aokvBjlvspixqt0oLo
lqUeP7ynr4Fm9x7P+3NXbCiKzxJ0HSpILTN6l7Kbqr0ls2tikvc0k/UC02sON16M8DY1yFk2oobA
YskINrLWSsrso3aoxPlFKwYGCcAu2R+BZSAfgwmnR6JtiGRHzIO/ELQtvNxZ0+LYzA5xOYSlZ5Nz
SptBeL/yx2286WMao6pY9XHzlOgci6FCkEyWuXbd2O6rObU073usp4t7BpX5AQEcyRPCBFkSJ8US
G8qzEqADCWLU49jMi+beyEo1ggg2pk36v+hmPBy8cNnoUGsq8izwctJTB4W73h9YfOVGsI9Ufn0y
/vhzXRpgZ+DWw1opanWbb4+iM4GsGIe5Re9B9PWUCLq/MjV+8Ab/LCgHK439rkpsNCvyRZJmPlVD
c8fKkCYph7eT126iMNuIX8xmCaHT8yqQEtSTAtDPkeMq3xwPIGJhHY1KP4+n9yF1DopxxeT+D96Z
YCyBdgKP48FPmJ2OzAqFl61dv20wuBR5QtGmecFWlmDesAs7+cSxz6zY6Tj2+nRFR/mEz9PwDRQO
8BvO8KtgSoIeaEuhvVRtnnI2jqChYOB8iAp0qVmCJW6J10Zvjumu0SBeaeWqwtUrKGuSzPk0g0UY
SK+ksRjHicGxe/gtn1XsmfI6H/BBtwWLr50A52ab1RsmQWvxImTSORQXhTjMiGrtR+4ZG8kEtKux
7laN1C469aWRhutmtjebGmwI2X1SFu3FcO7yQGsO435ao0efgHRXa2Q0aUx1G5exmcrSWst6EuWO
FbnqO1+uwAl+K+9dJi5AdtYWb+IE30x9wSV7Qvqq4NZ6x9c30QCPggYGeU9R3QXYoODlwpCd7acM
qqBVLdxQ5hNtQZIwERzms+tSq8lLnborTTBMuih+TPrm0XQm4TZFcFnq5ADsXKqlqKYpgZqqGvkn
pgQ3gBOlnI4wxlPNrsG/2//jbd0bsV1JDgP1CyuzJ+DCuWaJ/Z5kTczMq0q52Cu9DfbCXa15xJVa
9RPG27QAg5AGS25tZr4fr+HdMda4zfWQ4V3GijYjJuwcKVPa83ziNY9hpt2MPFxkSmILhc+jPmvb
OVkxk5pR+bnkdppr88yrsVKfXFlXZd33RTzjv54jsOAm50ajo6fkfRa0QsCoIMeZDYgcFN2q+ayx
A4FjlgtUOAsIUpWO22mpZayZ0amqgRh7ICTvc7zgSTk5wZvEssnmvj0agYKScvIK6DdWOPnyH9KU
5jb1IGLaaeGFwHNHotkYVR29vnY+2DBZDkfCPVTB3nY7LD9VBu6UVuALvPadMY3xPHehKjIaQqjw
CDn3xlQQEzYDQGlS5J+rl/QrbTzONWBBET62dLhKKskT4QV3COZnxMXx4+4pJOHBNKk4KWJKex/e
/t/cyiDriaheOI+i9n6jJNRUmVRGpgizVVMGyECZ74wTvIYM2s86cgBg0t+rD0/oUs7Om0VNXfMw
UkPiAqM4umS6Yc6yRLWjDE4zm2Y5OzZItYuAJXLVYC09Q5ZJEP7BCnd/zM3W9He+QGjDSIKm8I1S
KlTN/LNG1g+aJJK9D1+yzc4pfQ5pFHZvsUfL6/Y7vj5Q5WqNS2KcnHGKBAnV6/dI5bhRavHr9wB9
DUXgO3R5z/PfQpDri3qIcrlTisV/+Jz8ymWTK1j8c5b83sjKsyxy1I+0K4plIWc2UefFsF2rA17l
bv0Ng5dNxYDgJO1XGjFUe8Jw1O1IYXkjY9/rAwgGQy8tZyPrk86KSi16Vl3lxFpBz6b8UwKPafzX
GaskwnBm9A3o/3r3h25LBIKXtf+CFYzHUkRjVxLhv3+h/A+E+Gw62JNsvAu9hnkVRAip8gB0R9GX
8Li2kF9EqTYEkHSDW1K+RQRt7S7bZlNrTwhdw4wT44jyaNl85Xsaq9jIyO+OXZlUAqWfbllQN3UV
S/xlJR1MEKfOSPjLbC7G5qwwa6PU5GXg/YzFGGuEUqN28O0UIPoOlnoWza9DekJO8Zg2kzYKXprG
NPk0Z2UYs8UL8A1JdNyyOz5c2Xd3xUCNnDrykNF1QF2+AO9z5qwahhlcazju7746faFncYGO8Wvm
Jr065srOttRVPG1yeqbb2zuGfG4ITdJFrODgQ3LwPV6+WBFNYOL21sevMH61b6zG0VoHLxcoPCke
C0vffbiAEqe4DHnQREzfm9mdztI0uvlubrHIz11KP4dEAkmvOvkR2b774TCp3ATDL1Aau73jejQJ
wLXNind7jx6DoU18i0jtubp8anGCs1kMTD0eKfbeB7StkY5OMQICxcPEi9x2iGGMfkaFg3+Rab5S
r2M86yyEcW6FIZLe+81MWc66B7JTk6yPgZapcGvZAUtv63SFt3XyjhGIDslVEaKrmqh5ng+ITTAR
zjGf23bSs2lPX5MHTISOr78etRnVsEssAJlePRJk9e9HyLWHN5RQSb9OX7ecvUdwc5JT8edXus7Y
PoMMi40oIQivisxuGC5Gtx+dL79w7DKzRDkEcYbcAOt8cGKXCMmMCuQ/H/XligTuT5FwukeDOGGU
BaayqK1L9zoURwx0MdWwbfUlY/UQrM+ER55/Fu3zsiWPmOyknxojzVNZKcl6nZVldjP0CWhIrd8y
VCfutNRQVCu2DJ0Y1qMI4TiLjFgE9cUeQ9F490DcHkPL4xxyGDr2IVs+KtmegKU7N+vA8UWsRrvu
dIo92Hl6sxXzkmttZCPGEeJS54t/EdI2Clh88kZp0Ip61TZgeBHzfyt0y+s1x+KIZ7x24pzmPuWt
+XB7C+Uemg5Fp1fW+z4xNysWjOp+bJmJ5inPSoEruRnxnQvOZbo9O552j0N5G6RL0fB734Il9si9
pSQvVnsHm2lxlXUfDPcUm0fkewc4652i+8pNPgJO1Cw+wncnlqYNliS2Cim8HZ+qfLPRasdzeyGK
jIKbmAVRvTHXho72iWn7KAYLHRiGkHWAQIG3br9Q+G8YjYXdKDHgZf2YNLpY/9/SRPIt+5UzH9ix
rZYx9nYuq8LdT4nM+F9fNSS1FMVTyhPICwXxo33Km/f/Lp4P8l0PczUCfPueMy0uxL4Hka12/KFW
1Qu8Ipmw+1NN1/YLwqiEfomTgSGkuhXoWanBh2ZUzlWvKE1F+MG0zglBICKe3V1bS86RhWdN4bbi
RzwsnY390tI7rrzsbry6XJqkVgrjOfi//1kDzz3BBnUu4/+x6Y+sWGQib9bm6o+6rX+odcYqoopw
vNfxIwdtjq5qkYmYAY7EwrSTro81fEgCHrB06mKwL7CH74m7ubMB7W7m/8FbUclSWftgBfQBagxG
0UTcUxHa/2qR3WcSVcNWXiJgFtyACMFt9b3147IfS34QOxnrsfY5+kStoXClk7YrcJmAyor90tUA
GBNdPZ2TcxhUhio6nf64AtRL2B5BCqY1gRcmNmBcWo35fhqGV0Ea85SGxIF42cKJvME0hXmTNXdt
teP2gVL3rTngk66x2mIK3ZmEnVyLPgDsPCbd6dtUANRe2TNCNqCP50ji4PGsuk3QsqU6VgcDJRSi
9ncROEjSl1m2LD7BAlL60m5aVpdcmH5lH7N3MSW+Rjpm5jHwltWEwgGwlHr/TevY+5gbVWnLdIMw
qBaWU/ds6pbZrraG7ZNsYBElh8r23aM6KborQXD1IGRGZGNI7goumOLkHh9ZabtRKeHD9BUFxN5W
bcE3SvLA4sIwhJzcb8fT6lHMGSUNhw0CinaEvzu0ooEzZHRptVwi+lMq7LHl4PFh1nH0tIjd5bCf
/+H8MHfyzInXNxD6qJU3IgfyAKiDYW83a45fcz4xoAbdoE6gIVFKJNnSBlfR2HFDWfbCdmFmDxuq
Ruh/Bb/b91/UB6eLCN1/KUZonfVGxr1slxFeTf+05eoDiroM8ZwKQPmzPc1jMp4iggbq3Q1nr/Wl
cyHO24Q/XT+zWalwb/4fAl79g9mZulQo2+Ruo0YwMGkCL4HLDjAFAYD44EF1sFh8fqgONkypa1Mz
9jUzAg4yfltAp4bLKlJZqSYq4uOaxKhlOnufIeL6u7VTWP8JcL2MpITs6y0j6bn4fR8feZcOym0V
+//MwXzT2bj02x/7kWFn9fq4W7dDiPmopOXQHL94F0+OtAWyYpCP+sHwFjZV0JWs8FwOKXbe2hDj
o3V7V6drQ4U0l/ODjIV8vd2X5Zsr5guHCBvn/JXlZ0w0qCBLxKfJ4IArUuAra+cpy9XrSGoZ4BSJ
v/cKiNeBmi8gBoZt8zq3pEiDazyxKLRnkNnUe8F8p79gQF5R/wpzdFxFNjxZ5n4dRYGG4wcUB+1b
bbhE+yhkY94CoYktdy0T1lAoorSTfg5hZaKU09X7x1bpJChAx2x7lE+bUdj3rxLaghQdFpHTG8JJ
NgkC4mg+ZyJXpysD0fyWIWEGswNHMh4nL5wXwLnzVSi3tbjZ9ifSLMPD5DspucE/PBeE4NEK2PHD
y1Q1FoKX2HbJ0ZTdL4UftA76uSp5c2sCIG/VKkgQxq8uhkWnXN/jxHgmahYq4IhNUHAcM6VixTxn
ETc9AbH598QJhWHLellEVWUBGjZ18UQdjGrDgNSHYUz5wY+j94n6llCYwjQwRrfy6FPGdhRqvWat
HpwjQcmWvqU58BQCfq5pkJTlI0gfnwhlB29wFkrHbj7i/I3B1ieGsxVApZWsjQXlgGAYXQT8wg6i
rm2HD/0fAqbCYSM2in3pdhCwZSn7ERiHB0NjGwBeNjUSHdHCJrn9s47jaRj9i1tPLrenU14I7DUb
VfH1kNWpetDXvtI/ssS2T4RgRSLbAJ3WkbRBa5Jd7nOUPA/D9yWpMwUq5wfXwPIK/4KKh9tUkwvM
CpE/2W7ZoELdbOwELny5Y6UQHs5j96Hmw8NJ9K3uVW96jeAXCW/ELdSb7mOxiyjQdCBpKSAhyGiZ
tleGPR25pjLYXnV8eBRXLOY9jwpsYMc/phxUgVJMTWjaW9HnWJOBjEBrmk5Fb0EtXl5w0l3QMDy8
tdraDQRqXdhBDN6b71NcO7SgoqAV4Pba3uOdTBU55ZONlBEP0stsNki4PBZ/6WznFlHOoDFrelFQ
NP+znUTzGZH2vGuEGP4mD6RsdizAi734sc4RBmxOmACZQy472YOeePngQfnnfmJkV2itbwU6M52Y
cLB9nBEW71f6YvvlJwKdIOfSbxilKHzf2idUfrPyaIa4kctXUhwE1O82kuahyek0/zhP4bzIj5ZZ
qO0is//CJhV1G5SOctoL2csC12dc5LGq4dH2GTYtuTZsA828OR70i2ymn+sifcrNcEzzTd771Vmp
wSfV+6hImmmhzUQUOThKH+RQeLZLvw0ZDBnGnyaa07ZIwEbSXKtrECXsuob+a3oAc/K/0+YQZZJi
8RHZx10AlTiOQVNJJv5MP8ZP+IhFVQLRjrJMbKPKd90o3y2/1zeuFPLj9uiByJHh7kcCIVyPsmFv
5XUO2usdXlS1s0HbKpLgMkfHzg2q277VDHJHBeD5EHUKYEpLn23ATSImilbyQopY69+BxGhr282s
/vscEgsQwQ2nGt1pgq2jS0PWUDXWm1aAbK1DAwA3RfyQmRsfzsm2eZI1YvYMARWb7DkhpMoVj35z
toxid/XbCYAQC556WiVDGHx/hJ6rmvi4/xoIU5H69n1yrLgq++sJWLz5qMj83/t6xr69vUXgEYCv
xIrzfxLI+zP7R5yTtvXJiNEMP/3UgAQGMPvinZNDKRmNvwBZkayZSk8PEMTCJ4uoRJAWqTdko8QY
qHWIFscDk3vlsA5GF92WeBvFijv/NzHwzx3Tp9NKOFs4/EnOGwS0U5Kf6VGdbV9j4/A9Xll+MHmK
oaOqKfvjupWQrsiJ9XB3uWb5ftTJULjXut/6xUBs+edh96zmxf4HGQs8vI17CSEI/lw+bwtJP7nr
VVRQAWLUbHtcAXArknX/QAzjHyjTUDvkhzCx/w9os7yds42NRjVZj02p/yMdNjsfKBaJ/wUmHD+q
1WsBcRSppwqdUhvrHsoQz+xyKX75FYNECYTYiSTtsQLTufR3U8+6f+J162YA+b0UtdzEM9EmQnbe
PsacDJhV8HlwGD6GkNXgsjhzuuIhJCuaWGPOP8VlX63UJagpkb8v9zGKMmqPD7BJCKuIYG5l0tYd
Ho0z39Zm1RyvjM4dmRucDEO40E3enyPms/ZyFUwi1gdx3PlQqLjijbDX+Ou7uEbSD5TiuJF7bqu3
psvOV3u9nqCobVSeWmnuro28FevMKKe9jOaHemhxwyppJZumfWUDI+OEjM0TL77CyK3xchRaxhZF
rj4eBqqRGlFQEai3eX0G85O2Va5XaoKU0nHoZkdzoPf/Tvi8s8SiVg9xNveMmWyVjUEbFL7I37Sx
xOSsk0ml+iTdUubaizC2XoNq2zS17A3a6WqAP0G/S0SK5lhE9VL40YlAsXSG1u78VVAF7mow3ezJ
S+8AYJboBYzwE4+DnvViO7dMl14I0VlV9qWz0L1+K/Wb28RGtI7dJ73bCBKUBuRljh4YpYNxNQGo
e4MlsDVb12nNPxJziQAXOOYBNjOaGMhBbtp4Ej7cUH0V40YlWvx1hovhBnyPlXUb02+3lw2FiLdz
LXB7GehRuDQLS+VLB8daisfoUYZzrn8Qhv0Yhc7WMq0ZrLFSOem8mIOYClNsj4lKuaMF3/e9/Lyq
U/DjpgLp2Ia/fLGjjpM/t6AlklgZ0gw7jUi2a2NzKOK4sTKVb1ZJmoWpv/3ExYbLiYu+5KOuYBvj
cv3iPWlir8TXStVejz1KmvnGIOdQRpMUfPU9SYF30sR/ARFIsJN5HciczB6inskjcMi1IToJf6wM
IGdfR6ZL8+tf/q04aO6Fe2SLA55cnLhwjQuTSyLi68zJq5E5aB1KABwOmpvk+WirNJJLlkzmrq/3
0xz2XY+YgU+OgvPra3FoEgU5x2aITjHNlJbHy9j3+0RO/JmWihWr3rNdTr/ITGIPYyWa4GPnhtN6
pWXzDPSB7dwdQFvC5+UV8Gb2dMMcf3PRzsZK9ObSUv7Zr4O6df3RiqMWl60F5qCqf9w99ISS5one
Uc9gBqgGEdBBuli23Pv6qsXu6UDHsZ6MOa3Dna0AknSEannSdKiSaS8RHH5VRRAq2oxc0oe1mmr/
t+RJLXGnjemOjILZ8z9dhfL9sSt5dsHI0p4qFYGRTNalQcAOZ1LkGpAgFHqstmNFbAwdSnPj+kwp
4QhP8p7mU4nYB55O3TD/qj8CRWnSuj1GCPoQ2yNCcs6CAF+Kkfqkj5DzVK/U4lDjDOFTSyjJxL+j
sgUE6JOte2hXdpXXSosxY7v8BoeYORxY/7KcHaq5EMHqzpg5tPE0kQ7D69tcW3KqngaW31GRzcGW
CL1IbAcxau7/n+qfPKBpgceAegcsFb/HtUpwZwZSUL1rmwtLckP24X5W+eeIbQqg9/sJbSzteJTd
29oXBrI5GdV7IxGtAOrqS5UzF8n2Y/QkSbf2lTc+jd3XtiNwjgiM45wkldmONIZRB9z29RtQqffj
bqZjRiV5I/YZCMWVNAoGrj9hQhVQLHbElfRYQGb1OeLcvaPj+JjXbPu3MskoKksGu3PMKcP8j712
kFVQY5J5rbf61yQX2NjHs6t5oNtqCZbs+UieaNe2Zoz7FPpSFe36OiDijZSwFOxs+VgjDzxZ3QaU
BtYzuJ+0vUV5a3qLTQoj0YP/YLIhH7bPq0XD7FKdjavTxX2z//rZL+clxWWSBZZQSGBqF3QmO654
lfTug6abhtM2BFOFaK79oht6QkMbzHV+ZV7EBH4OWLVW8BvN7d+YAmYYeYBGwycVJfZZvtIcHWKo
CsU60NDvI59PD9CQ+VcRie/FUfjv8kp930EHqxNihTlLF/TJfUCAyq8+3pNH0Bf8LwXhZNYggNDb
V1YDN9vcc/hD/BtXfdynz1XCvgc1kkomWfApDeXWUO0OYCbeOahs0eiWRf3oTwVI8aA6w5HVp55x
VQZ0g3Z5RZ6rZwY4EYhPuD+HapIM2a4CjHKsltNaBQf6K4yASUsCO8eOFu/QA56ETix78nBeYbYJ
73vzCy3/bvB9GB2cWwG/sN7YjgbpNdzwp5EqYqlFEQKMzPWLfyZWyRpk93wGLtf3rDNx7cYZHLMW
TahjRvn/joZQIEWTiW4g7MgJlc/Ae/s+w9+yMy5I6AcUlBdP7JAurPOfBu6FkfjUzw4rwHK6riWK
ltY3xQq4BcVP1czt3BhfOt5jBpmq/pYSzrk98PdNOrXqSMGywDvgm9gKThEWXw4wX9l9Txhgubaw
r3Nd7VR5r6fv7nCH7w4gph3hiAppgy0JAxgvTNsq13FrBKcY72aapS6ToltCa0wBY6NGidUVVAUl
Dy/cArNyqFye0fLslVfKjpEP68Nt2Hp7mtzwwSLfhg3RYrdAPcLr6H4Yh4YK0YJZuk8MdmKtvowq
ZBWtmlut2WAD7VxpoJEVKPerb8mEQ9FMFp1A2f+o6E5NrWybnew2a02ksYhf4ZIQxncHHM7xVb8n
wlikOVPwp2lZyoDSIlknt14cTLt0HumVcOuzrlImn9pmoRoTpfsDb9153VQ7elgk9YhK1uMyPo2o
2PwI7AZf4ok5g54VVK1k4RSN4QOgFlfOiTz1yHclw4dt1YprweEf3oTI6LxwfSaX6lhA1010jvcp
dMVtuyJIMRwtEQifjGKBcS3qSJG2Z/Z72kWqu6/oy2XAl9enGBcmg4vhdL0xdSQliLK2k+/E1l1Q
RoW3COTQevjvtBSZD4VIuW4D8UgVe8C5+g9JE2vP1/4ijpPSCY/Xohe+4FE7AcfQQEMf42ttiGcy
uhUdkGNUvR7omB1FbIFXQYOi6493HPCKrmdec7iRtuiAIziFz10pXnVlUzcknd5uXmxIBUmvwxnr
g14FnNpyk7xOk2oaBj5njChPVTUmxBgBWWTeZsN5AW8O38oT6tml8pyw92Hu7UrT2i0ZS2+D590U
+Ykxt1vgdC1TienRfeWzRSTBQDWf3s9kJk9f8yVsM1ahagGPVW4lMolO2v9LrH9diqPiAD8CdpVT
wPNNlCHRHPFdoW7Qweye4uzvsZRAOHQgngIXQ9s0O1y/NFFCX2kM48Qvw0Da9yT/jf7huXp5+SIt
5wv60y3XVIPT869hErqKSuy4QmofFYPB9gJw1Zpi76NEtKCASdoF8w8dugdyw6ypecQIazOMclSd
4UHoBSQY5sYcvJ1eBcLlLlMNL8IrEbzD4H4dVf4ezVo4PvYyFRzWkmXt7qy5VZ3FM/iM29BL81rg
S44FC/rPEWMKwef0w7H/R93pfcutrgCUyd449A+LG+QP2+BvWg2537fOyygziYQpsH1hG/iL5F7C
HfkiKuelvf1cbdX1+Qodizzj4W2fZYAQVeoYPv706EXzXL1BBvXzVkBFS7yEF9GIQ7tqNr3brFqw
YGQftvRPDZ3E5z20E94S5cinxgUVlkRgrOfqXgscMBT40WDJ3ipjWaBHZ/9JCpNPBH2uIzsapwcS
7dgD9YerH7k9qgq9eRAJiYOPAKmpeQH5XiZhOddlemAH25xN6doa2GIrq04FHO4rK2S2Ky5/Yr3y
RLmFNg9DDnBWHRZ5WwOTZbOhqDwYxwY+FEECB8DLM2MVIyCZdcDqDLb6byVQIPrXlWUM7ht7gTtC
8C+9Y+CEAQ2ULxitlSz7SR3cqFf6C/gHfuF/XKdkoICrAbvjYzCg5o9QDFzfFS1R4ZfzCdx65Rju
3r9bscInNH6iAWClQAgrVG/LuRtVk6Pl/dOzFidGLSipj49leOtnkHUGAwGCPaK/czKxuSwSwrsT
1bhM/kSMl0qHqSnQeasVtMPAhPteDiASCJrHQ1Li2OLN95NGfYx5ptrsDxxM3AJ8OhFiwU/SVH+a
2qD2SErCjlnVnUWHxv6y8ZqwjVmhxGfEawz0bZlHnzmiptHU37qAESDqEtU5NaFpI2posg9LkYMO
uFCDIuMJNVa4mQspMhSEsJcZ2N++buo1wGbmTlNh2L2l7l0nS4tDUkLV+nCATHXgMGRHwAleJwFZ
nl9yIIYPHmlxGJKHPxt5zVdviAY/c9uyHtpdd918JmOcbETBU8eY0eQj5V0ZtbhrrzdNG2W7+OU7
gSavvW6aM3P0yoacdFL/5clr7etcInK2VTFXAV/ZJsGDxQ04govVkyFNWX/S6o/6UKwcgoCI/XEv
CtNB00rOr0lYIJyePZM4xuCJBA9xRBWraD38K+XJQJe7QTm4o7OPViuFkI8NFmWEi2I4Rv0AQ/f8
5l6MgKlHf3Rh+gBJjo3oh8ZG9DWNCrw2BxViHWn2MqkDFBfyHF1szkvZNZvLg4O5zxtZW5SFJyjK
kOb6jVmAS4nYzbxNKJBo9fZhfl5qceuUZdqmKx/wXK9qapCOhZt0vpCXpGDbw3NTY+v0ZzG0RvWO
8k75O4N3Jkwnv1wr1Rnuk/4A6L814i7hX3xhy0Dz/G49MoT1OGFYhjDBHPGGDGpgb88JzdgvfQZn
ngSLJL0bTAIK6SxFut95UL/dmZdEPiOLsvxUoXHe/gi9Hv4nf4OxpA3KCmrAA/V6F8EIffL58POf
ErpQwBSVzvxHnTZTgNlUb3Hr4SUmhVGQsRN/Zg2a8eWSqrDUjzRMXubzIKRqJ4LHiPLGY2ktcYdc
GTswZ0YVd3UkLXGLzOYthr7FurqjnCE+5rE+3nqcrLpYwn7ZAUW1gQup25ZyvkAKueEbCvdZr0xr
FCC2P89COKMsJQAMzWBgj0APhCDTlk+xaY7jhnhlzef3QITiqhsJAop0n0ochHuqL+Duk/HNagwI
eIACe1kcaFV1Ho90c5J/rZHJ1vEZ/6kI3CPMoRgytgN3GXo4p+sQKv8zT6NK1okRnGhWmGMvD6qD
+vQ1lYBrRYNKrfGL1YaUbLXU//zjxfY9yOwALx61F9GRc3/9pZgOyWiuyZDCH7dOjIYngw7ypXrw
E0B/KZBv9LoHQOEzJ1mX1640UnS8p0TpHsXPDxA6hwwQnom+eNEQ3SmfF/rpjdQVe/n10hVgdsiY
9tAebaZ7/Chz8QA8H0wS0KdF6J/3IE8+fWEHo/jvqe4LZ7rCessJEs7nwP5PipEoI3u4Mf1X9ngC
sZUR+kcY3par7uAcO3t8D01h0Ms/yVXSL/nW6Fb1VRY46aJf0oP4bmfkEEHRSpwpNEWVwOvCLGpw
wPhp6I4ZKCLAzGZEtTiVRX9pFmZlhIx+kkljBiKO3rBp7oKcDm46NVtw28VqXO5+Pa3G6RnRjV1/
uEMnsSABz6Mt/RJDhURrc1DAp+c4l8RSHueow9qI3zak/nYp+kVLwZye/G6rx5eRroOfbYW8XV4b
nZNik0J0fTiNvQ4SUZmSOizCHpiOA15QNgbGPhCPGjH1EkPRXmf+GPRGd89anCSQzShdK7zZRovi
p120/tQfIgv0F5mX6z8Etj20w/1DlXjd2KYseTGRRu2ijT9BPrlMTqrXxg21PXSc55vxbRNVXRLI
MEg44R+8yVBZlXhlZLMIeQpjK7omae7eCJ/kIv4L8tzISQj3x+orWxPDrBXathw62qL3k7wRjlDG
yPp4sBgnHAJeiB2O8Sm2FVbc89Q39lgo85LjQEKgkSeHR3ukoIkjynREDbWtKjnVqbbS4EywBdPa
dwbbKugPmlMKJ1RK/VvxInxBTzxjwgLyFwnaIuofnopq+bwNOcGWgbS9X18Xhbb7QTc0ogr1CbqW
7D3TUBJRUME+lQ37EEISwhR9oeYhV1cqk+NbFScitacqrYzxAs+upZ0ReA+hyS/e3cAriTDswt62
MDSFkQyRmyXw6e8H+/NRjfUdD6RONvUwtwY+kbO/RGfZg86YIuZBhHInuxyUx2Ja5rd5X0BKUWt3
gMblQAjrhyb3oMoa0qJTFMtKIbJE/sOy2AABC89L+R9xusw39q/yMIBbYifkN/YVw/rJGFEnosx5
wqf8GgTA05BaA3ZpfdwhsJNrosrOi8SPHBmcnRgKnV2TjgNF3//NoXP4YrgspWnsS5we4GEEUNVg
59dqL6miA2mNu7TNeJVUOTCI4BjI/4hKefz8uUNcf24f9APRwu5wmpnd9JU+KRQayyZqPwxSpeeG
zPz4gQzUsLw3K7Gzex1L12JleTUC3pk2T3Aw8H/blTsJsAz1gBeU4SJk6DFypcrqKaIfgUn7maAp
wQRhcZPtFTzJ1nUJas63JQd8dTwi23e+KBIWxs7rIho8gcCLxJgiErMt629T0polEDuTbvM1zFzV
LNeAAa3O5ZdcvLxtk1+XsuvqmpAWVZjwzizVhzzkNye2gp7372DMbt2paBjuC0tPpHFfsxvrvQXz
2UHjbvZKokksHKcugznZZJuLZQH+FbtVVlbgk+k8b0lnLkr07fDcoC0SStw2vm4qNeV6C3mkzq66
FsQnZmzf7s1rBXiwceQQkHPFbbSCieSlm/TdVAbxsYDUBZb/OgpIYqLMG0uzrND84lVLL/P9aYIX
KZrLbHr7I2YmW+VeHPCRwjlFA0D9Vs2t4l+mp4K82h4X9v56RhoJSInaTeFuO+NipAfSCsgVj6Vk
TIHZUvFeQTUrOvZV+JYXkf4E9MXTOkgkZuawwaYr4IY3dQ8Ph6exRiSZvzJpocX76jaa4srUNrnF
1UtoZ69/BpwLmHhmKSWLKvnHn7G02/LJcw0PKxl3H9s/PrO38wRV/gggkYVeRwc9J/zzMBH3kXUl
d8boFh7ha6k5mznkfy2Zp2Vg1BPTYmbv/S+gm3PUrQgtHyvfs6PhXe1rdxCKwTNwM6JsgVjnKgpu
y4DifyOelcCCWpdk1Loco3jO9DQk8D7WzxcD4ogG2JwoEzsxxZh8lNjZRp2Mef1yvaP0zBCfz4kB
+4qBCAbsvwNkeoyRoq2z/WmwwUgzk63lIRykw8HIbzdcE6yisngKLQoYynVZ340gtRFO/dDXy4cT
f7rh5rit0IxROYqlqvc1D2sAW/5Ez95O17Zuqra0IEzcEzsPHfOGIrykBb53gY5zd9vBxPASAK49
drivedQkZvAV8HM8c8BrSySHee+lG+jm1gS2zZ2I0tzVjeWwlXJBl4xHsKKU+6hDVyMTnepMhpdl
8VnxVNsNlc7T1icLlIB0MOBnnPJhFCT7uU0Y83CO/d2LFAL0uYXkLJnBksmF1KA8otznKA4OFOmd
2mfa4ILGc5ENSemsh95SFxoV99qZtSE0a/rU7ccB8GazyCxPJzzlcE1qB0mxCmXr0RSEBa2pJ0gS
03j5SyTzCeD35I7XN1pb6HI3ovTlJynSse1eDRoWq1CX/0YgcZi5khZyv8SeVfd0BQ1t/1NlTql7
Jif9qQfVXtav1oBhFFhD2eYXcUeDHqZUW0Hc+IvRe+gC5VHzCbg8fadrt/ks/RexSrXsJKTwYOWl
F3qBVX6Uv15er8lc+Gb72k2fmb9LCyxir2F6jvG3xigD9xb1iMD2XlpML2cFZaJsi4CsF0FRZXIH
oweLkpc8ak2Mc0G/jMSXOFjNUdfJoYKO5X+kQ+0qJ/nSICvq7jSqYqkExczI4l7htQHxGaYH1Rkj
eMCtdtceULH/O6mWjhiprVTlscDnp8HqLVLluuNTtgJvW/alcvFKpgpsCq2kdfoV6iZclss1TwR0
8GhUdt1NNU8JOIz9a2tHdR3C1K9rbE/xDO2DB/cMG+G0wB7H/zVQUBHr03e90+7SgDkOG3X3Wzw3
Zfwvn+veFcuHvuHMk5bKdr5Z/jN45Yw/Dr23Nvg+yx8h+rnfynRVUCUznKIxyeU48JKQXEoJ5mbQ
BM+ajLwyYtzyvLKulWOa98LAaXiGN9e2WKOvt/59SjuHq1VVkgJYkC3l6i4dSwpEz2rW29c8RsEc
NOFLgF2CE8laiePKsYT1//TwSWt85LDjDbviTwyB0CBtKX/bkl9zELx2By3+Lc/QXS8/wWVOv92+
SDYJTxJIez0m9WVYamXp14AbjmAS/DOqhoB/Hr42jydbT4Y1XUGvPvI4AxYGVA1V16rK5cN0WXMq
HJH6aolVi4SeQEjcAJbkkf6j6EPCZ790dgx46RzULuAmNEagVagP70COQ0UmZ3r/aiXG3gfM/ktD
rbXez3fvDmNuV1VRBnX0c/m7Nm9j0ck2M7J1rWVQySpwSEA3TyyttXfyWOV3sosz2xS1cQHjnmfZ
mP2w8DHEtS+dtAGjOUqYZraInFR6jAWfl/ZzGp7YKIoDpOSa69QGt9nHHCisoqIoEOLEIHz5ebr0
2MF3omxk89EciNEJwA69WXt93Orf9nCIviJTI26B7NGe+38RSBe5LFkaFl7RisvZ9YFaGkrk1XRT
A89e/V+riPmMt/dJIu1iRiPXJ7XRAGPGod/DTmGkrfwtJC3EPEIBvdOr7UbX5tbWEltN0fCx+fC/
sTei/qmxVbk6Zxaixu2si0fVibGntAoCdVmYIYWx3pV3e3hkal1eKj9gqNHDBgsi1/im98m2cea7
8e805U5l3ApxkiMh5TrKbn7sjmScZn0D4otReNwL2yMcGNw+qjeetlsuz4h1MMQFI71xCSOiThNl
xsPqFOTQZULg2ZN3HgQn3tzQoq/8uq9ZJmpOTVA16QidlfcLbY4MSnIoitFAD75OoVNKcPMbHoo6
CPashmYyi2ymlcdwHR/dgV2diT6bRK+y6jedqlNZckA6tOQQMCDJcLtKP3KYtzKKYQczbfzvVFuF
9i9jPS7p6qH8HdlrJCX+XXrRwzk1VsruRcaWTW/Lt13OZgXcj0bKiU8swd8VR+ZceH2tvwuyH9h9
4vftFsYmFW5+jHo67gaKx17xuDYNzTFvawLey3/DCh404pql9gc23EoGDbTzTlBNy2RuocCovPnh
71bfy0PJctgSI5if1mxmGGxR5hfUoDrSaigV9CZuNGSaW67QkwBI3o/ssG3qxDaqn0KevL2l7gXm
s17xpLrMYyfBaLbLLu0YM9fzIVg2Tw1BIWovKE+u9/f8WAeQx3nlz2Ehji5AdVIBjtQb7bh+T7rw
mdtI2h5a5bXudZAQf3yhZvAJ3YK9/Tjlkv93FKY8BCB4pevXDvtLkC1q7stGcg/mslRoAioA6kU5
yU4l2XnlmsCT5+8eZgsZgQbO22qes2cNFjpnxN6Ul/qm9htbIqUdLUGqoXHZJqSVTsaqfuxXPvtH
5abjL6rzJO0xJN+qN1i5NvJnuWUVpj3ztQEOisyat2889DHGibZmwTUZbk3oA8DZvqC3sjKHvlm4
gcKkN2ehKjNk6ObtW5g7RDEUrgGAcZuWk5Igqp8NckGAZYXTWzDHfobQbIX27BWhXAS36RDlpKXL
qajMmGZwl99npfWsaq/MOFTdar79fa46ZcOsuFxddLbn5u6Ow9+SsEwlR+z11BfzaKyw7qcxfIu/
gKVqMs7LozNKgdo0sDb/mlkvq89dfjKos6JA2ikjjiFe7mltxHHuGeG/pKKfKvJndlgFMnzZZ10J
FPJicfXpC3HiwjU6DH613R8KUrBKBGTPjE5/rg1+puwvBt9+oUG3J9GR2ZF0dRdRHlud0OvFr0dD
cdJpaF2qtISy1ovNOCNlN2x/w0E//jEDeVSFj4DVbhmWhidegHwgER3J4RPbTOnU+St5XddABBov
klyiGdnspv9Fi2xoyxbaeJdDihr6MrncqNW5ZDkbTzSdj8xMY4sxqhOSNwe3kMOFzGAXMZPM9RDZ
jqzgzSZGr91A8+RFESQZIMpJrTxP4e24sO8vYbQBq/EPhLGHn6j2iVKhQ5i/a3zez68p+0vl2qX0
mE3WFoGh9K0KSelLG6GWXJoj3ag9oubqh8spRlikD5SEkEVRBH9LLTbr2CaSsn3FTv45kIK5hEKz
iOKjSNI07TVhzKqGqIqBNvCHorsSVn/JZnnuJw5z9lSbFa5yLrYsUxhwiRfTpcotBuA/rTVEj8NR
dzdpMUX9yJ5TfFlmTv2AlVl+kfmpkNqQOq/jGZYVDdnObYe9YnzA4iY9bTjPT+PioJe8M8CzJ2Vy
PLwS0gjn1u3O8jdLj/jvm/O497bV/DwF20xTLoAjsLTXjUpPUUkDo68hjexy0gSexOi7bDeaAma4
PgA4lNYzJ5uG5ik/BX4VVOwfhb8VEz1rYEssfU6kKrtLxj7TMnc15vvApzelCz202jgSn4cAK9Ug
ueuRvuQCsynFww/uFotOHQNaNG1DkcbGMW+sQP3Su4h66g3hiADvgq4kSlKM7TtxLDVAdABOBDjE
9iuNzp03vsE3EQzAkDuUi6V4u+yTyLd3bTTl75qyMX4dRU6CbhIwdrAAyrtU1KnTfUHirR3Yqj9d
sSlIptwwPDcVv2eiXsNgONf0Ijo0PB9Ug7V0telsJEAtar3g5DXy1YrRzTfnFUfF5sldA+gSIdk/
Mscd1rf2WgJn33bMZkYCoTzoam3dUXLNVa+eiqOw0j5JBFUOZr1rgod02+xymckPi8hXUClPbVrr
3p5TUPv2lwaBnYHHsaAB8FS1qVBRI4l/uzfb1+Z8NIB8aiEnV8IeeHqisEYdlFUK9ipsQ1YH+c9o
PdBj1EK3b8JIP/SYs/6atKj3923lluo5a0FPkYkV9QMUuSVYdXaH8OO6X9TOk/aIp/vAIU129Lui
Af3nLNlOkFxTS1WffnMMVmnCf/D5jfqs/rbyktXe2UGy6FZ1nVtGIwrz1k8aaJ82EZ+B0Jx//lTu
C/jUTrOqgElfpDQrmnqvY49xCcfaVaQdLOIdROeiK5+xRcU0kXF/QD6dZfI5cB72aT6dav4KGheZ
8JEg/EIt3gRkz9DCA/8y9utAst9vh26CWvR/r9lIuzw5ckUQr3tePUYSTqNDhbs7YiwmI4n8j2rU
TaHD1LB655fRPDOZe9eM2qgCdTZk6C8l2R2fXQT5XcRvDx5rphgwheoOUtFQuWZbR5GSFy8TFj5e
SSDR5Sal1rW0F0TQDU0y5TPxRDYf2T4M1xDMYumyAJohVmt+BjYhOAnQ1WVbL1LX9rM+Jz0H1XL5
GVAwbRFgR8NZ2aKRrcNVSKCqTh6sQj7Jff/hyWG04SSg/EV9ql0a2eboCmDzE/Fd22T+ayQSmfyo
+K/KtflMmmkqza8pgQi8UIXH1KqstVGevPShkKgAUMbX+Zedk1SfsLYr4LwGcpra0J4LneXqGtU+
ZKLtSC5Gn9zCocOyrk/oDz2Vvrv/uwP0j4yEPAEF9m9/f8JB6cphOYMNPM/yXb6kNYEnbdqoEJp2
tPFFDARNHeRyCYddJM8z7FYZu9gIgZetAmmIbMaMt7JSDKRhpqLakWCW7VQ7g5s/XGxSxay47Tyz
4x3dZFzAJ16eweKZZzCW33J/wSlq4QfBLGkimJrsCvDFDlYshOHzw1lYNlQGoCA3hxbIMJ5QruNb
sXs29IuRj8R3SDkAvO9Lti+EBXHWfTgiS/0AZcUL0UZFnB7dedKIlNpb6thj8b0obM+RBP3rhbwO
gban+aZW2Uve+/zrGm+TwoAre7UJ5dOxHR24Ps32qnIBhuHCzpMOALmG3UG+7yk/8S2r7v9jxgM3
br+JnOirBO5QkH0OHz56T5nVs/Pu4wkatFqnNCVNd70aEGmiLTG7Ky7oe8DYOA8wYcl6jASlvxVE
UXB0dc/GThRlseDhkZLXqvbj9xGcy0KzbATb6RvK2lLlHPW//u8bj0ljjEFb05Ff9l+2YTOgmnRb
06HsG2t++rTiK810v4ZfkU45YTr+Lm6HdtYBO+ieubGS8yzX1ryIR5DnB2kmvXvAcfdQO3vk1xbH
PC7JoKSIjXYenVbR9maGBxWEIPaf1uSkr5ar2bBV/PREOZR+gPM0cQY+8Sbwq7yiMgYlw2tmI0PG
PsqHbJ8ykPFFDUGBD+EFdf6+M4fm2C7jx2eGcmleHBlawpRB9KjQWnfTD+phXCGhuoorvnVUr1Tx
psDmTorL6dFrlOIqO4O8YbFR/PSlqIsrJRpwugwpXSnAR1976HOBVXru1lKhTHdCJ0mHy/RFsYfu
mumw84lxFsiRbKLSJteJ9UGd7GqgfS8GuatMraOJzBMax1Dfl3TzXRjFUNvmq4NPfLjsXtcUThpU
dpcy929P8cC2Q6WBliDXM9bPAFNXMSoQEhq5pI/4GhOwW6Mzu2SLNhxb7q7HwwToKjXZ2LNWoC+A
wEmc1NlDRAFQ6sYph9KPa20BFqupUn8g1mwkQkDziMl1L4/XVP1Imx+E/GG+uyFb1Xd+CQXrmePh
LV14Prrx8QMMdnPCyRq52WFTxcEjX9fPjkZjoJVdmA4DlksBoVGRlsCsIKdv/4QXhTIdGrB9KhY3
FAuAe4Upeg5pH/qCzMKTzz7gIh8wfszPXvgwTrXjrggvXhmea7X5s5P7ezEpK7IcOQ1BRwmIgm4z
EPL/NWB9c6CzH+HOiiAdG8NB5Amve2hQGLT71poQfYITdIAG0Vcor3eymErZydimnpHB/jei0+HT
0Icv7fPptInAIX27ftL0F32M7ywWsEdRHid04Jzw+DltjKgJIrKqG5QbhVBbG4q/No4kXurSJr5c
IWXF0eTlHhbMNVynL0e/73svWAar4G0xh+twRxN07hRaSHwu0O/6O2H5NXskV7rCsbLe//I19hUi
niLjdegyu245ntTDG2jSHUo2hOLpS6Pg3z90otestrdcRAPY6y88xNnzedaDo/ZMnfHQbVN2/l0V
S7OkcXCpBgDYVBlK33TbKFfxnAvay8FeaBQyPWNavxP4t7r+EzSG3jNCxyuLzpXDAiA5ezZO08q6
ZyaNCaW8VXUdNAJLaldY990b0qknNEFJWfpTPt5WquA4d+RTlldNzs8yim46vPBRp2sp9MRXb1Ez
3UpW/RIsX3DG08LYOJAQSLCgCFJZ+aYOH+dO+xg19pKca7KFQ4NOyb6Ssiqx9tTDZKEvpC6fj5vu
lMdZZTSIShJyK/1arrlxlNgbNQpw55JigyfvwtTRe/T98aoxY/rc4j17MDm36YAz+O9x2tQEGcSR
SJMPYAdusB+oZAf3Q+JpRTAtw6bDbmrJAIRWwcvY4w/m8dvnZR4c4evTxHuqR3VdUTZRkgTNBckS
NlVBO6AxuW/WNViFULHbgBIXehTwSNL86Hn6wnLBvXdopydMah0pD9H5JTOnzRaR612r3gRYiJzD
JcKJgDKekuPMkO4BPp0TmVcNj1sYbmlSL1wKQtNn82fd9lYcZcYLMXPIt3pCRjd0q4yZU15p3cd+
OAuhM2BdF7mLgVefBrifD2KWBZHMe2iBYKIjCmisxVmWkCf3g1MjczuJRzr/Q3OkhCxpfCvzTBhI
zZzhX1wvM2gykwgO9qQwdk1TK3f5YUs/dvjRhudnoZa5iPkhCWmw6p8o7qsl2x2nY6Q756uvQkaE
D2uVC6JB6S1S724AXDlsTmY4HnPmRZfAXy77mz/5xWqtRv5KuU5qZ5a5YT77ik8Q92bQbIYCqxZr
EAxKqjg++wAvNI9eDrwLchnVo1ftdY3oor/ry2CRH6z3a/x8Z/1/xNZkrvtIFIGc5Wp/4GwfYy3R
7C2Oxb6RWek+s0qDwAvV1th983a3ZsE0Qu5qmZyaBpqkOz5VPUgz6Te3JogpVy91R9ccNfQd3YQ9
Qh16/GRZ0ZdaVb0G3cPJgN+b2eOvRObyGbJsN4DuRgYiFTCLwJwhuKcWlwHZGRd0AXm8iYiV1mVX
bHpXQ0QD8W4WyjSQUTvuN0kxAPOWYNQ+At+TrzDZ03JXJ8s+SCU+gXRS1AT1wqrglYOuGT/JzR1/
uqJCR8dmkAIEodJi80t6iH6pMYjFR0gMJncvY+requ+Uv1fs5KESt6YrMkv4vw7KITPsLvfHIUy7
l1QlC5rtUKmxSLkh2aukAFueSS0S1xvSsO/MdkUYHsQ5Dmc7TtrzpQrf/43P7eQN410BOnhliWhN
6H+dk3MwrFvtNd0Ek63mE1jUCmXLKOPHYyF37JanPqrc2B67+pifDyF7duBAFj9baqyoTs+F8F6Y
WvATkxTs1SsLt8n00+9KMvgEgCdtnkWE8rLruU6ChIaYDpTdbfEoq56MB1Pjp3lUHl2b8E9gb84C
fmvN1yp9w9NGzdbQqDH3uXhtpn+7Dc3VPnGqQ1k+U7KTkVq/rTtEU/lrI8idox486D4hC3vQ1pb9
5N7RV4WavmjC4QgvnHrk8MIjkXMGpJCbAv8eSLJkvgFSE+6LvO8unpm6US/153k98xqvCxMSNPhe
fg+Etm388YAbsVSmsxF9AtbJlYxhCXEYoYnIbvGmudvFOipJvOV0yzgPzcJjBdhzFVF7/mP9WBIR
DpmBkwK6O/VP25QLwWexj9i1tFvTt0ouKNQWxl4MaYRoSUwJZyewOSJAHNzdOLgdWj+BD7HT2uwF
3b/WTfNBeJlU09LR6M9LCAvvEfj7TlozCN0UI73rB19RCp8msLednYDKDYUC3ayysWwtyLPz4CgR
GF/8i4r4Yvl2aI+/jouu8fLArX+e6EwMZQqXJpLxzlbi3dYxAKBSIy0RX9+vtgVwma6Y5Y3cIyhh
gUs41P3D+Ezrkvzw/nWPFRjMDod+VmNsqHrD5CAoEi79pEVWx34sx/UCzjbiqmvqZawb6uo3aH0A
AeQe20qsu9KfJ0nnvfgOQkHOpUMbHvvwbz1CC7UHuEkGGKjlRCiNN4W+oW7lxeA8WjLRSxNWB7zG
79E5DIkP5Y6zUQeDLdhDwAffz582b/HDl/0DN4B9ZCn0bgqXB3Wmv+Z6MOI/TvHOaLiBCKMtd3FI
0q2iHjXjPZB5NtF+gkfYuc+9p+9rV+Vx6/Qqo0ZcIcE803poLSw28hoCfhJvgzYKZDOiXtJVSyOP
TKRtezH/mAWfMO/HRW1EJWYsdf55jrv5qoR/wn6lJO0ZTEpwf8ISiwff310kkdp2fwAwAtq+f6iR
g73UVnMHxEhnqdl0qdGnhVkI1YotDrkaIhTdFcrIT0Dut0lDiqsjYMMxI/ZFLxH851Uxae4MrTZi
4d9BGXSYhmf4UVBlB07yxIuIYURCCj3dPrwVOlnGqve4yJSrQeVYPWB9DykkZ2oaadr5wIlTwuzH
rAvOwKvaKVLYSjapEcf2dcgMBc/bnif5dQ6F7f/01vU7cJfFzBUem38Z+kKBPZhnSL4pEqt7ZImG
SgJ6l96RbR3pWYkghNdsXCNvpTZBVSl/LuPZEmCMWkET+a5F6X2Zz0a4PHVIPxpcIecuP8Cyt5W5
rmcCvweI6n7OmT3owz9ymfrieuq3MHsI+w38eff6wTgOdKnDstRerCqo1dOm1xaXtx2AgsE99JiF
sc2a0cXGCsyAOOdg8Nl6qmtEzYO99UVHKcg7WPZqplEIxwkoe6rkmwt/Byv8k6inPoRtFtECGuNv
/4CXVaD0h+AZdC6f7PL2ziHTO1JISFaMDGMgS1DwIhOT8TFYEfMr7tlcsq74IEE0HgNNj8s7irje
v2EvTvQaTQXDtZcoWHrOSsK+2OdUwwL/Mlh7g+ukiF1kaUyKGL/84Wg6nqCvnyFUr1JBkfFlubtH
xktrp+RXEv3B4aUjmJg5jdz75gZHQC6xB5/RUd63mKErHTlLLu0qxMDlq4qC90YJL7n2/4eB7jvO
aeKebs/mfdpxL0773YhNVmiEd+FMTlXRzfn8+Rk0RAulHmIsaqsUhHDnUw2TSjGazpmu0YLjwWYF
o0EfgXRovc96uQt40JzZQ8JUYjJcpf/6/rV+O+3vRU1fDbWz0fs3uJNv2wP8j67Yx2LBi/6dERXC
ZUR4JmweqX0KeihhNXzfMBvrVTj1zEDolS5EG/r/aqgzelW9oTBPAYHXCGHMc6MgRMNAEm9F7S8h
pXtN1+yFsvjVtBYHkzzVvVuQMeUQNi1CSgNb44t3dcx2WXDXPaXYFfCvqXeFG92yMfAR9ABFXzQO
6SijmJqYTzBpIgIJDO/5PH4vps8HYPVXfXYgyEHrP5rxt88eQ89gbKfHI+lheupz9G9RLft2t4lx
SiVnwBpheczAAlX8gGI6I62MMmpV2wuuae2M+qnlOju2DtT7Ko7+w+kKaP4vrcoouL968+e3AysZ
0OvMiGucyjpn4EfAfzs4QeNZyQ4GcqPw0lUev20AZJUPWaq5wr11U0LdOHBng/Cb8vRKIE8z10Bx
sjnyOEFg1q89LOqAMnJO8FZwuVgnXVh/SZUVOFYs/J0Qy9dZSfm3Ez0zuEdynywCjkObbSFsXCaF
nXTuO/oPUAp7dSW7w4+yZgBKRTLwTdijpewya1cMotpt9baYeNdEh0jcFpN7z1TN8m3GIH9UHF/1
PO4aqluAmnab0dCRv13ecGtJgo/bgVO2tmqu5XVbdzUrc1yaLEs9trtK8965saChQ/2BE+ExOaCn
KKeE+wFEbXZ/mG2GX5ULj/fD96lohBfV/Od8VGp49WpxtqILfc1a3Cz9nJy7uvHOvlRpXURV9zPK
zPQuleDSCBmv669bjCZ488r32I48qIWI6Zshj1MdiWMMkVRBSRisxQL6n5fFi1dQI7xnkI08VUA6
eBSJpcSz1tTXER0szm44Qkx1wVDtEWLQ8fp0eV8aMME6mgFKBiO1tfHWluOj9UGYBu3OoB7lo7Az
P9P56ReqpSW7b/TzcPl4wLiYjTh+NlbOOt4r3JQ71T3rhCNaSp2pg6PcBGgWWSAOv+T/rxFMx6ld
sbjNdSf2WgMX9qoTLQc+2YJx5PijINgQmL0IMgO1aAvvkiglWRH91tRdbqU6uxXkxPDsEbyJTdry
3l2ARpeABnjUz0qGG4GYwQH32+f71ay5s/GNji9rrnwshQp7gA21u/gcm/TMzvyKE/h5qnfsT5l7
oMZdEP2Z2nIqwKmmSV9IvfQ0j3JN+mWlOplZjlOkf2o7fPuSNVXcb2ZcWLiTm2Iyvx0q769Lv9sS
3at1Hbz5JcXV6oZp1RYk7TQLBFbHGOrOAdU30Cf1iJlKTq9vLqlNbish9oLQXpnpKp82pMcUI1rR
Wq7Qrx7pKZJP6Yo8S1LsABrivjzG08Magk8bWwPW1QxOUy2vg0GLpdRzvtnu8oyjsGkNBF9mxIXl
PpEzglwDk/7/Cm0gCnfgnfgiqEaJs9o/r8BrCyvY1irJYKphiFQprCU/eLFxPAo0gVIgWH8CwMMb
DjvnLpf6ddr4PUHjvIOr1gf5vKaRy3O1s/3C35HCiR9HRKsSRLW90xJ64xErU0C7nCtgoAIgJxyG
BdTYX3lAWNGeBJJ+z6NScWQaua0Y9m7SchsUs5ctnGnbPg0oIOYabmkBuRPlgDMbkxxGbkvUlmxx
yQmssrqA6Pbdqt3D16zZWnJdh17B+G07alUZebRTiKvidxCODFC7wq0gFImSWk01pPDDlvojRP84
uZ0p80PlihhyhWJQ8m0ezxCwELueDjYH1WeRWlEizM9qLYUcax8mJgHviQJ9+a+NS4XcfDRq27C7
w3vwnCiaJ8vGeJ3to2k6cPgsKlNeBpyDi7BtR4s2u/eqQTxmM1wIGfK8iIjq8gGuFvwO2j8pYS+d
QJfizgu81vBEhdG5R5LeV/mOKVR56XTJubt8icr+CXUvZ7QU597H0rrqlt+w5d+PYicakd/Vdror
L27BeWEKZaKtqMUlwBrj2zhF0908sKOgrpZVuZvnI2gzzZhQ5lF9FCiz02abc0kx41ZrkNTMZXpW
5Npp6od33S0KHLJOjmhJmm/JLsI+GLCQJAJqkm3tjDqX0A/4blVK48MtbaVswsY0epSMTrV2ELfg
cG8ZLtE55Dt5tUPFXXrNy5SkZ5T9YF3lO5TfgS8sdibhctkI8LrC2r6HIBVLSTnvBSOKjCzH9A6t
3M+kVYeg6HqDLw7X9weSLqzsgXUXiIvD3z+shmBxOLL2tY0L+QJX/WSlUBY1yHtpFRJV1krfmgHb
t1HhkTDl7ZLyuqLK0Gk/mRt4e/MARhLTBxtNyjVrzas1TneOxJHr7TcV21pUW57HJaKJZ877LeBd
3FbWbPCxg3bcXwHAgR4OoBbsiOAG3/ry67Y5ttubMrf9gFiDcZilukEka3MFslaEVdvS/YWj3kXm
v6n/UnJziYIfckqN7KznJ0/2gw/32V7er/c0rONyCGfIzSCGknny998sYAi6g6dXfOMJk0dOoC0O
1KC5ANrTBUdbgvO5C7tRxu5SSZcSxRt0xvGDQ7ILk4SNU4jVJ7PIWX4RQozaTZhVKALl9RqNi2Sz
I5nT7rED6xqthFX6b/+zgef8t8HVfr7tLlj4GWRafD89MkeACr3NqBFxmYF/TOrAOavxW9R3CpY0
Fnq/DXddwN4HLcaHxTt3LNXfkdIU2dujgfMVCZZNvBJDyWYSDyKfXwWn+t8iVC65CiNH2vJnxJv4
WG8KykCBBOysQHHcEvuaPxTTHtWYl0pyjtT6LShBj2PXn8mqpogf0nf+x9yr8cmdqlPPlH6GaHza
pEMSSjbjxbwCbitUPWhSVl5CXWRne2SfDOaLgBT6DlvkUDfTEGtiShtL4GrGZ9hYfiBmR7W0T9e2
QSmT5OjvakH9WrJUUd4qqYw/Sw74o4aCTebkygxQRZ/1V+uRWnWkSF7cnbrxJUfmxwmZH+n6q5rU
RHW/sWA1N9UjcyYwKyDLPksAPrETdnFu2evkAIQQRYM7DiFPf+OHxUPnqMK9kphv8SfqTQaSMumN
MCFWOjmOeQteN8RKDiV1MiqKJR4/3kOajphvwIWkMd4wojlIUBTmI6ygsJQ2ikjts65396v8U/lt
7fTBBdVHdhnoLqAbldGuh5kLlgNkpfdOcGlGKsEDzNvzgbnCdhhqxLqAPkI/2Yig+ViMW4tNX9rb
TvRKuEdoypqmX6XJnRDzuCAIcRabJta9+B4Rov9O3V2LX8ay8u3NTQdne94T3Fe7Zh+AhItJZaAz
6SF+Q2WMA+Se8icIMxO+x1aMPLBlZ+GVRFxMJxUOwKocN+a3BdaQJWCJg0bHPVvnnEBB5j9h7Kne
fARiByVBEJDs6k6TTKXpfdsd1ATxsYWDUBNv/jZMruRR4bszb6EcJcI8oCaawvjEn/QOKi4f+3Wj
hhywtZeCttqQxD4RMCI+0NxcoxSIZVO+vGSfn5eWqSwTFgrkQrTuuGvO61oThn7Ss570jgk+7bUU
w5OpAdBUnSVHeIuMenZNTtm+5b1+o91SrQ3opnTqoegcjaee0dClwwF/vBA5EPude8uVMSSgXqQP
behm9Hr/uplp1vXEkgDxtjSH0fwT0+zkOgOpL+tgeGkBtQLo7i2x01VeDP1s9bE1eAVN1o93tyUt
XXV09nVFptU2SyshaP1K/dlL58jBoU/c8XZC6IBgXOEm5sorF3AMeYAJ3Sm36WsD4ocio/gCR3nX
b/7inaSvJZC7TYV3WE3N7/lDJepboGVkc9ap/6sFGzCeVJVBds2go/dMU663faa/cQ/bLAaT/pqO
3erHVa7QXimngD0dH4TGmxyaDrakyn9i+cLMTiUVjvhMlswsrJ2/P147CaZvgPjtqFXT78S1O5r5
GwPEXxatCwfZn53MBvpH8iEPqynAFexBySbhV4cS5J2sIa69B/+kVh/j4jMTZgUpK+4N4Ua0m5DP
7fGqxssPcS8otkYfO/kNYy/f7otNxbTeJYjHP7agaN5CY+BVie4k2dqaoyRIttHSQwvMY1rsAMqH
TJNT91HnSRR3rSNPjD18pAW3tkSoyl3xa94E/1UXCMwmjk6TziaJ33YsYbSnDKEvtgO1osSU5WQ7
H+GI7jjbtKmt369OMEU2c5QgNAfeMkWvnOJXpkrvAVGZbLz/p9tam4TpU4eRAsJ+1rs0+2kLOZ4d
e9LaUaAt6rCJwYI4itXLhhjJ5KiIJlXNmKaByfogzMh0xnhyAYaVOyddMQmDWdObu0gKlZaaqQJR
mRzllpvcgI0KeSVpn45ArWEZOGsVg6ou3KGehJfZwjbQQFot8GaDnMQNdVhApRr+VISb4IEHnelE
hxhNG8i+iFATnbnEjNQSNtpsAmCnDyIa3Hbojua3H9DI4V+6/24THtevmWjsgxMPCTUkKumEIQnU
S7i0M7o0G5FSvXEY3mfR8i5PKsvsaUQul63Axp1WtO+miR8QWF2K39w6b1lKQp77URdoFQWH0vWK
OmL4u2vMRUVegE5girsOc+/jFhFZDasBb6aAubYEkCOsMO4r9P21qF4ihf8379NyRdFQFkHXAZWD
shq5MoWQTtw3cfKjEkYewirryUf3GARxhJCy+3ub9X2gNovxs+mkfRTqPBO6DIn3YHTzAIKU0CCM
UqR6KChtIDqptdYixig/Fd2Rmwvef0nVQ+aiqG+URf5JwHQ2qGBu3G7X6IXp6grXXp8tcCl80nSR
Tl0mDRVtMrk3/05hOSHYkI0s80EDcO92Fjz9IpgDuMRKnfSgJdKAahpElTZNCigWKjID01nVGe3r
G1l9dZqgQ5MPqa1NRKQOjymifrkPZVb3IKFV+5PbezBhCMr3BUZPhCiIuUdV7UKttaO6MoqiKydQ
77Ct1GMjQBLDBpDXke+BDynW2Cbq5rE4Foa487wdQA46SZFXzIvYNMW61mF61FXU82dIKV7KIwR8
DswjLXPLDeDMSJoL3YdopOdtO3lxtt45uG/U8iYEGpWW359E19CPU0xg5hBTkxN5e6uMi4ouiEtO
7iOwb4Ic0Wdtq9ifzPjNu6E3G/ZaFzfZJBPAB6IFyHU/zCTw9EjzKU0rbkSW+MeXBcClAQnNP6Nj
P2mrtK0Wo4AJK101wzRXteOvVL0JKGhDTwDyqZW0WbjOHkUJ4GNIBBWVeeequWKFuig0bI/jCJtV
ijoxqcDb2V3E7uzY74BsPXn/19P8Qxd1bNT9DrFF/i6pCQDxhzqwdlXfbMrxV0GZJfINv/qPiKvJ
mgX1mk2kyQnDyRnu+Enm0nszPGI+CBdSKKrcPVU0WZ+00gJFkzwaVXZZwlpXOVjWcodvvDZlk8ku
faxPELfJWKGAA8VbcZYXg6mWGp9JYOFjIEVoLbcCkxKrx1OaJSU4IXldeImzwOad/LKZ307z6lqr
4F0lq2/oXWoN0ObciA8xAMwUxvGaIN5pGFOIn4ZuSfLrk4a+qf0mnh0o3pRc2lHvETKjsZRL+CCI
j3+i50oRDCjRTVYIj42se+bD0sv/mAPHJy7IgeVHFf317sNHDpemWCIweAcSqI8CpvCtLnxKYWKL
hr7+FBGh9Hm5hiTCzBhcaOzDbXy8STIllwqynvhND5ojDJwstJroS+jA8sn3i4oMo17O8gKOuwH/
cMT5CcDby3GbfgXPLfyesi2eomTdMYOA7hNfEs16m1LoQhbuBeEnNQiUTbrZYDzqeUs3i6t7+c6l
5q5OuLZgpuVRGAq7q8Dh/LVpp4xdfrYr3HszCW71xePdzfD2+SLwl59sWLCi3yZ+3tN3T545Br4M
5dYGgDqt6uA+NnYhqj54CuCYz1oH6bRhJx/JUDEW/5SEbKKRUJcqkvbAzoMt2dj4267zzVYEvcL5
lM68f2QesrBphgT+0YdsOinH+Y1Yf7OSnJiKmX44tPkiyeSmpd0Ktom7QaFh0aWKZt7OCctuuAsz
HqJ634dAnqnrCXlzVVyUGqF08oYeN71BSTPNm2vNwo6l1ticRh5elhsSFpfnHEJJUcoGiM3BlQ6S
a0q3DMwD+jOu/x0EuppkHdHF+x3XF1H2qUzghxS2uEVZ9EVUs4pCNQHYFXh6sc1msWiq9jBIetk0
YMnvMrjiihlQI2Rd6T0JY26uv3e6ghI14GEMspcGtHIbpBIVLK2cNiEh4B8h0vaau2KCIlTgsM7j
e+DyVPJoX+8G7uAM2dYhVBJ+91LLWSsL+bU6h+SXyk6NRlKwWa6uaTzlQqvs4l+N4/QwPaW+mSdS
+wijZUFzoW1cITopr5TXezZW8yKFkz2M40Z3eBv9dPgTi+ULGFJXfcf9BS/M9sx84sjVXWuAtbeV
uMLQmGL5QsWdqeyF3vEXDdJOFm25wflzNHU/WtvS1N2DifJzM6j/CQGdYsaEcF1o7ggmC+FKDOXp
u2spH2/6JlQqXBxMEQW2RH/L3dBcrdqDXRc8Ae6tfFLt+Rc5z4w7Dugu3lRXheeOzQMbg6ZtnP/h
WO80R2ZPtjyL1yg3onhlnSG5pWlXaedH01xhnd8FLkq4pe6EwmnjMI/dFkimhexpuj4b0i7I2Fxj
UQXUiUBAF1a8BbvdmyLqXbirqIWZLOOWDt96zdkfDaLBIuWHyr0WVQk8G7XSbAMnqOvu5PivkNUf
3PpPK56L3ZK5sn/knHkMVJs8PBbnx8zvWrCikzBWVPR8xai4RBMHK9akU+aHIrTENfFxqeyjbfvc
1w5b7HRW//rorTrj9DFjS/f8S+DvIrFhOR85sGUy/DW7NDEgMYK9RvY0RtIVOg1JgKHQeRlaSUOW
NJTcW2re1w97GI1gg1LFkR2DGjXbAduK1AHkT/MoUEyyVBFIdC4UVSLmfQxo71FnHtlZb1W6hysS
/3FseIceiBgU/97KAhy80YmAbbDihZgj7+4GJJ0imqd4Ex2YwMmtHjt5kAlYp2AhQF23umD866Tf
g9M7xoHHCu9wXS+Qia0bW8MAav24nI8MIpkIP5axEN40XK2Hs8i8YduJlX6l0n24duThZx6/pICu
NMA6sJyWCVDU+gcaTWLosprQkz9oadUpjVHn51VBfEpVlFNTmDAxshiCT0YtOmD2u1n3F2LWtiB3
NNi9PdzmqU4001ezinPBuQ8mSkMTdjwzCKG5am5oNvrC9tx7WOGGJFyK2taaHcBiXTF6aoR4cmLy
UvvNIOg4VXdOu+rvsDclgRo/CyoeC4vLx5Mt5JGmxXKHuhDTodY8o5S9fQgA6gUJEnM917fT8qC6
aPdUE/CRvz+rUah64ESBfccp2eK5enQ/k29EUGVqRW23MsIrg4DJ/ayICiRUPfMoBaTWfpEkuK1R
NmscAbe6ori6K9qGq8yGTzJ9W4spzMh7iTzNF4WTTcdpCeMqfPRUlTwaAYoP5Axq2Tvcax7oRA9n
0wMa8aYVqZAYOXtHeGrru3QHdXxNMp/EeK7XYyC6Cf2iObFyPOgoiSj0OvVcTC+cOkfzKDdM5gHu
aEcFZ0lxT5kN4JVe2PTRQvdda26jE4V3D5hAsnpjnnYh5e6xFO/qTRz6cqU7Wiit00Oj2HcKbuDI
KDwq43dVioGXYtguxUZMJOXu3lEmR/ebZ4VANz2Vpw0EDu92OeDt7L+QLCiLCztPM80HjMhuJYyt
26t2UaY6Pk5m5IndLxsFkLEYnZgf0+6Qzy7Vbwqs5gPWZN8UR6pjwRq1/ESzgEOrajfFGyrt7Taz
l6U3g2dvwiKdqqyjfhYZ2QBXIAyMeOybFYYf10pgNID+RINPyA1Iyk3FreNOgaFSbs+ivFCQuD6z
v4tprdwBAN3ZzrnukxPQRKZYnsstwui2RO42a12SIQs8gitLyyxuxt9SDCMuc7hEBuzr83cN1tMp
Oe19Gd+2vqWRMPrFRwrUvFeyoFwrXIQVGeiDMRryHOpV6dEexjOcqS/WPeNJgNRwRmZIbZJK8wHQ
MjhS2WQFT6m/pF/z/a66cRG7MNbUFmAk3Gaw6BbCJRTAeu6rBxeZdEdhHd9SQFp/fquhUmahe8n7
8SDnxtkc/1Bs70Rgg1WRti+fJDz3h/P/SCbMnOt1mxIshS0f4HtBynC3iKXneFKtjumHrwjgEUwq
tW0MWrHIlYu7vG76ZfLuIXcZzYWmr3+y8A/oZPGeAQ4TfxpqYSC6A9VarYVlBRaJ5pouOIXs7EEd
e4r2iK/P8yMQdZ9V2yASu/fkV4THu3YPGTGHbbUzWU3L/vwor004vEXmYUBnrW4t/6tJHDnHbDLP
KC+d35ps8G4J4XALuecZQxEqMdwvis/DCTX61owXmJEVCsCE/B7bj7y68SMsZv7Ay7ot7k1eV8z9
14vSSJFijNgC6Q5aaPZ4KrizTUGqsJ1KzzS7tamQiIoMm4uIPyu1C6VsQ2LmxylbSOArHj+HQfL3
MfO4umw9iinV3h9kyOjglovU7uvlKUOmp1qpk/lEgr3IZKVBAmS9Ojq+BINMGJ25b6+HQjYc/34L
mBzvOafZCM3mmuiR1Azr/jW5spSRlVnN3SkGQTpvVjmJE5mqKFiGqq4oCn58cKQCT9H+RaORnWF9
Eq/l6tu0laCpq1uTVtPC3GEXqjMY/hyHYs+jUU4tBoHBdp719Nl7fRctQ6Ej2Zk7KCUbA9iLBYVa
S9IzQShxlLGlMnfhRW7We989Ub9E7RwhjpWm+rbxUEnMixKd0pX/CaZ2WguRbPsNY0fM6WpUFJGd
6+LD+jHBj9l2kYXJ6+LWPrvFnolEsFq4GDql9IGC9hzPtS8QRX26IeovJQX9IDcn6Ppmcoulnn15
1306alzklhxvj/1t9yV+Fw7n6Kgh5F141xBof1GqT/EfjzltW1cewPEapM0EUAYbe2n8H/mViA9Y
718ys20CMwkm6pszZaKXRanrQfTuTPEtGBDpSGttecdhxHTmE037BvI8uJEUzCCbi+cOTjiu96JD
egyuyBj3hSoistR3UIHr6f+xerJJOV/tOVlAjR+9npGFLQqQDCGhMATXSK7Q5hWSxx7LqwsNh/4Q
qv77DwiCjS5odUbsWnVbALBaMOGSfm1fNdpExqcYDzb4NLDeu+E8XSgwnKG+LSGv3Wd2lisO903l
Dfyj16x23uCHIREeXK8m2+NF+WihArFSyT4rLYc65CbOXYuLdQ9meVlGIHIRlVlF086WbS78bhgP
1CAa7NL4Ko6RRs+PZ3mk3XPOpctkOCncyIH8kAThC5/Z3C2cayep+XXnZMX1Xh4G5N378TE1mroO
+gKYvPuZpn9bBhgjnBHUJpQFGrN77bb377aFlzuGXelYYhm6f38IaRX9U/VD4TyikRsmUb+STf9s
l35wHV3A+G8Eg8G7bWxoey7PpTFm9nJODc9u34p0swDKd567WCe5G1Bj+qRbp1pG161TfblvpS4Z
Ik45HO9M5BCSOgotZjHQ/Qb1HSwGMUDzwitzPELejoW7k6HJLf/YQ/vNfCHtVoDL34FNe7bPR+N5
YVHjLzD7qTbjfHj+OUsYydDgNnFDuORdpOiSc6kdzc0TyWi1xit/vWgsnIOa9km3lQ4vUBDU45ok
EjaNLnRKGzJ9ksuTQTS6XhaSYJvgcjJjgGfzIxBSOZVB5fZsGHvN6B3JBwB+eU5zRL9NfJdSUfMa
NnIu6z/7gz+4a3s3cudbX3hTl00UbU2WBy6TIQpqPMnmVB1WTaWERReH0YtNVQi9YreSMxD9ACCn
BLmBFumq5qRox4QJBxi2q2mI3LR5qb44hIioX6c8ScQOj+lDP+EL0FrMULXfziVLOiKEHWbdMWqY
zSY8KLwYqDlsBrppo52D4mhmQ1HA6489NHei82J0WH8G1BJMOxl37AW/kmz+UzzKDALacN8fey+5
QraGYB9Yf9LPdGQVpaQ7iYq7AzfU4oJQsx0jZE6gClzNAZDlx0M3nsUZTw6yTSdaj+WmxMgjFVHC
dxzNPhxBH9kdkwMT2tgAwNcVv1bwRC0V4ndNU2EqMfRtI/II+quRRwhMYxw7+FApPmBmIvtKTimv
ej1Iud6+VL0OU1Zt5YqApROPiTBnKbu/FJ11aLPDMTyKrBODelfMPaxAwM8tiPs0Svlrzn5XTcCW
n/E6gFxaeBpPLSiJe5OSdk3PpjgYlC3/UiH9diEc24nq2BAjlENHtyZPJdB1dQYe2CRASblKSGft
bOQOaJBpsSyJUnPxEFaPoKBo96CJaow8eI4fTwUZXVMCdDcYT87lXR39QPLjt/4prnJ1nWvyYzoP
mGLW+TRo5UOdrGX0iLi235PQchF77hmH2HCG4dFfxWtnWjksOlBSRFqN+OkHwSd4H0I7eoKuAqwW
eyg0J/QFHxa8MEq9Z64I/kKLUtTG2CJb2U+A3UersOr4YkJAVaGPuyuNo9EXdQ/LIw7HwSZSvv4p
WoKtcj+BjohUOoNURHoEmQ/FJCANpstaSlU7NdaLfwUxfM49yE2EpCtKBmWsggm+jHM0kldyNF3u
xr58rac3DMh7qttF2RIyj4x4TF7Cya1ulPW40BibCBUcJxcGz0m1IxODMTDd6E/M7eeg7E+E8B1Y
xAUOyjyEE+x4jVOJ/REK4ybOQMaU/FHUfAh4ghHo9VHxQb3Luppt/LRlZS1AaIe8bk5zebtebYl+
bcAYmaiYPll8XLSBiPhDn54zLIM1/w6G40JqTQdA+L+3At/3RE4SRHRlzZB60YkDbVXaXJmolHqK
QfRWM+Q7pi/7VZB2oW1PLJo1W8dVGsj6VM/1EBn+SB4cAoSP+I+h5/7FatWDCrgBdTgIh7BUi/+3
ggqDGDjgGps9gbBr4p+tliQibWynYGvVbDX1AtRgdU81vZ/f6LdNQaGsXcHHjdb3UjZOHFakGsW+
B5GqTZ1iYUx8CqC17gRUHM/UzfZ7NU3N51lajstKBoeTJhwoHduonLFoOgBJiwAA3nLvDFpxHfb4
/gYt7QO/Iz/M1fiw9oRLRU0m47qy6/AZ8Ur6OxqCSvGeZctiMcxTdFNuLD3AVmTPTEFv/DE5Ax02
ld33oo9L6byUJf3MyQhK+XJSd5ghkNtluI5tWuEQyI4rNRCnKaP7by06lEWdrFu5vNC+cA+tLT2z
89kGXfiHNeeT3p5581wItULLBFeiA5+zAC2wPDT0hL2Eo9DoIBKYdYeASVbt/qn+/XhaDQbeoXrH
do6q4TQjoGdt1Cgl1k7cTVJr+Ih7IRrqeWrEcHlhArnSw15WjtkV1d40sjZoqIeXQsSJnzarfLOv
l36LAJ0k6iXpxF/dDKdQoCq8E0m2Np3RUoH/Kx/8yRAqTze1eq2/ArkLWFs/YgfhzqPDot8ezJjw
sf3air7WyUl3Jj7q3qAyJHkdTk09m60to14sFRD2AScrjaTKtC5FF5+lafbt3rgIF+lOmLMyjH01
aZaezirjD3PgL3sjGXzZP7b0uiHMjyF79ZbwVkBsVjG+7jyndXhPP+N+OkGJ72A0f5kMcH3AZqfC
iPeKV7zWy5deW/2WR+pqa9ZThrJJGMzwTj6OV6Gt9mpat3iTkIkZ25C0tO8LtNKHpf2YamKtrVHx
+D6cKpQwQ4fW2keL4iWNMjc/gmm/wBFfOc5hXgUc/pGsYdzjR7FRkdkcPZNbtk+MEG8DSTZ8MJj4
fEqpEmH+dBd3PWFpgKaErbj5fgAaRgyvnBXr5Cqbr5nl+WlzrLYrQP260dF5bQOzoyc4v9bOqUIY
V0TFwA2AZg5U5ef2olEx/+lGgxXk6YdFfL7/QCs1swoLho2yK0LyOu/98+9HmFybGtgJsa3qdjrn
/PzKoEc6Zot62uFV4paHfppDS5eaAeiiflsvEDBJ+6gV5ZjFpllLlC+rkBFZ8snhkKeA8/+r3kP7
NIkhcwZocj5SjTCMIN2WD4QmqvRgLOdXu1gDHlgt+vjas9uuRcjVlrGCp5r9c1SzfuZLvFZEsMPZ
uKe0ssDsPiy9hpiYO354vNlcbCWl8EtranXT6dTv1szxvRAHG7FeRzbKz/wyIopzK9/XL+FP8yvG
+TtbJMsq9AQH8/Etgue5c3UY+PSfLRgR0i6H7NboHxERhQNQARBdCVyoSqfPAAj4yaAs7vivA0xD
PiuSlvFcGEIu8Bhk/rcKhj4o5NRddy3VO5u6Cykejkn2OskIsFP7vyQomKubxcQ7rwGkKrFcvi2m
8aTCUNhFVoDhFRkltet0CP7H18v0nwbh8yXW0whhwZtamhCPZckH4HEHb+/t2Cagp2dchGOVcq2x
8+iIOYc1I84pEmmL5wOnELgFFiNlGE2Y+5jMO2KD0ZYTmQcJ1Sq1T5kngHTMuczwhUylkenEpp8R
z3sxOy/KnhmH2R+cZPZiBnd6KDRt4FAFgz5ZxwutEOsoMJgAeSswF0cYfxWXlSoj6vpDhJHdxXqD
VayMSrI4rzaW1gDqoZoIPCyvf9UqlNcvd/xlFRAHJTHwFEy7JGthZ9ec9Uj4oa5e3ikFqqNMF2Js
zt82kp0KU+KoPZcrFKBVlLAQpaLgPb/giaCvRBr+wcJISkcXDC2XWbJL3aIRwa/s6V6FtnZRuegv
g2sYerY/nnlbEmzgwAMADlm+hwiJUkTMMZsOrvj3Ykou5GC7V6m2x4J021Pwo3kEdMO9GnBGpGzf
ApUFxQjSVaazCnwBhDKhxgIwVdFRriqaEecqx8OpxLYGNqIh8mueeAQOioG9hptLGik7YBpSyXqU
HuNCqYOFX0GY2OTo8JYOba4HQj2Vasad9FXkAOxyvFteJT4Q2QwCzyJpkVJxxQUJOnLRz0/F42+g
d/nXWlO9zktxJonfselpegaG0wUFi3Vif0rtmMM1Ivg9sI23vWxGyQxmhacN4oJA3obBTSboB//F
xkZV9ZQ5CXuVn7Nq8YtQjRRSUTXO+qcUGslGZAvczr9uXdMDfxZulVZ7YIlAvYd2Pm6zRLvrWdrh
l938rrnWdalH2f47vbSyI+OfPCE/zH3ppMI0kV2IygxfyFg7R7uFw7aWPBEOMJEvyOHXZPjdtEm7
KVlOzQn9MgSUbCqGsDS+5Co2DECTqZPWLxwPjm5jvmlCFYvxvWrgU7R+/U/dHOxbhxiDJugegqIV
m2TWUbF+GvJympJFVpK3gJvSoH9Ro+f9Aa6JP0HTJ9g0heDaGQdYZrAUaGI+WPfAO/MucKfzxid4
k4qEWna1ZyMbpSUz1OlMMl9Pr4+sZ49tqwIRRPl1kFETqnLULBAoQ3uyAo8qxWQ9g0FWkaeP04wu
9LAhuv0DNNTRHDyctJWPVOQbR1WQecE2zA5r+J+A1pT0NnA5bCTYZRbp2nYRRbn2fbaoKHBOpCo3
5EQLiDM5lW7qLGIpsEQ4KQwoH0sz9RLGyRIc+/EG6hUFjNwL1aKsF/IQCQw6QEvAACmkD/OZRKC5
Ff+tALK5s/0J+ZFPTKsKcNHxeMG/qYbXAR9DswiBIfQRcFM6fmj8dcuTgTLYPvP9z+qkanNDKhRl
vuVqRTSSuWNdziXiCODguNL/4riOa83u8dnl6o1qaZhwHGdutrVVpiaC2rq1mPGgpJKqgjo6IFfC
iaGEv6iI7ETcsfGJznRLh3L7jmwqWskY3c5QPLd6YLpIoFzz8xH/Tar84ggAs3+CoyT+08kVNX0R
zz/ZpyM7XqyODY7S4VuFpebiROktgB2IkzvElSbaabO6q7SxGpIIfGaTaVQcuxJplFndRitnlViI
9OBrsIeA14En87S1JrVvjmORxXubi6i588qwy1bYAS8VzqQeXnZOgwth6iw7KuN94TKqT06PwceB
3rYBAXe0klzkFu3VpeJOcyJahQhkFGug/PyoZTqnOOPZRtxpcVCAHBRPUbxH+hY8Qm16leVWKql8
7KryW2+OyDuJe2rYNt7Hl+nwLpDTk4DFpAp37niwIGkweXXAtRgKFG754GU1Smsjz1wKtfZRoNTU
/6mTtFMCSVtmX2HbhV5vkC8mk2VFY1SpEKWvmE2wCOT4eJhGm8ki/gDzphpgDuTvIT/zLXXKFWev
0MJMJW5PHx365n/4LIgwVqgUJNMn5792Syndov/mhtbHigv9MBEuRUDo+iM2+EiTlxz24CqTq7Vo
wTT7XFT32RZF7fdVW3mroDjkKZXs8/+eAl484ym1y4YFc9uRuX3qzEUDsSuI54qWauGjUaWsq1ZS
5WrW2z92ZEvCpnp9Rzlao2R3sEHbw27cege7QQzqDJqxZKOdxfvGzLdN+WMBgiOSzkALmiz7w5pY
iCpEzu2oZHWBim2ArbiEGoYcuO3KU9nF/2sHg4BQp4dXW/KcUmQ9XUd1A6O4SUJaogsPuBQ+vEj7
D+oH199pQj7xUa3NTkwNB4EI4OPwdbNE7iLkMQYxvdC89l9dyi+SSY8kV2rBbYcp2J/eZ5/S9d1U
8fNU4LAhwvC8D4/Nnssj7UVfoeeMtMDusMswL5FU8t8XRsFe91Ov3R7zwfvl0U360uCxYz6L/rtH
XwelfUecd4D43CYaZGCjgsmDm4B313jA/Ka0Xc2KIiVtY/GxtW98GPwW61pTDCjBZyNrprdXmncJ
EfJ1swryL11Or3AK6DAB1QTspu7o/6a4WgY17L3aGVQveg5kPtnokKY6c0otwea3jWGuVdz9jWRf
c+YvCrLRU3K5Bgzr/GF34YVBeH8XaqYniwVfStZYPmaVw13kZnQ1wWpWgbCDHTVI0mFCM5wd0CkA
pEiIKTFteoLB0wwAkDbfaDrwUMWK+Sb5xFi+vg+9Q9tNEZduFkjKXUMXsQTNRj32ajIxe9HrmkRk
7eZA0FLwPi+aMIYB8kqmoMh9MHlpZAiTUEdEewYd2cAigmMcTYmkaD41k7vZnFRXhk2Uo5OSuwZv
VhedJ10MlfiChhzZpm3lgv6Vo0rEbNVsgFlNnRZ3ILuEWPoS2S7n6AVGGngp9tHP3cVb79Ygu/o6
Nn5n30TBDq5IL7VcUON8Gfc2pDzhujPzl6l+xemNUXeS0B6Myj/KrzNQ/GhqO9om5vvsCPr7OtjO
jNYr9boVwjNqIE1nP+QCWvXUGyjj7/5E6igik4kLjgbHKQnE363BX8Be3I+bvF6O90AiOJrzgzSC
oAMtxUDIfuUC2KDKJ5lkLeInsHuLq4nYxfjcW06hZlFP3iDv0Vp+wItd35HOffafy/7l7vmm6N4K
4F3zXuTtL7ixrbWdHK7UG1iaXbt8sywWW9eNNnbHICX246sbmSQtZKtmN4ejK2ysdpTMmXtfyo1F
IprHielZVW6pScK6CpRWNqXtEFQaeKHElgJVMCfQI9ij7ryGzisvL1l5WJFENthXqYYFGPoPmLWt
3pOeZaGtc+yG+//f61M8pNUW1/ex3j0GzHSdVpjw42gmNizTDv6WrPbVQeH8BtO8XmiV8MN18a9w
PSrSJkzansIAu0qixOndgIVVYCGc8YzhqGLrl+j4eesJ7b17Iu/2zisaa3ES+QOYyEBh8C42lhmY
EuyttcUfFSrskIRRaRBOWhtqwNGcHsknhcVZ+fnPjadnuLhx6o7k4fjHFqi0obHQSJMaMwTz7Ya9
5Px3E5bcE7+4eRzLKLhB87UyfYGIZ4amV2AMc8LhQECPToDVF0zZl/ItUn9UvrbDbHHFVcydzBDR
e0KLW/CyIaOqMStoWPxiefFi0+I0KYea3fwLj5utNAlweNclZAKSComtf1J1UgT8c4kLY/lky9jV
5M+64CVZQOWXMRaCRg1puix+KuZzqn9Ext7lDswOI4Hi8HwdleYkOlFJL+OyM8Sh776a2U32vtRr
vO0KD/gGqi6PE+D34v8UQcK9VAUyLYpaWp/3hSp1ELGqxym7YOhusXUp4Pmpm7HbdUAdG9mADfZZ
VSao0TBHVUUcDeFKRFWFEGxddh/aixvGCKaEFSu+FKAV7vdEJOEEqXcGdTD7DoxDe3ue5E6yWgXy
MVYvZg6jitY9Q75aWwrSh8RAM+pkJs8/YrlB42ZDQIrpbeqBGsUzFGgxF4ucV7W3Qdye8/NKsLzO
7lG3VkTj1lg/Dv44x6icPgfYZocVduJ5Kfy8VOs1zfklxvTiqE/mI41cGYR6CWv7n86VbIsfUkSu
aLOGyTwGjVkDNGzpJGC/PVc1xKQJolCFaxax0XZPqHcRHngW/jGEtdlixKf6vFoubup2mi9sb2xU
rEgm0lTDyIWYK5D+20n/4I0y+2EUowsmjLcI4XrGMlRddmaX3XGDMUFJNaUU7tkAsNJAJKDOERzn
q4ZmwDfNCt8JdnbnH48nlRoKTi8w2beenJnYvxyalcM5Inr1gTig/oVtkmTghDKnFEtu5Alx04q2
ZlZMpU6HK103VBZRN1ma0agV9Mi/ggLMluKPKEc6PElSEVXT4uhfyLMuXwPGSbqKwrDmNV9Yp2X4
jVcPh2PW9TVHg174UqZTqSb7whbQTJF6OSMWke7429RtAbExaXpcajgCn15ELeK9SVhELFk3sV94
1UoxI53nCiPmQGrf2cKvGFA7O+Ea0QIlonNjr6BD1ksnJ5hP22hG0mZ0w0wXEeiyVTwVxIMctkr9
Pw9qGlKQlHFD346TaSiIlHYusZvZTeQmd/2+qc2SZhtwICnm7F7WkDeH/DXSOkesIu4HzyDsIh31
KzFmVflfPx6Vx/CUF5eQgMXC7XqjEsMT3Y0uGJTjxUuqtkYgbt3vr882W/9m1aQWBE21Sh+nwWIR
wpZmcI9BMCkA2pz3E27pGhOKQSFwOQYme7X0hgzf4lGbvvl8jweAAhVOjS0owGwqYmVmX3u0tEmB
CfZHwK92mQ55It0zSjynw6raLJ7tp8oKrmlnLvvB54yTNRL9uQ3gWOuCfcg/BTBHsmihfbEDXwSQ
2evAPKvj292RYyQHGx7GEJFGLWQryod+5D0IhsXqTa3hw31swwGoeblHaBoxZWZBiNt7lQJ+En+R
tLyI3+Cjs/IRj+U0Ji/vTT8N/0DoevQOyhJ8bCCTgvWF09mroh4PCEKPAMil1iiNzrsWOl4HrqHM
TdnMrcYmx5SCbB/9UQ7rT5aMzth6jVkq89Vj75tagKjvXy9JEn5K+cnQJyBlcg6zxkmcvzaF3rS9
aVVGUMBUZCKYQ13aXW+xVQJtY20gM2FvA1HWbe/kgPa9BcnwjQX+8TG4cT0W5/cYrQi0wW8hJQUX
KP8qeBfGje0nMYDudZD0REnTgSqR+XricJOii1tmjjDxD255mA8cvlsMLkwH3vEZ2l6IQzntfy/3
CuzhUmfH54A+2Bd2AMucUVEJglhLLABZMzv8bvZcTQouPpK/tPcOmW3FWP7b1ya98eR0hYoQEGqN
Pu7CrqeftWRCTz1rM1+WWIJy1aivIFNYn2zbpOszyCyeztkHFS6aoyBFBCfVMlWFg95ufGArbtIM
ofnV9l/c3f1nIU04ydAXnS6En4tBzFEJx5oOG4/JIU27Auc7PNxKNd7/BRTUheJ8aXqvSXpIfraH
CtcsknXuGuw4qv/bye96F2cgi9YqrXHJkV9OceXgHRT0bRQ3bWMX7Vf0K7xlZqqIwOIIzpu+5jpO
kr+eY4Gi+GHJnijsAnPnoI2AXUOsOMTdeAmGVyxnT+AygtIY/hsEOHaveIVtBp7ZpNQDzHZClcFE
prP0yWPiuByumxtIpn2gKMyudzB++Uhuaa549FyHqa7WeibUSuG6eSOT0QxhEC7+uRbTrnTEuiNA
KiNCwRmV7lufFglHcmDTMT5LqHA78JpSZLAtqxZsxfsFKh2gPqrQzShTEilUE9hd8aA/G2IzNRBq
EEz42IOZvFk5UZfP1aIzTaoyEdpZPuKpFFzKhmjrtBJoR+QeWGnp2+oTnpjZia3S4fS8aR5kceXV
a/p08Y2kSLOEnqDr6ubWB/p7vhzOBjK0aH3h6kvMiXvEJgGh2OyFbW/FoYfoURXlHM3IC4XA3Ok5
e5HND1Geh9S+9sA5uH2TIN3z8spFa+QwpawUvBo3Xr+ppJPV60Eb3flMYCIbtOgEJCaLnciowUPc
tG9RBh2Kd7GpJK8U+Rv1CGyQpApGC3NZCp4fdwL8LfS4uyVMxCEvFd+SiVSb7CHBtidF5CAp3hDH
sq27xQRCHsAkHjQnzu4IoCmB0yjy1KV7YzWM43soMG/L9V9OZwn4pmYezXK3cQlv+s1D/YyY8a9Z
gdL4XpNzj/Bq4yhyh245z+CRtqs4PyH4u8pSzxT1irUMpJFHBY5/cpk1RkU3WI8dsl1bYhwyH/Xh
SK8J+yE3SysqnH9ncNKIGuLPWmlhUCljXiHi0rzFAHybSj7IAok9n7scl4yUlYj1AWx9cm9cVVJp
hYB6RuN2OBirDzvfshJwnAAmQUzzFQs2n7dLfKMsSILj5dgyARPDBQs+oIsJeqXSygS11/xdqbLF
M2RO2nEJni8axDLj3qT1/+Ki3sPMaVl4tFBAFt+ySDHEpKWyiqPVV9LS7GjJMPeGtYKigRJ3/Pmv
32wbx3Pn+jelGOQW5osZEmDquLBF8I8v4fem9Gd0V/qobKnSP16+yboNvTPqfPayHoaYIn/aLYjE
wHcGDMy+QVmV9JkzDaaltSMx2iHoC+6FdA9BVLtI37LHmUaPvxuZZvVbfTpjMJYSZzuqfCz8ZEIS
qP9+kQmI1+5bot7cIMYTUvVJqpQ4N1lylBTLuxb+167U3ZVJ8iD5R22PZsWj2BkpuVwcsP89KkCI
dB0JFbt1rKbprYmY6kfY9/jmEvMZgDKbpZtalfVFM5Q9r3wkUTIj2l4aKpXr10bHrSN2fz51nMA0
CZF8zqprdutM8d3Szh3iSF6wxoS6a0/xTQMgIuK49qpRx3jU/6SGKW3rebgq5ETNaXQJ9vqpUbuR
VxzUk5/nwDuHEu38hbgZ3XgEnuicfHOu9oL4k1Nmb65+vfLOSUg31y+waxDrsPlReV7UbSsxhxyI
l1BJxVc72qlxptpN4eV8txunOtwQwsxnEIRChjKIWYTm1zsasG+8PXqTFd96fKnfCsBicXAGAzYi
2C1ZsRgYIS3C9/v+ROTaIHVzrToPW9qqD7gZ4uY/eiwNcf9DfrHL+i57x0EJkTjHIB+QfIiLaC6x
7IqmEDwpPdXehIetRknG3OF0c0p+Yk55mCpYTd4tqde0KxYB9FeF99XMkXC2Th2EiG4MbzGbB9oB
AA3ZdIv7ZtnlHEXQHVqkBYuyqO0RD943polxtIQG3jMQ82BmML7oLhipeiGr03M7kAmn47Ygnuyi
5nDdjakIzC5kFyNUQr+zfXnmlXfLSubAs4zgg9wp8agUNTr0FVZs/qNhmQOOcF/4aRhUDtp6vRfq
uJq0ES49LuB1NmUDUcLArJvd1jYIc1pOxXpTreRPmXbxal1rldvLsEa7EKkvb2GZz+o9Z4fKeRuv
RLqrLY/ybz/y41n8Jx0sG3To0+PbBlKKkirzfuWbOia6pAoOsmb5cuu/+I0n7yxPbm0P7EftvPKu
I/u3F7tUqf/Fnd6KaepaGxAb/ckqrynJrhR0TT1vlyG3x73aStcqpJMy9wTHN/l1cPuzZxpt95nQ
MbJz/GOt/jXuwKBZBHWRCwc+0O/3kSj1SOPrxPtZ7le0wyjaVMbf9sAOKQz1StpC5YA08gqo4Ktb
qI2lMyC0+apVd7+f1sFgOuf+kWV6xFzA5Xh0sQIrHYEWwO/h8xaABXzSPEIgdqQtRSuefSZgPZIh
1KbctksyQNJqJ4jbPM/W9sajTv8u1FqrhFx06UgHCA9kkPD1j+AXZILh4Y4YRydaKEmAnKTnpKup
L80rfj3gJnIf6bkatmztMljtZmr4in9TBxUNLZPVkOPMADrqL+aIIaan9kXsCK66Ds3Cm914Yuhg
+u/pqqyYsSHHDjF2N9ClKIeJ309ykWRT57DDupmI2fKCv49yTp/c7AKgR7jGClld9RL2oeupzBdX
vE+HhPCde1oVldbG3nEMq4wVQS9j5RYvYiOGUcSnQAu9dil793w1Sch1fgVdqcW0WX7vSEa0W0QF
AFgMzYMm7SM+xN6+8YYjrpCjwO5Yd+Wuz9jhnGGpg34nmqKRCXtxtjyl58EkBeo6/8KuGmQTaMSI
SGAB8lsMnRpa2tZKx+pzXYIU02UpZUjk59RbRnuR73xVCkne9CFyMSqFv3i+ZLecceLC4Ja4jnN5
oP8X0NKllsXsjs+3DqC92oUwjlrtdAewT4XZJlIaPHsA/MCQHdAzBk0GX4R36tZd6ctCtaKmriwQ
rYW0fv1E76qoAc3PkIszl65H8WomvwW+6JYCuVF2GBm00/CLNElKp2wO4DrQHtN39mFKEO1bzRbz
hKKj2TySrK/54SEVHV9W/ZvIxB7q0ilMIGbFcAX99KbEKzpKDmqgaOZCLHryG12fLWYnp4Dbh9/O
fvjxIZCMSX9K3DSsvng9mG9zRqHYT79A3bQgWdIQPDId0VBTYwxk/ckG6o/GuGaPuykrETRaVCGq
6+Wv6xgovPQ6wM592mhASffqdT2CTaE7Cz0LyWM5iwQ6UFjfce70jB+jiKIXrMzfvV/4W3vv9NcF
a1X2Lxm8eQgQTCiyxw6mTXTY+4KS/CjUcGYiIcb47ZS16tWFaSEja2nhpmuPtttpNGVXezUFNGoM
mYlo+RqGIFx9Mk2lcKWsQfzJyKi83/eJVKMvzWPqPIbJJAtdBPV/dwoXSPqGUqraqrm9hoxxg3tJ
END5RXwHTEjdVTWrAivi+/W+gX1RGgWYFXZMN2pKnay9NNM3t8bjFh6jy+KzdNnHCWmICTOUHe3p
LFdFt9ZYvcRDQpCd4PTa0A9cXqzkpFWvKy+XHxknrtVfL4VgROueOwn4DSVm2cGGYtvza2Bku8cS
nFBw6nL3SmPcma0aZZUB2ML2KrHN3lzONMJ8E7XoC4LZybKtFauk0XzCbRrt0z7ZPZS+5AR8O+D8
J9mWyY8hcE+Als0ylXOtVlXARltVnR5sX0MNS0uCkeDIQRJPMnYftYEGRpt42HlinSmF9OI3PURX
ZNbCHjVk9VgU7oQXSlh7U9bfu7CmK4XknxUnhKO+DSbCuCLVyJboh+/Abt4rQuFIAsHQcfJuOM/7
7BFOCg4JPC2JLiSKP+n1tdNsa7Sa8w5qRcin1XAdJ3H81Kxv7m2cHXzFz50imAag5Vh2s4n8J9ND
RA/htWrN0eVYqoXtQD21uhy/ZaqJxiIbYmc5rIb9KfXbNNubxsgEJ6uVGCD5raxXEq4AojU64pIs
Y940BjvUTMYMMTwFrG899pmJrJNkn2uVTPDkRNqj+fY1+MCzpjfIcOx6j2uNOkAJ6K/u0yx2pE0R
e18kapgYwWLjKSNGMTGpbrPlm26p1gW2KLH6xXAdkKWNpHSMMZNk1mQgAP9AoMpYY9INOul1bDiD
WBdp2sMEtbMmsQQkBDCOTjUegpOccKVOAbG8qcbxPuw9Qb6dXlwm7kfg+ibInPR/POwjS21tszry
pYPgZZpjEwucYn1g7VRyYgVH8RXl/2x+WZhlpRQfc0YVgTee45vcqwRB9e1TbR9ajUVzsyKXPHIB
dCE7YBJ6RkWuVqhiIPHzwLFiODpvXYUxtCXhgv5k5g7xSMk6f8UtVA8Xwq0WuFvFVXdvnOYTzBLh
PKp24MS4QPqQHqNhwanMWtLTysCRl6yDjUMzNeA5wWUA/LJzZxgWuYQkT0G0l4xYL+BjTJk+JyyR
vn1jY2fgbJ32ehGOmGHjzv7V0FrjbvmSwNGyB/cd8Ix++CpeObPnY7DhWH4EFHmH82nhjX6g42v2
6A+KjDFtp5ATR53Xo5bIMPmaB5YX5t8gocbPbMkzKAqkJwWEZtwmo1zjm03m460bC4S+7C8IOSp5
cWGwRp599Don/oKCiSd/WFhmDy/K+9D0w5eoxyQ3xb3rkB7CXQ/slUVfw5udn+yLS+wWBfDhNMLD
VqhK8I7awAYu4NNXn9T/nafR36WwRMidHbc1ds6FlfzWZIakrIjj6yaRWz5rEutPJHttj9mNbrSA
r9BzgW/9loPih9NE8FnchFuhc8/7eaH2V1RCw1RvOtWQe2owmWlz/ExhdiOyMYAMSukPAJCt9qtl
a7e78hanxH2V4QtN/hZXp8j2BRsYZxSIMr3kz9TMa+eDMuIA+08vLBTXAQjO/aGG8NP0vwdCcYwr
Dy5Rvs3JYDGOrLFKocfrWu6Ltg1E4tcHF+ua3rfETU3b1FzuFn92eF61Ay2cN9l5YOYZrnURGsyk
EDu3ysY1ktt7WmAvNVz6+i8vUv3tIrPab1BTIsqpWZ1VdhbsvJiDUCoAOS6aVHsG/c+qmEvuV0a2
t1RbS/Bl9cy8cJdTCPof8gFFG4uDM+MzqbzY+01Yg//+kAW/mJdtPOP5rBNchHeccYIuImEUwYIR
hlI0QHbwAm2jwClxX95biiPg5JhYj3nKoxLV9xoJ8DSxatpI6l3BgmiYSkNK7ymL056XoAr4IIN/
qJa2RkRqPkBo8/xRsS2f/Ez3BAjb0y/2bMPK2jQ4qOmXUAAvZBc7h3I1AeOgaJfHT2brtn4rg9Ko
fUwQeElqQ4SjeJBg7ZCnnV32kuvKPWA68T4gNm85XtES2lYPJQbi/u0tYgD630EjI+miq1/0D/zF
n9yjHCRkS/NzBtZxh0elPWWWr89bwRiJ9SsnWlQL+NtNrFZo6piQPjYXYTCWw4Fq0OY/V9RgERE9
0Htu8uqa8ZmbnLDh9lZUhsjuqor0EnlG1XrDJ+9tlAJwwLvmx/uxM8Jdx/QjW4NrfByS36D/dE3w
gBCCq7cwBBZcmq8pqmRc8oPlyNtsaqaitxrMHWy/8Pr4tWYyV1YxXq8PZAmC0fdEyKkVLbHt96it
i3CCEbrzR2oyj0RzE1+Y5aIqNjEgiDU8oPfRpqMZ0hq0Btr0FJnwGXU4YghiNhU+o9vs+pyBN8bM
tjBzv0vdBNlAEqhUURzWvKE9b2Rrdh38/iKMuhnWF60ltZj1UbNTobRC7xnCfsNFUJIuxHtvU6SQ
2ynN18BfO0gWs6hYL9BtqQSHXx7TCH21DSwXY2Jumd17y5RFMXXIVejNbfgbt8SiIHYGzAwFvTlb
Lj3nTK4RP9cTsPHStnt1bgoZfnGkfu+pv/j1pEL5hdoc3o2jpQHU4t6L6yn8Q7FxhJEaqKRRzFvS
S/H1AnaHqmKaQOtMPeLKGkgz0ssYJVa9ZfEqKuaVFvXtnncg1KB1Ol+jdFQaDN5vBR75hUgcY0aN
R71+JfbPI3yP0HggcUbtucqhYrZDbkk8kQunXYfJYgTO7urz9WHLz+iNe1eyAXXqvK6yTCWcq0Ob
6VXZV7he7c3pUiKnlcyNn3eIYPDnQbmQtZ3jvUs4CUbWl4yLtCQ6h5ICR8nJTYMn+M8psQBAUTJh
RH0HFT+mRVKgpsS9gS7878cu5hEreNxInt+x/1d9HqGtGZQZo8i6o+lyGE2vcXirEfZvxGTyg3Ik
GmcYWASC55ioniKCacbVS+kIf956uZhZYJMtXILcGI3I8A9CdTwD77OhAKy8XM9x3F8ucBRS79H7
RSFsTe+sC5JuBqEaKN9xgRdQzOtdcNYPuh7MO7QsW4B3cbgDKWiknE35c7wDtnZ/G3z5ym7D8gKH
P1hFuzZEii0SbycnX7QTthZlPEvbAkEQed4MM4hr+2YIoTr0WwpTQdS3YvpXhvjaaGcR3hiEOHAO
UiNLJpSr9+73XnDlMdqVH+wziFH5TQTQNTVf5x1kFEUIInazr7A3Kc9Mks4Y21hrFulZHRtUWAqb
s23mCAuD0qWNEMBYprAa5QqDH6keeEHk2lJkFR9+QdpyLjpoZcoHRaOWF3b+R91H5FmskCJo/R4D
J0X0zaLuB2lTOZ3/z4F00XqTaByh9BK/lrvBV4oGsbO+OeiFCiaqfvlBXY/z+FJTI0O8VU5HXkRB
WgIUJtKrgV/1CdpoXuiUJOWHmlRPzO86viSTV2TxM1wqMJ9Vlp7uStahqsSnR+QFTJk4GN+1MxBa
A22GzS0bUfXEhTyD54LqWtpibGAl6xlVBCOwvNrJtttzewm6YckX2DCcQHCYsbyDzkESO4zsujMy
8QFP1nX05X5tQb8jte/nT14JyTHDuN3W97aBdUfwMG1u6H2M3LFmwUpW9XsXBrFajEOvmWs6n+NE
cSpaSLgjaX+d/4trbiy6IZ4RVDJAoOQFZCtFLClfNLwLMBIHF8B2Cx6n3m0THFF3vO6VimGIEeq5
NgOHPYtWIqDwrg4AxPyzS73arWsR+b+MWo41qJTJRqp8oJoalB4zXoDREJIDCuOFF3p/GK9GJBs+
mCSJgys1H3VAfn5Bct89zob1T6+1BXnqvVBPZ0ZqxAFduMOyBmNKsbSQjsvnemsXbMknFE1pMukb
wUMwSsZC/XcMtjh6IgfghLk74MRrJdsPOu/YQ7UFhfhjbqULN7ihZSYRVGQfU67+30ba27k7bC2K
jhZ2YN1Tax3E8k8a64GJhZmtIeYtvutMZVFTstDy13YAETeI5Q+yJ/XHP5r9QdRku0lSwdzZcOxq
NVzntnrF/g7FPUELvEW1kAPMIQLtdqUDejaOSRFdRsPaAanFToyUyLAts6Mpg/YanYleTersKftD
JWk/1rRfpzToFbKQSh36kOnV9M804sleHQvSt2QKIdsd7qXtepcl8o+2clbhl0mqZVbxxwbav6Gg
2WLrif/bcUvs4JPPflkz3p7DZo2J+eaqCvhS8XDliRjvmgLjV8lcFgM+gFonEu0BL0/vagJaUnhO
6AJZWRXHBSHrwQCC2ePfriyinZT8F0rnyKBhXk8ndLMlCnaDatWzsMMInEgxDcsxac59Gnxd47b9
fMKnN9+mvr64LYz/bgxd5rDUqti5uX+M0uEMw+okO/i+Wc9oaPgVs0yoWGoF9wNCti+dGzOkQ+yD
6j7l3D75uHpWnKGiUYkisKhA4jxNYl/N/kaJ1hjhZonT6LjqpgPZOOErk/e/j+IISARonMBWZank
rzjDMwDFLQ6bCM7kP0l3apN5ZkGEZlT+AtBRhASxGQ1wV/6PTfzXiUzwwT6yxUXvmx7Ix993tZTE
R8YmWt2iIBTZWd2ap8Y4y8vFJKmMj2Zc7dBuh9VDgKayOyv3BLbRRQn5OYcHBw45lyFS36PVjV5w
tQBHj6DeE9FN67vXp5Olq44WDkuwDMvarRihfcJutCRkNgBTiPQjMwVfUcMvxfr3Pj1uzu3B/8OT
Hsi7ehFhyRHEmUE86pZZrmoltDmQQpP4VwbS0UDDYCEo0yVACWNNQcbkCNl7QME/EkDUFRzxxEMw
DoFPjGMpm19xvhbCDMcs71RpPjBf3GjGUKe8w4pTOQCZaTjaRXloLtyj0LCrMXsmsB1oh8s3eN6X
xXYQJiy/PBP+WOimatBdde/YtkmtQMdShjBp6CpWg9U5DjmxDPzGXtcmSVErQGdyq90QG0PAnXD1
bBxVDttuhbzPq5txHpHpnQ8PvQ35R2vBvRyAdodloYCxvCc4xGDLZr00JIpApjAgby7ae7bqNbPb
gvpefg8IoUJPW0UwLBwOJsmwvVDHveEMERVx/B0w/U2zPcsWItB/O2d9GYRpU9xvZpMOV2h+hrRN
nZxYUAiSMJ4SMQ2KAq7SmZzGgbYkgR3i7+GpTbtS2Mgp2lIyXlRgWRMaJdDKp8NjBxervN25NmN+
SrHf84VTccZr5G3fpLxO16wS0cy+idOAiAfC1M3Q7WOHrjH2BgtxYRZ2VjYZ1CFf8zTnDPDXizmj
StVqtZ2FE5i/i9vMNkgJNGPNjyIIDGTidKBrhNbao+rlIoAZwncI48IBRmVXpsFb4OhFA/GCNpF8
bNigCIZQlBDkkbLWcnnWU549skQdnijpeHmArl7XZ9rFZQOBVjbigeDirC0E2CiS1A28bc6XIm6Z
r/e/SeCqYXlBidMUrZN2MSVoJIWBjCImS/2mmtF5r7RiYOkRjCMJfpNayUSaMAsmrEdNwko3xYa8
w6CD+KSAjhGlr9kfFs8PpAnEp2nWPymGvo3BzVzSEQ6is1xMzW8wgSVfKe1a/t0tsYUup4coVHzw
9x/hKbvId431U5DwQRitecjONty8nuTBVw2Teq3DmaZFMJ2QSUCw31rjWT28SHq8iboPtyKUP8NF
arvJRmcg1mD+qihQKULbQFW9n3gHekhejtCqoCyud9f68GuVbgQb3F9mb1AvGvNJlnF1iYxUsdOw
YDVam7S2m5HBOloVifUqVM3TfulGvpYu1/Nf/ZaWOcxj1GGNLxnY8Vgkd/+o04SuIgK96aYRf3Pm
QYNKOWRAnEaRLc5QejMfbiLJgf2M3FRVegstekhlp+hB6Kp7ivzVvov3i+U0Cvp7bjtCdLtx1Kt6
Fr+wh9PHu5CbqOXUGWDuSoXjtUeV7a5YudX2xnBi2l6sPjqFu5efOXy1v/OZ2WrdtQIAs+ZCLHaW
zhiASskE86BtrTppTFSyBW7SXqOqqHhTkrZKqfkALl8T55/EzG1YN2UFWRcjEGgoZGF7RNnG+ah3
cWU5rT2wxBUbwvghqyXcmRTAl9o400AP4a8PS9E0CGV4l+8uqzTXH95M0Rj8GWH0Gpkgi3GMUpgb
nn6aLYSnWzhPx6bMJeN5rTYx+BPPqBTeWxn4cJ9WKY9YCHgQTDgaB/jpmG3tszWYzjMxDjQ0U0gd
XrkBuDtCBoZnrMxG82lG4GgexJkH0ujB3rAWTpUFgEMhPOEV8v1J1sHWvEt0vEGebEj11j5pLsPJ
FJz6/Fm9wUWJGMzXXpKd8U9KPytY2vNC00swz2fc72+ilAIHuwGE82YBqyoukp5DoBsOClOH/SPj
TqljI1hOfLuPZnCxMLM8TuhT73o0VJ9OsKG49a0FFYptmXg3kjX9JFd6INW6rSK+chsUheWZfhTL
rwnq33RDESyUGTmECZeq94P4LoenFT94blON5E4m5lWD+bsmAava6oi9RmZFehl2Vn55eZsv0E2E
fxnOctkYTNmT9j4o+KI1mwYawUr43VtfPGUgzr6rTuUXwMY1iy+2i/rWVmQiGJgYDMZaJ1O98fbL
EMyvLGOZpYbe1zpgJGbeM4MmzwBi2aRY/ptC+iU7wtCx1PTP8HEc6jxME0wyjGVkoN1GLiA7J47e
j3sWCXNiC9kGjmZMImd5VQH6Zu54l86KFLSIFeP0pEXlWqRMLwP5BXgT5bNSNCiR9FD+A8tEX0hQ
OiINyaL0oQENeUSd5GBycQkhfN90IYfINgF0V0hcFS34rJcTJo0azcEbxJT0jZJJ9YYb9lwaZXAO
6sbcD0ofE2XgyDC+fTq6Ebos6Vjpue3/ShRfuRypYf/r5EFC/pjpgJBeAIgwwfrUd+p4sdOagKsM
yXwlfBMkjNlGNJ9hZ3t0m57K4QqKKBXV3Gp9MPfo6mFCsDwRHQpc0yjH3XfDdGIYa5cxlK105Z+o
ZOkVWuGKfR6RVLmleONswwU1lioO7IEjodK+TpZZo9yAOG/p4+2Jjcai+mSPo8xO0zVP8mkG2DJ9
mX+KN+THrrJtnjnf4s8qcsVos0fuBm/OtBHGYlXwxxJdpvBqggb1a2D2rVlGoTS+3SfQgbOt4Zz7
42pmmQ/5ROdmTpA/ePtRTLlCVenxg1hbb2eG0pwqNLHmKq2OmTV9HpUlOs8r2pHeAmVN2aWMMINY
Mj84Himi8lboh4z7u35wEerF/JsaTc9MHt9QJiJ1AAIToaTzNavkML+Cn20/z9MkjGo2jM7hOaAP
Lpz/ZJcMRpm8BIzvi1tmiaF5NRYo9QNZymsi1nD3Z9sjJeHCuiB/B8oU9PT3S9dAe2QUWuq2aZXn
HOuH/ho8yWCNGixznY11mZghZR8mhZZsC2zTJJ891Y8p/50zkSOCK6YWp2TMx5oaEbfHKGYuQHz8
ng9EyejxdE1HsSVVuum6n7jrJfWT2VBVA2iWNGMD3u6kJJGD8f7Vbqqg94dSEfw0O5zBpaJDa99y
w3Lbt8EqlR0gOT17P1FvZZRiIRXkFr4yXmyOUejNzJGLzv0cL2kHDzi3G8Y+w3EWZR+yXycVx2LZ
72Fpqp5nEUL7OTuD9qSDVbAxS9zjyepprUaMfRcboxazCRW2x+1ObrWlGJ+ehbQvFNU/l1I905os
ooxYrMi0uN6OMO9YB+4MNuj7LXqSA2vNcfelV5pdMjKF9+pT91FeF4hCuKfMJeobl5NcW85IyVKA
E/eAVRR7dSlMlJhGFPF2QCScGM4FEjgbCWU9Ifciw5TEq17ItGkCbnU/tY9xnfqYWrRxESsoBQXg
HoadsJnXtXfH1wY1SOZFQ8Ncn+LKyzuLFjy+XoHvvF9+El18X0PrZAgrfLt8bKpqRdsuF+WwKt9Y
4aDcI2So6xcomNgV0O0fGWJUm7fVfTgrHoGKG3EuLXFhhx6KVt7j150vPj++cPZsnfxIjOR7igM5
FLUWx7aCmIWxq8Lfvb9x/ReG0WAF0D6aEF6pyhNOVK6bMOwjft3jJvMe53SpSBfXSqzh2Dvib+h3
XcqkK3yI7+A31BXb0WoerV+WTFt+aE6LjHQJbFAdqPjvPsU+xscfvaFJ2OzE+vMyqhja/tq+T7Lm
dyGoK2L5WJ8qYA2rZTy4ioW4twPhnHJNsOaV6Y08lpDKCN4miYpsH5YjucsX+vzZjRKJkeDsGO9H
fgzqYn9fme+unuLDx3Qu39hfCmhFA4NgevaHcV6X9dPj+VHkUYV4e7wObm3I0Fcr9MvqMKMdOGDp
fr77ZDN5DU/gHvsdK1Trd9bagznnJNe/wEc8x7EbRR192KmWiaScURi1V6WRpc9uCEkmPK3Ksn1k
hn+4ys+hZH1T3rjh+eREY4xRg4pXZiyHQa7w6AQH/nNCwGbHeibeRQw7MVngugbOgG+PCFTXU2Xr
BhSezncLgL15JlZ9yt2HUJwfEM/tRQB0LbfHXlz7nFXnbwHEDeLk8l2ORl3HpC4p9d5bnBl52l2C
wLUKo5C9HY2/SdKmXv6Rw2yDaNpalYIzQM0av8sfg0qvI2Ef+Ww4hs/e/hvasfrMT5IvmXOcluXw
9Ljd1N/mV5hVTNrCA/vVTGHumNhgwchw68sMDKgMnPphgme6aOU7nvwzkt8SLB3M+uJ+jiVvXnsy
99q4cz1uSlBd2JQADe/wZlbwprd7zJ6drunkG10QwEHOSeBBbJTnNorWZnEghkRVTfb43n287zKL
rPf1Ati27VPC7M15zZ9qIZk5DXKH2ujjlYwfpVU5Tli+oVY1EpXbGoAd/9ORIbFHWWOuTnGNnJYX
JvDfzzYzhFqnSnnctkZxgNIX42yYHG80P0rDb5lftQTCx7VS1Ss+YSj/nDiGqIjO58YSyqzK7slt
Qx9xK3R2F/Cbgq1jYYSIurG/xh8zqOFgsDpftDBFCkU1OjMeaukxCC3F9ae2nlm7F+ykR6ABPhOu
uL5VQ8HukUdXDwKWUKjvfkRKnWduG2LHqRsHnotBxOpXDQiFvI/MoFC1aMw9WbpmyhJ3iL9q7H1m
vlRaPimNnmnAS6kPbfBY750FuNMtewQpk1jdiAsd5rqYOXiO2bseQkn9ndOhRxpfCGbxgtRGlwzP
HxkMhQlq8WlO668Md5S+GV7PoU2705WQpI1joXSm6j7NHxHSByAZ8obhRetAaAAkF0bhmxMRQRfg
6UYmf4MzHnj3q0RTET4K8nv+V+l56AZWdvp3KWmtcStHKMY7QfxtvlukZnWAASJQ5Z9RJlHPTMKz
okkgUi09zeya7l0LC+wZeXaxW/qmvIqMOnfuqNpTtWzDb+Kc4wCpDHrCmvtVKUIScgxIDmQZBGl2
VFYloztg3V7wjaONk0rAYv6U0y7IshX11rvfPZ0UQ3S639j45YghT60zFVBtl8s7bWCgpHB7ch4/
UJmqO8BczfivAdh/ggLgarmogghQSor0c+SCcO/kfVnjgKiTYyPdvxTznks91dQmwoc7HsnLjKgI
baEBL/6GXp7DtNFyBxyDHM5fJGtz9vOHYt87HBvRStRzRepj8EpsVtYsCqcpaJraxsfvMAVX9lV5
ydPzZuGjzWVOadyNeYqKeM67b/RdAN43NmaQYmN4cFRiSIyEf7pwz+rlfj9ANGPXN51qv3WflKfY
DjmTtGOqqgN9SL8U/HiOInsERTrSnC7ozAKQiRKWTQAvqBHTPqTdmrkYw/ET5LT6c9+GX9u2wlbK
qwT8gUdV0cM/tDeK9mNn1ZFXztSb88q0wG0VVNplfW4nO+7X0E+cqIX7nwGAYQaUzFEAbzI6JO7o
h/cWL9THM0bzsng5+nBHAcMt5fuIfZCYhuc74zrrjeVDuYkWNudJ11wBTaSxYNNwvO++m9rClkRY
C9vEaeeEtNadoXb3r+rcou7URS0KZN9rQbokWc8giczQBjA708o+U6l/xoNyImcHTHXVNXpvRDCq
cR5M8rcC/LzH54e4PvXUjT8w79h28NBmcsu30hydNtTI1/ucahoW/lyb6WuqcM+XcdB4yLrXKG26
r0+EqxwmRrZ7TtF2t4VW8Bt2gvcfJXM7hjkvH5kp49fzsIpH6T9nlR/a6SOxtJfs+2FFBNUchCCa
E+5NcbdhGo7sfxnMZ6VdE1dNvYzZdQCYsrDAk3Q2292aWu3E3eiLZFQ8bFMU7pPHjOGNom4BcmJS
hDpes8rDx1qV0T9QZPMNo4WRDk4zD3t7aOTzbs7xUTcOHnPUo/MngCQziLBUf8eErRz3RvMnciGW
qhPO/472ijSmTtwIP4xIIBB1m/EMqmHaeijqAFL1P2KP/nu+7th3sd7Q1RaZmJWFeoHo3Lx0WN9D
cJejUsg8HGdI8WheGzpCbqlobej/uek8O8kx76w9aJV/K8yhmL4FqNl7wU6ZqJ+lm814cwUz8NSh
735z8HTu/kPvB5+fEdanao3dyaaLdrF5+NP1NFQ7OzPvfFtMeqpRekeTULM8RmuigLbEmQ2C4e6P
NyyxK+AC8MAigQh7sExYweSQ4WzA2VouJ5l8di6ojIajctubfYfTKmCz7nFwobMcgyamQ2CjCopM
XCSxYN4tahjHa9q78H0WrMAGF0pETZ78MS1q0jBPFhHTl6KQ4y8wr6JMKBSPm9Pq/wKXWTL5jgTM
XjlDa/Z1raThu3AwgvllKZbtaa4EBkuY9+AzS8T+qZqSRrdMq/PrzbIbY/579bzTXvb70PnoMLO1
9J8G9MxxzNx0etoNvnfBJWKd5lnRGwDwTCNUEXOrQKJpAR/aXHFDnkOiuRlLuhOkMYqGNqdFgr5E
5Tc5wpZIQ5PjJgx5pzEQ2m68idpf0yZlr+lmt143qJ7H8cHJkDh7Jqev7D92M+gr2C5sy6tFSM1J
us3hAk2aZs8dNfgNhGsNMjUpXLhg0B5b5apBZQ3c8qh7cCvBEiCCU8n+gEB6FASftfYcPn6KLtSk
WDZIJE32A/hQySOkgjFYMa1/M5H2nX2T9/FMeNibrwogftrFS4ekdIrS0A7/76NYShNi1UFI+a41
cu2i+m/Snd398BJQCKvOmh3qqCr+pG5O1By1GP4Klr5hPs9NGLdVanLRXr2tzMbYwta7QZGJXGvx
avCKH4vgfjmEo9ipUNR0NE+WiK2D3noJGQ+edCAMblWSZZU1sIUzNPoUADqNr1ba4I+nftDc7DTW
GKAN43QLZL1N58DB2TXaan1iKDRsJUvKR1mf7KSywARSiob/q1ptuz2wiB59jo0Xn8wsAn6ZKFF+
8/MC3HSj5K039uJ1axD8VOf2Dm0IjHXchOXA50hSBj11pK6vRys8lXTlpiYsgB3Nb5zWUvOG9Lus
nb5mKQ+qqrcj5qgAJSFb/XPFmv1IINfQZmsKS/donGQiL7FIMLrLhtPKov4808A5pZwQFPYpJioa
AKtaPUtdpFv+iLF8EWLjpzBpzr75Auc+PqDGw2C2BBAuZKftJxO017/Eu/PPmynLPbWMf7X7ulyp
2BRdpuMEMlYcexoYo43YCuqmIrFH9Wn+BHCsR1gC1fL509vRT/xijJkp8+634gkpQTIz0AEOjPrG
vGF0tvS+Y8ju3bgzePSmZRCYcWdaMKHVKEXO+aPn4Ch6nKJeUedNGjIuZNmr8tGGq6OrLJPJ6iRc
ldtz6RmktMhiqs2zDLd5ZHcPOEK5EDeMuCPtFZFU58beNQc7myzCOi/FuYkedYbNmTYDCq2uGhWv
SY3gxMx+ev5FE45WE1jIKhCNyqxfFrhW4nltVf69YTYjQiiDZ8xAnKGgUNnSlaXuuCodPfCmsdve
8rc8CMzGLdrptva+xhpMSZSNboDmIU5AhGrRWr2ImJC2y7+Gd1viKet1apyDQ8QFG0LhrvUmL6Im
dspP2H9LAVGa50lylD/6jQ0BTPF5gcZ5qZ+W+ILcnLc6HCqzlagIil6psNJ6Fnlufiipzqa5f5h2
P0n1vd23KnyF6vUa2ZiQr34a75MDv6KRi0ks1MXonc0JvA9tKBBmxnGlOYAfVsqDXuVwveJNAq2a
bkdgAY0v1xCgXNtNqIhiScQY8rMvoUUtkuw4z9AdSDzdUmygWe02uaPnG1vbkBsgaLW4nzN3oE6n
r1Gy2X9lgX5xIiLDXzxSg75ImOL36Ti5Z45Xgx1i1NPPyNzScP7qRlP6bw8tC+w/IF04tXGBT9ms
QkqpM/VYGPU3JRvlodSYUPDDRCurprVI7viYOl/nWuwVvhXT/v3WjMv2Oy6UQ0uqvcPvzISFqVr6
hPGOysBoZoTFpF8zJG/vozVV/qwZtcH9m7U0t8PJEoMW8cGkomHC65EV2E99NDhaqiodbiIrbb6f
1Mo3Ct1lHDwzsMUk9Ssezej+KBxWgdlkC5HABe73SYPmDAJDssMRebNWfYlTwYF81bepIohxvWFP
ZUViqkzr1c+M34EDAUCcu2ted/3Yv2dpa4IbxMUbPukJlQ377d6gJw8ptaHaAQPfaZfWM6/MRnqX
loGlPMOORoQPBFyYwcSzwB9SJpyJEB/lUN9k60xxR5Nq2wGr0S6x6qh2qCOaQBFpSb02va7EoK+j
uKDHJDDGpunJyzIzG6wowq+/yYaKvXmleGcDidC6MmWcH5p2s3hgjCx8U6zZxfQ7rfx2f1VGJ1eN
9HvT70uWwqdZUZwB8g4acg3yk8GX/5uhuUkh3umX1aIDxoEZrUcjoeEQs7+fK1/034QbkejEyXRD
X4+G877JxyEoyrjXuaFrp1NSZ8984mdhD+hABdWbdFB5qrr10e2LWMVe1EahosEU6NvkE1pFAT5t
jQ09Sb6NChOYSAGyDrI+bUvXiCSW+RbM0o/yLtzxSQNSPfvQE4WBgrsqIXUQKZ5BiXZ7rQIQS8cz
dW1Jq0NmO8YpEUR/LQXrQ4W9kZ2KjEavbEqTHjk0uKShtch12FB1kFtJqklF/kVVe+MLAdQGgXMH
3mnpAGtHIbi9Ak/rrbXj4zmchr9/QS1jSWyWiGHrKeL3WfGBc1OGH5jBWe9iOhGbzznt9YLa7BM6
nCoI99unqRoHoztzazZexB1BOxI1vSZPpB4W54PA2gOERNpFktmdmx6JXtDrmbO8+vKJKNH0xWK5
3wkBvwa+bfRZPDK9b2vojesqB4NFitzeRLpXHqpKkFJqDWlNfNzEMKQc/Y78DAo+8WWIoRVislaN
ioGlOMxq6tSE6x+GOEO+hc7b4jrmlR2gEzfcYfRy7kxbAjXGOQQiVaR4nERSIiIYIHoYt3BVb6CZ
Zosc8YtFf5B9/cRrzVoGJ/gdZdR9e6m+YwjdMtKKA8m0HfQVg1cTbJCNO8tf4UewyTMQ5OsDQ9lg
MLDy386gVP2dUaPXhGnimiv0uwRTB1yE+aUPyJqy77HsqE9mMHDX2rUexX2+84orW+Mvp8iGRqnK
DxfN7Qr94Dzv+VE2ZrNZnI0O5628FQbkW6ME7UttjyyouYa/vLBZbB7HHJ55p8mFVg6iDLuVSSko
S7wb8MEeKWn8rqnq/WVeLBO+PXoudg1rBp0jnPyHVL5TAUiG4uTcyUpyMUKaumquI/fFL/TXP+tw
gXGPwRydQxWL9LOosTSGVI2U9VA7snyUxhFG3Wl/jj2NgMbVOGLaale34R2aZqRDm9jdEgIs6rF8
ZoMhorrW3G3u9HknkBMR7kyunypIcB42vhZQf4JSxymsz0JPceuAYud1CH76FWuZUGsDPjsUqRyp
RbP6498DX16fsOSVXferLAchkOtA667/8tpl3LOvq8kLjOe5ehdXX8JB+0uM8NHqK6DY78+NMLor
fAH9fUuNtGGH+mO0ATnjC4zQihjSA+MmMkRbaJRRIghKABo7jQPY7+XBY92+GbGOwNIPT8N+exgm
vp+T/Yhe8y6WnAYEy0puhX/uJ8hTN9ygQxRwJbO917eDxqtRZ3k8rnSBJh7MSNhgXWiaQzvQPJAz
9O4nGL3k4t3xS+vF4gRl5YdnUNi+F8Pfx1zNgMnXnO7VjBsWGdAciMr7U5sSiCI/D9z5+9ms6dos
gl/9Q9Y0xENJi+N3hwHrJaqZjfUOpSBRZ5AHAhaXGFEMMFOsd1WCzvya1uDDbfFgMSWhDjr/bRjU
mR2Ov0fSe8Pg/2GW+e7r/caAR7l7PsS3c43WVmg3D+OkADsVVfWlcYZVLLVfSuN/2XmezI4l9Ik9
kJB+mn2yjaeaFrrPUQri60Sy1Jh9EA4k5Ukoga+JmZMGrc/0jkXAcGeXCK0Z3HQkiTcIfs7jQNYo
jweMnswBS7ReXXjHN+pdh3UiNyzyWFcuvISwF0xJoZ+kjh9R6EG6XUz5yjSvhS1j1EJqqJMoLK5c
jdBXVct7BL28viCD60SxpkQ7uDdUKhhRs0QmGSbTimt8IXQhgQpCZ9wjnc1SXGUImCMn7sqONgRN
zJykNOVIKdcaGCAqigviDFo4sHjtn/uLa5wIq9k4jxSaNdXJTwUiLENpaucVc+0Qfj6MgWn7Nv4Q
JCet352aWzUXDX5cm5wfHgbtTi1shQ5kiFe0fSsOiabld9bAVCkXlRVMhCl8HGMxur0f7Iv2jt5J
S9KzPG98FhVS2Oe192Bagkdxj8Fq7aUsQ3/MSR67v56QdpvTRczqq158wfdy9oc4fzTPL29spWAJ
r/f/8bG+le3JqqrB8irAEVrFsObaHcHkLNgqrN7UtrpqBgHlAr+Wblt0tfojwh6LAozJugJuVm7b
yzqCfD7RQU7C847F4GbwSsFhJmCPIS9s9fT3mt81kaBfmfWIpw+XFir1KZYiRWZms5JMeD8iqakx
4HResfozy4QSpEyIJVh/hlY9FPavqyLadKApxBxRDDbkXmPZlRe0UEemvoeQisYd6Q8fkHpBNxR4
kQPQ06V1otndmhEpBfwV7UKsUrPyRMijwooS7ZM0fjHoSl6UfzdDM4YVt+yKjxWptfIAsbvpaUU4
U0USeJaAhLCjl/2JCYfy/W+mVYfIdJSaOWFVaXT0GU641tbAljZ2H7UhzkIt5FzFpnHeZZvDZnsJ
qcOrESTpydFzxpDxZwX/YzyVFKDUuhHgeLazuo5V2YU6NaBy/HYVG9M84wFz2OqH7apMtUx5ArIg
DXDWX2bTBUvksKYPkujtr4F+nqELu1xUbS8rjFKxaXaiJdF5zWYL9dz0EfX1v2Wy3eYO8JoAK/rc
H/4ceN3hJMQOHs1QivBm/GKuz5OHxDI9WaW4L26UOkDzdZxNiuyHdK7RbAYvb3qB/LwkIFSNDorO
sHgaX1Ao8301mz5MZc3T0NNS1ZvI0XJbaWM7WLLxfngA5fHd1yAY09b50zZn1wkeePN6o2BOiVLS
Bbxo23/TFoYWfy+a6VY2cRchskWUfXsOfBfZ679seGzMURvAfY2/Q5Vf8doJwA1dxLhFD68A7nmR
eTHaFipW78vBzcQSYFaFCeJAKPD2Mh1yMB5KQQ+2QTnq961ZZA0ysMq+LF4Wx/YFG6xifYTmNNMN
JrfQ+CByH2hsowtdRz1F8YC926yqsXVxnbuOUZlnQO8bEohBr+ONSFAayKAMEGQAL3Ma+S+Oonsz
xOzm+aHQMelWQVwvifpZJMIR/v/661aEFK/Uff9QF4gyB9UJdpRM7aufyft5PIQn5o1Frytnrdcv
fIkrqMKKKLrgv72JcM30G4tOd4S6H8nvdVCVHshmZaBx+3vUoBjdX4749ziX2O8qr4yvbi27ohPM
a1FaAajI4LelVQJc4BsF6ZWqBHiE97mBvkEfhiPHkFILdFtwqzfjebYf/A/It+qiF9RUaYJ71IDq
0W10DJuQ+W7oMnPwYSStFpmcDLbVKjb0XEePLFZwWdnlhn7emvrJqiT6nLeTzB1Ba4PvUMDdi2Jy
JrEMG2XwclrfzvWjQqQDCFnBPyXZMqsyHSeUVm2tFscZ1Gf0P2/JAiqXSmSRcP0mZKp/CF9I9Cot
tB1NmTIm2ARpZRzjyXbTM+qqkjz5QnvjfY6aBK6dRAPZVDgU+zRc4czptyVacY6g3+83KBxTp8Z6
wofhcWCzY5n8Z+HPjNE5xpQP7x3reXXA7decPZ+Kpf18z9cTVYOVjf0EoYVldoPWlLMFCWMXj1Sa
BzcSzGnaD3GFtAYyFA1eiaDAXKI2mDiGnmuHpsNvujZEqKpX5hR24AV1MpkvfGXAaq47h/zwAPci
Je3YP7fYAKa6Yp6tTc6WE3IZ+p+Kz4S2WPXk+HAdCmklDOi07JAYmU0t7kgdo5tPIWaMPy33ag9l
IVkLWPrMZsx0ZtFXPpToExJ1CyZ/2HGed3JflH1m0w5IgmXb4b+HKWBI+atRjmZQ1+2p6xfemd6p
X+pJ7V96E8/yhxqRO5xX5YInugRZWgowpvuYtA9TkhD+eCRoOw148WhSQrwDtjVlS/qJ3uRJpcSV
ej9hfS0zScBcnT2V5HnsofdQwodZv33YBJXIYJvORH8mU/GqsmrCxW5viTLV+MsNPgKdnJwI74pt
H/Ms/wwg2HsGBIJActJu5NPKtV8Th1CuAkc0J/dZx+NhCSg+qDIcdPq7WnI8ZawR+hCXkr/9BEDe
YTGdYLZvTAhjB1OeTkUgl04QCiETYZoiDhrESiSzIGNcYZH52hKubAsTNhPHa28Yl40g9Ws4JgaZ
HEkbEWu3udvIYNn5QGdR1pqJfm6KrLNTZ/+Wc2pnrLXDEdMiMN0KzYmIef70x5skAMufLNYIOA03
4AG+6yv6S3sPlcjiZ/Ugq6OLLXKrJJ+ShE5RHVsUq90ALgfSZjqOEHM1ToRkQw8o4xJ3ZiI+FNL8
Kd+iOVYnKX92TF4/X4l3NCyS8l7n5Cfbve37n4I2HW1N9l/63kuMw4zN6m1Yyi/5RqmDRaGFDvbE
CAgVBWMl0PqqKqGfaDFYjLNJppOo+EI04Z0sysNdcPruiGhBe++nl+1yE6LJLzJSSMMZLOeUrtp5
zPn+ye/esGkaPSRr5cYZakWfdBboi2R20gyABVedUpbfJQVepYFEssTMUxTgGv7jAhCFwmaifYt6
nfg9qHzDNw6oM8zaYOtuNP19ETApc6Ckz3KsoBNlqZjWRNhKFB6L2C0AgASjVglxqolX6KWTbexH
BaDlBAj3vwcnEIt4ccPtdJhaw5qsfxkiY5GrvC7Qcqc3/pXZLuUJsSY2whg2VWdUZLr3PppYmKGx
xENEna8QMPtzkPNsN8eqzLWGCVuQkJlXa0bqhkqHQ2oJNdZz4CiIv6IkRGEsmW+B3lvW+13kgKx6
NsUbteD4glOE2up9FEuE0ytAEy3fzNyUVFrXOAulUSPfretdnYPsEAYVRRk81iMIOTbKrDkUpCSh
8yEbfkO8DJVKHR9jN6nZh2OrYnhfO3QMTJ31t5peqTYbQ0OocLnUtbA5yEDNXFCNEej008S+tCca
RJ3Oslm/Nhew2C+F1uaRDwcVua6czUP5jEMZQXc9vtJopE5HXBNrOv2PLz3QHNkIy9EJIurkfR1a
kV4w4CEnZ7lV/e0bw5ed8f4AJeUnRalHV5Z+Bb5gR+Vg5QjWCVIZMtH02VIyekq6kt9jEW0VF/FX
QgsDkVS1EM6mQXKYaX87oTxqiK0WGaHPYiyJYkee/PHnrL8o7UwBs5v4+UpUB1pTt49k3Nbu+73E
m7pbcPJbb0fopHyDNhvkKcD083lhEXtXv5U/zr45SwFpaSmD6D1WQZm44KnH9gaC8XIAs5c/ExDo
flkh8TJTwvecfuvH4j+41/Z72+rXrKfYbBwsqcvetXT+xVjdMtjKm0GNgJxsH23JSPgyWHYkNgcW
fu4nOxMF0RBcFWwgaMnbUqvApOpSI2BrDl9K6m2RD2lblvMcbiRroLJBhKq5Aci2xmMk36UmRFBT
/nxe4HG7Xei0oovX3J5kPp9ng2YClvKJ96RwZQhSEqPlyD6BjbG/AlMeEABufRJj6lH1droF3hl3
9mhsXQz8ORZoQ+6xmb+/9tdlHSsTxvOJLoqz2eYptEgd2oXd0eN8ewTA4L/FKdbI0Usibn58JNxH
aGs4GPE3tgb1Jk2fpKJZnsd6nRm9ZHboxwknHGqJ0g0TmHtYqIUVgItJ44djNdso11LJqcOxg8dj
Z+z4PrrG1cdAKXunP2Do6eNaLjq1ZUWkXNzk3Nb4iiG9Eh/VO6nIx1vRmOlE6Bl9WTIulPWkV6RA
YN74xE7ehsdak8h2fAs6BkIOmHLcNrFDNfikCylUDruqs1fEKYYxgm1D1stTFeXgW+FqHiIM1NaH
NsteXh6f4GM02xGP8G4vJOAvd6Lpov6o7QxYABCdVBo7S83UbWpU3eAmo4MUP1MSnlLdVArMnwZs
6z0TUXSS3l84a0OKDAoL5VAx7F6tPHgU6x9gJ3ATOqbphSkJbF5lGUjpy3OsiMX90hoo6uihSonm
CXTQ3vqW/qhs3vbeVsZSWocYFz84YHkRQj2pRELOp+vj36gQ4CW3KHpm5eZZD4dSv9KdfccQ3O1l
FRF8FDHZv6rCWdmm0lkXazTU+plKpjntTIzj0aGu3YlaiXrqo6pLowob7pNSMjBYoTcNJKwVFlRa
5StuolHFgVj86ciq7j35ip+Ff9PajaiMZ+jl/9x7YIWvasUF92Daz1p/aD5ybWMq0oLYTr+Ac61F
KEZdySmhmdKoV5a6Kn5dNo0LoL6si5LJ8/QlIsLzIeYneTBhXQWdo3o2rKhtsugq12EWZt0xLqjd
edKnVAZM0/iaHWhiVVZxs0ryAQtsXewwNrDcG4mDuMU9Gjrf5uF25wzX3pR1kJFfzwu5IZAtaliu
8QtrcT+g6axD6l8bPDyhcmHMvOXlqMz2WvFNXAV3Zf1ie7f6Tu298ktSmlNC/JISG/xSHE+HhJrD
kIOzYBfDOTsPXWOQgXG6rBR7GHsSZZDAOQqYYqPFDgxhTtIx5ykwu7MxHe1TrS9JXhWieO2HzN0e
2aARqkYdlaULPUgcNO1I0EYbww6uonve058IxVfrEGBboD6pKGKPAp3ROXQOQKvT6nINTITnW44t
tPjPk/ueyfSm4+oQ83bQEtBXibtgjxxR7/6GQWqYsaaf2vXkerBMLNyjxGIxd+zZy7Gp9Lk3gzSM
7tZjkbEzrYTKPaz+lsdb19n5vKihbxZCs54YRR9BcrzMm0j6uzlBHAyrGVzbBdtIvpDsrvrS6OQ/
kE/cMEzoKNBlRr98p6D6GGV5ShSrxRJLRkMrWxnHFEDbY+BrprQ9IvQauhvpRxQwfs07tkYb5mHq
LsdYu/gfH5W3TH8WoWBpIKjB5hP94aAZLe51n2uVo72WvF740TFccHsB5/LX2CYUHHTzfvdKRTNr
uZeSZlrvcnwy3Szo49iIiyAmUCl4fymi99W9QcgI4P0Zj1Sdm+ZCEyQ4YJaIUY/DPqKQH2bj1Yie
n1ITypW2JtQp5BkyPQ7oKbmApxdulmnPH0OCEeGtz9vxDGbW9KsyC24l6XSmEM0cbLZFnq79r1WM
E4myDTcv/D0EAcBLJ0fPSL/bWZfr8AHbI9tbkh+ieVXppW2LsG3uO5/cCPVVGPp5SWsPRF6Jgsq3
oWxMIGvPk7pdkotXXjiPC0Cxb8JVD7VkrnIIvaMMZeT5oWPJiZ1pgKyyd6g29ucldOeV2r9QLFnL
mtTGWKUuje6OUC9OftPv6HpbdFqT0Ih9WxO84J7bYgyzJzV+mrDQNiiZCIv+6cg0rvAqLjrEaLFH
XAfS0qBqjh3EvSgDPYhqNGRLLxT0SIEWA6XAzRnKplW1ABFBIa7Ga2GXyoVBWXEMXecFA82Q6bq2
xw6WdcgkT5nGDjVeyeJ2N4UuT4UAfwz3HD0Z2VE/wbyBLP7bWpGuETctBIUWqvZ5OHpNob5mWF7U
gTn9bPJfZ5Km18wgcCQ+/aD9tx9YuXsPdJ4fyzGSXigwLesJJD1fJbqHmJc6vYO9CPkDHxLKhjZu
brKLVvqYu8l7I7UaNrg9xwh1WFHhAUC3Z82a+EIrDyCHMjSEZ0Gf7MZFh2AfB3eCryM79MgKkbAQ
CmvMILFJ1SdXjzom8tht/Hzem3UP7+pBUYiqua3OVEfbUqFO9YBW6mmMnD8vpk1RyIMsCmQjuGVE
K9hDVubZtgVSA7byz12WMH7gUfpYuSJuzOPCxvLNZiRBWXrYUx1QpXy6rKTbZahFRKEh1iwzs44c
g6TLzsCEAwbfO9R8OJyHK9nWGEemDtpWfZFbkhDC+KuFvnDD6CIV6olWQeHN3fo/hMdMVovrvLtF
8MQ5J23idFmO8E0zynmFCc5Zyk6bQ0qIMt9BQ6GQrfoP5vSQCd7mI6RH/cWH/O6UXM90HLqkzGi0
Yuf0i5Ai2Wl+JDLVV3MNqjLd73IFpRxA3N33V4oLuyhabJexwluJq494JSVKPcHAPpBTz6vdtNkg
f+w1d9jpYxZqk6t98n7vpnbgdbXNxWfGJx07l9Ua+hlZoNqGTBsTxeUI7Z2wMxpcQAVxlx42UzeG
N9ckv8iBG10jbZkVCs9OYDFRHSWxqhknsMeYm23M9tEMRq6W8jQsL+hsRvRfpBPV5DznkoOIS54v
3WbYVxX91uS9Jzgem7QsUUTZDwhyZNsfhRzW63YHJ8FkbpjRDtNdhQ7629qxgjK4rbVH6TrlQbZx
ItNkYRbG+VcUGGTNKGS2F/MojLby3xFgN0OfguVjEUtCwaFS6p/E+JQeEqjz0pz2qvIYqEAk8sR0
Bo33cxfvUVqhuxrVjtJo/rlRfh/vAaomwemuEYFMKz/JOydc3k+Fa6TUDLGIShd4yhkHEp+0pDgd
8qQZj0TITYnw0W4giZOOQfgcPWON673G724dPNAa4t6LInwUZSilQOAdUdxhjH0OEmOumfTbO7dH
y3ZT9a/wNDtTBe+iaPJ3egAxepVGpy2bd5QHV7PDlvc3oCqaDfTNdUnoROn1jBN1O27zhAMX2tSe
s04Yty8Br7TIrN/ABT6E3GQ/cr47Yau97TTqzlPOSLlbmvBVvnThgpjWKQ8iGurz3zSmG0Aj59LX
XQYt7jwwGWQy0993W+JPtEACVElcTh4fwbbaF/z0UyjMPnDa2yINAOXA9yZytq3zdulZOslQEaWg
YVKcuLIcGvHYLt2E4g30gMzHOuKdiYocu33vewexNndQ44aFVHv7nyZPOywptIIRwfYJPUvifHCR
cpjQP/rYIbcCHz/4yrGRRzddSNm8h+HFe5HBgANjdHUIbErrYh0k5VBptfmRX3+umKFtWyvOUncq
Aq2bYjsFH0OEMn5cB2sWVoaKdn3Eel/DCVdd9g1nepgYAhCeX3fHRNFC+uzjgW1z6zO1yoJrXrR2
XoTIyYUHGUY/hOeJacuUyX3vMS1Ay4Y36nSSm0ixRxIvmty5SGbWPnkpzawCvtqcLehqQ8cS5WE1
1RwqDYSQ37jxNRnDnkIIXy8nGrLnvWRVfUS027x26Y6zNSFdEIZIlgT0lbtzejPEVMqzeHQ7crY1
nCUSArku3jZ6miWWBvPUnwuGGvHkKAEmSCMeax3w1b05jKdwrTiUwTZqCLfdET78vR/81DxGDXUN
d3uHhWLkwgEmCYDLSLCDKB0FN3k6++e54VEqLpij9Ay/KipMjbnQmvMDqkHC+NSgFbp2HpRnFFMg
+81JvGwwPqfqeOhnf810qq8jDIbZRHUyEH1gRJNR1GcNdBYxbwRIDS+4+G8N2+DbIgg84U6wnJ0N
g6J6OtPhDbHsv1/2HV7sFEwMoroFQdm6PCQcpUnaZGp2YJBVClaNjL3ArP57TSzA8dO1X+ifffmT
9d/ClyfzW9C+VoQqIA+yI/bUXBTVgVX8SBm8uAw7pm1OtCCetwheelN1Pv3Sd7LPQgRPEsc1wrIU
7dvH3WRkypPnQbQHTcOFKYxfCL8d7utX6tmYNWNlLeWywg28DYA++euFOnY5aMwYzuWUK1cE/xTZ
cHNFqp92/w1wKhoxy8SIElV/0r/HKsmiQXTTS+qA6QOpNUKI53G53S9h5VDDKoGqFhtsnG/YCj75
Ak7Z0hBVNnpHqZcYPGdOOMtA3ZcsFhJHthhD7MXiBydgEy3t/YPSRiwdYTZoiXD6QJLbp40ljhpH
lliMIXyU4Z10uQEeVSaR9+JJ3ZI2rVpg2+5gRE+rqRfPyX8YD79+GYxYRz/CapZoD1CprM9Vprgn
1T6AYI0lnf7v2QSBwMdxd2+VAOSkr7Twe4yRQWUdX1GCs++oVgmDhlI4kpTiTcHPt//KIpJwsWX8
9zMOTXq2jx+kE17gaRTzYiVdTu+CVCEmIYDAhaHiYtWzLO3lvhOM6m4Mz9BkZ0LrGyjAble6bjua
VulpbC4//ZlOof2Gcs2OomC6C7tL3bC8AuylZZInxoNkVe7Lmieb31suXOq3OiWkKhhyHLir5qYI
13doUwHQjlL3wYn9cSsCwcE96V/ODW8k8LjnarxK4U4IZxvLKYl7JTrornCBCfMdDz0O06mpzvus
7GZgv5v6pYChVkxyjWJnNUA+KkKwEO0mYSOo+89vxHUGXbrnMiJhhrxdkcQjxGmiArknNRIp3g5t
vHNBaGuUjHkX3oWNFF9wp0GoaUZOcrfT3QLIbh+wcXPBDwkM+UeF+gWflRMuzcuQTxxIHTNRuGhX
j+uzaQUrfBw5W09k8YbsiYLYDGDWhm98opOzjXRH+FuPnYNXwQxNZic+iE19Iq0dC6Km5raLX2Iy
zw4ubBDMK6374GDAToTRVdpFjbQlxWA12JVjfRIX1dzukyh9R3ejuywvHK1xvUpfOiFTFCyqEHUR
F6v42jrauEeH1lWSDoS5NwOt2CMVg9kX7g0ybUkl34HT2az9PW8YyOG4wScdrebyCIeSq4y1QiQX
mMhaVOwhDHgCIC5XPQ998EbnfTZU18VxblSCg7foFCyTDARcbpMpUaPK7r7XGl7iGMFh4VrJ26t0
VomKxyUPLj5B0rn866bbeYHx7pxRrtgyYKnu2MFhMy7BRsq9+DN/499nTca3gfBAE0Oiwvr6z6le
A/Nr/uWUnBsh9HXwBPKzshqbtMttJ4wBkzS91l+EkGeLScEvXhd6+4j2w9YwgE4XX2hL6nQI9Fh6
s4hzwRHD7yuksyhvAr4JmUmjNbrabNMBAux2lfiWDCMc6SQamTsDXUo0NPRTxf94S8ghPCvqp3Ai
HnvajpWQr1IhExKeCGePZ5Ro+60eiJeCp4zkW02TdjeqUE6VYvhNgEWVimSaoSiv/o47pZzIteob
Zlx90YhVBhZtYI2k1pH1K2glHyb0y/OwznIiS3RbeEITxGGJcupt0cHhExMnOmLRr08ji/6kpc4P
LxAXXjNwWNMdbCe3COjto23UR1DNeyFxh3UvycBVGeY+wQTbdDEW+m9PMA+CBxGUrIqIksPR0ehZ
I9Fv/xZtOrtRVrOtzoFRxjVrDfKd2qumjWPfAKI87+rNZsnS+k3dBIMf5XhoA+esZ5Ih28Mw5Tcl
v3rMelpcpKB8qci/eRM5ub0Uy6o5ZK27rUTnbvcyTkjIn+/D14isfM5t1nt04y7KqDhhPJphRC9w
rDfDplhs7YtXuSVI8u2NWaZAeW6F9aAD/P8pXnEeJ7WrLcxjcB3qP6FiJhlVRUt8yeGeiUoURCt8
jQ4TIYjemtopjBnMQfUb2fnXn+Sy5POnDr23bPmBIiJsO+rprlnaqZ6xpXou79dGa96RMGYqwEcn
blOyBNf3ZJQeH+2atPZu2ei8sf+aMl3buF62f2duNvwXzaSiRuc7P1HTwqp6cvE3Mv1Sjv+xMeOr
WvY0ueMbAEiJbXmqvXIxJ6014HZfnfrcWPBO1EgaWZrKCoIq2pL/7yNtmQvUimY5qPHILKN//Da3
loOZXEfGqBt+oSN4TWDDGh6kc6yK6HujVsr96Vl150WjQwfUgrPfT3Gq5KrD57IT7HVdKY7fA9+9
brULF/iFVITmpbpy2jcr84eEoorq1HBnPfQYDCpSG0Fu3+fjApmtdtUftaUmeHnEvS4E2Yr/UVsM
S99u1Yluwxj4HVNLowHjtRBViP8D5/SQb5mhllwOqKuQb6fbgawcBIPgJUFRXBC1mjnRP35Qoumm
0lS+x3TByhlOplNfrGXsIJrN06yD4LzHdz+9hC/TKwifaZMuhMOjb5E9l/RhqqbsS8/JinvyM9dt
Sfvmc3/6CiLoXVMNTr/0FeKFyK5Cjt0GuHt1hQIH3rNvyk7FoxlMJ98i126YOTxvVatCBmQE+m/U
rlgrW6g4QQFPg8SL0GNlQfo124Er4X+/+ExbnkFttOF/ledyXWA4D9Mpq1OkAfOa0Xq1AI4kg9JY
yiIxmPe4iROW8XNgP5sMrD0AkBIJaULWb5hYUIT+e54YdE9NcQxna+13S0GshrvZBz1XmjrRNEVG
Vmwxl/ffRTzEYqIpqR8K2aNoKLLG09F0/kGO9niYgJLwZCpypEAH1XNKdCddh5WGu8dhfza/9oPj
czT1ciXMjZhbll0Bme6i2Pl9nIHKctX1wSvRqN48tssb11OlAB0CCV5/HK9cbf9ReGqCPRtbYDnJ
1XyrWQdINGrjbveRYT52NrnI0RX70q4Oa+QXSDB0rKSGYylxQ7WPwIez86X/j/BigJhpWG3JtrpU
iBim+bKnRJkTQZX1g72A/RwKooRl8ORDo9M3h/2dnmWvOkynONcOURaV1MkkYFwSTr87MndK/JQy
840c7X136enixXjYC4K669ZgOLgGTrG/HQ2SMTddmT57QOwWV5mA1Wc5NlCi89gLuklyzo0dMvqJ
vs8kWBNbNpB/YQRzQAbELkh9gUKD7MAFKkYEt3vFo5xCotTBu1rlBglZk04/LSchdkBX3700Aed/
HZHO4rth0oB9HcbeEibbdICQ1LYuAcDueqCbdBc4TLsjc0/FeWelfo8eP3u1RlfAEStPx3FOcMqB
vP845zIxndYkoFWi9QnSjRf2W4W9yCL814eWmPAQI/cwm8SANcSlhyvtgfuvckUeluNju+vnNnEh
KIaWFXcEURGlgDybYgnMaRgLT082mAeBvprOTGxaAp9vL1wVIm4Esj+nnvhg4zPe4w2JIXMybOHw
fU2GdL2vfrd2hXAjyZywjHlf+Lz30rClHxyoF9HFUZLSTMVRt5GjE9Xusa41IdR/p3Eknj4MnLHy
smlH9gxueZR/U566+0I6IxllhMR5FYO9PwLkgOtqDFSmZlzl9HQR/YAju19VqoQ0Wi0kHD5Lyuls
UW18KJOawAO6FwSxhayvsAVfLSbt/L52qOZj8bNJK9mqipTLSFsP6BDREMrfV/WrUST13Ws31FRe
QNoHYony0uQYzIntSaeoeD2ZNc5m+N9wJ+zazqofJdNevSveuKjaG1HYdREE6JT2E+mKkTj09Rw3
izjsvrfMJ+L2OjNesaUuzKOLUAePKtd+9Ky0m9w84U+tZGUykUTifOgpCb/zCtDndLPy3iB2/bXp
owp8sXVhT0QGql8RfKG/Kgu2j987TaPLhvDrxmmoJq4SWJklsp7V+6HNKJKE6285NdOxQaNvPgW4
oSV+7+17N1VlCatrOD/jvvrLtYg+m70+kJoXnu7L/4kmBJp2WpE4YjqEvmV98sbQ7tClm/HP515d
bqWh28wDM2pHaKTgosDPlsXxqqX3rzMt62Yn0TWc28apRYuwea7O4SzEV1Q5T1XUzanMcfXRlYRU
ucrJuiKXylqeX6ZZ4iDUi5bBBY64IekqpAjAZukW639/5D0UJ5VLFDRvrkfy3UEBAgb6gKZKY4W2
eBAttTWs0PanOWfwZ0oOC9hTKcyiUJmovtJlbQpWdM+r07cS+/SeMcKIwPB8K1HlsPvZwJvC3qr7
+SwY0bpkTOTySB28UbGd4QnZQjTbS1gLMEskeS/TOV/bUJagxNmRBrwdaF4RcPp4WC45/UU7Sobx
WCKMv045RAJfgLE+5jvifDb9uuX/t0otMtf/VbfE3CPLC8zJkccXdWrySGWTPZMMaOR8OEQiPWOk
kmUzAutvNs0SHYMk5z3oGyPBc2UynXMEou3boUm0Kgv2/nUwHggf6vZG+s7ZdPT9CD02npsP1zFu
VXRBxqhP+wZoP1HrDUYcomVDjGmwcmck1O9us3ma3PY6ekaOTEtTf1bvbcpHP33ZIvR7KiodjrRW
2AmHYpa1OhDzXr+fpa5ey1VIiRvdh67o/sT1LDGpYR9JeZymlzpHr4oulpam1nhoaT3ju/HoBx03
czJm2P2ztm+d1JTLBsPd75QvHDY+6Hu16oVGSpJFhz8Un8G7WAa2Zk3CHRtmUtgFNHKT92AuVxTt
HraKb7gBfEasywBonkJotetZ6QCRlkPFzswGrTxMVKeaS5kHdLHQeb7V8eTExr8hRzxmYKIPeq1j
UtK75VL7+rmr169/L5RT+Ui/rNFCNwleHF492t+5h24FXT3+rUsY04DhFu83sqxu54c87bSUqkdZ
vIz2RGtX8HNvyjKpLA5AoW5wSyfGVZ2bDZLx9KtrbjwqCpwC0CN5jaUOiEv5p1ERu1YbOm89m4AJ
bkq0/ntbumyrPlquvLQvQEbwQAG5jXLbsMHKumiKrhRsNRGGQVM5CWBvq/Q49UX+bWHZZvPLKxyF
9JZWuNShDgINLX9jKKTWOx/1bAKknDb3s/oCNcX7roHGv6/RjWQ0rNEeBMYv2RqHcT/6PhZc+Va7
aRo0p4VBh3ZJbNsbEPOuG5Bsp2iVdy7MWe3MXjVzn5Kmg4FrqqIpTatSFV7CzFDIuVxTlPOs/NwM
U4EZQ3VpOGrC4GnDMrBawYwjG2pzB6ejCwsmR12gpkfxmQcF/V3qJQcd3FTb/M2A0E+8pGfcu2J7
PQPOEKsv85ReJzaQUFl7eNhnIam8ja0L0D+s4UWaaODXxKsO3l4qHyzhTWHePpNMLbrLkyhHFadf
HWrUba3bvNAHgKxr/Fro04dwSWUqiG5Zh3q3cIhveJdRJIiwAiGW4ZN524jVp7RLBuI/69h5EOd5
QFLcS2MSPc+jcclwNlOd2MuOBnwUsSbjzZFq3HLw9XXE0b5fyKQLdKo70CjSsWhx7uIFWVpwrKqB
Qj26RvuAcGsWYqiTkr8zOk+loDRmwehpOsONyB8OpoP0xs1wvORA84WlpkeWxCuQDXgo7IkdPvxH
lrH/9i4HzQon/2EySAnur4dq4Al/xA1WFszu+Egq4GtejoMHwvhpm3dgNMln2nU5hOPPCtZz7c3r
FsmgUOEbSsgsKC2GABJ30OuZ8SMumm6eppKRMCczSJDpweWmjUaMsDwf1SbIJ/bi8vmjKN5TC97J
wRnRRpuEHqSQ0BDwUSEYgQS9ukY3GvNf3cmxW/68gD1e2GkGybkbUPpDnrFjnd1BUFUiiOOHIlOF
08Us5dZseJ8J8sIQWmcPD9Rt/LVHsrIrjrFqICQMQl8I0X0638ofUFosvwIs5wP/GjCO2RDwHyoD
UhjYgfbE8H5v0IwOw3DMGEduRiBVJCC9AABjzE+ExFTQIsB5GT2jhQjLzqqJ8FJ/wxS2uC8zCvzy
yzEMCLQVYUAwxCsB12TkeINfkC48khMeKB96CD2VbFiWkbzbgs+WifrJUoJ1BwQIDyHt3qhbUkiR
FJg7aPQ9J6nIjbGpUWha4kv29QxyQp0S3RLEv+/UHp3iuCscjA89/ObBanm8aJipxr9v6mkwJ07j
RPplqumk6GnQkzFA0llu77xQLX0wsw48vOd/L7LupQT4CY/yOu+rtlwuyjc9KlEReTWeef5WMpNj
UbkkG0DPAU1xKh+4wIExFXvXb+AukDGbtaZF23Or8aER1Hrn88XKJPRNoWUWGzB8X8WkH4oXwStm
6rx4hrwxmpNoYxOExFl0havpS1t07zT0eFpmQzDLQAM1l9mlbM3gG3X8AuRbh48qDMR1fcRsKhFh
HNOf119E8yAj9VCv3o42GCW/hsaaqZGli6xe1LTtOWbhXNI2RZOCpQ7SQdI8K95MoxxkvMnrDuvE
h3WPvAZ/HoOF6w2ILoJhAKI1fZbloDMN/Olzn5featMplAov8sAMYvkBrZ7k5l7tox3wEaguoRpA
DqQiO9DjHLyWnxzmAwFF07KHsWPkA90kzlakqXtqyO1YOw52V0VsMNxcYkzHMmY5XRMhAgm/qJ2I
9JxWQBKY2ZNb9/QhqRFYU8F3ysaQXUmtEHr8zhJD50Wn9TNilXSle88/ZYKd/XmyEk6mZenOIJOp
Hwaee6a8wCB3wYt48eZerfyPV0JCkvOu2D8+tz1PyWZh10adQHWltAqWuOW0cKdAs8JjXn0/YUQB
gDfdGAExIE25VMAH6SyptaSxCphJQ6V3CWwxGleT6AXTTFIbf5wrcRKfQjk6XLlHQFBnq1ggQNqK
og3ZgiBE66K5hGKXyj7qgPu7Cny05/yzxhuPJvOg9ZazPNfSCBWKFMc+knlAU+kEQNwrzDt+m6w1
QTOi0jVwS+SKj9+csdEdf2sa41Ybr9qxpMVipRLMYxHJPwL9b8Bfsajfipv9QllKTUXtNoyXLqA8
V/Q9MqURpMC380cl716To7i7HP52eE6JTmMDD/VBDdIOmpp3ofrBkC7+XpkR5L/5Uu2bAN/7QFbh
hydPCrf1NvLIQpJVXDFIOL1nOpqv7FYko4OWwPwPeYvBtgl1qqKmM7QMUhBwIRxeE4qHkldOwpIK
/+cl8xqHvUiVzDq/ubiL12wpeSjwZWyrukioFuDNHFQHAtyxPpsVdMXnMPIsxeoPX2BdZ19n+d0j
HdIgDn8fa8TQb2o04V0miCQmuTtqR1DDaLyApuNnJBBbF/VcTCC0cHFkehgUzRcC5X3Z8lIicL5a
h1j4BX6nyKm+moIyfUqnp3ad3yv+2QpXcGbYP25g0xIHgZ9AQ7kfMxPnahfEjnf9CfNd7COOxK0C
friugpUGSpc0NV1NfFe2yCOPgz2Xk5+DlAmmK9czbHgPmuNElw/qpfinLbffwmogyMvCyJwpPEr7
2cKeBjoH/j7CPeiXU7+EjFZkFsdZSyU3GBG+Pd+2KigrdzaSP4FaeEWxzOwqc7F/WGVcCQz/buI9
uv7sgQ9BDIYYa627+hXKpw7APon/ET9rE5m7UEAuwnup2XkQfOmMVgWka3XfapEv+x2UQW2lQCOz
pF1DlQdtg0tvIfg+gXheBQLVHl5FUoLUpLDFDbiEsW/mX3TsiKt/GPLjGgyv3xITKs4YR05GCWik
I2e+XWfBzP9OKLW1cj1fvrMWVdxhLDU9CPH1eRk0AnkRslAZupTxHeyLZsULsiDnU35fUz1lI9a2
pnyPIpWxjwSOuay8Zk9sWxv7185DDPfYFpJrst/I+UQTVdolpRQkQ/vI1JW1cxVcmy4JVeCUzw6o
PqRjzPYqMKrWrfFHrTd6SEk2XutVlS6TI6F8gqNw7t5q/hHNNPefG7bqnPGXHmHrLXXaqYgfr5eG
zk+ZhQr+7E6QLXEHBfqzUixMEP7J8MzPgAI4io58XTE6+Wc+z3N+bzfQtd/scg5VmqIn7IKyNw/l
r33UK46wT1VXJDU69fLxPYjvD5IfaNu5jdxMC25sfx+iUu1t0/Z1igDw4+h+oNyWZS7qS3rXMP2R
6Uvmc5LOn2g/vEm74vIBI9d4CXTZ/i6HeyzFfegHvq2wH6aWHmv1OAIXgXRImy6bAz7UezJJtXyB
PWc7AlsM8wOmzkP+QWNj1Ar+Cpj7wmf5R47pEPVQzpen9kJRX3xcy81OyC19sx0WZrOXU9vXokTA
TF+JtybhMPZ+naisB9H/zM5Ax//cimP20Nt0BPb4Bqk5S+Xs2yp0NKV5Uj3g0yAhkrR2qbBqj7ba
6+4BKTO3f3XCd8dixgM5wT6HuT2SFgwgkdCfQqRdnEVnge3gw89VxL/fAfkTU5hzpYa/6lTXhyBG
zT12EtIMMi1jnPkzKE9ANqLB3QaZF5Gl+qESDy4C3Bayudf9ZMVqC8wSPjdIJ5wPk11sehAvahiN
u8tQ6Un+jM+6gFVzDLSZNaK40bxYIL6UZPTzlGbTXTcpDaSM/PQ5JDWJLLffTIED8LaY2brn4gIN
Ve+sKoF/FJr6ZrlU8PoJ1wX9JRd7fwfUHtiZSCxBog0lRhzmsrilMKSjeDGObFoEOp/gU0NbPF+Q
EL3jNo8Ux2RicgP9Fwf2H4eX95+X72rfjdhphZuk4t/kFcrmHb/i0vBL64SdkYjB/p9P7XJmZG0a
HjzhaWNoJvIcj/dtDqkvXsDEgh1FINdoSLM4vRYCZ4COzOF4cIOe8qF5Qw4d6tSKUC59eaSGcMNN
LQexBBGmqLcrwCY3ROHYr5XDtCTgF29LraTG3ydwWVKaPLy4df4GeS6YRpt9Ew+RTmfxsfIg0WGM
bqpzPwdabv/5/0gUGTBh8b0NkIR7XD4bKCod0vgK9o0v9uikCe4EFHa+lUfg1saU6yHk56NxBXCs
GImnW6j0Jb+Jt9hb7scgLCT59QxGCiE2HXyQH5bTI67yQM/tSMYI7g0bMpXFn1ApmCm2ga6pTPIY
vNM8MNvi1krUKDoBETniAakTTOWm+h4f2ULaGtkL7RLwBmsCHWZAkoTfSS+Xqv1Ws76TEI2bv1hk
PYvHgmb9XLi+kkHUdbS689YUMjGlZ0QR6EP+HNNOarTdcXrNNBvJwGWXi2DYU3+hu1NVCKAdodus
I9oR4JuLNlzLQIpR2jfvnFeSpEQU2QjwyO6YaEHi/zgRWduNnFrIqqp1JhR/29oJIOkXDhVF/ibF
EDvfq3f4n6TZYM37TbjgNRRhHHf9qOYswrSYgqyoYpcOF7UKgMWCCn+oDTVRrZIfPgMWLfjOq868
sbQYbsXYhVbvuIOdPTzyKZx5VifkwTGnRfpZT1FHMeioAaAhZj2PKb8zDt5CtYHfywZfveHAEHxL
N+XGjiDd/EKs8CjlBnTyJ4FIrEYYahdmAq3guIivRrenkYk6JnCoaJV3U4wfYOoqrPjMsgr/5wcq
rZkddsn3ZtB8LulF2gg66CKdRjAOh+B1j26KLq1A6okJW8G+S71kd+ArFF0aJYnPoQB3LiZzLA4H
SYQe9hwC+YuZ5WvibpUbHMgogIjHMT+y0W8uVld3iugt58BLmo8OYc4f4PXHVEvI1W/sPgw72RZx
+oE1nqc5KaW4kPw5ama8wzL4Iae/nWllz/P6iw8v8y0qooOtgF9ua37EDCU3XSxR8HjQRRtyquy2
3H28oqmrxiHiTLOfFx65Wl5QQH/gGA+1xohJMAePo9TaPHX+iK4cn7d/cs8xSnkwR6L8QOWkKItY
COBgZKlfRbZ+In7wgK2TR0vyS4W5Bb8nWssoxwjxUjf9DyqcdoVCLD+y0soR0pjj/FANkUh1IVfB
X5MSofJ81NA0h/wjRKwdE0e1/QpEGE4XZcxpo0MkGdXlxfziPw5sfffGPwhSeZPKIA8xdmInVyRA
KzTe/yk+jvrDXPSjmeOQ9pIc/mjCrMQnzPWWZM9isZoGRS8cFWe3xAsjhMWeTEjz4GZqhDPj7DOz
oOrOh9WxRJCesiN/tpeTHni+3DHn9lyswPjYnkCe/Na3+aBta9gg1uFygujYg6lWaspdjy35xuMQ
fvTjlfnHMnoom9BO/gULyuMeBoDJ8Oabo19WPb0jmASEFxZ1DiEUPcITcKLyVk0P5jRx3QHAFFHe
XCqZC2WCd9evwkw2ZGjN+EdadSD3u6p+8LTfsXNoOZ+GG4uH4lHWnzkbMVs/X8Qo9Dp+VSfPI1qP
yAAKI5Ko7SHMHQA5sTaVkLvWIAjdyUWFZfeOInD/FzKkmYLjK3pxAjTJQ5J+3LD9oIWObtHcq01t
DCEb2N39PkP5zs7Vgx2X8bRwwsHYIuRoFVx4lTw5qD/qBqoZp4idYIQD2rGDYroMZYXy9q25g/Pb
TxW71k+W3tXolG3qbvpGBumpwLW1It62W14Jm+IhmP+FiBFoS5MOhvkaRKpgDZLfLMSz5+aiB894
VYqGAofBoU31i1lb8Oncl4CZuFG3xa70+UDbSysZzf2zl5hlL+Usw3cIp21OnWTs3Q60f7GJgdHi
9xfwBlDbtkN4E+HgA5aT0/bs/XfqFAeCahpRv6K1v7aaBs+jCH4QTjQMc5QAk4JTBBChH0Dk6tK6
Ua/T53xMBOTt4O0MbS8x8fsMmKxs3mwMDPC3EMPYsDgn05Cq1p0xayV1iClqPgOYCa++LJK5+8nz
xnmRKUcegqJLbyETVIiWpjRxwpkc4et7bUI0n1w6OLeZ0rbCdQbPFgZZWA4iBpLkEzBlrcWGsX5P
vxqxUDJFHt16WV1h8kOktwSfeMDFd+DMRFBqr4OheYkceOuUSBcGNeydagmZImNbs+3f/enB7oVr
We/RXiayflhmVIqqui7cwiz8oRgvS5UTA2GAHBDAd326E5rD4ulZ5V1jPIjWmIr453FfykGrCmqZ
sg+hSo6cagZ8dSLhtS3I+JrQIgow+O6WYoN6s+gejs5yG8upCNeHDO9Q+bPXIIU7B6a12kBpSvrD
U/ksvrhtVgJfmpu4LonBxVGc2gu37EeCjfx9YuJ3/7qvpnVwHKyMoC242iXoqNkAys0FEQ1Lgku4
MXcQsxtim11QknfTva7i9UjKB+BE6Xt+CcJ2niSVqBQxghAlb3O/A9sd3ouaKQMwKfdn7KpNdxm6
TFJAUv+5FvhxqCVDnDmmVgYz4KHAVt1FI1bgALNuTND7RlaSV7W1Mf7GH3lKX+EytoepBEu5KBtG
UViSW6tSsBF4HTvz1sTUNBzdz2mK4JKeCXTERSqabap2eocMphDXPbOH7ChFzv5Ar1RKWMlQ51Jt
LcXhcz6SZtWZDohgEo108N1xDGMsRgzLDXbVgZG3QtCFfpEvNx9YPGVqJbEn1dROUl3QqFgrdAjC
HFzQ+iH7eDhVjPsp1Tgq0EyLNIWnf1YcLmnB4QcGEDBJyZIdZEEcUS4jWjgOF3KJpKsPYU7262ug
0hwNtukCpwNtwQH5kMXR84HIWpQLXWWcciE8SveAEbKmb9ZlcXJM32WIiNdLkNKsFFHTUV9OJNq9
BI9TNBzne0C2hdGaOxHdX2FvAjRf4E1E1Am7UvZTjvfo9QFAtRIcQZvGoznm7ul3aAroychrDbYK
+ktrzfOIQ91gvpiWOrCjKPreSdmWILFgrSn/BCbMKYokJqf1qNTyLI3yqr6avKKLcDa1ArYt9o0U
fNhg3/0TdAcE/+gUPbzQj6Z1/mHHK+kkz07wUJe8YLS7sYSW0R1yN5LTK10FveiGYGFYC6qSLotK
yNH9jIu3mlILkwfYiLrtXE6jHmGLKEbMSh3X1IMlj4/bj5iwvrGSQJzZlJoAjc+MbdUVvqmuti9t
Uh08Txse20I+oapdC/4Uu51/fnTQ75e52lLNha8cNjNuupavA1f3taYUETJ/+ePpQEsTwBLd+J7a
TzYqslo6O/2r/OjaKibnd/R/tlq/NNxIC8fOCi+HBcwPPVLspDTb9iwP3rnhetzNAF9424tgRPGU
9CKcqE5/o0mvCoximklhJrCzhmC69ucpohL5ff710HO/ALqWZRSMMTsrcuk4u57mmeadHVaQPnzI
D7pgO//wcRSgWRNZzEpuvva08+IfRyd9BUyWlnOd4Xhhp7Jtfhgmll3mVpQD/s0Z5LmHPezz2i24
9gAVETNbDeDUm3ANJovzHiIvx+xDah3fOFs2V3cqbQdSrWP2EU65NulldXjVNvaNtF3R33iO8enu
jWPVS8wJL4CfdEYL8lSQG9ouexTjVIWTacPfxBEdDN7cOBrDNyJGISSmGtVVhjCT1Ds04K/DmEYN
qPKxtD0GraIFpSWV7fBOUYGO0UDXaAxE1dQ6OX5EEWc31GrzrkxlBR+Pf7tZLfzlZosZYhk89D4o
FnYXrIAdo2sP9TDqCtylfk3HV7+JIzYOXr79GxyUyJra1ASjh2WrSNJ1mvvH3PEosNSnOn3bRlz7
+mTkP0eX1/cQHk/V4mDfZRgyZaepVHXjcQvCxLBSxb1mzvHKKh7Xg34SgzVja2laYvO98ZsNVRut
vLScTlSQVNEgmNdDCVsYOBlkO2iLFzMlfg1BSeWtFo8EufvEEnojc0BxKa86+NR9tGCOKFJRg+7a
pcJkDVX6725+x2lM2sKo9nmQeHhLVYoJbH3ia0X7KDaZdHR+X5x/DGB+VyYwp87ei5f9Pf9x0rJE
WE5WLGr/82hwQdTs8Scjrq5kCTaRgjGGv/iCwTB40ntBQhMh1lkcxZXyXDFJmMy0kPAX4S3GvGMr
wWMTmKfSD/uG+FtN3LP3wowj/4OsewCQKDaKFA6NHM+oMP/+mrGKUx06gtbYrEy/SD/uTRQWIdXe
ZEikJIjXQhlDYm5LeN6ImOHm370UiPvNBlMzFNkq7qxFqa1IR/iAlFvr1mxT3VBisdT/qz4uMFLl
7infv5pRLrKSfhaq/nVl6gwCq1j7Nub85gGCtEJJ/hQCOBtW4M83bxhlwn0mQ13DZRSyxj8K9MQS
BkJrp6pa1C7cf8PW9K4RkNb+oQFlOiIo0oKKPrDGO6yY2vqLPVWZJt6DFqJMTPEARYhyUFjL4ErR
Gzn8+6gN6KtN4Yi7Zfl7WUfyMHJz5e+OZRIx4cnu+EqS+afIUH2c//fv9UIOsV/Yg6QK3ocs12SR
IVIJ3CXmzFky6moG2ZLmD6Ux5qc2KghruahHNBIV2PexJMNliZw6vfkt5b41ktr7ND743nSv6hbh
FNssHY8HGO+QLgjxe7NnLXHnXn+hycM2AgWh8AZlO5xrjiKm2zshAy7JBVvfsyZ8McyYn2qqi1cH
dds4yB0sf10vWfDxnbfymcb9LJ5QztECHmkBMceNbkoUNjxtpKwTEIcCZRI/v9LUiLGN1CTW5oCf
FTMeZB7SPu/NMVJ4i0n6cFknzSakNwSN+Pf186BM3StW4tAOal0FnssgWFtMV92tNaCwnjw7APca
DQtYYS2uAM4fFgCvtR2Z7oKaizQbX0aK+sa5NwhSeWfrTEvIaLE42c0EzhsKn29XT+CpfFW4XQGN
rq9Lb9fro3S8XAmAzvDYRfO4fqzXW/dsshSpCUskYgSha616mMe4QgDSphR4pvONRlSCi9+HOGeg
GH6F+H1z4a1gW4E5BvPoypB9v/9cJ0mroH63Sv8luFkbvHqLzqp3nr04mBcVJy9rP69TWTs/UlPv
dGFf+9EzQW29F9rezwAGf8KoufzguEl4EgE5pJwRYATEW3nvC8GzlPIvhG/YjvVc7IuV8/aFlbvh
b3/LeZQBYFiSbGNxHg598H/TEbyyjIfSRQIDRpOhvejvTrbCQP9VsXG/bx0fc8rZGh4dpVTbh5Q/
uSCOjfcHFTr4JGcIeLiH7XTqx7Ivfn3uL+dHDydgJce7kRKYxpXpDJe8hrscFl3uDklBDB1SsSqi
TpEdAA4PZK1/0DPrUI85xD2WdFtnEEGmJxNTmFCiGpNGrd72jPINcNZX//bZzS5sWCcZA0gdlFVx
oI3jhaD275nmGLbfm2JzrB8VoksQtvCOb0aUmKycNX80RPKCfCanntmln5/2SIk0KdswEU14BlsB
P6Nr4MKBKQogUzwyxd0ptmE2wtY2THAvQFXExefjTIEWmZUKHLVr41gfcqfGRCgtfwRoxYgum7nF
Jh9sO8Sij0h5okYVPGcThXUKQwwye6ySmHGZh+K/AM72Jg8l4TPAKA9qTk1xVKZtR5h1CfQ7MM/l
EmPoBKR/LbLp0t92/qBzQl4dGw3E3YQ61AnGjNZ+CWRr2Grh97wEc2SxZh3Pj9J3UzIUtC2ziXmC
27f0i/t2EFxiM0bPIX0KbEMq8m5DoWbRsD94EbKTUv2DylNO6cPI875FJpGLomWpyKn8rYtyqeGM
r9zrSmDIF4prfT8ugG/M8LCODcRap0jLr6W80ds0MvjXY3sfsm6H91CGEAHwYRWLZiyrGvtcyALY
7mtRg1ewHC3vnGjFP+0dnaPmDUcKW8UlrVVRo+rw52qe4OsJk8lE/wpyIgH2vNM2V8e/AhhUPGGV
3ceO700igcJYxsTs5VWYPYDZfqplD/d/ray4I8RSdgFuPEL9KNY0kRAUQrwDpZgXcXoU5HaCpx6H
ZAD2HO3Ve0yYhLuTVC8CRRe5UaouIQgSlzZytlzryyeOFlRUqVTfhRFgMUOAoMqeNh1A06tjaqZC
qzFqjQNj51+PQFIet/XTILRVRmPLwEf47D9Rdwfy8uH66Y7OVALq6Cfo6gZyZV/5wsVcOwQi8toD
Z4TeWjWuB1pmS6D9vsst2AwW0e805kCsMR7NDBCS9XZKcb9CSFNN8eKbNpInkVeHgPhr9sj3WlpJ
6ofurZiFNFjsGFwkjIhxPbRNCLdb7sH/ib3Hhd1aLA2rgmqjvkum4YfdLuGpa/rpUf8QtSk31KYo
Nf1RcjE6CiudtTrw8qBpzs3PChnw2Evr3vjH6BE+ZHGwZQMrfGJidtqU8QFYkPfpGb32RXoStSzb
WCjh8UmVhIZ4qp8f+dxhjheOuxjfZWYaP2cxr7gXbYV7Jy7IAZsbYIv4RmtEAZOoE17DY9D+rVFg
Qj73u7WmKeCfLPcOMyyQn/55qd7X4saOV+KluFEn+quNtcEIRwDrUOYlKuj+9J3YbLvqxKQ/PdRi
7ge61wQT/y9ITXWfdIkFo+Kb6WIqwk1blVjpr9MvrV674ON/69cTisIXvVObwRwSA/SDn1EILCUE
J85++JULe+U1wfPBT4IL4oAsX5AAKm9qcd1ji5nWD/viRzHTqL/o11wQEbCeGYZdQRklD3/Snqz7
Web9OlPhMOVgn+WsBhwaOdZFy1OGi73erq3eiXzd8DuBtmC427fkqo3wTIrVrc11kzI82k6l8guj
YquzyEjqm0ALV8ICBTHe/VmExxgshdB1NCtXeKMMzHPnpH4ScAouASDTy9wtsNN7kInYLY93UNd+
qp+y+XT1ljAKgGlafyyKi6d7Sf0TSsu2vMXTOQwBn0QgUKAv7ktFsokrBCKRA3RSpSQT41fb+e9P
fnxFnmS0GHcoJ8FX7750ZTVbPeLa4x/LeVlqvTl51xh6mkQzXEK/acr+lRdt+XFmE2gdzk2I1y+V
hONvezKGHTe1kRuFsF1FQ9J0ifRFWHto1FloVxfmCRQoY3wn+hOidOJTJCQgofMGG68+glLLGdre
BiGsvAYMncW8QwvwO9LXVuOJ6G+5DL4Ocpj21YYqViNyLJi95Kt5XSgk3WL+6nxzFAWxB3WTky5l
HeFYqKJYtcHyUBi7lKVuVKR7MrNwAx7SNWybrOkzUpAHTQVvuyYgXm6WjjtLwt4Y9OyGADMuOh7I
UxTreqFi5vi2MT8UKTAn0d3q/AYITirWZ4WZhGdL7zhAzTg23I4WnxXK1D5XVBsr7vDmtymK+QtA
w3r5udGB5IL+zTusmbfVHV1jieomkGS71UdvkgrJzT34nEsUSz7f+OWiSHEROr7mSjnJm7TQzMg5
/lm5+AWXh6VXyc2BZsNanaokZtGHwMS42bfS26gOsodvQ41qfLvE8HOsakWTBWUzZcgnigVo+2DY
s8G3Sel63TLsHYAV7NCG6rE8IuZa8RnHD+f5Kz9GSpAsNFFnRbdEni9o+4awiA6zPuNalTfXq4gc
DOpK7g1yDOK/diZfNJlxN5E98AT7k311effgfzj5qp1GjXSmWI66iwe2gBv5MRwe9CpZS6RNc0kV
b/w+vo+pXOhg/YctuzkdzStabAtwLHAsC5V0MGYEjI2fbWhmJAs+1DWwU86cQDaepIVPu3Bvmy56
wqDgqi/6RkuR8qcoO4yHBx8oMTa+cXOA7To1FP441t7F6dIbl0+n/Ifa7WqoJOg93stnMiU1Je4f
hax/wlWKHQGzOuJsi6yElbpdxId49mdNVOTNR6OTwDSNlR8fapUFcixCRqsKRIEDK+MyhyXKbMzS
TIelPR7lEh6PJn3kGx5KgSzFEgS1X2uqJcMxW3D+wioMAJgWkZzPOnEl0Uo/tYBDLegDyeNJiHn1
oWmzr6L6UgZBMgEu9b8KUkPGfca/9MV7xiljWtGD9OuYJtCMXb9KqvPudVtjiYVJU6tW/GXRKUEU
qZTyKe+3ZsS0UK82nl54SUzngBCIfPehIkqBBH4AJ4c43VFu/hNprFKeQLob6CV65lZLFfzTVDOz
OukY83wAVd2KkKeUn7O5eAmrjMK54ROQ/jN4cpWs7C/raNpyzSaL/Jk2ioGka69MZ5bygrOLG8c6
gJW8v+0V24X7JJi4ovy9v4qgxd+JgGG2VUgUxIkOJeN0w0JEup90yZ6oembBKPUbdOsr8+MpFhlO
M4pZS8TrIIzZteRXexKIpIoDSnR/ZEUqFh8ciZTSj6XPKQht/HbW+jJK2EJVpXVvnXXb9smBS6cz
B3iSyh5nh2AcP1Pgwp17A/CMAIcPrRo++Ym00TD5t75CPI3k39D3R1wy7/5WISvxAN+9dI1yZLIl
MERxWgep/h99Ea9kEz9Jg4iHrpr3dImLlirzv2QuwqLfZxQF07jC8J+XscjInjWLev5Cjs6UA2Xw
s1gkDOH43JDY2fptf9HkwssgetwkVASvk71PyhyugqI/NDTWymGmn4VOqXHoZ2UR7puTJSvQ4Yb6
dqyflT5P/siDbSGsTkrAKxsiKuPaCZZDPHaTS7YMsiPm0x81jWdV06N6o3Rv64E+om9cezQTKmoF
MhbawW+rortnFYudLIGIXUJeyluJN/uSbPxu1109aIDbe6kZFrd1UCf2+96DgdS7DzvqoTLi5/gO
tq9Lq1ZDonlR/3TLEVqxYJwsVmw00Ju9ifK+fvv0jdKCKUNl73K61MTSIjDSsI6R8eQMWg0w96KX
v43hHF2/L/eU/NP3SrnXHM8heSR4XPNWRKqDUOUNxlQSrEE9dN7JTD6Rt4AI/7M/ssIoLCIaWM6N
KU/fgmOXsa7hCM9Xpa7KiB+SzXSXCcHdVPJHIG+QiRBd6HX3L5bfuNMtcFWCDd/GvgFfGbA4FoTK
T8Mjx37E6MJVR2DjztqzCxYZrCDgBy68r+UoC76nnhSSQkabBeLLiYfPvz4coUntnNuGLQcRkfpY
t36LfH4aKh4TdbiyPrj+jg89eCYu2j45bGsSiXb3e+RIw+w+Ol1FwJoLXUuFlmiQIx3HgLPBjkMy
OeDx36AfjdnlcHNooBi/x6GHuHK8tssIADCtu6KyM5eRmJk7LK9u2sXIuiloFpPmz8xSI/59fMjO
sHs95ou+ASsNWOjpR87NgYIdek9P/Uk0uUJqeQugtpXc8n8wo/LAB58uEkwwY2wfKEoRV2DJqB48
5JYzIHWeX8L4yoouwROPpmaqzdScEt2nQhso4owlrVkzd1+kccwUVDUrEvpztm2FXZRVEyMXXecz
R+Dznp6Y8ZFBSl/FpAokUZ4HcdiVnP1dY1VvMNG1NBMu98AHfsZH+u8lZPvOGnOmjfncFh8HiUwS
UnjHAxLfHWYkt8Dayvvyl07dj59M47cvQYRcSW0oSdtBDn6yxwgB6rsB5qvCaV7pmGk3HwDtnJjJ
k1025mWBsNpi80za9yaHzgLBoRAKXrILCRI96T7rhm9UnsyhgGG3kufFQaGKhKgkIeMJ1TmCzBeD
32GYzQxd3zfmtPDgQEu/6CGRLrN81pBjH1wvXc+euDJoK/5/QX9yodra3W/F48As6FpfwjjUmcxm
DtMx1ivMHUQL4/EUo3qykRDvIWt3TNxChzzO2BRXd8jdB6PQAExrl5h+IjfgtJHRKQ5G8Gp6oPdw
eiyrBenSJuJbRQYH49JID5ZmuUG5wnrKNX64sZr/MW85EZ3Pn5SsCMhqJdFJZF7rlwgvctOoAdxf
wwcJeocSZYmzL/JNdWlSgauulqccjmUuAUuqRwMwlxpkKwkRraCi+ADKwb6VtbC4YFMeEDjyRhAe
X9XS+niYk46ssxRaDyn4mgpbkuepLX9veRlhnOU/dpHc/ZLkHeQdQil6USagTPbWs9RmWPudlGIr
Uc5mtXtbKxoWYD17F2zSTkP5BheA5yOPw4gOly30zRCKghaz/YYQ5Kpl2xyM5eIivSe7yXVzB4wu
uIWVPgDWlaljIi+JTZ6mDaX8m2UAqdcnXUXZi0BB587iv0cs2Yw1EIr6tyXiuXAXwSLr3mxySapy
TgFSLkfhFkkI+5vKUNjXbilNmr1rlB54Bsm8c5QEJyjxyagCcZwFp1b2AQ69RpO6RRuxqAI0YJ5K
4P4Rj6hKlZEsHpGPhu2Dvtg6q8eur0K5kG2NrNKwCn1okfgKZcB2sxDT3kXYtn2jgkvAWnGOCIfM
t+eJQcwEmNoBF7cKQF0K4cQlKnzt7jId+uSQHWwKTf90tOI1dSD86+uN6XiRSQenJMyNndL49tXC
A22FMx3BqUsE69KHbt8NVci4rdChj8HX+x3lnY9oSWG9H7XrPrhnYp2NZegyvS2wFVrX9XaLC66S
ybdYEx2Cw8/JxYqnYFhIH4qffH0e4AViIgFOKq1JRgTBU7P9W+ggGT5Fch0BexVTLxHO2bbxYD3D
tQgEs6t1/0ikyByX33x5+CRMYjIWDQlmqFMsolhvHmEFFHJiXKQ2Z07DYggLYedKwlTKt3amqRIB
YSuD6Bnhuxf2apDOaenPq4Q57QWTBAuleQvfDMpZWHUbmTspS7QpzTxilM3E9tMyz96l69pm3ZN8
hJVC6GK6q1l1IY3nMkcW4JF0ap0OZhgQczPk8uIwtgAJ8rTPjZ1nqxPNJWA7Vuq3Zqslv+dNW1ua
XtYJtgd6+zvxRmhPwhoPlZit9lB3hkMZXlx+bV7to7zd4vqfjNLyBC429l13UBza9ufUgQ0aNefi
zbW9bHhlU5BIUZxz0yxPR2z49kzw2vH9OLkS3drfVWdZHTrU0B1xaY/6NaJa9TQWQqF3zf2z4V48
QyUtRwTQH9FrnLth/R7A3PAyFiE71olfIOyhXCj1ox4N2t8a+JW7gMYMb1Dnj1DcWK3mFGGt7itX
dIgev+ISzo+aRraPTxyhmEfNvHIhlBYx+eXkXaLUoKw/nlt3q3a+y1Hso3lhhjzuQ0+73UeIbRSS
Qi0URktQssn2/MgEBq8VaxwnRiPgJjW/S+UIVnJt6GY0JHbiFXizfq9H80y72W2U4P2s9hAmSiAM
ifDsHDKSTdTVHa255XoRWeRo8I0wSjxw24OSD6LUEj/wgh69S3ZLnXwX45qwREnxK0g5QERGmUAR
FvttBHiuRXoKbgt+QOtBmvemXHGVY9krsniNUAqRqsEyiTjC/KiRkcIW46sISozlcQtGEW4zqPer
BwQrsApcsdavnYOu9nV4TdNvsTaHppsgqKAr1dULDLr1OaQPBpt+Bs7dg3TNqeVGrSH5rkIk/RrY
uQDlVoqI8fXtXhsx7a4CVu1OeBYN6MeiHJUrbtEHT32RykYt0Hs+DM/7X6Hp2X+sFLKisNSv7CNz
ynzJ7uug0bRdU6QBsMsJHKSc1uvkoLyu78l2XHIuDFlnKH1pbBa0f+hdc/V5o+rkAH4SDx4TApAM
FDs0nz6K9qDkDPTX0+mgpczY+csohgVD1Mes2ClymcCcn8lwACR61AmcSUET1BIg2H6p5Ic4cuYx
34VsT3ut5W/PF5mfxGkHC1HDaAl1BTeMw1zJEYM8qlHvI5OE4OSCoKfzytuXzyhUvN7knuSGhBtv
vpuNJrRacws2TvUcFie7gQrRdT+AdkWR92ouicbcHcdbQVKnPoqRv4oZdNyi7sVeFfV74GxBv86L
8LfXOpDpvafV2+1Au0e/ohAX8IHj/Zc1o7hGxIPY1iXS23zTeJcDSmY4aMpYT+EG2haJqdsTajQH
4eKbVx8gnQFf5cMh8/SDQTC7JtYyUKNMAKHjQxCR5q7eGrru6Rv2hzCJqxpznJdOL3QwTjH8z2ZE
bFWx22VZxQFl1QscJaLHbgwWy7o3LGM0uEmItr1bYrZIW68GFH5h8uyKHrr5cMdT5GZzlWGscSXh
qBAAT/7P7rD+M99vvfVaYNSY5W1C6EJ5FqXWsU7KizOldCcPyhyZV2De7TNjet7fLWRE8o1/U9ya
jyKhVqmRF2iMAOuth+CtucifpWcd/SW/XW9WpjAKkKFONPc2mLlSB3tkHm1OFot/7Yz9dQqroplC
NfMN8X9T/gnq4nu2ei5fegObYL7IOwT3zkvgVO2qVCkzKkCBD9GR17dwpYbPUC3gyZjDBhLoLAwQ
6an270oBtW61LOZX3UDCITfUVdqeEfNmV9eZVYfS8aIyxW5HZCgUtqgGcOEjTJH78FKvWVDO4ePm
2wFFKsIUHJJR4W9zhs74ElpYQGPDFD4rc1gFjbIvtYiZnV/sKLUr14u6qwWqRixOPl0LQAE2iEqj
YcVQbikwkOcuvO43oF1eJTOYXyiLdlH7p9K996EtfclOp/O/pj15ciWQcXbiEG9Rz3Uh4Q72yIKf
dA8QFrWyLX3xmPWap1CuYAEi+pBMQWa2tuxh+XG+mNbii3bGZge4rGEOw9C5FYrTKWtPhf0ltD+d
rb65ZicloAMo42BHOlEXeMfV7w93+hB32Farmw1DsWoOVC2vP+eQqLGPKRyB6FkVu8wgMCVaRK5e
QRQh/sJC7uhVV3lqPTMi5HNseUf0/V/vTk5NP+k/KrK73uTuzVuJmg3WqpD3mtCxB8TnEjKNZisc
U2a2lP77db5f5cZkSiYYCG6p1Kt+bn+kMKE60vRU8J1lrheRaGl8ZZnhaPPY0d5UYikT4YY3eJqC
AIq3IktlQDT5qs5+KoGeONE4NtqDdyNjRgjXJB/Sa+4yfO1ySM3OG290LRnKVoNusiOZToU9yySB
Y4CW0S+b4pcV7Z6CTyw6pBrCbYxdZos11xS6iogS8KFhrB9IUZVl+5G1PfM+ZKGVcw+lJpfpKmdj
VQHcMYkkJClNsFhu98xonDh7uO/jjyym+NSXJYU04Fc6BI2JcQcZc7s3P43Ppetfy58jxDMh6mJv
Rh0BlaeJ3lSj6wHnp2PfYxfswc2HR3D+FnJCreCbMeWZMQXZzG1CjjWGCASJ1Jx8BThgGKtJfFx0
Va11GNty75DV7iMsOb/w9jsRn0W/CGv0lYMUv+tTaF/hqhEOcvgmYf8fBCX1vwetMve17S2r1VVJ
aI92XDtlPxuv6oVvfjV9S/gq0aKlMRHfUpjmKmkKgu6ROy9e1gEBEhEmsIZNYmXey9WdqkED34NX
Md668DlSORuQ/lIqNhlgl826Gu9YKxubJGv9JBPd8/hYGj7QIOb358i/e9lO3HAvfyW6JnQKVLJO
lgKXFgSIyDrRMbEnTCibJULOcWthB3jY8iTebIbYXHagx4xVQjfwra58cGf/OgbzD80hWjwRLoVL
cGv4gJJLTyWCCw3xsZR1vgok+XUEW6/quzEMCOvR3DVVr4ezaZ9AVE6D0TEJi4hj6RuZk7IkIYTU
DEWUB35EvgZF+Kquw/WckYWl51GRFOGXdUBfITm3Aw17LBQemnxwy0Bq6vt0JLDM0SKlbSSQetbW
fAw7siiVyETmIM81GtDP4cEv1HmBzsvxSG8ey4wjywQ2o3i1F8Qkf8s3wVeIOmJNLi0i8KANMHxb
pn3+F6w/haWIBh7G+FVA8KQHD2UIxRQPkvlMxoTwZDKLd9wV5TFzkvA/74bTSRvmrVSVHOWJlNIG
pvVX384/fSPX5BjsUr4DClvc7NFIcZsjpTsr/sJzhJWvyFjgQAsV9+ybPk47yD36YT4VJjtxHePx
gui4aMeokJZJfSUp3OGvX5GA4E3GVr6AUU8gtrlyMiSYELJTw+f2WENKc9EipOg+Hu3Xmuu0rBMM
WqxIgGXtnPAvLUb/CVkltkKL8WHUqVCjYV668XxKX9dT/9a2wm3LuA+DzHV1uKPOkQ2+HpDP/nPb
ksn431cGfJU2OKDlGQfavZ8RBnLmjX404O+ROP2oqZL7tM8T+eGnSMyFm712n5yPTLV98+jD5IZb
bDlxZK+WCzT8gqQrPxGySXqvV0Eni1zQaAZiE/TPyZW651mrzeH/jXrd+7vvYsCBudTGUrZz6vaH
hcAKTq+5UGi739g33rsgT3/Fh7fBU5gCNelZoVHucGIiLFOOtIou4J0YJE4FEL+ccV9mpAnnc1JY
9dNTOKUA0tgEgVih7cak3dp8LVAf7+6xIdR2Vgf65l602S7mg6fmrNU2dnLGLoAQKWOVSkc/Y2om
Y46vGMwToB+JdDgVNy7RQybCIy1OSfzsKZ/tLiIPeiWPTNIoZ/Ox6Pj4+rrt137xAg+YFx21xGnG
0jmvcta0kVAmOszRu2aksvOqgDd57Gjs6z//C/cUzz1Bke08XhxEWa2Lv5apjdFesLwofTojPv1i
iwFRb+yexjPDMxxkw7qvn8+B5DH41Oy5AIk2ZujCZZ1/KiyDDvajDMEJbd43HpJGLpJ+o+4M/nMW
dIoxHVxapT/uhwVXIQuSo8J8rQaBDVYBfiC68MhY7c0fsK7UBcL3i7e7z5TR+XWsUUohT0jdixtc
3NZte/GXaBwk14U7HwFWcDSd1M82IB1/H32e3OPBlogThBlbvdwJxx2xLyAk5zl2UKoDkgk4vwzT
h0lP5RjUkWJrOztM/uMpovt2HN5JMSArtbEFbgOzrJARzLaU59Jw2FJvucOVHiriTVd65g32zrRN
+i0yUrW9IbIQRxWQE6ZsUF4p2oRNN2kp5k1mfTl4PGDvzWuIoJNP45A6uaE9SNlaHvST+QDDX/4T
dyTM9HK9GF5K7kbWAakhbtboasYh0jHdNRPvqbt9Yvr2vW2oJVfgKUjI6qqggoF1H4LktTFpANxm
y5VXMyKUrpuUDQPhct3nICVYSRK588gIbnoR7h56liq6Qgcw7EHO2dbBvuKaqbj1LS8slTZVj+Ar
0urNUGoa4ARtOwkTy4Xp8DTcsxAzTOCb6ywR2AwXe39MkOXhkvqH27XhELBmaQI1pUeG1RsAIs/J
LDIhwfQ6He7V3KqnqqmCPnE7r2VmZM8Bvr6nlHN1S8qlYTb62zQ0Pz3xqJYHQ//xZbm3TyinZ58p
ZB1mxN8cZOdNVEydJ6PK2zrqLzZKEKZp0VH7fCx1PevgQITvdeQMnj/SlBQjcrPTs+i1KcsfkZxy
pXeVE+3Vj8Z71WX6vh/Tv/QOuk6uN6MOuBmrO3uwY7hBObcUKfhI3gSC62lW6OOgq04AWBRW+dhk
bu3dX/EvOYY1Ut9LLq6j9yEt1QSNQkwbrVAGxwdWJKxudPVANkmE+DZRv3jqWktdKM8fq817w3MR
g8LyINWdeFMYZyRPKjOWbcSD8SlXPoPSSAq9K6EhsB0FE5XoFelHkQc1tnhq7FWs8b0cnT07Dt7N
iVfl+XcwkJvF/ltRjqzSjk2s+yCSrycuQuBtH2MUMeKTAKjj6PiX5rQBkxFfK3cSDUJyKEfn7ImA
OAWSPZuo8jp05pVp6F2xKuo7b5Kr3T50vkugqMNxH+c6GGiaYsrKXQ3/A1GGN4CenXp1R76h+/Eb
msC6CzAp86F2R8Y5tgNspKbQV04QvR5ouBmPxGBWL6/YddIk6o++ZeGCcpsfs/tmG/u+Q7U4CcfS
krIpaJta9Se8120nRCLTi37w+l7Oe8dqree4y+nR5K2uczMI14q0TC33oIzdQStUfjZ3Oe4MnFGL
DaNJZ2qtePt7kc2lJyYwNzWtcvvo/fQtCHKoFaoDSrCZQcGpwl8T4Fuw7NIcboQNtpmpPuxPsNQg
60jl0rrerS1bap10ljM/2NfFhGcPiqAQRQV8729fJIfaloTObeo8ACOfMlnNHEw3eF/REMIzEKDq
QDfrzBzZdwur+YE9B28lTNP8k+xAMi1hK3zU8LMpRRKbRXbIDM0MpQhhpdIRlDDpdwDmLB+Zdvg7
tqKfnrHc6LcYP+32lwEfl2xfsFsIQHG8iER/92w8IM97fWKenNmLs4PsnH0owhDRnTWupyTmi5/q
V8plZEW1gM86/VI+oDtFZ62BsyBAuYnES1+R7gyBq/LrnEYRpqYFNd7Ax0fahlPxqhcdjfrqN7DI
wmuP5kWxQBPoWRGuwkeQ5zfWxd6buBa09HZc6UJvYCp5ZuZ3f1182mwiyGIh8vVYevbbbeHofVJu
WFGNvVuP8aiWnkgCRSOXluELUKsQpSCPNyLMYgfSF0wHYueEV703zD+p9211H0GQzYBexzWX663/
YubFFzQWdYv1w2QtdWFgqGb6CDBgXxWsKOhRKOELD59eRg0ZWb6Yyz99xibVM4GwWy7Wxzut5RjO
FTXOY5M9i33ZTMmiripHqvkMBrqkIHXbfhgMPXQ3/fBOWY3iPqv0LJbgciC2Jest2Ge+r1bIa7PQ
FTFa/Y5N4J386lM+w5WJMnhtYFJaKpr8L3sOG/gr8XBEqbZXJZ1QBaXP/KRAsI9XX3glczuDUaM1
jMxDw8zhoJ/emjgnugYwKleYSyn8zjBPTPYSiRn6IWO++D96Zgi17jFdHLbs5tt5DalTFVvfMBeL
50M2fpnBr3UtAN1mCqvTW9Dh2dZpJK+9WfZGZ4dRRviGvw+PXRIPxnEpGul6cGc+PJsgR3qigeRU
vcwOBjOyFqjPXHYxIlO/pIDgRIvLu6oAg67wG5WvcZhqBfMPrKf0mNvvpcdcYPp2iJhkTWHkdkx9
jYdLj4JCsmcD06h0/4gVbEOYD4qEnXc1jQTCITt12VUSSGhqi7sKoGf6YWQL07QVJzgYFn384zUP
ONxeADXS9ms/c5uUZA950zz4LtMyvcYLDSO3gc/ZHJ6psbSDioqxatVxNp1TvPJ0u6yI38SIxSlY
d9yLsHmrpp9IabAAsHqWos5L0Ea9NuNpKkJwA4P/rz1MDCZX41roay+rf0Lh9lAtuRYHqJVpBiNX
JDR6lvtfX2JH/CvfLjOxn4emIiAIvO1YW5/I4hj6tyeR9rrcbZa3L1uVa54XzzHcK6k3hOxBkxwv
XLvrblqksunQ+FpVKf7KDOfUaXKIYhciSy6VPykjk6hzZTbsVg1rfLf5YNbTBA5tTpxM+wjUVFlM
e4PzLUAe0/n8Nrnf+k1rPRRciF2Qbn3J7NQhoLeaCVOJ7OSo+/UqVshzMpA6pj7arbNytsOL5tCg
fdnUmKU3uPxjJFi3nsQs/lBRhFao/znTNjKzGHxByRRMMhYbscrEkicCfoG2lIuq+X8FV7I58utT
ixu9GGrLCQmWpJs7M99ICd4cFS6hbg2gUY+7mBShW8CiT0HjHxeN8Mgpc3SntyAQJ5wses/5OYp/
J3QmFbRxGB8CGU4tAr7e/yRKV1+9yvpl4UpTu/DUMduX5+qHOHAsNXzaTkUtjBOhI3ViGQwgaJdV
JDTdTGqdugAmOvx05rB/e3sBHBf1ew9Tal+q2xnzL6UBofnfbl+RjZHJ3xG/Irq6PpVtcl0i15rg
vcK229YJPgM0bftEsflRB3e2JKqMOnki5Ks5NoDqJ+9F6fuBfp2GbhibNMAx7r2WlhYm9E7cfxnc
R9YuwehvgMK8Hjaw9BOwZTx+oawH/KNhe01D02fxHEnbMjWARs5WXMsGakOMhL7+2NCLhCjKcRma
CbQgWbaSpPgeE1t7ameoo1HMonCD/nLuewJMriD6Eqbpe/M44OOAPMmOYoyrIsU5bbjhtQBjQGpV
imznu3E4/+CxqU0CbEqVcXewaOuPjOBuvCDvgqH+nHXVBWvuPPtpPWqO+qha5zhd0p4u/0+qDb55
oAYtdNHKtsRGKhVw+f0JzNJP/mePFUzQBlSjtQoQWNkAx7axg6gU+mPFDSi/wYsaKDvtrmOvrwJu
+j0zgwTZTNunaBALhX1IXq0tMEir+5lOr8Sqr80c323wQp7wvrUyqj+D/1b05hPDPVW6kML1s/bX
yBmdFDG4sUsthtmGNdpGm1DKAxiSSMwnb5v35ChTMGraN0WRFh7JDi93NOq8ApBYrjjpv4R5AQys
HqvW6+Caih2OWbgcPF+L9epSIIVZZAlzvhff609OMGm5py74empVcpKMYGq9FmtU5rjabsBdYqUj
lBls/a+oRKbzzgZzoYtejRYkoum3utARdxbzNVSi/Dh8M13pRunTGrAWFfiCa8IvGyydg2fxAj8J
speBh6W8+cOIsDNgl3DUyQq/ec8yKestS3swaxB5eArS1gCjub5wzRkNrVogvzZtqVfhZdEyMUUq
3eyaa4BnLabnJ77Oy5D9A44KLYdq9O52kgjhcyyQrISWYByoCuRum009wBTtoeTVSglUf5uUn/YR
Qm8Smbn5m4B+jLx/FW0Iv+oWI9b/09lJRLG3u/dxlIsPHqCCZk//3YWuMYbfJVipOqIdXZg/T9Cd
lLyAVR8etnMBYcoCledTS5EnXuStCo9l3c6QchZtgK7Zp7VVZp7fGKOVMcv6hPbSfB2wioreKq/D
D1L+NRvX7Ez2NyhrfmYfsl1fMLq015PhYBnHTUOPmw/LJFIVi26+YTwrNtwEjdi5JtDfkGJxJXfg
1h02Orzc6oPHOAnMJOCTaLXhVMHGXI1h4R2KYvxI52w6WldNg1V2C3G9DTT2vHu4w0jSz5R1Cn0q
mwEbaI7b3ka4CZXJszGgPiLJbA/5hIy4e+con0AdHiAl4+H8HIsJhJj0CywIaTdDTPqnhoVbm16h
tCpfgZodiPRycuTtwNU2m1Iga2+ic9Hum9y5PS73/HpwroA/XsWKPjOvAVC3QgL0FcD20cp3uWus
3maxxxeD4Y+mIcX+nuagalKPkySZzd5rcYwPsPXsedTO7htkfzJ5Cy/XavFWTCBtWwERKeMY3dID
1qRWDeb57WOtc3O4rYrpCChQztazLSd8sxPT1TPufBHAxVhnvKbTW04tO7mn8CxXh0CVgU7ORajo
0XIHjmi9KLDFLvFfz8tzy+6s79KGCCo/MHHU+8WAps9T+xaRZ0mvE8mUb+ObG0gdg63f/bYmAQLN
5bzaJUpt8FquRRwhVv3CI3fyv2XDAEN9J560LKE00ktylf7zfL2GcPvedwgojl4Y0FMk69AVsv8X
bkkLVhVdKbLQlZEEZsOD1n+QGTEEs8k1QdsqoVo0HLkunP3EKEwbHsHmnFH+5sV7+wHX8YNNxa+g
Nu8LrngLgH6+owORLqZonBq+kFjDi+4UK+1YNspdJOnTCEq+8Oz6tFdv/W9UooQvXug9Y5JNNiWD
00VHToblId922iZwMJA9Gl5m6WDYGSzfdP+t91WpU+Xfm5mwexrXS3fR/5Wd5N26tt2FSa2UC6Q0
c8U2m9VBb+ovyxK5FPZbCkgJc2Sx6OdozgS85WB1Mm2hhaXuc50ietAK7zOva9o6l9UNADkJ1rAm
kX/ou37KxFWJnPiwoax5yQJyLWGoe1CX6RJxMLIY9bWh55yavNON+Fo2cT4VBo8eMhEj96UuvjMx
Lr57nCkG3I31fi872ebCHLm8OltoEujz0Oar7cYt1S4yvyXTtH8vL0bVv8i+2bnaIO8kBhWHH5nd
UyZgXqTrz/G/1SRbw2aD/7ulBVGoRLGAF8V9ExaLXPtAv6Rshjzw/11dubGcvoUrY3L8/NKVDzV5
N84bfSL60gB1WPi1Elqzefs/qUTrb2OQ5WGR6btqIJKe6EQEpPPlh3LTwBpeBlby+Hek9GqZaOX/
Y4kJsMOUTMRO2V06mkJBmNel6m4dKDOJnhitT3F/QXexLDag3vuo+FA+V8/pr7Y=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
