INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_task_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_task_1_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sim_1/new/sub_task_1_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_task_1_sim
