.. _IP:xil_DRP_BusSync:

PoC.xil.DRP_BusSync
###################

.. only:: html

   .. |gh-src| image:: /_static/logos/GitHub-Mark-32px.png
               :scale: 40
               :target: https://github.com/VLSI-EDA/PoC/blob/master/src/xil/xil_DRP_BusSync.vhdl
               :alt: Source Code on GitHub
   .. |gh-tb| image:: /_static/logos/GitHub-Mark-32px.png
               :scale: 40
               :target: https://github.com/VLSI-EDA/PoC/blob/master/tb/xil/xil_DRP_BusSync_tb.vhdl
               :alt: Source Code on GitHub

   .. sidebar:: GitHub Links

      * |gh-src| :pocsrc:`Sourcecode <xil/xil_DRP_BusSync.vhdl>`
      * |gh-tb| :poctb:`Testbench <xil/xil_DRP_BusSync_tb.vhdl>`

.. TODO:: No documentation available.



.. rubric:: Entity Declaration:

.. literalinclude:: ../../../src/xil/xil_DRP_BusSync.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 40-58



.. only:: latex

   Source file: :pocsrc:`xil/xil_DRP_BusSync.vhdl <xil/xil_DRP_BusSync.vhdl>`
