Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Oct 17 10:36:56 2022
| Host         : PTO0705 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cerrojo_timing_summary_routed.rpt -pb cerrojo_timing_summary_routed.pb -rpx cerrojo_timing_summary_routed.rpx -warn_on_violation
| Design       : cerrojo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.568        0.000                      0                  240        0.237        0.000                      0                  240        4.500        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.568        0.000                      0                  240        0.237        0.000                      0                  240        4.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 num_intentos_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_intentos_aux_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.858ns (35.917%)  route 3.315ns (64.083%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  num_intentos_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  num_intentos_aux_reg[3]/Q
                         net (fo=11, routed)          1.150     6.640    num_intentos_aux_reg_n_0_[3]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.939 r  FSM_onehot_estado[2]_i_40/O
                         net (fo=1, routed)           0.000     6.939    FSM_onehot_estado[2]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.489 r  FSM_onehot_estado_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.489    FSM_onehot_estado_reg[2]_i_26_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  FSM_onehot_estado_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.603    FSM_onehot_estado_reg[2]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FSM_onehot_estado_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.717    FSM_onehot_estado_reg[2]_i_8_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  FSM_onehot_estado_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           1.147     8.977    FSM_onehot_estado_reg[2]_i_5_n_0
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.101 f  num_intentos_aux[31]_i_3/O
                         net (fo=1, routed)           0.289     9.391    mod_conv_debouncer/num_intentos_aux_reg[0]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.515 r  mod_conv_debouncer/num_intentos_aux[31]_i_1/O
                         net (fo=32, routed)          0.729    10.243    num_intentos_aux_sig
    SLICE_X44Y21         FDRE                                         r  num_intentos_aux_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  num_intentos_aux_reg[10]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X44Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.811    num_intentos_aux_reg[10]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 num_intentos_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_intentos_aux_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.858ns (35.917%)  route 3.315ns (64.083%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  num_intentos_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  num_intentos_aux_reg[3]/Q
                         net (fo=11, routed)          1.150     6.640    num_intentos_aux_reg_n_0_[3]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.939 r  FSM_onehot_estado[2]_i_40/O
                         net (fo=1, routed)           0.000     6.939    FSM_onehot_estado[2]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.489 r  FSM_onehot_estado_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.489    FSM_onehot_estado_reg[2]_i_26_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  FSM_onehot_estado_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.603    FSM_onehot_estado_reg[2]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FSM_onehot_estado_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.717    FSM_onehot_estado_reg[2]_i_8_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  FSM_onehot_estado_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           1.147     8.977    FSM_onehot_estado_reg[2]_i_5_n_0
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.101 f  num_intentos_aux[31]_i_3/O
                         net (fo=1, routed)           0.289     9.391    mod_conv_debouncer/num_intentos_aux_reg[0]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.515 r  mod_conv_debouncer/num_intentos_aux[31]_i_1/O
                         net (fo=32, routed)          0.729    10.243    num_intentos_aux_sig
    SLICE_X44Y21         FDRE                                         r  num_intentos_aux_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  num_intentos_aux_reg[13]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X44Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.811    num_intentos_aux_reg[13]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 num_intentos_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_intentos_aux_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.858ns (35.917%)  route 3.315ns (64.083%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  num_intentos_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  num_intentos_aux_reg[3]/Q
                         net (fo=11, routed)          1.150     6.640    num_intentos_aux_reg_n_0_[3]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.939 r  FSM_onehot_estado[2]_i_40/O
                         net (fo=1, routed)           0.000     6.939    FSM_onehot_estado[2]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.489 r  FSM_onehot_estado_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.489    FSM_onehot_estado_reg[2]_i_26_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  FSM_onehot_estado_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.603    FSM_onehot_estado_reg[2]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FSM_onehot_estado_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.717    FSM_onehot_estado_reg[2]_i_8_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  FSM_onehot_estado_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           1.147     8.977    FSM_onehot_estado_reg[2]_i_5_n_0
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.101 f  num_intentos_aux[31]_i_3/O
                         net (fo=1, routed)           0.289     9.391    mod_conv_debouncer/num_intentos_aux_reg[0]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.515 r  mod_conv_debouncer/num_intentos_aux[31]_i_1/O
                         net (fo=32, routed)          0.729    10.243    num_intentos_aux_sig
    SLICE_X44Y21         FDRE                                         r  num_intentos_aux_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  num_intentos_aux_reg[14]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X44Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.811    num_intentos_aux_reg[14]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 num_intentos_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_intentos_aux_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.858ns (35.917%)  route 3.315ns (64.083%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  num_intentos_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  num_intentos_aux_reg[3]/Q
                         net (fo=11, routed)          1.150     6.640    num_intentos_aux_reg_n_0_[3]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.939 r  FSM_onehot_estado[2]_i_40/O
                         net (fo=1, routed)           0.000     6.939    FSM_onehot_estado[2]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.489 r  FSM_onehot_estado_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.489    FSM_onehot_estado_reg[2]_i_26_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  FSM_onehot_estado_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.603    FSM_onehot_estado_reg[2]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FSM_onehot_estado_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.717    FSM_onehot_estado_reg[2]_i_8_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  FSM_onehot_estado_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           1.147     8.977    FSM_onehot_estado_reg[2]_i_5_n_0
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.101 f  num_intentos_aux[31]_i_3/O
                         net (fo=1, routed)           0.289     9.391    mod_conv_debouncer/num_intentos_aux_reg[0]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.515 r  mod_conv_debouncer/num_intentos_aux[31]_i_1/O
                         net (fo=32, routed)          0.729    10.243    num_intentos_aux_sig
    SLICE_X44Y21         FDRE                                         r  num_intentos_aux_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  num_intentos_aux_reg[15]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X44Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.811    num_intentos_aux_reg[15]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 num_intentos_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_intentos_aux_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.858ns (35.917%)  route 3.315ns (64.083%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  num_intentos_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  num_intentos_aux_reg[3]/Q
                         net (fo=11, routed)          1.150     6.640    num_intentos_aux_reg_n_0_[3]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.939 r  FSM_onehot_estado[2]_i_40/O
                         net (fo=1, routed)           0.000     6.939    FSM_onehot_estado[2]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.489 r  FSM_onehot_estado_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.489    FSM_onehot_estado_reg[2]_i_26_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  FSM_onehot_estado_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.603    FSM_onehot_estado_reg[2]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FSM_onehot_estado_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.717    FSM_onehot_estado_reg[2]_i_8_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  FSM_onehot_estado_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           1.147     8.977    FSM_onehot_estado_reg[2]_i_5_n_0
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.101 f  num_intentos_aux[31]_i_3/O
                         net (fo=1, routed)           0.289     9.391    mod_conv_debouncer/num_intentos_aux_reg[0]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.515 r  mod_conv_debouncer/num_intentos_aux[31]_i_1/O
                         net (fo=32, routed)          0.729    10.243    num_intentos_aux_sig
    SLICE_X44Y21         FDRE                                         r  num_intentos_aux_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  num_intentos_aux_reg[16]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X44Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.811    num_intentos_aux_reg[16]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 num_intentos_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_intentos_aux_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.858ns (35.917%)  route 3.315ns (64.083%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  num_intentos_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  num_intentos_aux_reg[3]/Q
                         net (fo=11, routed)          1.150     6.640    num_intentos_aux_reg_n_0_[3]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.939 r  FSM_onehot_estado[2]_i_40/O
                         net (fo=1, routed)           0.000     6.939    FSM_onehot_estado[2]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.489 r  FSM_onehot_estado_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.489    FSM_onehot_estado_reg[2]_i_26_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  FSM_onehot_estado_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.603    FSM_onehot_estado_reg[2]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FSM_onehot_estado_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.717    FSM_onehot_estado_reg[2]_i_8_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  FSM_onehot_estado_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           1.147     8.977    FSM_onehot_estado_reg[2]_i_5_n_0
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.101 f  num_intentos_aux[31]_i_3/O
                         net (fo=1, routed)           0.289     9.391    mod_conv_debouncer/num_intentos_aux_reg[0]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.515 r  mod_conv_debouncer/num_intentos_aux[31]_i_1/O
                         net (fo=32, routed)          0.729    10.243    num_intentos_aux_sig
    SLICE_X44Y21         FDRE                                         r  num_intentos_aux_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  num_intentos_aux_reg[17]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X44Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.811    num_intentos_aux_reg[17]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 num_intentos_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_intentos_aux_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.858ns (35.915%)  route 3.315ns (64.085%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  num_intentos_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  num_intentos_aux_reg[3]/Q
                         net (fo=11, routed)          1.150     6.640    num_intentos_aux_reg_n_0_[3]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.939 r  FSM_onehot_estado[2]_i_40/O
                         net (fo=1, routed)           0.000     6.939    FSM_onehot_estado[2]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.489 r  FSM_onehot_estado_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.489    FSM_onehot_estado_reg[2]_i_26_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  FSM_onehot_estado_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.603    FSM_onehot_estado_reg[2]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FSM_onehot_estado_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.717    FSM_onehot_estado_reg[2]_i_8_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  FSM_onehot_estado_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           1.147     8.977    FSM_onehot_estado_reg[2]_i_5_n_0
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.101 f  num_intentos_aux[31]_i_3/O
                         net (fo=1, routed)           0.289     9.391    mod_conv_debouncer/num_intentos_aux_reg[0]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.515 r  mod_conv_debouncer/num_intentos_aux[31]_i_1/O
                         net (fo=32, routed)          0.729    10.244    num_intentos_aux_sig
    SLICE_X44Y20         FDRE                                         r  num_intentos_aux_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  num_intentos_aux_reg[11]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y20         FDRE (Setup_fdre_C_CE)      -0.205    14.812    num_intentos_aux_reg[11]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 num_intentos_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_intentos_aux_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.858ns (35.915%)  route 3.315ns (64.085%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  num_intentos_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  num_intentos_aux_reg[3]/Q
                         net (fo=11, routed)          1.150     6.640    num_intentos_aux_reg_n_0_[3]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.939 r  FSM_onehot_estado[2]_i_40/O
                         net (fo=1, routed)           0.000     6.939    FSM_onehot_estado[2]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.489 r  FSM_onehot_estado_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.489    FSM_onehot_estado_reg[2]_i_26_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  FSM_onehot_estado_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.603    FSM_onehot_estado_reg[2]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FSM_onehot_estado_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.717    FSM_onehot_estado_reg[2]_i_8_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  FSM_onehot_estado_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           1.147     8.977    FSM_onehot_estado_reg[2]_i_5_n_0
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.101 f  num_intentos_aux[31]_i_3/O
                         net (fo=1, routed)           0.289     9.391    mod_conv_debouncer/num_intentos_aux_reg[0]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.515 r  mod_conv_debouncer/num_intentos_aux[31]_i_1/O
                         net (fo=32, routed)          0.729    10.244    num_intentos_aux_sig
    SLICE_X44Y20         FDRE                                         r  num_intentos_aux_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  num_intentos_aux_reg[12]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y20         FDRE (Setup_fdre_C_CE)      -0.205    14.812    num_intentos_aux_reg[12]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 num_intentos_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_intentos_aux_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.858ns (35.915%)  route 3.315ns (64.085%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  num_intentos_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  num_intentos_aux_reg[3]/Q
                         net (fo=11, routed)          1.150     6.640    num_intentos_aux_reg_n_0_[3]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.939 r  FSM_onehot_estado[2]_i_40/O
                         net (fo=1, routed)           0.000     6.939    FSM_onehot_estado[2]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.489 r  FSM_onehot_estado_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.489    FSM_onehot_estado_reg[2]_i_26_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  FSM_onehot_estado_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.603    FSM_onehot_estado_reg[2]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FSM_onehot_estado_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.717    FSM_onehot_estado_reg[2]_i_8_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  FSM_onehot_estado_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           1.147     8.977    FSM_onehot_estado_reg[2]_i_5_n_0
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.101 f  num_intentos_aux[31]_i_3/O
                         net (fo=1, routed)           0.289     9.391    mod_conv_debouncer/num_intentos_aux_reg[0]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.515 r  mod_conv_debouncer/num_intentos_aux[31]_i_1/O
                         net (fo=32, routed)          0.729    10.244    num_intentos_aux_sig
    SLICE_X44Y20         FDRE                                         r  num_intentos_aux_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  num_intentos_aux_reg[4]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y20         FDRE (Setup_fdre_C_CE)      -0.205    14.812    num_intentos_aux_reg[4]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 num_intentos_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_intentos_aux_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.858ns (35.915%)  route 3.315ns (64.085%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  num_intentos_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  num_intentos_aux_reg[3]/Q
                         net (fo=11, routed)          1.150     6.640    num_intentos_aux_reg_n_0_[3]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.939 r  FSM_onehot_estado[2]_i_40/O
                         net (fo=1, routed)           0.000     6.939    FSM_onehot_estado[2]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.489 r  FSM_onehot_estado_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.489    FSM_onehot_estado_reg[2]_i_26_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  FSM_onehot_estado_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.603    FSM_onehot_estado_reg[2]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FSM_onehot_estado_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.717    FSM_onehot_estado_reg[2]_i_8_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  FSM_onehot_estado_reg[2]_i_5/CO[3]
                         net (fo=2, routed)           1.147     8.977    FSM_onehot_estado_reg[2]_i_5_n_0
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.101 f  num_intentos_aux[31]_i_3/O
                         net (fo=1, routed)           0.289     9.391    mod_conv_debouncer/num_intentos_aux_reg[0]
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.515 r  mod_conv_debouncer/num_intentos_aux[31]_i_1/O
                         net (fo=32, routed)          0.729    10.244    num_intentos_aux_sig
    SLICE_X44Y20         FDRE                                         r  num_intentos_aux_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  num_intentos_aux_reg[5]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y20         FDRE (Setup_fdre_C_CE)      -0.205    14.812    num_intentos_aux_reg[5]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  4.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mod_efectosLEDs/parpadear_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_efectosLEDs/parpadear_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     1.434    mod_efectosLEDs/CLK
    SLICE_X42Y26         FDRE                                         r  mod_efectosLEDs/parpadear_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.164     1.598 f  mod_efectosLEDs/parpadear_reg[3]/Q
                         net (fo=2, routed)           0.149     1.747    mod_efectosLEDs/parpadear[3]
    SLICE_X42Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  mod_efectosLEDs/parpadear[3]_i_1/O
                         net (fo=1, routed)           0.000     1.792    mod_efectosLEDs/p_0_in[3]
    SLICE_X42Y26         FDRE                                         r  mod_efectosLEDs/parpadear_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.818     1.945    mod_efectosLEDs/CLK
    SLICE_X42Y26         FDRE                                         r  mod_efectosLEDs/parpadear_reg[3]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.121     1.555    mod_efectosLEDs/parpadear_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mod_efectosLEDs/cuenta_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_efectosLEDs/cuenta_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.553     1.436    mod_efectosLEDs/CLK
    SLICE_X41Y22         FDRE                                         r  mod_efectosLEDs/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  mod_efectosLEDs/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.119     1.696    mod_efectosLEDs/cuenta_reg[15]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  mod_efectosLEDs/cuenta_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    mod_efectosLEDs/cuenta_reg[12]_i_1_n_4
    SLICE_X41Y22         FDRE                                         r  mod_efectosLEDs/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.820     1.947    mod_efectosLEDs/CLK
    SLICE_X41Y22         FDRE                                         r  mod_efectosLEDs/cuenta_reg[15]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    mod_efectosLEDs/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mod_efectosLEDs/parpadear_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_efectosLEDs/parpadear_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.554     1.437    mod_efectosLEDs/CLK
    SLICE_X45Y22         FDRE                                         r  mod_efectosLEDs/parpadear_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  mod_efectosLEDs/parpadear_reg[8]/Q
                         net (fo=2, routed)           0.170     1.748    mod_efectosLEDs/parpadear[8]
    SLICE_X45Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.793 r  mod_efectosLEDs/parpadear[8]_i_1/O
                         net (fo=1, routed)           0.000     1.793    mod_efectosLEDs/p_0_in[8]
    SLICE_X45Y22         FDRE                                         r  mod_efectosLEDs/parpadear_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.821     1.948    mod_efectosLEDs/CLK
    SLICE_X45Y22         FDRE                                         r  mod_efectosLEDs/parpadear_reg[8]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X45Y22         FDRE (Hold_fdre_C_D)         0.092     1.529    mod_efectosLEDs/parpadear_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mod_efectosLEDs/parpadear_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_efectosLEDs/parpadear_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.552     1.435    mod_efectosLEDs/CLK
    SLICE_X45Y26         FDRE                                         r  mod_efectosLEDs/parpadear_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  mod_efectosLEDs/parpadear_reg[12]/Q
                         net (fo=2, routed)           0.170     1.746    mod_efectosLEDs/parpadear[12]
    SLICE_X45Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.791 r  mod_efectosLEDs/parpadear[12]_i_1/O
                         net (fo=1, routed)           0.000     1.791    mod_efectosLEDs/p_0_in[12]
    SLICE_X45Y26         FDRE                                         r  mod_efectosLEDs/parpadear_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.819     1.946    mod_efectosLEDs/CLK
    SLICE_X45Y26         FDRE                                         r  mod_efectosLEDs/parpadear_reg[12]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X45Y26         FDRE (Hold_fdre_C_D)         0.092     1.527    mod_efectosLEDs/parpadear_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mod_efectosLEDs/cuenta_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_efectosLEDs/cuenta_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     1.434    mod_efectosLEDs/CLK
    SLICE_X41Y23         FDRE                                         r  mod_efectosLEDs/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  mod_efectosLEDs/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.120     1.695    mod_efectosLEDs/cuenta_reg[19]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  mod_efectosLEDs/cuenta_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    mod_efectosLEDs/cuenta_reg[16]_i_1_n_4
    SLICE_X41Y23         FDRE                                         r  mod_efectosLEDs/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.818     1.945    mod_efectosLEDs/CLK
    SLICE_X41Y23         FDRE                                         r  mod_efectosLEDs/cuenta_reg[19]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X41Y23         FDRE (Hold_fdre_C_D)         0.105     1.539    mod_efectosLEDs/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mod_efectosLEDs/cuenta_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_efectosLEDs/cuenta_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.553     1.436    mod_efectosLEDs/CLK
    SLICE_X41Y21         FDRE                                         r  mod_efectosLEDs/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  mod_efectosLEDs/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.120     1.697    mod_efectosLEDs/cuenta_reg[11]
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  mod_efectosLEDs/cuenta_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    mod_efectosLEDs/cuenta_reg[8]_i_1_n_4
    SLICE_X41Y21         FDRE                                         r  mod_efectosLEDs/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.821     1.948    mod_efectosLEDs/CLK
    SLICE_X41Y21         FDRE                                         r  mod_efectosLEDs/cuenta_reg[11]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    mod_efectosLEDs/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mod_efectosLEDs/cuenta_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_efectosLEDs/cuenta_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.550     1.433    mod_efectosLEDs/CLK
    SLICE_X41Y24         FDRE                                         r  mod_efectosLEDs/cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  mod_efectosLEDs/cuenta_reg[23]/Q
                         net (fo=2, routed)           0.120     1.694    mod_efectosLEDs/cuenta_reg[23]
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  mod_efectosLEDs/cuenta_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    mod_efectosLEDs/cuenta_reg[20]_i_1_n_4
    SLICE_X41Y24         FDRE                                         r  mod_efectosLEDs/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.817     1.944    mod_efectosLEDs/CLK
    SLICE_X41Y24         FDRE                                         r  mod_efectosLEDs/cuenta_reg[23]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X41Y24         FDRE (Hold_fdre_C_D)         0.105     1.538    mod_efectosLEDs/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mod_efectosLEDs/cuenta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_efectosLEDs/cuenta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.554     1.437    mod_efectosLEDs/CLK
    SLICE_X41Y20         FDRE                                         r  mod_efectosLEDs/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  mod_efectosLEDs/cuenta_reg[7]/Q
                         net (fo=2, routed)           0.120     1.698    mod_efectosLEDs/cuenta_reg[7]
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  mod_efectosLEDs/cuenta_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    mod_efectosLEDs/cuenta_reg[4]_i_1_n_4
    SLICE_X41Y20         FDRE                                         r  mod_efectosLEDs/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.822     1.949    mod_efectosLEDs/CLK
    SLICE_X41Y20         FDRE                                         r  mod_efectosLEDs/cuenta_reg[7]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X41Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    mod_efectosLEDs/cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mod_efectosLEDs/cuenta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_efectosLEDs/cuenta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.553     1.436    mod_efectosLEDs/CLK
    SLICE_X41Y21         FDRE                                         r  mod_efectosLEDs/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  mod_efectosLEDs/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.115     1.692    mod_efectosLEDs/cuenta_reg[8]
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  mod_efectosLEDs/cuenta_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    mod_efectosLEDs/cuenta_reg[8]_i_1_n_7
    SLICE_X41Y21         FDRE                                         r  mod_efectosLEDs/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.821     1.948    mod_efectosLEDs/CLK
    SLICE_X41Y21         FDRE                                         r  mod_efectosLEDs/cuenta_reg[8]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    mod_efectosLEDs/cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mod_efectosLEDs/parpadear_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_efectosLEDs/parpadear_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.554     1.437    mod_efectosLEDs/CLK
    SLICE_X44Y27         FDRE                                         r  mod_efectosLEDs/parpadear_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  mod_efectosLEDs/parpadear_reg[9]/Q
                         net (fo=2, routed)           0.173     1.751    mod_efectosLEDs/parpadear[9]
    SLICE_X44Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.796 r  mod_efectosLEDs/parpadear[9]_i_1/O
                         net (fo=1, routed)           0.000     1.796    mod_efectosLEDs/p_0_in[9]
    SLICE_X44Y27         FDRE                                         r  mod_efectosLEDs/parpadear_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.821     1.948    mod_efectosLEDs/CLK
    SLICE_X44Y27         FDRE                                         r  mod_efectosLEDs/parpadear_reg[9]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X44Y27         FDRE (Hold_fdre_C_D)         0.092     1.529    mod_efectosLEDs/parpadear_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y25   correct_key_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y25   correct_key_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y25   correct_key_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y23   mod_conv_debouncer/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y26   mod_conv_debouncer/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y26   mod_conv_debouncer/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y26   mod_conv_debouncer/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y27   mod_conv_debouncer/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y27   mod_conv_debouncer/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y25   correct_key_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y25   correct_key_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y25   correct_key_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y25   correct_key_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y25   correct_key_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y25   correct_key_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   mod_conv_debouncer/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   mod_conv_debouncer/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y26   mod_conv_debouncer/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y26   mod_conv_debouncer/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   mod_conv_debouncer/count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   mod_conv_debouncer/count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   mod_conv_debouncer/count_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   mod_conv_debouncer/count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   mod_efectosLEDs/alternar_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y22   mod_efectosLEDs/alternar_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   mod_efectosLEDs/alternar_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   mod_efectosLEDs/alternar_reg[12]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   mod_efectosLEDs/alternar_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y27   mod_efectosLEDs/alternar_reg[14]/C



