--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 636 paths analyzed, 240 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.871ns.
--------------------------------------------------------------------------------
Slack:                  16.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.745ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.720 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y39.SR       net (fanout=12)       2.759   M_reset_cond_out
    SLICE_X3Y39.CLK      Tsrck                 0.468   myfsm/M_state_q_FSM_FFd1_2
                                                       myfsm/M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.745ns (0.986ns logic, 2.759ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  16.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.720 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y39.SR       net (fanout=12)       2.759   M_reset_cond_out
    SLICE_X3Y39.CLK      Tsrck                 0.438   myfsm/M_state_q_FSM_FFd1_2
                                                       myfsm/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (0.956ns logic, 2.759ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  16.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.706ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.720 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y39.SR       net (fanout=12)       2.759   M_reset_cond_out
    SLICE_X2Y39.CLK      Tsrck                 0.429   myfsm/M_state_q_FSM_FFd4_1
                                                       myfsm/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.706ns (0.947ns logic, 2.759ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  16.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.695ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.720 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y39.SR       net (fanout=12)       2.759   M_reset_cond_out
    SLICE_X2Y39.CLK      Tsrck                 0.418   myfsm/M_state_q_FSM_FFd4_1
                                                       myfsm/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.695ns (0.936ns logic, 2.759ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  16.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.720 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y39.SR       net (fanout=12)       2.759   M_reset_cond_out
    SLICE_X2Y39.CLK      Tsrck                 0.395   myfsm/M_state_q_FSM_FFd4_1
                                                       myfsm/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (0.913ns logic, 2.759ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  16.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.665ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.722 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y35.SR       net (fanout=12)       2.719   M_reset_cond_out
    SLICE_X4Y35.CLK      Tsrck                 0.428   M_counter_q_23
                                                       myfsm/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.665ns (0.946ns logic, 2.719ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  16.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.658ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.720 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y39.SR       net (fanout=12)       2.759   M_reset_cond_out
    SLICE_X2Y39.CLK      Tsrck                 0.381   myfsm/M_state_q_FSM_FFd4_1
                                                       myfsm/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      3.658ns (0.899ns logic, 2.759ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  16.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_counter_q_23_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.647ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.722 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_counter_q_23_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y35.SR       net (fanout=12)       2.719   M_reset_cond_out
    SLICE_X5Y35.CLK      Tsrck                 0.410   myfsm/M_counter_q_23_1
                                                       myfsm/M_counter_q_23_1
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (0.928ns logic, 2.719ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  16.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.725 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y32.SR       net (fanout=12)       2.622   M_reset_cond_out
    SLICE_X7Y32.CLK      Tsrck                 0.468   myfsm/M_counter_q[11]
                                                       myfsm/M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (0.986ns logic, 2.622ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  16.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.578ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.725 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y32.SR       net (fanout=12)       2.622   M_reset_cond_out
    SLICE_X7Y32.CLK      Tsrck                 0.438   myfsm/M_counter_q[11]
                                                       myfsm/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.578ns (0.956ns logic, 2.622ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  16.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.553ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.725 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y32.SR       net (fanout=12)       2.622   M_reset_cond_out
    SLICE_X7Y32.CLK      Tsrck                 0.413   myfsm/M_counter_q[11]
                                                       myfsm/M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (0.931ns logic, 2.622ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  16.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.550ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.725 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y32.SR       net (fanout=12)       2.622   M_reset_cond_out
    SLICE_X7Y32.CLK      Tsrck                 0.410   myfsm/M_counter_q[11]
                                                       myfsm/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (0.928ns logic, 2.622ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  16.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.545ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.722 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y35.SR       net (fanout=12)       2.589   M_reset_cond_out
    SLICE_X7Y35.CLK      Tsrck                 0.438   myfsm/M_counter_q[22]
                                                       myfsm/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.545ns (0.956ns logic, 2.589ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  16.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myfsm/M_counter_q_1 (FF)
  Destination:          myfsm/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.580ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (0.722 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myfsm/M_counter_q_1 to myfsm/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.BQ       Tcko                  0.430   myfsm/M_counter_q[3]
                                                       myfsm/M_counter_q_1
    SLICE_X6Y30.B1       net (fanout=1)        0.730   myfsm/M_counter_q[1]
    SLICE_X6Y30.COUT     Topcyb                0.448   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[3]
                                                       myfsm/M_counter_q[1]_rt
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<3>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[3]
    SLICE_X6Y31.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[7]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<7>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[7]
    SLICE_X6Y32.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[11]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<11>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[11]
    SLICE_X6Y33.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[15]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<15>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[15]
    SLICE_X6Y34.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[19]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<19>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[19]
    SLICE_X6Y35.DMUX     Tcind                 0.289   myfsm/M_counter_q[23]_GND_3_o_add_1_OUT[23]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_xor<23>
    SLICE_X5Y35.A4       net (fanout=1)        0.526   myfsm/M_counter_q[23]_GND_3_o_add_1_OUT[23]
    SLICE_X5Y35.A        Tilo                  0.259   myfsm/M_counter_q_23_1
                                                       myfsm/Mmux_M_counter_d161
    SLICE_X4Y35.AX       net (fanout=1)        0.302   myfsm/M_counter_d[23]
    SLICE_X4Y35.CLK      Tdick                 0.085   M_counter_q_23
                                                       myfsm/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (1.875ns logic, 1.705ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack:                  16.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myfsm/M_counter_q_0 (FF)
  Destination:          myfsm/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (0.722 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myfsm/M_counter_q_0 to myfsm/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   myfsm/M_counter_q[3]
                                                       myfsm/M_counter_q_0
    SLICE_X6Y30.A2       net (fanout=1)        0.705   myfsm/M_counter_q[0]
    SLICE_X6Y30.COUT     Topcya                0.472   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[3]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_lut<0>_INV_0
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<3>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[3]
    SLICE_X6Y31.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[7]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<7>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[7]
    SLICE_X6Y32.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[11]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<11>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[11]
    SLICE_X6Y33.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[15]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<15>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[15]
    SLICE_X6Y34.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[19]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<19>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[19]
    SLICE_X6Y35.DMUX     Tcind                 0.289   myfsm/M_counter_q[23]_GND_3_o_add_1_OUT[23]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_xor<23>
    SLICE_X5Y35.A4       net (fanout=1)        0.526   myfsm/M_counter_q[23]_GND_3_o_add_1_OUT[23]
    SLICE_X5Y35.A        Tilo                  0.259   myfsm/M_counter_q_23_1
                                                       myfsm/Mmux_M_counter_d161
    SLICE_X4Y35.AX       net (fanout=1)        0.302   myfsm/M_counter_d[23]
    SLICE_X4Y35.CLK      Tdick                 0.085   M_counter_q_23
                                                       myfsm/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.899ns logic, 1.680ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack:                  16.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.520ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.722 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y35.SR       net (fanout=12)       2.589   M_reset_cond_out
    SLICE_X7Y35.CLK      Tsrck                 0.413   myfsm/M_counter_q[22]
                                                       myfsm/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (0.931ns logic, 2.589ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  16.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.517ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.722 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y35.SR       net (fanout=12)       2.589   M_reset_cond_out
    SLICE_X7Y35.CLK      Tsrck                 0.410   myfsm/M_counter_q[22]
                                                       myfsm/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (0.928ns logic, 2.589ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  16.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myfsm/M_counter_q_5 (FF)
  Destination:          myfsm/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.562ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.722 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myfsm/M_counter_q_5 to myfsm/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.BQ       Tcko                  0.430   myfsm/M_counter_q[7]
                                                       myfsm/M_counter_q_5
    SLICE_X6Y31.B1       net (fanout=1)        0.806   myfsm/M_counter_q[5]
    SLICE_X6Y31.COUT     Topcyb                0.448   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[7]
                                                       myfsm/M_counter_q[5]_rt
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<7>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[7]
    SLICE_X6Y32.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[11]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<11>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[11]
    SLICE_X6Y33.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[15]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<15>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[15]
    SLICE_X6Y34.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[19]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<19>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[19]
    SLICE_X6Y35.DMUX     Tcind                 0.289   myfsm/M_counter_q[23]_GND_3_o_add_1_OUT[23]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_xor<23>
    SLICE_X5Y35.A4       net (fanout=1)        0.526   myfsm/M_counter_q[23]_GND_3_o_add_1_OUT[23]
    SLICE_X5Y35.A        Tilo                  0.259   myfsm/M_counter_q_23_1
                                                       myfsm/Mmux_M_counter_d161
    SLICE_X4Y35.AX       net (fanout=1)        0.302   myfsm/M_counter_d[23]
    SLICE_X4Y35.CLK      Tdick                 0.085   M_counter_q_23
                                                       myfsm/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.562ns (1.784ns logic, 1.778ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  16.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myfsm/M_counter_q_4 (FF)
  Destination:          myfsm/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.485ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.722 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myfsm/M_counter_q_4 to myfsm/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.AQ       Tcko                  0.430   myfsm/M_counter_q[7]
                                                       myfsm/M_counter_q_4
    SLICE_X6Y31.A2       net (fanout=1)        0.705   myfsm/M_counter_q[4]
    SLICE_X6Y31.COUT     Topcya                0.472   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[7]
                                                       myfsm/M_counter_q[4]_rt
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<7>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[7]
    SLICE_X6Y32.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[11]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<11>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[11]
    SLICE_X6Y33.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[15]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<15>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[15]
    SLICE_X6Y34.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[19]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<19>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[19]
    SLICE_X6Y35.DMUX     Tcind                 0.289   myfsm/M_counter_q[23]_GND_3_o_add_1_OUT[23]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_xor<23>
    SLICE_X5Y35.A4       net (fanout=1)        0.526   myfsm/M_counter_q[23]_GND_3_o_add_1_OUT[23]
    SLICE_X5Y35.A        Tilo                  0.259   myfsm/M_counter_q_23_1
                                                       myfsm/Mmux_M_counter_d161
    SLICE_X4Y35.AX       net (fanout=1)        0.302   myfsm/M_counter_d[23]
    SLICE_X4Y35.CLK      Tdick                 0.085   M_counter_q_23
                                                       myfsm/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.485ns (1.808ns logic, 1.677ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack:                  16.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myfsm/M_counter_q_2 (FF)
  Destination:          myfsm/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.452ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (0.722 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myfsm/M_counter_q_2 to myfsm/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.CQ       Tcko                  0.430   myfsm/M_counter_q[3]
                                                       myfsm/M_counter_q_2
    SLICE_X6Y30.C1       net (fanout=1)        0.725   myfsm/M_counter_q[2]
    SLICE_X6Y30.COUT     Topcyc                0.325   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[3]
                                                       myfsm/M_counter_q[2]_rt
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<3>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[3]
    SLICE_X6Y31.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[7]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<7>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[7]
    SLICE_X6Y32.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[11]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<11>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[11]
    SLICE_X6Y33.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[15]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<15>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[15]
    SLICE_X6Y34.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[19]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<19>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[19]
    SLICE_X6Y35.DMUX     Tcind                 0.289   myfsm/M_counter_q[23]_GND_3_o_add_1_OUT[23]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_xor<23>
    SLICE_X5Y35.A4       net (fanout=1)        0.526   myfsm/M_counter_q[23]_GND_3_o_add_1_OUT[23]
    SLICE_X5Y35.A        Tilo                  0.259   myfsm/M_counter_q_23_1
                                                       myfsm/Mmux_M_counter_d161
    SLICE_X4Y35.AX       net (fanout=1)        0.302   myfsm/M_counter_d[23]
    SLICE_X4Y35.CLK      Tdick                 0.085   M_counter_q_23
                                                       myfsm/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.452ns (1.752ns logic, 1.700ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack:                  16.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myfsm/M_counter_q_3 (FF)
  Destination:          myfsm/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.448ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (0.722 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myfsm/M_counter_q_3 to myfsm/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.DQ       Tcko                  0.430   myfsm/M_counter_q[3]
                                                       myfsm/M_counter_q_3
    SLICE_X6Y30.D2       net (fanout=1)        0.756   myfsm/M_counter_q[3]
    SLICE_X6Y30.COUT     Topcyd                0.290   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[3]
                                                       myfsm/M_counter_q[3]_rt
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<3>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[3]
    SLICE_X6Y31.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[7]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<7>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[7]
    SLICE_X6Y32.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[11]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<11>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[11]
    SLICE_X6Y33.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[15]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<15>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[15]
    SLICE_X6Y34.COUT     Tbyp                  0.091   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[19]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy<19>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_cy[19]
    SLICE_X6Y35.DMUX     Tcind                 0.289   myfsm/M_counter_q[23]_GND_3_o_add_1_OUT[23]
                                                       myfsm/Madd_M_counter_q[23]_GND_3_o_add_1_OUT_xor<23>
    SLICE_X5Y35.A4       net (fanout=1)        0.526   myfsm/M_counter_q[23]_GND_3_o_add_1_OUT[23]
    SLICE_X5Y35.A        Tilo                  0.259   myfsm/M_counter_q_23_1
                                                       myfsm/Mmux_M_counter_d161
    SLICE_X4Y35.AX       net (fanout=1)        0.302   myfsm/M_counter_d[23]
    SLICE_X4Y35.CLK      Tdick                 0.085   M_counter_q_23
                                                       myfsm/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.448ns (1.717ns logic, 1.731ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack:                  16.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.388ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.723 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y34.SR       net (fanout=12)       2.402   M_reset_cond_out
    SLICE_X7Y34.CLK      Tsrck                 0.468   myfsm/M_counter_q[19]
                                                       myfsm/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.388ns (0.986ns logic, 2.402ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  16.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.383ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.636 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y31.SR       net (fanout=12)       2.397   M_reset_cond_out
    SLICE_X7Y31.CLK      Tsrck                 0.468   myfsm/M_counter_q[7]
                                                       myfsm/M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (0.986ns logic, 2.397ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  16.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.358ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.723 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y34.SR       net (fanout=12)       2.402   M_reset_cond_out
    SLICE_X7Y34.CLK      Tsrck                 0.438   myfsm/M_counter_q[19]
                                                       myfsm/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.358ns (0.956ns logic, 2.402ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  16.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.353ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.636 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y31.SR       net (fanout=12)       2.397   M_reset_cond_out
    SLICE_X7Y31.CLK      Tsrck                 0.438   myfsm/M_counter_q[7]
                                                       myfsm/M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (0.956ns logic, 2.397ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  16.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.333ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.723 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y34.SR       net (fanout=12)       2.402   M_reset_cond_out
    SLICE_X7Y34.CLK      Tsrck                 0.413   myfsm/M_counter_q[19]
                                                       myfsm/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (0.931ns logic, 2.402ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  16.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.335ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.727 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y36.SR       net (fanout=12)       2.349   M_reset_cond_out
    SLICE_X3Y36.CLK      Tsrck                 0.468   myfsm/M_state_q_FSM_FFd3_2
                                                       myfsm/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                      3.335ns (0.986ns logic, 2.349ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  16.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.330ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.723 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y34.SR       net (fanout=12)       2.402   M_reset_cond_out
    SLICE_X7Y34.CLK      Tsrck                 0.410   myfsm/M_counter_q[19]
                                                       myfsm/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.330ns (0.928ns logic, 2.402ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  16.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.328ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.636 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y31.SR       net (fanout=12)       2.397   M_reset_cond_out
    SLICE_X7Y31.CLK      Tsrck                 0.413   myfsm/M_counter_q[7]
                                                       myfsm/M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.328ns (0.931ns logic, 2.397ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  16.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myfsm/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.325ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.636 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myfsm/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y31.SR       net (fanout=12)       2.397   M_reset_cond_out
    SLICE_X7Y31.CLK      Tsrck                 0.410   myfsm/M_counter_q[7]
                                                       myfsm/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (0.928ns logic, 2.397ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_23/CLK
  Logical resource: myfsm/M_counter_q_23/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myfsm/M_state_q_FSM_FFd3/CLK
  Logical resource: myfsm/M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myfsm/M_state_q_FSM_FFd4_1/CLK
  Logical resource: myfsm/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X2Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myfsm/M_state_q_FSM_FFd4_1/CLK
  Logical resource: myfsm/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X2Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myfsm/M_state_q_FSM_FFd4_1/CLK
  Logical resource: myfsm/M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X2Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myfsm/M_state_q_FSM_FFd4_1/CLK
  Logical resource: myfsm/M_state_q_FSM_FFd4_1/CK
  Location pin: SLICE_X2Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y8.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X1Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_state_q_FSM_FFd3_2/CLK
  Logical resource: myfsm/M_state_q_FSM_FFd2_1/CK
  Location pin: SLICE_X3Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_state_q_FSM_FFd3_2/CLK
  Logical resource: myfsm/M_state_q_FSM_FFd2_2/CK
  Location pin: SLICE_X3Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_state_q_FSM_FFd3_2/CLK
  Logical resource: myfsm/M_state_q_FSM_FFd3_1/CK
  Location pin: SLICE_X3Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_state_q_FSM_FFd3_2/CLK
  Logical resource: myfsm/M_state_q_FSM_FFd3_2/CK
  Location pin: SLICE_X3Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_state_q_FSM_FFd1_2/CLK
  Logical resource: myfsm/M_state_q_FSM_FFd1_1/CK
  Location pin: SLICE_X3Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_state_q_FSM_FFd1_2/CLK
  Logical resource: myfsm/M_state_q_FSM_FFd1_2/CK
  Location pin: SLICE_X3Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_counter_q_23_1/CLK
  Logical resource: myfsm/M_counter_q_23_1/CK
  Location pin: SLICE_X5Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_counter_q[3]/CLK
  Logical resource: myfsm/M_counter_q_0/CK
  Location pin: SLICE_X7Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_counter_q[3]/CLK
  Logical resource: myfsm/M_counter_q_1/CK
  Location pin: SLICE_X7Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_counter_q[3]/CLK
  Logical resource: myfsm/M_counter_q_2/CK
  Location pin: SLICE_X7Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_counter_q[3]/CLK
  Logical resource: myfsm/M_counter_q_3/CK
  Location pin: SLICE_X7Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_counter_q[7]/CLK
  Logical resource: myfsm/M_counter_q_4/CK
  Location pin: SLICE_X7Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_counter_q[7]/CLK
  Logical resource: myfsm/M_counter_q_5/CK
  Location pin: SLICE_X7Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_counter_q[7]/CLK
  Logical resource: myfsm/M_counter_q_6/CK
  Location pin: SLICE_X7Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_counter_q[7]/CLK
  Logical resource: myfsm/M_counter_q_7/CK
  Location pin: SLICE_X7Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_counter_q[11]/CLK
  Logical resource: myfsm/M_counter_q_8/CK
  Location pin: SLICE_X7Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_counter_q[11]/CLK
  Logical resource: myfsm/M_counter_q_9/CK
  Location pin: SLICE_X7Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myfsm/M_counter_q[11]/CLK
  Logical resource: myfsm/M_counter_q_10/CK
  Location pin: SLICE_X7Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.871|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 636 paths, 0 nets, and 251 connections

Design statistics:
   Minimum period:   3.871ns{1}   (Maximum frequency: 258.331MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct  5 13:55:48 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



