// Seed: 1650801155
module module_0 (
    input tri id_0,
    input wand id_1,
    input tri1 id_2,
    output wand id_3,
    output supply0 id_4,
    output uwire id_5,
    input supply0 id_6,
    input uwire id_7
);
  wire id_9;
  assign id_5 = 1;
  wire id_10 = id_9;
endmodule
module module_1 (
    input  tri1 id_0,
    output wire id_1
);
  initial begin
    if (1'b0 == 1) begin
      #id_3;
      id_3 = 1;
    end else disable id_4;
  end
  module_0(
      id_0, id_0, id_0, id_1, id_1, id_1, id_0, id_0
  );
endmodule
