// Seed: 4097250289
module module_0 (
    input uwire id_0
);
endmodule
module module_1 #(
    parameter id_1 = 32'd29
) (
    input tri0  id_0,
    input uwire _id_1,
    input wire  id_2,
    input wor   id_3,
    input wand  id_4,
    input tri   id_5,
    input wor   id_6,
    input tri1  id_7
);
  wire [id_1 : -1 'b0] id_9, id_10, id_11;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_0 = 0;
  assign id_9 = 1;
endmodule
module module_2 (
    output uwire id_0,
    input wire id_1,
    input wor id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wand id_5
    , id_18,
    output tri1 id_6,
    input tri id_7,
    output wire id_8,
    input supply0 id_9,
    output wand id_10,
    input wire id_11,
    output wand id_12,
    input supply0 id_13,
    output supply0 id_14,
    output supply0 id_15,
    input wand id_16
);
  assign id_8 = -1 && id_13 != id_18;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
  assign id_10 = id_7 * -1;
endmodule
