{
    "softlogic/bfly/no_arch": {
        "test_name": "softlogic/bfly/no_arch",
        "verilog": "bfly.v",
        "max_rss(MiB)": 2215.9,
        "exec_time(ms)": 88322.2,
        "elaboration_time(ms)": 83999.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4069.2,
        "synthesis_time(ms)": 88068.8,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 64,
        "logic element": 40216,
        "latch": 2304,
        "Longest Path": 572,
        "Average Path": 5,
        "Estimated LUTs": 40216,
        "Total Node": 42521
    },
    "softlogic/bfly/soft_fpu_arch_timing": {
        "test_name": "softlogic/bfly/soft_fpu_arch_timing",
        "architecture": "soft_fpu_arch_timing.xml",
        "verilog": "bfly.v",
        "max_rss(MiB)": 2214.5,
        "exec_time(ms)": 89180.7,
        "elaboration_time(ms)": 84941.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3986.4,
        "synthesis_time(ms)": 88928.1,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 64,
        "logic element": 40216,
        "latch": 2304,
        "generic logic size": 4,
        "Longest Path": 572,
        "Average Path": 5,
        "Estimated LUTs": 44804,
        "Total Node": 42521
    },
    "softlogic/bgm/no_arch": {
        "test_name": "softlogic/bgm/no_arch",
        "verilog": "bgm.v",
        "max_rss(MiB)": 2647.3,
        "exec_time(ms)": 414404.1,
        "elaboration_time(ms)": 391140.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 22638.3,
        "synthesis_time(ms)": 413778.7,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 104630,
        "latch": 5140,
        "Longest Path": 2425,
        "Average Path": 5,
        "Estimated LUTs": 104630,
        "Total Node": 109771
    },
    "softlogic/bgm/soft_fpu_arch_timing": {
        "test_name": "softlogic/bgm/soft_fpu_arch_timing",
        "architecture": "soft_fpu_arch_timing.xml",
        "verilog": "bgm.v",
        "max_rss(MiB)": 2649.8,
        "exec_time(ms)": 410819.8,
        "elaboration_time(ms)": 390770.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19488.3,
        "synthesis_time(ms)": 410258.6,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 104630,
        "latch": 5140,
        "generic logic size": 4,
        "Longest Path": 2425,
        "Average Path": 5,
        "Estimated LUTs": 116369,
        "Total Node": 109771
    },
    "softlogic/dscg/no_arch": {
        "test_name": "softlogic/dscg/no_arch",
        "verilog": "dscg.v",
        "max_rss(MiB)": 2213,
        "exec_time(ms)": 89989.1,
        "elaboration_time(ms)": 84676.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5013.2,
        "synthesis_time(ms)": 89689.5,
        "Latch Drivers": 1,
        "Pi": 128,
        "Po": 64,
        "logic element": 40181,
        "latch": 2226,
        "Longest Path": 574,
        "Average Path": 5,
        "Estimated LUTs": 40181,
        "Total Node": 42408
    },
    "softlogic/dscg/soft_fpu_arch_timing": {
        "test_name": "softlogic/dscg/soft_fpu_arch_timing",
        "architecture": "soft_fpu_arch_timing.xml",
        "verilog": "dscg.v",
        "max_rss(MiB)": 2215.2,
        "exec_time(ms)": 89135.3,
        "elaboration_time(ms)": 84860,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4021.7,
        "synthesis_time(ms)": 88881.7,
        "Latch Drivers": 1,
        "Pi": 128,
        "Po": 64,
        "logic element": 40181,
        "latch": 2226,
        "generic logic size": 4,
        "Longest Path": 574,
        "Average Path": 5,
        "Estimated LUTs": 44729,
        "Total Node": 42408
    },
    "softlogic/fir/no_arch": {
        "test_name": "softlogic/fir/no_arch",
        "verilog": "fir.v",
        "max_rss(MiB)": 2170,
        "exec_time(ms)": 73646.3,
        "elaboration_time(ms)": 70067.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3341.4,
        "synthesis_time(ms)": 73408.5,
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 32,
        "logic element": 37247,
        "latch": 2337,
        "Longest Path": 770,
        "Average Path": 4,
        "Estimated LUTs": 37247,
        "Total Node": 39585
    },
    "softlogic/fir/soft_fpu_arch_timing": {
        "test_name": "softlogic/fir/soft_fpu_arch_timing",
        "architecture": "soft_fpu_arch_timing.xml",
        "verilog": "fir.v",
        "max_rss(MiB)": 2172,
        "exec_time(ms)": 73778.5,
        "elaboration_time(ms)": 69877.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3624,
        "synthesis_time(ms)": 73501.5,
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 32,
        "logic element": 37247,
        "latch": 2337,
        "generic logic size": 4,
        "Longest Path": 770,
        "Average Path": 4,
        "Estimated LUTs": 41416,
        "Total Node": 39585
    },
    "softlogic/mm3/no_arch": {
        "test_name": "softlogic/mm3/no_arch",
        "verilog": "mm3.v",
        "max_rss(MiB)": 2020.4,
        "exec_time(ms)": 44519.2,
        "elaboration_time(ms)": 42370,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1971.2,
        "synthesis_time(ms)": 44341.2,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 32,
        "logic element": 27180,
        "latch": 1498,
        "Longest Path": 572,
        "Average Path": 5,
        "Estimated LUTs": 27180,
        "Total Node": 28679
    },
    "softlogic/mm3/soft_fpu_arch_timing": {
        "test_name": "softlogic/mm3/soft_fpu_arch_timing",
        "architecture": "soft_fpu_arch_timing.xml",
        "verilog": "mm3.v",
        "max_rss(MiB)": 2022.1,
        "exec_time(ms)": 44664.9,
        "elaboration_time(ms)": 42110,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2345.6,
        "synthesis_time(ms)": 44455.6,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 32,
        "logic element": 27180,
        "latch": 1498,
        "generic logic size": 4,
        "Longest Path": 572,
        "Average Path": 5,
        "Estimated LUTs": 30182,
        "Total Node": 28679
    },
    "softlogic/ode/no_arch": {
        "test_name": "softlogic/ode/no_arch",
        "verilog": "ode.v",
        "max_rss(MiB)": 1996.9,
        "exec_time(ms)": 45501.9,
        "elaboration_time(ms)": 43410.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1921.9,
        "synthesis_time(ms)": 45332.3,
        "Latch Drivers": 1,
        "Pi": 129,
        "Po": 72,
        "logic element": 23317,
        "latch": 2005,
        "Longest Path": 3350,
        "Average Path": 4,
        "Estimated LUTs": 23317,
        "Total Node": 25323
    },
    "softlogic/ode/soft_fpu_arch_timing": {
        "test_name": "softlogic/ode/soft_fpu_arch_timing",
        "architecture": "soft_fpu_arch_timing.xml",
        "verilog": "ode.v",
        "max_rss(MiB)": 1997.7,
        "exec_time(ms)": 45415.3,
        "elaboration_time(ms)": 43333.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1911,
        "synthesis_time(ms)": 45244.8,
        "Latch Drivers": 1,
        "Pi": 129,
        "Po": 72,
        "logic element": 23317,
        "latch": 2005,
        "generic logic size": 4,
        "Longest Path": 3350,
        "Average Path": 4,
        "Estimated LUTs": 26213,
        "Total Node": 25323
    },
    "softlogic/syn2/no_arch": {
        "test_name": "softlogic/syn2/no_arch",
        "verilog": "syn2.v",
        "max_rss(MiB)": 2244.1,
        "exec_time(ms)": 105513.3,
        "elaboration_time(ms)": 101254.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3999.9,
        "synthesis_time(ms)": 105254.5,
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 128,
        "logic element": 43187,
        "latch": 2219,
        "Longest Path": 577,
        "Average Path": 5,
        "Estimated LUTs": 43187,
        "Total Node": 45407
    },
    "softlogic/syn2/soft_fpu_arch_timing": {
        "test_name": "softlogic/syn2/soft_fpu_arch_timing",
        "architecture": "soft_fpu_arch_timing.xml",
        "verilog": "syn2.v",
        "max_rss(MiB)": 2247.9,
        "exec_time(ms)": 108186.5,
        "elaboration_time(ms)": 101780.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 6104.4,
        "synthesis_time(ms)": 107885.3,
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 128,
        "logic element": 43187,
        "latch": 2219,
        "generic logic size": 4,
        "Longest Path": 577,
        "Average Path": 5,
        "Estimated LUTs": 48194,
        "Total Node": 45407
    },
    "softlogic/syn7/no_arch": {
        "test_name": "softlogic/syn7/no_arch",
        "verilog": "syn7.v",
        "max_rss(MiB)": 3390.4,
        "exec_time(ms)": 1870436,
        "elaboration_time(ms)": 1786329.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 83030.8,
        "synthesis_time(ms)": 1869360.1,
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 128,
        "logic element": 207184,
        "latch": 9274,
        "Longest Path": 3835,
        "Average Path": 5,
        "Estimated LUTs": 207184,
        "Total Node": 216459
    },
    "softlogic/syn7/soft_fpu_arch_timing": {
        "test_name": "softlogic/syn7/soft_fpu_arch_timing",
        "architecture": "soft_fpu_arch_timing.xml",
        "verilog": "syn7.v",
        "max_rss(MiB)": 3392.8,
        "exec_time(ms)": 1885250.7,
        "elaboration_time(ms)": 1785963.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 98001.8,
        "synthesis_time(ms)": 1883965,
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 128,
        "logic element": 207184,
        "latch": 9274,
        "generic logic size": 4,
        "Longest Path": 3835,
        "Average Path": 5,
        "Estimated LUTs": 230328,
        "Total Node": 216459
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
