Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon May 26 00:54:33 2025
| Host             : LAPTOP-6M06RABV running 64-bit major release  (build 9200)
| Command          : report_power -file task_water_power_routed.rpt -pb task_water_power_summary_routed.pb -rpx task_water_power_routed.rpx
| Design           : task_water
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 17.043 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 16.741                           |
| Device Static (W)        | 0.301                            |
| Effective TJA (C/W)      | 4.8                              |
| Max Ambient (C)          | 3.6                              |
| Junction Temperature (C) | 106.4                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.356 |     1027 |       --- |             --- |
|   LUT as Logic |     1.189 |      440 |     20800 |            2.12 |
|   Register     |     0.086 |      364 |     41600 |            0.88 |
|   CARRY4       |     0.074 |       68 |      8150 |            0.83 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       47 |       --- |             --- |
| Signals        |     1.152 |      717 |       --- |             --- |
| I/O            |    14.234 |       32 |       210 |           15.24 |
| Static Power   |     0.301 |          |           |                 |
| Total          |    17.043 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.738 |       2.544 |      0.194 |
| Vccaux    |       1.800 |     0.555 |       0.520 |      0.035 |
| Vcco33    |       3.300 |     4.020 |       4.019 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.000 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| task_water          |    16.741 |
|   clkdiv_inst       |     0.245 |
|   pb_down           |     0.089 |
|     db_inst         |     0.084 |
|   pb_left           |     0.072 |
|     db_inst         |     0.072 |
|   pb_ok             |     0.074 |
|     db_inst         |     0.074 |
|   pb_oklong         |     0.072 |
|     db_inst         |     0.071 |
|   pb_reset          |     0.093 |
|     db_inst         |     0.092 |
|   pb_right          |     0.073 |
|     db_inst         |     0.072 |
|   pb_silent         |     0.093 |
|     db_inst         |     0.089 |
|   pb_up             |     0.075 |
|     db_inst         |     0.074 |
|   remind_ctrl       |    <0.001 |
|   timer_inst        |     1.510 |
|     clkdiv_inst     |     0.236 |
|     display         |     0.391 |
|       display_high  |     0.198 |
|         div1        |     0.198 |
|       display_low   |     0.193 |
|         div1        |     0.193 |
|     dp1             |     0.862 |
|       set1          |     0.171 |
|       tim           |     0.691 |
|     fsm1            |     0.021 |
|   water_remind_inst |     0.000 |
+---------------------+-----------+


