#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Aug  6 15:15:50 2018
# Process ID: 11092
# Current directory: C:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14196 C:\hdl_projects\MiniZed_full_mixing.xpr\MiniZed_full\MiniZed_full.xpr
# Log file: C:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full/vivado.log
# Journal file: C:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full\vivado.jou
#-----------------------------------------------------------
WARNING: [Common 17-1271] The MYVIVADO environment variable specifies an invalid location 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado'
start_gui
open_project C:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full/MiniZed_full.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-17860-DESKTOP-HQKVQ13/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for em.avnet.com:minized:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full/MiniZed_full.ipdefs/digilent_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_processing_system7_0_0
design_1_xbar_0
design_1_xlconstant_1_1
design_1_ps7_0_axi_periph_0
design_1_rst_ps7_0_50M_0
design_1_xlconstant_0_0
design_1_auto_cc_0
design_1_axi_quad_spi_0_0
design_1_axi_vdma_0_0
design_1_v_axi4s_vid_out_0_0
design_1_ps7_0_axi_periph_1
design_1_v_tc_0_0
design_1_xlconstant_1_0
design_1_rst_ps7_0_50M_1
design_1_axis_subset_converter_0_0
design_1_v_mix_0_0
design_1_auto_cc_3
design_1_v_tpg_0_0
design_1_v_tpg_0_1
design_1_s00_data_fifo_0
design_1_v_tpg_0_2
design_1_auto_cc_1
design_1_auto_cc_2
design_1_auto_pc_0
design_1_auto_pc_1

INFO: [Project 1-230] Project 'MiniZed_full.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 888.250 ; gain = 180.328
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {design_1_ps7_0_axi_periph_1 design_1_xlconstant_0_0 design_1_v_mix_0_0 design_1_axis_subset_converter_0_0 design_1_axi_quad_spi_0_0 design_1_v_tc_0_0 design_1_xlconstant_1_0 design_1_v_tpg_0_1 design_1_rst_ps7_0_50M_1 design_1_axi_vdma_0_0 design_1_processing_system7_0_0 design_1_xlconstant_1_1 design_1_ps7_0_axi_periph_0 design_1_v_axi4s_vid_out_0_0 design_1_rst_ps7_0_50M_0 design_1_v_tpg_0_0 design_1_v_tpg_0_2}] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:module_ref:wireless_mgr:1.0 - wireless_mgr_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- avnet.com:ip:zed_ali3_controller:1.7 - zed_ali3_controller_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M1
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:v_mix:1.0 - v_mix_0
Adding cell -- xilinx.com:ip:v_tpg:7.0 - v_tpg_0
Adding cell -- xilinx.com:ip:v_tpg:7.0 - v_tpg_1
Adding cell -- xilinx.com:ip:v_tpg:7.0 - v_tpg_2
WARNING: [BD 41-1731] Type mismatch between connected pins: /wireless_mgr_0/SDIO_CLK_FB(undef) and /processing_system7_0/SDIO0_CLK_FB(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /zed_ali3_controller_0/clk_out(undef) and /v_axi4s_vid_out_0/vid_io_out_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /zed_ali3_controller_0/clk_out(undef) and /v_tc_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK2(clk) and /zed_ali3_controller_0/clk_in(undef)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_quad_spi_0_0 (AXI Quad SPI 3.2) from revision 10 to revision 16
INFO: [IP_Flow 19-1972] Upgraded design_1_axi_vdma_0_0 from AXI Video Direct Memory Access 6.2 to AXI Video Direct Memory Access 6.3
INFO: [IP_Flow 19-3422] Upgraded design_1_axis_subset_converter_0_0 (AXI4-Stream Subset Converter 1.1) from revision 11 to revision 17
INFO: [IP_Flow 19-3422] Upgraded design_1_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 3 to revision 6
WARNING: [BD 41-1731] Type mismatch between connected pins: /wireless_mgr_0/SDIO_CLK_FB(undef) and /processing_system7_0_upgraded_ipi/SDIO0_CLK_FB(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /zed_ali3_controller_0/clk_in(undef) and /processing_system7_0_upgraded_ipi/FCLK_CLK2(clk)
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 12 to revision 18
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_1 (AXI Interconnect 2.1) from revision 12 to revision 18
INFO: [IP_Flow 19-3422] Upgraded design_1_rst_ps7_0_50M_0 (Processor System Reset 5.0) from revision 10 to revision 12
INFO: [IP_Flow 19-3422] Upgraded design_1_rst_ps7_0_50M_1 (Processor System Reset 5.0) from revision 10 to revision 12
INFO: [IP_Flow 19-3422] Upgraded design_1_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 5 to revision 9
WARNING: [BD 41-1731] Type mismatch between connected pins: /zed_ali3_controller_0/clk_out(undef) and /v_axi4s_vid_out_0_upgraded_ipi/vid_io_out_clk(clk)
INFO: [IP_Flow 19-1972] Upgraded design_1_v_mix_0_0 from Video Mixer 1.0 to Video Mixer 3.0
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_CTRL_ARADDR' width 12 differs from original width 10
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_CTRL_AWADDR' width 12 differs from original width 10
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_v_mix_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded design_1_v_tc_0_0 (Video Timing Controller 6.1) from revision 10 to revision 12
WARNING: [BD 41-1731] Type mismatch between connected pins: /zed_ali3_controller_0/clk_out(undef) and /v_tc_0_upgraded_ipi/clk(clk)
INFO: [IP_Flow 19-3422] Upgraded design_1_v_tpg_0_0 (Video Test Pattern Generator 7.0) from revision 5 to revision 11
INFO: [IP_Flow 19-3422] Upgraded design_1_v_tpg_0_1 (Video Test Pattern Generator 7.0) from revision 5 to revision 11
INFO: [IP_Flow 19-3422] Upgraded design_1_v_tpg_0_2 (Video Test Pattern Generator 7.0) from revision 5 to revision 11
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_0_0 (Constant 1.1) from revision 2 to revision 5
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_1_0 (Constant 1.1) from revision 2 to revision 5
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_1_1 (Constant 1.1) from revision 2 to revision 5
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_v_mix_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 1086.199 ; gain = 143.605
export_ip_user_files -of_objects [get_ips {design_1_ps7_0_axi_periph_1 design_1_xlconstant_0_0 design_1_v_mix_0_0 design_1_axis_subset_converter_0_0 design_1_axi_quad_spi_0_0 design_1_v_tc_0_0 design_1_xlconstant_1_0 design_1_v_tpg_0_1 design_1_rst_ps7_0_50M_1 design_1_axi_vdma_0_0 design_1_processing_system7_0_0 design_1_xlconstant_1_1 design_1_ps7_0_axi_periph_0 design_1_v_axi4s_vid_out_0_0 design_1_rst_ps7_0_50M_0 design_1_v_tpg_0_0 design_1_v_tpg_0_2}] -no_script -sync -force -quiet
validate_bd_design
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
WARNING: [BD 41-927] Following properties on pin /wireless_mgr_0/WL_SDIO_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_wireless_mgr_0_0_WL_SDIO_CLK 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/zed_ali3_controller_0/reset_in

validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.180 ; gain = 0.133
save_bd_design
Wrote  : <C:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full/MiniZed_full.sdk -hwspec C:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full/MiniZed_full.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full/MiniZed_full.sdk -hwspec C:/hdl_projects/MiniZed_full_mixing.xpr/MiniZed_full/MiniZed_full.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  6 15:29:21 2018...
