

================================================================
== Vitis HLS Report for 'adder_tree_large'
================================================================
* Date:           Tue Mar  8 19:41:29 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        AdderTree_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.828 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34| 0.340 us | 0.340 us |   35|   35|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |       32|       32|         2|          1|          1|    32|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      284|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|    24|       74|      264|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       55|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    24|      129|      593|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+----+-----+-----+
    |control_s_axi_U        |control_s_axi       |        0|   0|  74|  104|    0|
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|   0|   20|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|   0|   20|    0|
    |mul_32s_32s_32_1_1_U3  |mul_32s_32s_32_1_1  |        0|   3|   0|   20|    0|
    |mul_32s_32s_32_1_1_U4  |mul_32s_32s_32_1_1  |        0|   3|   0|   20|    0|
    |mul_32s_32s_32_1_1_U5  |mul_32s_32s_32_1_1  |        0|   3|   0|   20|    0|
    |mul_32s_32s_32_1_1_U6  |mul_32s_32s_32_1_1  |        0|   3|   0|   20|    0|
    |mul_32s_32s_32_1_1_U7  |mul_32s_32s_32_1_1  |        0|   3|   0|   20|    0|
    |mul_32s_32s_32_1_1_U8  |mul_32s_32s_32_1_1  |        0|   3|   0|   20|    0|
    +-----------------------+--------------------+---------+----+----+-----+-----+
    |Total                  |                    |        0|  24|  74|  264|    0|
    +-----------------------+--------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_349_p2       |     +    |   0|  0|  15|           7|           1|
    |add_ln29_1_fu_429_p2     |     +    |   0|  0|  39|          32|          32|
    |add_ln29_2_fu_435_p2     |     +    |   0|  0|  32|          32|          32|
    |add_ln29_3_fu_441_p2     |     +    |   0|  0|  32|          32|          32|
    |add_ln29_4_fu_447_p2     |     +    |   0|  0|  39|          32|          32|
    |add_ln29_5_fu_453_p2     |     +    |   0|  0|  32|          32|          32|
    |add_ln29_fu_423_p2       |     +    |   0|  0|  39|          32|          32|
    |c_0_d0                   |     +    |   0|  0|  32|          32|          32|
    |icmp_ln15_fu_344_p2      |   icmp   |   0|  0|  20|          32|          32|
    |ap_enable_pp0            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 284|         266|         260|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |it_reg_329               |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|          9|    9|         21|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_rst_n_inv             |   1|   0|    1|          0|
    |ap_rst_reg_1             |   1|   0|    1|          0|
    |ap_rst_reg_2             |   1|   0|    1|          0|
    |icmp_ln15_reg_471        |   1|   0|    1|          0|
    |it_reg_329               |   7|   0|    7|          0|
    |n_read_reg_466           |  32|   0|   32|          0|
    |zext_ln15_reg_480        |   7|   0|   64|         57|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  55|   0|  112|         57|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |      control     |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |      control     |  return void |
|s_axi_control_AWADDR   |  in |    5|    s_axi   |      control     |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |      control     |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |      control     |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |      control     |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |      control     |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |      control     |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |      control     |  return void |
|s_axi_control_ARADDR   |  in |    5|    s_axi   |      control     |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |      control     |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |      control     |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |      control     |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |      control     |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |      control     |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |      control     |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |      control     |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs | adder_tree_large | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | adder_tree_large | return value |
|interrupt              | out |    1| ap_ctrl_hs | adder_tree_large | return value |
|a_0_address0           | out |    6|  ap_memory |        a_0       |     array    |
|a_0_ce0                | out |    1|  ap_memory |        a_0       |     array    |
|a_0_q0                 |  in |   32|  ap_memory |        a_0       |     array    |
|a_1_address0           | out |    6|  ap_memory |        a_1       |     array    |
|a_1_ce0                | out |    1|  ap_memory |        a_1       |     array    |
|a_1_q0                 |  in |   32|  ap_memory |        a_1       |     array    |
|a_2_address0           | out |    6|  ap_memory |        a_2       |     array    |
|a_2_ce0                | out |    1|  ap_memory |        a_2       |     array    |
|a_2_q0                 |  in |   32|  ap_memory |        a_2       |     array    |
|a_3_address0           | out |    6|  ap_memory |        a_3       |     array    |
|a_3_ce0                | out |    1|  ap_memory |        a_3       |     array    |
|a_3_q0                 |  in |   32|  ap_memory |        a_3       |     array    |
|a_4_address0           | out |    6|  ap_memory |        a_4       |     array    |
|a_4_ce0                | out |    1|  ap_memory |        a_4       |     array    |
|a_4_q0                 |  in |   32|  ap_memory |        a_4       |     array    |
|a_5_address0           | out |    6|  ap_memory |        a_5       |     array    |
|a_5_ce0                | out |    1|  ap_memory |        a_5       |     array    |
|a_5_q0                 |  in |   32|  ap_memory |        a_5       |     array    |
|a_6_address0           | out |    6|  ap_memory |        a_6       |     array    |
|a_6_ce0                | out |    1|  ap_memory |        a_6       |     array    |
|a_6_q0                 |  in |   32|  ap_memory |        a_6       |     array    |
|a_7_address0           | out |    6|  ap_memory |        a_7       |     array    |
|a_7_ce0                | out |    1|  ap_memory |        a_7       |     array    |
|a_7_q0                 |  in |   32|  ap_memory |        a_7       |     array    |
|b_0_address0           | out |    6|  ap_memory |        b_0       |     array    |
|b_0_ce0                | out |    1|  ap_memory |        b_0       |     array    |
|b_0_q0                 |  in |   32|  ap_memory |        b_0       |     array    |
|b_1_address0           | out |    6|  ap_memory |        b_1       |     array    |
|b_1_ce0                | out |    1|  ap_memory |        b_1       |     array    |
|b_1_q0                 |  in |   32|  ap_memory |        b_1       |     array    |
|b_2_address0           | out |    6|  ap_memory |        b_2       |     array    |
|b_2_ce0                | out |    1|  ap_memory |        b_2       |     array    |
|b_2_q0                 |  in |   32|  ap_memory |        b_2       |     array    |
|b_3_address0           | out |    6|  ap_memory |        b_3       |     array    |
|b_3_ce0                | out |    1|  ap_memory |        b_3       |     array    |
|b_3_q0                 |  in |   32|  ap_memory |        b_3       |     array    |
|b_4_address0           | out |    6|  ap_memory |        b_4       |     array    |
|b_4_ce0                | out |    1|  ap_memory |        b_4       |     array    |
|b_4_q0                 |  in |   32|  ap_memory |        b_4       |     array    |
|b_5_address0           | out |    6|  ap_memory |        b_5       |     array    |
|b_5_ce0                | out |    1|  ap_memory |        b_5       |     array    |
|b_5_q0                 |  in |   32|  ap_memory |        b_5       |     array    |
|b_6_address0           | out |    6|  ap_memory |        b_6       |     array    |
|b_6_ce0                | out |    1|  ap_memory |        b_6       |     array    |
|b_6_q0                 |  in |   32|  ap_memory |        b_6       |     array    |
|b_7_address0           | out |    6|  ap_memory |        b_7       |     array    |
|b_7_ce0                | out |    1|  ap_memory |        b_7       |     array    |
|b_7_q0                 |  in |   32|  ap_memory |        b_7       |     array    |
|c_0_address0           | out |    6|  ap_memory |        c_0       |     array    |
|c_0_ce0                | out |    1|  ap_memory |        c_0       |     array    |
|c_0_we0                | out |    1|  ap_memory |        c_0       |     array    |
|c_0_d0                 | out |   32|  ap_memory |        c_0       |     array    |
|c_1_address0           | out |    6|  ap_memory |        c_1       |     array    |
|c_1_ce0                | out |    1|  ap_memory |        c_1       |     array    |
|c_1_we0                | out |    1|  ap_memory |        c_1       |     array    |
|c_1_d0                 | out |   32|  ap_memory |        c_1       |     array    |
|c_1_q0                 |  in |   32|  ap_memory |        c_1       |     array    |
|c_1_address1           | out |    6|  ap_memory |        c_1       |     array    |
|c_1_ce1                | out |    1|  ap_memory |        c_1       |     array    |
|c_1_we1                | out |    1|  ap_memory |        c_1       |     array    |
|c_1_d1                 | out |   32|  ap_memory |        c_1       |     array    |
|c_1_q1                 |  in |   32|  ap_memory |        c_1       |     array    |
|c_2_address0           | out |    6|  ap_memory |        c_2       |     array    |
|c_2_ce0                | out |    1|  ap_memory |        c_2       |     array    |
|c_2_we0                | out |    1|  ap_memory |        c_2       |     array    |
|c_2_d0                 | out |   32|  ap_memory |        c_2       |     array    |
|c_2_q0                 |  in |   32|  ap_memory |        c_2       |     array    |
|c_2_address1           | out |    6|  ap_memory |        c_2       |     array    |
|c_2_ce1                | out |    1|  ap_memory |        c_2       |     array    |
|c_2_we1                | out |    1|  ap_memory |        c_2       |     array    |
|c_2_d1                 | out |   32|  ap_memory |        c_2       |     array    |
|c_2_q1                 |  in |   32|  ap_memory |        c_2       |     array    |
|c_3_address0           | out |    6|  ap_memory |        c_3       |     array    |
|c_3_ce0                | out |    1|  ap_memory |        c_3       |     array    |
|c_3_we0                | out |    1|  ap_memory |        c_3       |     array    |
|c_3_d0                 | out |   32|  ap_memory |        c_3       |     array    |
|c_3_q0                 |  in |   32|  ap_memory |        c_3       |     array    |
|c_3_address1           | out |    6|  ap_memory |        c_3       |     array    |
|c_3_ce1                | out |    1|  ap_memory |        c_3       |     array    |
|c_3_we1                | out |    1|  ap_memory |        c_3       |     array    |
|c_3_d1                 | out |   32|  ap_memory |        c_3       |     array    |
|c_3_q1                 |  in |   32|  ap_memory |        c_3       |     array    |
|c_4_address0           | out |    6|  ap_memory |        c_4       |     array    |
|c_4_ce0                | out |    1|  ap_memory |        c_4       |     array    |
|c_4_we0                | out |    1|  ap_memory |        c_4       |     array    |
|c_4_d0                 | out |   32|  ap_memory |        c_4       |     array    |
|c_4_q0                 |  in |   32|  ap_memory |        c_4       |     array    |
|c_4_address1           | out |    6|  ap_memory |        c_4       |     array    |
|c_4_ce1                | out |    1|  ap_memory |        c_4       |     array    |
|c_4_we1                | out |    1|  ap_memory |        c_4       |     array    |
|c_4_d1                 | out |   32|  ap_memory |        c_4       |     array    |
|c_4_q1                 |  in |   32|  ap_memory |        c_4       |     array    |
|c_5_address0           | out |    6|  ap_memory |        c_5       |     array    |
|c_5_ce0                | out |    1|  ap_memory |        c_5       |     array    |
|c_5_we0                | out |    1|  ap_memory |        c_5       |     array    |
|c_5_d0                 | out |   32|  ap_memory |        c_5       |     array    |
|c_5_q0                 |  in |   32|  ap_memory |        c_5       |     array    |
|c_5_address1           | out |    6|  ap_memory |        c_5       |     array    |
|c_5_ce1                | out |    1|  ap_memory |        c_5       |     array    |
|c_5_we1                | out |    1|  ap_memory |        c_5       |     array    |
|c_5_d1                 | out |   32|  ap_memory |        c_5       |     array    |
|c_5_q1                 |  in |   32|  ap_memory |        c_5       |     array    |
|c_6_address0           | out |    6|  ap_memory |        c_6       |     array    |
|c_6_ce0                | out |    1|  ap_memory |        c_6       |     array    |
|c_6_we0                | out |    1|  ap_memory |        c_6       |     array    |
|c_6_d0                 | out |   32|  ap_memory |        c_6       |     array    |
|c_6_q0                 |  in |   32|  ap_memory |        c_6       |     array    |
|c_6_address1           | out |    6|  ap_memory |        c_6       |     array    |
|c_6_ce1                | out |    1|  ap_memory |        c_6       |     array    |
|c_6_we1                | out |    1|  ap_memory |        c_6       |     array    |
|c_6_d1                 | out |   32|  ap_memory |        c_6       |     array    |
|c_6_q1                 |  in |   32|  ap_memory |        c_6       |     array    |
|c_7_address0           | out |    6|  ap_memory |        c_7       |     array    |
|c_7_ce0                | out |    1|  ap_memory |        c_7       |     array    |
|c_7_we0                | out |    1|  ap_memory |        c_7       |     array    |
|c_7_d0                 | out |   32|  ap_memory |        c_7       |     array    |
|c_7_q0                 |  in |   32|  ap_memory |        c_7       |     array    |
|c_7_address1           | out |    6|  ap_memory |        c_7       |     array    |
|c_7_ce1                | out |    1|  ap_memory |        c_7       |     array    |
|c_7_we1                | out |    1|  ap_memory |        c_7       |     array    |
|c_7_d1                 | out |   32|  ap_memory |        c_7       |     array    |
|c_7_q1                 |  in |   32|  ap_memory |        c_7       |     array    |
+-----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_7"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_6"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_5"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_4"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_3"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_2"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_1"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_0"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_7"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_6"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_5"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_4"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_3"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_2"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_0"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_7"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_6"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_5"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_4"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_3"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_2"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_1"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 29 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_3, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %n" [AdderTree_example/example.cpp:7]   --->   Operation 34 'read' 'n_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (0.60ns)   --->   "%br_ln15 = br void %bb" [AdderTree_example/example.cpp:15]   --->   Operation 35 'br' 'br_ln15' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%it = phi i7 %add_ln15, void %bb0, i7, void %.lr.ph" [AdderTree_example/example.cpp:15]   --->   Operation 36 'phi' 'it' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i7 %it" [AdderTree_example/example.cpp:15]   --->   Operation 37 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.85ns)   --->   "%icmp_ln15 = icmp_eq  i32 %zext_ln15_1, i32 %n_read" [AdderTree_example/example.cpp:15]   --->   Operation 38 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln15 = add i7 %it, i7" [AdderTree_example/example.cpp:15]   --->   Operation 39 'add' 'add_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %bb0, void %._crit_edge.loopexit" [AdderTree_example/example.cpp:15]   --->   Operation 40 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i7 %it" [AdderTree_example/example.cpp:15]   --->   Operation 41 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [AdderTree_example/example.cpp:15]   --->   Operation 42 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i32 %a_0, i64, i64 %zext_ln15" [AdderTree_example/example.cpp:22]   --->   Operation 43 'getelementptr' 'a_0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.15ns)   --->   "%a_0_load = load i6 %a_0_addr" [AdderTree_example/example.cpp:22]   --->   Operation 44 'load' 'a_0_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i32 %b_0, i64, i64 %zext_ln15" [AdderTree_example/example.cpp:22]   --->   Operation 45 'getelementptr' 'b_0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.15ns)   --->   "%b_0_load = load i6 %b_0_addr" [AdderTree_example/example.cpp:22]   --->   Operation 46 'load' 'b_0_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i32 %a_1, i64, i64 %zext_ln15" [AdderTree_example/example.cpp:22]   --->   Operation 47 'getelementptr' 'a_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.15ns)   --->   "%a_1_load = load i6 %a_1_addr" [AdderTree_example/example.cpp:22]   --->   Operation 48 'load' 'a_1_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i32 %b_1, i64, i64 %zext_ln15" [AdderTree_example/example.cpp:22]   --->   Operation 49 'getelementptr' 'b_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.15ns)   --->   "%b_1_load = load i6 %b_1_addr" [AdderTree_example/example.cpp:22]   --->   Operation 50 'load' 'b_1_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr i32 %a_2, i64, i64 %zext_ln15" [AdderTree_example/example.cpp:22]   --->   Operation 51 'getelementptr' 'a_2_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.15ns)   --->   "%a_2_load = load i6 %a_2_addr" [AdderTree_example/example.cpp:22]   --->   Operation 52 'load' 'a_2_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr i32 %b_2, i64, i64 %zext_ln15" [AdderTree_example/example.cpp:22]   --->   Operation 53 'getelementptr' 'b_2_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.15ns)   --->   "%b_2_load = load i6 %b_2_addr" [AdderTree_example/example.cpp:22]   --->   Operation 54 'load' 'b_2_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr i32 %a_3, i64, i64 %zext_ln15" [AdderTree_example/example.cpp:22]   --->   Operation 55 'getelementptr' 'a_3_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (1.15ns)   --->   "%a_3_load = load i6 %a_3_addr" [AdderTree_example/example.cpp:22]   --->   Operation 56 'load' 'a_3_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%b_3_addr = getelementptr i32 %b_3, i64, i64 %zext_ln15" [AdderTree_example/example.cpp:22]   --->   Operation 57 'getelementptr' 'b_3_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.15ns)   --->   "%b_3_load = load i6 %b_3_addr" [AdderTree_example/example.cpp:22]   --->   Operation 58 'load' 'b_3_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr i32 %a_4, i64, i64 %zext_ln15" [AdderTree_example/example.cpp:22]   --->   Operation 59 'getelementptr' 'a_4_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.15ns)   --->   "%a_4_load = load i6 %a_4_addr" [AdderTree_example/example.cpp:22]   --->   Operation 60 'load' 'a_4_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%b_4_addr = getelementptr i32 %b_4, i64, i64 %zext_ln15" [AdderTree_example/example.cpp:22]   --->   Operation 61 'getelementptr' 'b_4_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.15ns)   --->   "%b_4_load = load i6 %b_4_addr" [AdderTree_example/example.cpp:22]   --->   Operation 62 'load' 'b_4_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%a_5_addr = getelementptr i32 %a_5, i64, i64 %zext_ln15" [AdderTree_example/example.cpp:22]   --->   Operation 63 'getelementptr' 'a_5_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (1.15ns)   --->   "%a_5_load = load i6 %a_5_addr" [AdderTree_example/example.cpp:22]   --->   Operation 64 'load' 'a_5_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%b_5_addr = getelementptr i32 %b_5, i64, i64 %zext_ln15" [AdderTree_example/example.cpp:22]   --->   Operation 65 'getelementptr' 'b_5_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.15ns)   --->   "%b_5_load = load i6 %b_5_addr" [AdderTree_example/example.cpp:22]   --->   Operation 66 'load' 'b_5_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%a_6_addr = getelementptr i32 %a_6, i64, i64 %zext_ln15" [AdderTree_example/example.cpp:22]   --->   Operation 67 'getelementptr' 'a_6_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (1.15ns)   --->   "%a_6_load = load i6 %a_6_addr" [AdderTree_example/example.cpp:22]   --->   Operation 68 'load' 'a_6_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%b_6_addr = getelementptr i32 %b_6, i64, i64 %zext_ln15" [AdderTree_example/example.cpp:22]   --->   Operation 69 'getelementptr' 'b_6_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (1.15ns)   --->   "%b_6_load = load i6 %b_6_addr" [AdderTree_example/example.cpp:22]   --->   Operation 70 'load' 'b_6_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%a_7_addr = getelementptr i32 %a_7, i64, i64 %zext_ln15" [AdderTree_example/example.cpp:22]   --->   Operation 71 'getelementptr' 'a_7_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (1.15ns)   --->   "%a_7_load = load i6 %a_7_addr" [AdderTree_example/example.cpp:22]   --->   Operation 72 'load' 'a_7_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%b_7_addr = getelementptr i32 %b_7, i64, i64 %zext_ln15" [AdderTree_example/example.cpp:22]   --->   Operation 73 'getelementptr' 'b_7_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (1.15ns)   --->   "%b_7_load = load i6 %b_7_addr" [AdderTree_example/example.cpp:22]   --->   Operation 74 'load' 'b_7_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%speclatency_ln41 = speclatency void @_ssdm_op_SpecLatency, i64, i64, void @empty_0" [AdderTree_example/example.cpp:41]   --->   Operation 75 'speclatency' 'speclatency_ln41' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.82>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [AdderTree_example/example.cpp:12]   --->   Operation 76 'specpipeline' 'specpipeline_ln12' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [AdderTree_example/example.cpp:12]   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [AdderTree_example/example.cpp:12]   --->   Operation 78 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 79 [1/2] (1.15ns)   --->   "%a_0_load = load i6 %a_0_addr" [AdderTree_example/example.cpp:22]   --->   Operation 79 'load' 'a_0_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 80 [1/2] (1.15ns)   --->   "%b_0_load = load i6 %b_0_addr" [AdderTree_example/example.cpp:22]   --->   Operation 80 'load' 'b_0_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 81 [1/1] (3.17ns)   --->   "%mul_ln22 = mul i32 %b_0_load, i32 %a_0_load" [AdderTree_example/example.cpp:22]   --->   Operation 81 'mul' 'mul_ln22' <Predicate = (!icmp_ln15)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/2] (1.15ns)   --->   "%a_1_load = load i6 %a_1_addr" [AdderTree_example/example.cpp:22]   --->   Operation 82 'load' 'a_1_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 83 [1/2] (1.15ns)   --->   "%b_1_load = load i6 %b_1_addr" [AdderTree_example/example.cpp:22]   --->   Operation 83 'load' 'b_1_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 84 [1/1] (3.17ns)   --->   "%mul_ln22_1 = mul i32 %b_1_load, i32 %a_1_load" [AdderTree_example/example.cpp:22]   --->   Operation 84 'mul' 'mul_ln22_1' <Predicate = (!icmp_ln15)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/2] (1.15ns)   --->   "%a_2_load = load i6 %a_2_addr" [AdderTree_example/example.cpp:22]   --->   Operation 85 'load' 'a_2_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 86 [1/2] (1.15ns)   --->   "%b_2_load = load i6 %b_2_addr" [AdderTree_example/example.cpp:22]   --->   Operation 86 'load' 'b_2_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 87 [1/1] (3.17ns)   --->   "%mul_ln22_2 = mul i32 %b_2_load, i32 %a_2_load" [AdderTree_example/example.cpp:22]   --->   Operation 87 'mul' 'mul_ln22_2' <Predicate = (!icmp_ln15)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/2] (1.15ns)   --->   "%a_3_load = load i6 %a_3_addr" [AdderTree_example/example.cpp:22]   --->   Operation 88 'load' 'a_3_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 89 [1/2] (1.15ns)   --->   "%b_3_load = load i6 %b_3_addr" [AdderTree_example/example.cpp:22]   --->   Operation 89 'load' 'b_3_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 90 [1/1] (3.17ns)   --->   "%mul_ln22_3 = mul i32 %b_3_load, i32 %a_3_load" [AdderTree_example/example.cpp:22]   --->   Operation 90 'mul' 'mul_ln22_3' <Predicate = (!icmp_ln15)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/2] (1.15ns)   --->   "%a_4_load = load i6 %a_4_addr" [AdderTree_example/example.cpp:22]   --->   Operation 91 'load' 'a_4_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 92 [1/2] (1.15ns)   --->   "%b_4_load = load i6 %b_4_addr" [AdderTree_example/example.cpp:22]   --->   Operation 92 'load' 'b_4_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 93 [1/1] (3.17ns)   --->   "%mul_ln22_4 = mul i32 %b_4_load, i32 %a_4_load" [AdderTree_example/example.cpp:22]   --->   Operation 93 'mul' 'mul_ln22_4' <Predicate = (!icmp_ln15)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/2] (1.15ns)   --->   "%a_5_load = load i6 %a_5_addr" [AdderTree_example/example.cpp:22]   --->   Operation 94 'load' 'a_5_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 95 [1/2] (1.15ns)   --->   "%b_5_load = load i6 %b_5_addr" [AdderTree_example/example.cpp:22]   --->   Operation 95 'load' 'b_5_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 96 [1/1] (3.17ns)   --->   "%mul_ln22_5 = mul i32 %b_5_load, i32 %a_5_load" [AdderTree_example/example.cpp:22]   --->   Operation 96 'mul' 'mul_ln22_5' <Predicate = (!icmp_ln15)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/2] (1.15ns)   --->   "%a_6_load = load i6 %a_6_addr" [AdderTree_example/example.cpp:22]   --->   Operation 97 'load' 'a_6_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 98 [1/2] (1.15ns)   --->   "%b_6_load = load i6 %b_6_addr" [AdderTree_example/example.cpp:22]   --->   Operation 98 'load' 'b_6_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 99 [1/1] (3.17ns)   --->   "%mul_ln22_6 = mul i32 %b_6_load, i32 %a_6_load" [AdderTree_example/example.cpp:22]   --->   Operation 99 'mul' 'mul_ln22_6' <Predicate = (!icmp_ln15)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/2] (1.15ns)   --->   "%a_7_load = load i6 %a_7_addr" [AdderTree_example/example.cpp:22]   --->   Operation 100 'load' 'a_7_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 101 [1/2] (1.15ns)   --->   "%b_7_load = load i6 %b_7_addr" [AdderTree_example/example.cpp:22]   --->   Operation 101 'load' 'b_7_load' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 102 [1/1] (3.17ns)   --->   "%mul_ln22_7 = mul i32 %b_7_load, i32 %a_7_load" [AdderTree_example/example.cpp:22]   --->   Operation 102 'mul' 'mul_ln22_7' <Predicate = (!icmp_ln15)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.88ns)   --->   "%add_ln29 = add i32 %mul_ln22_1, i32 %mul_ln22" [AdderTree_example/example.cpp:29]   --->   Operation 103 'add' 'add_ln29' <Predicate = (!icmp_ln15)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.88ns)   --->   "%add_ln29_1 = add i32 %mul_ln22_2, i32 %mul_ln22_3" [AdderTree_example/example.cpp:29]   --->   Operation 104 'add' 'add_ln29_1' <Predicate = (!icmp_ln15)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_2 = add i32 %add_ln29_1, i32 %add_ln29" [AdderTree_example/example.cpp:29]   --->   Operation 105 'add' 'add_ln29_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_3 = add i32 %mul_ln22_4, i32 %mul_ln22_5" [AdderTree_example/example.cpp:29]   --->   Operation 106 'add' 'add_ln29_3' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 107 [1/1] (0.88ns)   --->   "%add_ln29_4 = add i32 %mul_ln22_6, i32 %mul_ln22_7" [AdderTree_example/example.cpp:29]   --->   Operation 107 'add' 'add_ln29_4' <Predicate = (!icmp_ln15)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln29_5 = add i32 %add_ln29_4, i32 %add_ln29_3" [AdderTree_example/example.cpp:29]   --->   Operation 108 'add' 'add_ln29_5' <Predicate = (!icmp_ln15)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 109 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln29_6 = add i32 %add_ln29_5, i32 %add_ln29_2" [AdderTree_example/example.cpp:29]   --->   Operation 109 'add' 'add_ln29_6' <Predicate = (!icmp_ln15)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i32 %c_0, i64, i64 %zext_ln15" [AdderTree_example/example.cpp:29]   --->   Operation 110 'getelementptr' 'c_0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.15ns)   --->   "%store_ln29 = store i32 %add_ln29_6, i6 %c_0_addr" [AdderTree_example/example.cpp:29]   --->   Operation 111 'store' 'store_ln29' <Predicate = (!icmp_ln15)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [AdderTree_example/example.cpp:41]   --->   Operation 112 'specregionend' 'rend' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 113 'br' 'br_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [AdderTree_example/example.cpp:42]   --->   Operation 114 'ret' 'ret_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ c_1]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c_2]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c_3]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c_4]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c_5]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c_6]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c_7]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
spectopmodule_ln0      (spectopmodule    ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
n_read                 (read             ) [ 00110]
br_ln15                (br               ) [ 01110]
it                     (phi              ) [ 00100]
zext_ln15_1            (zext             ) [ 00000]
icmp_ln15              (icmp             ) [ 00110]
add_ln15               (add              ) [ 01110]
br_ln15                (br               ) [ 00000]
zext_ln15              (zext             ) [ 00110]
rbegin                 (specregionbegin  ) [ 00110]
a_0_addr               (getelementptr    ) [ 00110]
b_0_addr               (getelementptr    ) [ 00110]
a_1_addr               (getelementptr    ) [ 00110]
b_1_addr               (getelementptr    ) [ 00110]
a_2_addr               (getelementptr    ) [ 00110]
b_2_addr               (getelementptr    ) [ 00110]
a_3_addr               (getelementptr    ) [ 00110]
b_3_addr               (getelementptr    ) [ 00110]
a_4_addr               (getelementptr    ) [ 00110]
b_4_addr               (getelementptr    ) [ 00110]
a_5_addr               (getelementptr    ) [ 00110]
b_5_addr               (getelementptr    ) [ 00110]
a_6_addr               (getelementptr    ) [ 00110]
b_6_addr               (getelementptr    ) [ 00110]
a_7_addr               (getelementptr    ) [ 00110]
b_7_addr               (getelementptr    ) [ 00110]
speclatency_ln41       (speclatency      ) [ 00000]
specpipeline_ln12      (specpipeline     ) [ 00000]
speclooptripcount_ln12 (speclooptripcount) [ 00000]
specloopname_ln12      (specloopname     ) [ 00000]
a_0_load               (load             ) [ 00000]
b_0_load               (load             ) [ 00000]
mul_ln22               (mul              ) [ 00000]
a_1_load               (load             ) [ 00000]
b_1_load               (load             ) [ 00000]
mul_ln22_1             (mul              ) [ 00000]
a_2_load               (load             ) [ 00000]
b_2_load               (load             ) [ 00000]
mul_ln22_2             (mul              ) [ 00000]
a_3_load               (load             ) [ 00000]
b_3_load               (load             ) [ 00000]
mul_ln22_3             (mul              ) [ 00000]
a_4_load               (load             ) [ 00000]
b_4_load               (load             ) [ 00000]
mul_ln22_4             (mul              ) [ 00000]
a_5_load               (load             ) [ 00000]
b_5_load               (load             ) [ 00000]
mul_ln22_5             (mul              ) [ 00000]
a_6_load               (load             ) [ 00000]
b_6_load               (load             ) [ 00000]
mul_ln22_6             (mul              ) [ 00000]
a_7_load               (load             ) [ 00000]
b_7_load               (load             ) [ 00000]
mul_ln22_7             (mul              ) [ 00000]
add_ln29               (add              ) [ 00000]
add_ln29_1             (add              ) [ 00000]
add_ln29_2             (add              ) [ 00000]
add_ln29_3             (add              ) [ 00000]
add_ln29_4             (add              ) [ 00000]
add_ln29_5             (add              ) [ 00000]
add_ln29_6             (add              ) [ 00000]
c_0_addr               (getelementptr    ) [ 00000]
store_ln29             (store            ) [ 00000]
rend                   (specregionend    ) [ 00000]
br_ln0                 (br               ) [ 01110]
ret_ln42               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="a_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="a_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="b_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="b_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="b_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="b_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="b_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="b_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="b_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="c_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="c_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="c_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="c_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="c_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="c_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="c_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="c_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="n">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="n_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="a_0_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_0_load/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="b_0_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="7" slack="0"/>
<pin id="125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="a_1_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="b_1_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="a_2_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_2_load/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="b_2_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_2_load/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="a_3_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="7" slack="0"/>
<pin id="190" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_3_addr/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_3_load/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="b_3_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="7" slack="0"/>
<pin id="203" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_3_addr/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_3_load/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="a_4_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="7" slack="0"/>
<pin id="216" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_4_addr/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_4_load/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="b_4_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="7" slack="0"/>
<pin id="229" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_4_addr/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_4_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="a_5_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="7" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_5_addr/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_5_load/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="b_5_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="7" slack="0"/>
<pin id="255" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_5_addr/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_5_load/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="a_6_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="7" slack="0"/>
<pin id="268" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_6_addr/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_6_load/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="b_6_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_6_addr/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_6_load/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="a_7_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="7" slack="0"/>
<pin id="294" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_7_addr/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_7_load/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="b_7_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="7" slack="0"/>
<pin id="307" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_7_addr/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_7_load/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="c_0_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="7" slack="1"/>
<pin id="320" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln29_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="329" class="1005" name="it_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="1"/>
<pin id="331" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="it (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="it_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="0"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="1" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="it/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln15_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln15_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="1"/>
<pin id="347" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln15_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln15_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="mul_ln22_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="mul_ln22_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_1/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="mul_ln22_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_2/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="mul_ln22_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_3/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="mul_ln22_4_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_4/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="mul_ln22_5_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_5/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="mul_ln22_6_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_6/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="mul_ln22_7_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_7/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln29_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln29_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln29_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln29_3_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_3/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln29_4_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_4/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln29_5_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_5/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln29_6_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_6/3 "/>
</bind>
</comp>

<comp id="466" class="1005" name="n_read_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="471" class="1005" name="icmp_ln15_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="475" class="1005" name="add_ln15_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="0"/>
<pin id="477" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="480" class="1005" name="zext_ln15_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="1"/>
<pin id="482" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="485" class="1005" name="a_0_addr_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="1"/>
<pin id="487" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="490" class="1005" name="b_0_addr_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="1"/>
<pin id="492" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="495" class="1005" name="a_1_addr_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="1"/>
<pin id="497" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="500" class="1005" name="b_1_addr_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="1"/>
<pin id="502" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="505" class="1005" name="a_2_addr_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="1"/>
<pin id="507" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr "/>
</bind>
</comp>

<comp id="510" class="1005" name="b_2_addr_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="1"/>
<pin id="512" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr "/>
</bind>
</comp>

<comp id="515" class="1005" name="a_3_addr_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="1"/>
<pin id="517" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_3_addr "/>
</bind>
</comp>

<comp id="520" class="1005" name="b_3_addr_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="1"/>
<pin id="522" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_3_addr "/>
</bind>
</comp>

<comp id="525" class="1005" name="a_4_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="1"/>
<pin id="527" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_4_addr "/>
</bind>
</comp>

<comp id="530" class="1005" name="b_4_addr_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="1"/>
<pin id="532" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_4_addr "/>
</bind>
</comp>

<comp id="535" class="1005" name="a_5_addr_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="6" slack="1"/>
<pin id="537" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_5_addr "/>
</bind>
</comp>

<comp id="540" class="1005" name="b_5_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="1"/>
<pin id="542" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_5_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="a_6_addr_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="1"/>
<pin id="547" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_6_addr "/>
</bind>
</comp>

<comp id="550" class="1005" name="b_6_addr_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="6" slack="1"/>
<pin id="552" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_6_addr "/>
</bind>
</comp>

<comp id="555" class="1005" name="a_7_addr_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="1"/>
<pin id="557" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_7_addr "/>
</bind>
</comp>

<comp id="560" class="1005" name="b_7_addr_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="1"/>
<pin id="562" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_7_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="70" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="48" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="80" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="80" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="80" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="80" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="80" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="80" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="80" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="80" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="80" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="80" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="80" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="80" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="80" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="28" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="80" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="80" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="290" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="80" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="80" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="72" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="343"><net_src comp="333" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="333" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="74" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="333" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="366"><net_src comp="355" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="367"><net_src comp="355" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="368"><net_src comp="355" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="369"><net_src comp="355" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="370"><net_src comp="355" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="371"><net_src comp="355" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="372"><net_src comp="355" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="373"><net_src comp="355" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="374"><net_src comp="355" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="379"><net_src comp="128" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="115" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="154" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="141" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="180" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="167" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="206" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="193" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="232" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="219" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="258" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="245" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="284" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="271" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="310" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="297" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="381" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="375" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="387" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="393" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="423" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="399" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="405" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="411" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="417" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="441" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="435" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="465"><net_src comp="459" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="469"><net_src comp="102" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="474"><net_src comp="344" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="349" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="483"><net_src comp="355" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="488"><net_src comp="108" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="493"><net_src comp="121" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="498"><net_src comp="134" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="503"><net_src comp="147" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="508"><net_src comp="160" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="513"><net_src comp="173" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="518"><net_src comp="186" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="523"><net_src comp="199" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="528"><net_src comp="212" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="533"><net_src comp="225" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="538"><net_src comp="238" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="543"><net_src comp="251" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="548"><net_src comp="264" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="553"><net_src comp="277" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="558"><net_src comp="290" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="563"><net_src comp="303" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="310" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_0 | {3 }
 - Input state : 
	Port: adder_tree_large : a_0 | {2 3 }
	Port: adder_tree_large : a_1 | {2 3 }
	Port: adder_tree_large : a_2 | {2 3 }
	Port: adder_tree_large : a_3 | {2 3 }
	Port: adder_tree_large : a_4 | {2 3 }
	Port: adder_tree_large : a_5 | {2 3 }
	Port: adder_tree_large : a_6 | {2 3 }
	Port: adder_tree_large : a_7 | {2 3 }
	Port: adder_tree_large : b_0 | {2 3 }
	Port: adder_tree_large : b_1 | {2 3 }
	Port: adder_tree_large : b_2 | {2 3 }
	Port: adder_tree_large : b_3 | {2 3 }
	Port: adder_tree_large : b_4 | {2 3 }
	Port: adder_tree_large : b_5 | {2 3 }
	Port: adder_tree_large : b_6 | {2 3 }
	Port: adder_tree_large : b_7 | {2 3 }
	Port: adder_tree_large : n | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln15_1 : 1
		icmp_ln15 : 2
		add_ln15 : 1
		br_ln15 : 3
		zext_ln15 : 1
		a_0_addr : 2
		a_0_load : 3
		b_0_addr : 2
		b_0_load : 3
		a_1_addr : 2
		a_1_load : 3
		b_1_addr : 2
		b_1_load : 3
		a_2_addr : 2
		a_2_load : 3
		b_2_addr : 2
		b_2_load : 3
		a_3_addr : 2
		a_3_load : 3
		b_3_addr : 2
		b_3_load : 3
		a_4_addr : 2
		a_4_load : 3
		b_4_addr : 2
		b_4_load : 3
		a_5_addr : 2
		a_5_load : 3
		b_5_addr : 2
		b_5_load : 3
		a_6_addr : 2
		a_6_load : 3
		b_6_addr : 2
		b_6_load : 3
		a_7_addr : 2
		a_7_load : 3
		b_7_addr : 2
		b_7_load : 3
	State 3
		mul_ln22 : 1
		mul_ln22_1 : 1
		mul_ln22_2 : 1
		mul_ln22_3 : 1
		mul_ln22_4 : 1
		mul_ln22_5 : 1
		mul_ln22_6 : 1
		mul_ln22_7 : 1
		add_ln29 : 2
		add_ln29_1 : 2
		add_ln29_2 : 3
		add_ln29_3 : 2
		add_ln29_4 : 2
		add_ln29_5 : 3
		add_ln29_6 : 4
		store_ln29 : 5
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln15_fu_349  |    0    |    0    |    15   |
|          |   add_ln29_fu_423  |    0    |    0    |    39   |
|          |  add_ln29_1_fu_429 |    0    |    0    |    39   |
|    add   |  add_ln29_2_fu_435 |    0    |    0    |    32   |
|          |  add_ln29_3_fu_441 |    0    |    0    |    32   |
|          |  add_ln29_4_fu_447 |    0    |    0    |    39   |
|          |  add_ln29_5_fu_453 |    0    |    0    |    32   |
|          |  add_ln29_6_fu_459 |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|          |   mul_ln22_fu_375  |    3    |    0    |    20   |
|          |  mul_ln22_1_fu_381 |    3    |    0    |    20   |
|          |  mul_ln22_2_fu_387 |    3    |    0    |    20   |
|    mul   |  mul_ln22_3_fu_393 |    3    |    0    |    20   |
|          |  mul_ln22_4_fu_399 |    3    |    0    |    20   |
|          |  mul_ln22_5_fu_405 |    3    |    0    |    20   |
|          |  mul_ln22_6_fu_411 |    3    |    0    |    20   |
|          |  mul_ln22_7_fu_417 |    3    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln15_fu_344  |    0    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|   read   | n_read_read_fu_102 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   | zext_ln15_1_fu_340 |    0    |    0    |    0    |
|          |  zext_ln15_fu_355  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    24   |    0    |   440   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| a_0_addr_reg_485|    6   |
| a_1_addr_reg_495|    6   |
| a_2_addr_reg_505|    6   |
| a_3_addr_reg_515|    6   |
| a_4_addr_reg_525|    6   |
| a_5_addr_reg_535|    6   |
| a_6_addr_reg_545|    6   |
| a_7_addr_reg_555|    6   |
| add_ln15_reg_475|    7   |
| b_0_addr_reg_490|    6   |
| b_1_addr_reg_500|    6   |
| b_2_addr_reg_510|    6   |
| b_3_addr_reg_520|    6   |
| b_4_addr_reg_530|    6   |
| b_5_addr_reg_540|    6   |
| b_6_addr_reg_550|    6   |
| b_7_addr_reg_560|    6   |
|icmp_ln15_reg_471|    1   |
|    it_reg_329   |    7   |
|  n_read_reg_466 |   32   |
|zext_ln15_reg_480|   64   |
+-----------------+--------+
|      Total      |   207  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_115 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_128 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_141 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_167 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_180 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_193 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_206 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_219 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_232 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_245 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_258 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_271 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_284 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_297 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_310 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  9.648  ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |    0   |   440  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   144  |
|  Register |    -   |    -   |   207  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    9   |   207  |   584  |
+-----------+--------+--------+--------+--------+
