 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Sun May  1 18:04:49 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays = 16.50%

  Startpoint: dnn_state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/out1_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  dnn_state_reg[1]/CP (DFCNQD1BWP)         0.00       0.05 r
  dnn_state_reg[1]/Q (DFCNQD1BWP)          0.09       0.15 f
  U9520/ZN (ND2D8BWP)                      0.03 @     0.18 r
  U241/ZN (INVD3BWP)                       0.04 @     0.22 f
  node1/out1_ready_reg/D (DFCNQD1BWP)      0.00 @     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.15       0.20
  node1/out1_ready_reg/CP (DFCNQD1BWP)     0.00       0.20 r
  library hold time                        0.03       0.23
  data required time                                  0.23
  -----------------------------------------------------------
  data required time                                  0.23
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: dnn_state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/out0_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  dnn_state_reg[1]/CP (DFCNQD1BWP)         0.00       0.05 r
  dnn_state_reg[1]/Q (DFCNQD1BWP)          0.09       0.15 f
  U9520/ZN (ND2D8BWP)                      0.03 @     0.18 r
  U241/ZN (INVD3BWP)                       0.04 @     0.22 f
  node1/out0_ready_reg/D (DFCNQD1BWP)      0.00 @     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.15       0.20
  node1/out0_ready_reg/CP (DFCNQD1BWP)     0.00       0.20 r
  library hold time                        0.03       0.23
  data required time                                  0.23
  -----------------------------------------------------------
  data required time                                  0.23
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: dnn_state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/out1_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  dnn_state_reg[1]/CP (DFCNQD1BWP)         0.00       0.05 r
  dnn_state_reg[1]/Q (DFCNQD1BWP)          0.09       0.15 f
  U9520/ZN (ND2D8BWP)                      0.03 @     0.18 r
  U241/ZN (INVD3BWP)                       0.04 @     0.22 f
  node0/out1_ready_reg/D (DFCNQD1BWP)      0.00 @     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.15       0.20
  node0/out1_ready_reg/CP (DFCNQD1BWP)     0.00       0.20 r
  library hold time                        0.03       0.22
  data required time                                  0.22
  -----------------------------------------------------------
  data required time                                  0.22
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul1_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node0_p4_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.06       0.06
  node0/mul1_reg[12]/CP (EDFQD2BWP)        0.00       0.06 r
  node0/mul1_reg[12]/Q (EDFQD2BWP)         0.07       0.13 r
  U669/Z (CKBD4BWP)                        0.02 @     0.15 r
  U17998/ZN (INR2XD4BWP)                   0.02 @     0.16 f
  U10344/Z (AN2D1BWP)                      0.03 @     0.20 f
  U395/ZN (INVD6BWP)                       0.01 @     0.21 r
  U396/ZN (INVD8BWP)                       0.01 @     0.22 f
  y4_node0_p4_reg[2]/D (DFQD1BWP)          0.00 @     0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.04       0.04
  clock uncertainty                        0.15       0.19
  y4_node0_p4_reg[2]/CP (DFQD1BWP)         0.00       0.19 r
  library hold time                        0.03       0.22
  data required time                                  0.22
  -----------------------------------------------------------
  data required time                                  0.22
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  node1/mul1_reg[2]/CP (EDFQD1BWP)         0.00       0.05 r
  node1/mul1_reg[2]/Q (EDFQD1BWP)          0.09       0.15 f
  U10410/Z (CKAN2D1BWP)                    0.07 @     0.22 f
  y4_node1_p4_reg[2]/D (DFQD1BWP)          0.00 @     0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.15       0.20
  y4_node1_p4_reg[2]/CP (DFQD1BWP)         0.00       0.20 r
  library hold time                        0.02       0.22
  data required time                                  0.22
  -----------------------------------------------------------
  data required time                                  0.22
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul2_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node1_p4_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  node1/mul2_reg[11]/CP (EDFQD1BWP)        0.00       0.05 r
  node1/mul2_reg[11]/Q (EDFQD1BWP)         0.10       0.15 f
  U19131/Z (AN2XD1BWP)                     0.05 &     0.19 f
  U10525/Z (CKBD0BWP)                      0.04 &     0.23 f
  y5_node1_p4_reg[11]/D (DFQD1BWP)         0.00 &     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.15       0.20
  y5_node1_p4_reg[11]/CP (DFQD1BWP)        0.00       0.20 r
  library hold time                        0.03       0.22
  data required time                                  0.22
  -----------------------------------------------------------
  data required time                                  0.22
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul3_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node0_p4_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  node0/mul3_reg[2]/CP (EDFQD1BWP)         0.00       0.05 r
  node0/mul3_reg[2]/Q (EDFQD1BWP)          0.09       0.15 f
  U10414/Z (AN2D2BWP)                      0.04 @     0.18 f
  U422/Z (BUFFD1BWP)                       0.03 @     0.22 f
  U212/Z (CKBD1BWP)                        0.02 &     0.24 f
  y6_node0_p4_reg[2]/D (DFQD1BWP)          0.00 &     0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.06       0.06
  clock uncertainty                        0.15       0.21
  y6_node0_p4_reg[2]/CP (DFQD1BWP)         0.00       0.21 r
  library hold time                        0.03       0.23
  data required time                                  0.23
  -----------------------------------------------------------
  data required time                                  0.23
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul2_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node0_p4_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  node0/mul2_reg[12]/CP (EDFQD4BWP)        0.00       0.05 r
  node0/mul2_reg[12]/Q (EDFQD4BWP)         0.07 @     0.12 r
  U1155/ZN (CKND1BWP)                      0.01 @     0.13 f
  U1211/ZN (CKND2D2BWP)                    0.02 &     0.15 r
  U224/ZN (INVD4BWP)                       0.02 @     0.16 f
  U10421/ZN (CKND2D3BWP)                   0.03 @     0.19 r
  U10420/ZN (CKND0BWP)                     0.02 &     0.20 f
  U494/Z (CKBD0BWP)                        0.03 &     0.23 f
  y5_node0_p4_reg[0]/D (DFQD1BWP)          0.00 &     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.15       0.20
  y5_node0_p4_reg[0]/CP (DFQD1BWP)         0.00       0.20 r
  library hold time                        0.03       0.23
  data required time                                  0.23
  -----------------------------------------------------------
  data required time                                  0.23
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul1_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node0_p4_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.06       0.06
  node0/mul1_reg[1]/CP (EDFQD1BWP)         0.00       0.06 r
  node0/mul1_reg[1]/Q (EDFQD1BWP)          0.10       0.16 f
  U10428/Z (AN2D8BWP)                      0.03 @     0.19 f
  U1343/ZN (CKND0BWP)                      0.02 @     0.21 r
  U1344/ZN (CKND0BWP)                      0.02 &     0.23 f
  y4_node0_p4_reg[1]/D (DFQD1BWP)          0.00 &     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.15       0.20
  y4_node0_p4_reg[1]/CP (DFQD1BWP)         0.00       0.20 r
  library hold time                        0.02       0.22
  data required time                                  0.22
  -----------------------------------------------------------
  data required time                                  0.22
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node1/mul4_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node1_p4_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  node1/mul4_reg[4]/CP (EDFQD1BWP)         0.00       0.05 r
  node1/mul4_reg[4]/Q (EDFQD1BWP)          0.10       0.16 f
  U10329/Z (CKAN2D2BWP)                    0.07 @     0.22 f
  y7_node1_p4_reg[4]/D (DFQD1BWP)          0.01 @     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.15       0.20
  y7_node1_p4_reg[4]/CP (DFQD1BWP)         0.00       0.20 r
  library hold time                        0.02       0.22
  data required time                                  0.22
  -----------------------------------------------------------
  data required time                                  0.22
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node0/mul4_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node0_p4_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  node0/mul4_reg[5]/CP (EDFQD1BWP)         0.00       0.05 r
  node0/mul4_reg[5]/Q (EDFQD1BWP)          0.09       0.14 f
  U10478/Z (CKAN2D0BWP)                    0.05 &     0.20 f
  U10476/Z (CKBD0BWP)                      0.04 &     0.23 f
  y7_node0_p4_reg[5]/D (DFQD1BWP)          0.00 &     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.15       0.20
  y7_node0_p4_reg[5]/CP (DFQD1BWP)         0.00       0.20 r
  library hold time                        0.03       0.23
  data required time                                  0.23
  -----------------------------------------------------------
  data required time                                  0.23
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node0/mul4_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node0_p4_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  node0/mul4_reg[4]/CP (EDFQD1BWP)         0.00       0.05 r
  node0/mul4_reg[4]/Q (EDFQD1BWP)          0.09       0.14 f
  U10471/Z (CKAN2D0BWP)                    0.05 &     0.20 f
  U10469/Z (CKBD0BWP)                      0.04 &     0.23 f
  y7_node0_p4_reg[4]/D (DFQD1BWP)          0.00 &     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.15       0.20
  y7_node0_p4_reg[4]/CP (DFQD1BWP)         0.00       0.20 r
  library hold time                        0.03       0.23
  data required time                                  0.23
  -----------------------------------------------------------
  data required time                                  0.23
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node1/mul4_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node1_p4_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  node1/mul4_reg[5]/CP (EDFQD1BWP)         0.00       0.05 r
  node1/mul4_reg[5]/Q (EDFQD1BWP)          0.11       0.16 f
  U10325/Z (CKAN2D2BWP)                    0.07 @     0.23 f
  y7_node1_p4_reg[5]/D (DFQD1BWP)          0.00 @     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.15       0.20
  y7_node1_p4_reg[5]/CP (DFQD1BWP)         0.00       0.20 r
  library hold time                        0.02       0.22
  data required time                                  0.22
  -----------------------------------------------------------
  data required time                                  0.22
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node1/mul2_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node1_p4_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  node1/mul2_reg[5]/CP (EDFQD2BWP)         0.00       0.05 r
  node1/mul2_reg[5]/Q (EDFQD2BWP)          0.10 @     0.15 f
  U10327/Z (CKAN2D0BWP)                    0.05 @     0.20 f
  U10326/Z (CKBD0BWP)                      0.04 &     0.23 f
  y5_node1_p4_reg[5]/D (DFQD1BWP)          0.00 &     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.15       0.20
  y5_node1_p4_reg[5]/CP (DFQD1BWP)         0.00       0.20 r
  library hold time                        0.02       0.22
  data required time                                  0.22
  -----------------------------------------------------------
  data required time                                  0.22
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node0/mul1_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node0_p4_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.06       0.06
  node0/mul1_reg[12]/CP (EDFQD2BWP)        0.00       0.06 r
  node0/mul1_reg[12]/Q (EDFQD2BWP)         0.07       0.13 r
  U669/Z (CKBD4BWP)                        0.02 @     0.15 r
  U17998/ZN (INR2XD4BWP)                   0.02 @     0.16 f
  U10533/ZN (CKND2D8BWP)                   0.02 @     0.18 r
  U17995/ZN (CKND0BWP)                     0.02 @     0.20 f
  U10456/Z (CKBD0BWP)                      0.03 &     0.23 f
  y4_node0_p4_reg[0]/D (DFQD1BWP)          0.00 &     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.04       0.04
  clock uncertainty                        0.15       0.19
  y4_node0_p4_reg[0]/CP (DFQD1BWP)         0.00       0.19 r
  library hold time                        0.02       0.22
  data required time                                  0.22
  -----------------------------------------------------------
  data required time                                  0.22
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node1/mul4_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node1_p4_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  node1/mul4_reg[3]/CP (EDFQD1BWP)         0.00       0.05 r
  node1/mul4_reg[3]/Q (EDFQD1BWP)          0.11       0.16 f
  U10333/Z (CKAN2D2BWP)                    0.07 @     0.23 f
  y7_node1_p4_reg[3]/D (DFQD1BWP)          0.00 @     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.05       0.05
  clock uncertainty                        0.15       0.20
  y7_node1_p4_reg[3]/CP (DFQD1BWP)         0.00       0.20 r
  library hold time                        0.02       0.22
  data required time                                  0.22
  -----------------------------------------------------------
  data required time                                  0.22
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: dnn_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x3_node3_aggr_p2_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  dnn_state_reg[0]/CP (DFCNQD1BWP)                        0.00       0.05 r
  dnn_state_reg[0]/Q (DFCNQD1BWP)                         0.08       0.13 r
  U11200/ZN (NR2XD0BWP)                                   0.03 &     0.16 f
  U219/Z (BUFFD3BWP)                                      0.06 @     0.22 f
  x3_node3_aggr_p2_reg[1]/CN (DFKCNQD1BWP)                0.00 @     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock uncertainty                                       0.15       0.20
  x3_node3_aggr_p2_reg[1]/CP (DFKCNQD1BWP)                0.00       0.20 r
  library hold time                                       0.01       0.21
  data required time                                                 0.21
  --------------------------------------------------------------------------
  data required time                                                 0.21
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: dnn_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x3_node3_aggr_p2_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  dnn_state_reg[0]/CP (DFCNQD1BWP)                        0.00       0.05 r
  dnn_state_reg[0]/Q (DFCNQD1BWP)                         0.08       0.13 r
  U11200/ZN (NR2XD0BWP)                                   0.03 &     0.16 f
  U221/Z (CKBD4BWP)                                       0.06 @     0.22 f
  x3_node3_aggr_p2_reg[2]/CN (DFKCNQD1BWP)                0.00 @     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock uncertainty                                       0.15       0.20
  x3_node3_aggr_p2_reg[2]/CP (DFKCNQD1BWP)                0.00       0.20 r
  library hold time                                       0.01       0.21
  data required time                                                 0.21
  --------------------------------------------------------------------------
  data required time                                                 0.21
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: dnn_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x3_node2_aggr_p2_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  dnn_state_reg[0]/CP (DFCNQD1BWP)                        0.00       0.05 r
  dnn_state_reg[0]/Q (DFCNQD1BWP)                         0.08       0.13 r
  U11200/ZN (NR2XD0BWP)                                   0.03 &     0.16 f
  U221/Z (CKBD4BWP)                                       0.06 @     0.22 f
  x3_node2_aggr_p2_reg[2]/CN (DFKCNQD1BWP)                0.00 @     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock uncertainty                                       0.15       0.20
  x3_node2_aggr_p2_reg[2]/CP (DFKCNQD1BWP)                0.00       0.20 r
  library hold time                                       0.01       0.21
  data required time                                                 0.21
  --------------------------------------------------------------------------
  data required time                                                 0.21
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: dnn_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x3_node2_aggr_p2_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  dnn_state_reg[0]/CP (DFCNQD1BWP)                        0.00       0.05 r
  dnn_state_reg[0]/Q (DFCNQD1BWP)                         0.08       0.13 r
  U11200/ZN (NR2XD0BWP)                                   0.03 &     0.16 f
  U221/Z (CKBD4BWP)                                       0.06 @     0.22 f
  x3_node2_aggr_p2_reg[3]/CN (DFKCNQD1BWP)                0.00 @     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock uncertainty                                       0.15       0.20
  x3_node2_aggr_p2_reg[3]/CP (DFKCNQD1BWP)                0.00       0.20 r
  library hold time                                       0.01       0.21
  data required time                                                 0.21
  --------------------------------------------------------------------------
  data required time                                                 0.21
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
