library verilog;
use verilog.vl_types.all;
entity icap_if is
end icap_if;
