/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [17:0] _01_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire [20:0] celloutsig_0_23z;
  wire [20:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[82] | ~(in_data[75]);
  assign celloutsig_1_4z = in_data[96] | ~(celloutsig_1_1z);
  assign celloutsig_1_7z = celloutsig_1_5z[4] | ~(celloutsig_1_5z[1]);
  assign celloutsig_1_8z = celloutsig_1_5z[6] | ~(celloutsig_1_0z[1]);
  assign celloutsig_1_11z = celloutsig_1_9z[1] | ~(celloutsig_1_5z[4]);
  assign celloutsig_0_7z = celloutsig_0_3z[6] | ~(in_data[95]);
  assign celloutsig_0_9z = celloutsig_0_7z | ~(in_data[90]);
  assign celloutsig_0_14z = celloutsig_0_11z[0] | ~(celloutsig_0_7z);
  assign celloutsig_0_2z = celloutsig_0_1z[1] | ~(in_data[54]);
  assign celloutsig_0_27z = celloutsig_0_12z[1] | ~(celloutsig_0_24z[6]);
  assign celloutsig_0_28z = _00_ | ~(celloutsig_0_23z[18]);
  assign celloutsig_1_1z = in_data[96] | ~(in_data[123]);
  reg [17:0] _14_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _14_ <= 18'h00000;
    else _14_ <= { in_data[39:29], celloutsig_0_3z };
  assign { _01_[17:15], _00_, _01_[13:0] } = _14_;
  assign celloutsig_0_3z = { in_data[36:34], celloutsig_0_0z, celloutsig_0_1z } - in_data[40:34];
  assign celloutsig_1_5z = { celloutsig_1_3z[8:5], celloutsig_1_2z } - in_data[186:179];
  assign celloutsig_1_6z = celloutsig_1_5z[4:2] - in_data[155:153];
  assign celloutsig_1_9z = celloutsig_1_6z - { celloutsig_1_6z[2:1], celloutsig_1_8z };
  assign celloutsig_1_10z = { celloutsig_1_2z[2:0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z } - { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_4z = { in_data[62:61], celloutsig_0_1z, celloutsig_0_2z } - celloutsig_0_3z[6:1];
  assign celloutsig_1_18z = { celloutsig_1_10z[13], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_4z } - celloutsig_1_3z[4:1];
  assign celloutsig_1_19z = { in_data[137], celloutsig_1_8z, celloutsig_1_9z } - in_data[102:98];
  assign celloutsig_0_5z = celloutsig_0_3z - { celloutsig_0_3z[4:1], celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_4z[3:2], celloutsig_0_3z, celloutsig_0_4z } - { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_10z = { celloutsig_0_4z[3:2], celloutsig_0_4z, celloutsig_0_9z } - celloutsig_0_8z[13:5];
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z } - celloutsig_0_3z[2:0];
  assign celloutsig_0_12z = { celloutsig_0_8z[4:0], celloutsig_0_3z, celloutsig_0_4z } - { in_data[58:51], celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[95:93] - in_data[21:19];
  assign celloutsig_0_18z = celloutsig_0_12z[17:4] - celloutsig_0_12z[14:1];
  assign celloutsig_0_21z = celloutsig_0_3z[5:0] - _01_[5:0];
  assign celloutsig_0_23z = { celloutsig_0_12z[17:4], celloutsig_0_5z } - { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_3z };
  assign celloutsig_0_24z = { celloutsig_0_23z[16], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_12z } - { celloutsig_0_18z[7:5], celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[153:149] - in_data[187:183];
  assign celloutsig_1_2z = celloutsig_1_0z[3:0] - celloutsig_1_0z[4:1];
  assign celloutsig_1_3z = in_data[176:168] - in_data[145:137];
  assign _01_[14] = _00_;
  assign { out_data[131:128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
