// Seed: 1389009902
module module_0 (
    input supply1 id_0
);
  logic [-1 : -1 'b0] id_2;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_1 (
    output tri0  id_0,
    output tri   id_1,
    output logic id_2,
    input  wand  id_3
);
  parameter id_5 = 1;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
  parameter id_6 = id_5;
  parameter id_7 = {-1, ~1'b0} == id_5;
  final id_2 <= -1 - 1;
  parameter integer id_8 = id_5;
  wire id_9;
  assign id_0 = id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
