[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3676664 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3676664 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 32 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3676664 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12765560 heartbeat IPC: 1.1 cumulative IPC: 1.1 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22855463 heartbeat IPC: 0.9911 cumulative IPC: 1.043 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 34000811 heartbeat IPC: 0.8972 cumulative IPC: 0.9893 (Simulation time: 00 hr 03 min 13 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39259917 cumulative IPC: 1.019 (Simulation time: 00 hr 04 min 03 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39259917 cumulative IPC: 1.019 (Simulation time: 00 hr 04 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.019 instructions: 40000000 cycles: 39259917
CPU 0 Branch Prediction Accuracy: 96.06% MPKI: 10.99 Average ROB Occupancy at Mispredict: 36.36
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.448
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457612 HIT:     419887 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457612 HIT:     419887 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 308.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685262 HIT:     467573 MISS:     217689 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359600 HIT:     291791 MISS:      67809 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96899 HIT:       6372 MISS:      90527 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142879 HIT:     142558 MISS:        321 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85884 HIT:      26852 MISS:      59032 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6326798 HIT:    6242091 MISS:      84707 MSHR_MERGE:      27575
cpu0->cpu0_L1I LOAD         ACCESS:    6326798 HIT:    6242091 MISS:      84707 MSHR_MERGE:      27575
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.38 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13167026 HIT:   12154883 MISS:    1012143 MSHR_MERGE:     526886
cpu0->cpu0_L1D LOAD         ACCESS:    8080146 HIT:    7551079 MISS:     529067 MSHR_MERGE:     226594
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4993234 HIT:    4597544 MISS:     395690 MSHR_MERGE:     298790
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93646 HIT:       6260 MISS:      87386 MSHR_MERGE:       1502
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 72 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5435186 HIT:    5323516 MISS:     111670 MSHR_MERGE:      50496
cpu0->cpu0_ITLB LOAD         ACCESS:    5435186 HIT:    5323516 MISS:     111670 MSHR_MERGE:      50496
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.374 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12470771 HIT:   11751069 MISS:     719702 MSHR_MERGE:     323264
cpu0->cpu0_DTLB LOAD         ACCESS:   12470771 HIT:   11751069 MISS:     719702 MSHR_MERGE:     323264
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.1 cycles
cpu0->LLC TOTAL        ACCESS:     335445 HIT:     194286 MISS:     141159 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67809 HIT:      36719 MISS:      31090 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90527 HIT:      10980 MISS:      79547 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118077 HIT:     117997 MISS:         80 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59032 HIT:      28590 MISS:      30442 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1313
  ROW_BUFFER_MISS:     139761
  AVG DBUS CONGESTED CYCLE: 11.5
Channel 0 WQ ROW_BUFFER_HIT:      11699
  ROW_BUFFER_MISS:      73235
  FULL:          0
Channel 0 REFRESHES ISSUED:       3272
