Index@CheckId@Status@Category@DesignCategory@Severity@FileId@Module@ArgList@ClusterInfo@OldRtlId
b43cc8f8@0@uninspected@Rtl Design Style@Rtl Design Style@Error@0@"APB_SLAVE"@"0:tx_data#1:8#2:32#3:APB_SLAVE#4:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#rtl_id:e95ef272_00200"@"0"@"e95ef272_00100:"
5ecbd5a3@1@uninspected@Rtl Design Style@Rtl Design Style@Warning@0@"APB_SLAVE"@"0:CTRL_REG[31:4]#1:APB_SLAVE#2:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#"@"0"@""
d4f7c363@1@uninspected@Rtl Design Style@Rtl Design Style@Warning@0@"APB_SLAVE"@"0:STATS_REG[31:5]#1:APB_SLAVE#2:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#"@"0"@""
3ffedc4a@1@uninspected@Rtl Design Style@Rtl Design Style@Warning@0@"APB_SLAVE"@"0:RX_DATA[31:8]#1:APB_SLAVE#2:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#"@"0"@""
9cc896bb@1@uninspected@Rtl Design Style@Rtl Design Style@Warning@0@"APB_SLAVE"@"0:BAUDIV[31:16]#1:APB_SLAVE#2:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#"@"0"@""
3eb68d3d@1@uninspected@Rtl Design Style@Rtl Design Style@Warning@1@"UART_RECIVER"@"0:{rx_register[0], rx_register[9]}#1:UART_RECIVER#2:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#"@"0"@""
5ad97b86@2@uninspected@Rtl Design Style@Rtl Design Style@Error@1@"UART_RECIVER"@"0:UART_RECIVER#1:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#"@"0"@""
c0d3a7b2@3@uninspected@Connectivity@Implementation@Info@2@"UART_APB_TOP"@"0:RX#1:UART_APB_TOP#2:E:/Projects/Verilog/Projects/APB_UART/UART_APB.v#"@""@""
483d739c@4@uninspected@Rtl Design Style@Rtl Design Style@Info@0@"APB_SLAVE"@"0:APB_SLAVE#1:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#rtl_id:f8d25718_00200"@"0"@""
98de7012@5@uninspected@Nomenclature Style@Nomenclature Style@Info@0@"APB_SLAVE"@"0:SETUP#1:SDF or EDIF keyword#2:APB_SLAVE#3:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#"@"0"@""
cc58b22f@5@uninspected@Nomenclature Style@Nomenclature Style@Info@0@"APB_SLAVE"@"0:ACCESS#1:VHDL keyword#2:APB_SLAVE#3:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#"@"0"@""
1d4fa67a@5@uninspected@Nomenclature Style@Nomenclature Style@Info@1@"UART_RECIVER"@"0:out#1:VHDL keyword#2:UART_RECIVER#3:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#"@"0"@""
183e4b1@5@uninspected@Nomenclature Style@Nomenclature Style@Info@3@"baudrate"@"0:FINAL#1:Case variant of verilog keyword#2:baudrate#3:E:/Projects/Verilog/Projects/APB_UART/baudrate.v#"@"0"@""
6f2807f2@6@uninspected@Simulation@Simulation@Error@0@"APB_SLAVE"@"0:STATS_REG#1:APB_SLAVE#2:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#"@"0"@""
d05c9ea7@6@uninspected@Simulation@Simulation@Error@0@"APB_SLAVE"@"0:RX_DATA#1:APB_SLAVE#2:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#"@"0"@""
607accef@7@uninspected@Reset@Implementation@Warning@0@"APB_SLAVE"@"0:APB_SLAVE#1:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#3:CTRL_REG#5:PRDATA#"@"0"@""
5caaa68b@7@uninspected@Reset@Implementation@Warning@4@"UART_TRANSMITTER"@"0:UART_TRANSMITTER#1:E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v#3:countdone#5:tx_data#"@"0"@""
58f95f42@8@uninspected@Rtl Design Style@Rtl Design Style@Info@0@"APB_SLAVE"@"0:APB_SLAVE#1:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#rtl_id:7389c170_00200"@"0"@""
32aeb13c@8@uninspected@Rtl Design Style@Rtl Design Style@Info@1@"UART_RECIVER"@"0:UART_RECIVER#1:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#rtl_id:f13b00c1_00200"@"0"@""
aa1ede8d@8@uninspected@Rtl Design Style@Rtl Design Style@Info@4@"UART_TRANSMITTER"@"0:UART_TRANSMITTER#1:E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v#rtl_id:f13b00c1_00200"@"0"@""
fc8f3383@9@uninspected@Rtl Design Style@Rtl Design Style@Warning@0@"APB_SLAVE"@"0:6#1:5#2:APB_SLAVE#3:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#"@"0"@""
f749d4d6@9@uninspected@Rtl Design Style@Rtl Design Style@Warning@1@"UART_RECIVER"@"0:6#1:5#2:UART_RECIVER#3:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#"@"0"@""
371d5457@9@uninspected@Rtl Design Style@Rtl Design Style@Warning@4@"UART_TRANSMITTER"@"0:7#1:5#2:UART_TRANSMITTER#3:E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v#"@"0"@""
221806de@10@uninspected@Nomenclature Style@Nomenclature Style@Info@0,1@"APB_SLAVE"@"0:IDLE#1:3#2:APB_SLAVE#3:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#5:UART_RECIVER#6:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#"@""@""
de49279a@10@uninspected@Nomenclature Style@Nomenclature Style@Info@1,4@"UART_RECIVER"@"0:width#1:2#2:UART_RECIVER#3:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#5:UART_TRANSMITTER#6:E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v#"@""@""
16d66041@10@uninspected@Nomenclature Style@Nomenclature Style@Info@1,4@"UART_RECIVER"@"0:width2#1:2#2:UART_RECIVER#3:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#5:UART_TRANSMITTER#6:E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v#"@""@""
6bfeba3d@10@uninspected@Nomenclature Style@Nomenclature Style@Info@1,4@"UART_RECIVER"@"0:START#1:2#2:UART_RECIVER#3:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#5:UART_TRANSMITTER#6:E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v#"@""@""
8ff590e5@10@uninspected@Nomenclature Style@Nomenclature Style@Info@1,4@"UART_RECIVER"@"0:DATA#1:2#2:UART_RECIVER#3:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#5:UART_TRANSMITTER#6:E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v#"@""@""
f79dce75@10@uninspected@Nomenclature Style@Nomenclature Style@Info@1,4@"UART_RECIVER"@"0:DONE#1:2#2:UART_RECIVER#3:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#5:UART_TRANSMITTER#6:E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v#"@""@""
91dd897c@11@uninspected@Nomenclature Style@Nomenclature Style@Info@2@""@"0:E:/Projects/Verilog/Projects/APB_UART/UART_APB.v#"@"2"@""
91dd897c_1@11@uninspected@Nomenclature Style@Nomenclature Style@Info@2@""@"0:E:/Projects/Verilog/Projects/APB_UART/UART_APB.v#"@"-1"@""
91dd897c_2@11@uninspected@Nomenclature Style@Nomenclature Style@Info@2@""@"0:E:/Projects/Verilog/Projects/APB_UART/UART_APB.v#"@"-1"@""

