#-----------------------------------------------------------
# Webtalk v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jun 14 15:12:08 2018
# Process ID: 4706
# Log file: /media/sf_verilog-projects/lab2-2A/lab2-2A.sim/sim_1/behav/webtalk.log
# Journal file: /media/sf_verilog-projects/lab2-2A/lab2-2A.sim/sim_1/behav/webtalk.jou
#-----------------------------------------------------------
source /media/sf_verilog-projects/lab2-2A/lab2-2A.sim/sim_1/behav/xsim.dir/cntr4m8simu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/media/sf_verilog-projects/lab2-2A/lab2-2A.sim/sim_1/behav/xsim.dir/cntr4m8simu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 14 15:12:11 2018. For additional details about this file, please refer to the WebTalk help file at /home/huatianzhou/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 14 15:12:11 2018...
