INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/16-bit register synchronous/16-bit register synchronous.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/16-bit register synchronous/16-bit register synchronous.srcs/sim_1/new/REG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/16-bit register synchronous/16-bit register synchronous.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
