;redcode
;assert 1
	SUB @127, 106
	MOV -7, <-20
	JMN -1, #100
	JMN -1, #100
	MOV -7, <-20
	ADD 270, 60
	SUB -11, 104
	MOV -7, <-20
	SPL <0, @30
	SUB <20, 29
	SUB -11, 8
	MOV -7, <-20
	SPL <0, @30
	ADD 270, 60
	SUB -11, 104
	MOV -7, <-20
	SPL <0, @30
	SUB <20, 29
	SUB -11, 8
	SUB @127, 106
	JMZ -1, #100
	SPL <0, @30
	SUB -11, 8
	SUB @127, 106
	JMZ -1, #100
	MOV -7, <-20
	MOV -7, <-20
	SUB -11, 104
	MOV -7, <-20
	SUB -11, 104
	SUB -11, 108
	MOV -7, <-20
	ADD 270, 60
	SUB -11, 104
	MOV -7, <-20
	SPL <0, @30
	SUB <20, 29
	SUB -11, 8
	MOV -7, <-20
	SPL <0, @30
	SUB @141, 106
	DJN -1, <-141
	SUB @127, 106
	DJN -1, #-16
	SLT @-121, 123
	DJN -1, @-121
	MOV -17, <-36
	DJN -1, @-121
	SUB 0, 8
	SUB 0, 3
	SUB 0, 3
	DJN 0, 0
	JMN 0, 0
	DJN -1, @-121
	DJN 0, 0
	DJN -1, @-121
	DJN -1, @-121
	DJN -1, @-121
	DJN 0, 0
	DJN -1, @-121
	DJN 0, 0
	DJN -1, @-121
	DJN 0, 0
	DJN -1, @-121
	SUB 0, 30
	MOV #111, 103
	SLT -131, 103
	MOV #111, 103
	SLT @-121, 103
	SUB 0, 3
	MOV #111, 103
	SLT @-121, 103
	SUB 0, 3
	SLT @-121, 103
