
==============================================================================
XRT Build Version: 2.17.319 (2024.1)
       Build Date: 2024-05-20 03:18:29
          Hash ID: a75e9843c875bac0f52d34a1763e39e16fb3c9a7
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2024.1) on 2024-05-20-23:21:20
   Version:                2.17.319
   Kernels:                real_matmul
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          de3f171e-4139-7a1d-8da5-4b86ba657970
   UUID (IINTF):           a8880c2311a2a42b5fb76899d385acee
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, DEBUG_DATA, 
                           SYSTEM_METADATA, PARTITION_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u250
   Name:                   gen3x16_xdma_4_1
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3510589)
   Created:
               Thu Mar 31 09:04:14 2022   FPGA Device:            xcu250
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au250:1.4
   Board Part:             xilinx.com:au250:part0:1.4
   Platform VBNV:          <not defined>
   Static UUID:            a8880c23-11a2-a42b-5fb7-6899d385acee
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   No scalable clock data available.

System Clocks
------
   Name:           ii_level1_wire_ulp_m_aclk_ctrl_00 
   Type:           FIXED 
   Default Freq:   50 MHz

   Name:           ii_level1_wire_ulp_m_aclk_pcie_user_00 
   Type:           FIXED 
   Default Freq:   250 MHz

   Name:           ii_level1_wire_ulp_m_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

   Name:           ss_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

   Name:           ss_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

Memory Configuration
--------------------
   Name:         DDR[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x1
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[2]
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x2
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[3]
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x3
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HOST[0]
   Index:        4
   Type:         MEM_DDR4
   Base Address: 0x4
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        5
   Type:         MEM_DDR4
   Base Address: 0x5
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[1]
   Index:        6
   Type:         MEM_DDR4
   Base Address: 0x6
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[2]
   Index:        7
   Type:         MEM_DDR4
   Base Address: 0x7
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[3]
   Index:        8
   Type:         MEM_DDR4
   Base Address: 0x8
   Address Size: 0x100000000000
   Bank Used:    Yes
==============================================================================
Kernel: real_matmul

Definition
----------
   Signature: real_matmul (void* MatA_DRAM, void* MatB_DRAM, void* MatC_DRAM)

Ports
-----
   Port:          M_AXI_MEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    16 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x34
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        real_matmul_1
   Base Address: 0x0

   Argument:          MatA_DRAM
   Register Offset:   0x10
   Port:              M_AXI_MEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          MatB_DRAM
   Register Offset:   0x1C
   Port:              M_AXI_MEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          MatC_DRAM
   Register Offset:   0x28
   Port:              M_AXI_MEM
   Memory:            DDR[0] (MEM_DDR4)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2024.1 - 2024-05-20-23:21:20 (SW BUILD: 5074859)
   Command Line:  v++ --debug --input_files _x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/real_matmul.xo --link --optimize 0 --output ./build_dir/sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/real_matmul.link.xclbin --platform xilinx_u250_gen3x16_xdma_4_1_202210_1 --report_level 0 --save-temps --target sw_emu --temp_dir ./_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1 
   Options:       --debug
                  --input_files _x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/real_matmul.xo
                  --link
                  --optimize 0
                  --output ./build_dir/sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/real_matmul.link.xclbin
                  --platform xilinx_u250_gen3x16_xdma_4_1_202210_1
                  --report_level 0
                  --save-temps
                  --target sw_emu
                  --temp_dir ./_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
