/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  reg [19:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_9z;
  wire [20:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[37:33] == celloutsig_0_0z[6:2];
  assign celloutsig_1_1z = in_data[138:133] == celloutsig_1_0z[7:2];
  assign celloutsig_1_5z = in_data[160:147] == celloutsig_1_0z[20:7];
  assign celloutsig_0_4z = { in_data[60:59], celloutsig_0_3z } == celloutsig_0_0z[4:2];
  assign celloutsig_0_35z = { celloutsig_0_0z[5:4], celloutsig_0_6z } || celloutsig_0_15z[3:1];
  assign celloutsig_1_2z = celloutsig_1_0z[14:7] || in_data[143:136];
  assign celloutsig_1_3z = celloutsig_1_0z[7:3] || celloutsig_1_0z[10:6];
  assign celloutsig_1_4z = { in_data[184:183], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } || { in_data[118:114], celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_9z[10:6], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z } || { celloutsig_1_9z[9:3], celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[51] ? in_data[65:57] : in_data[73:65];
  assign celloutsig_1_0z = in_data[150] ? { in_data[168:151], 1'h1, in_data[149:148] } : in_data[191:171];
  assign celloutsig_1_7z = celloutsig_1_5z ? { in_data[136:135], celloutsig_1_3z } : { in_data[161:160], celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_3z ? { in_data[163:154], celloutsig_1_6z, celloutsig_1_1z } : { in_data[109:99], celloutsig_1_6z };
  assign celloutsig_1_9z = celloutsig_1_8z[6] ? { in_data[178:170], celloutsig_1_7z } : { celloutsig_1_0z[9:3], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_14z = celloutsig_1_7z[2] ? { in_data[140:133], 1'h1, celloutsig_1_7z[1:0], celloutsig_1_11z } : { celloutsig_1_0z[11:3], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_0_7z = celloutsig_0_4z ? celloutsig_0_1z[3:1] : celloutsig_0_5z[4:2];
  assign celloutsig_0_9z = celloutsig_0_7z[2] ? { 1'h1, celloutsig_0_7z[1], celloutsig_0_6z, celloutsig_0_1z } : in_data[66:57];
  assign celloutsig_0_1z = in_data[72] ? in_data[70:64] : { in_data[78:73], 1'h0 };
  assign celloutsig_0_36z = ~^ { celloutsig_0_9z[8:1], celloutsig_0_2z };
  assign celloutsig_1_6z = ~^ in_data[119:108];
  assign celloutsig_1_10z = ~^ celloutsig_1_0z[19:9];
  assign celloutsig_1_12z = ~^ { celloutsig_1_8z[10:6], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_13z = ~^ celloutsig_1_0z[16:0];
  assign celloutsig_1_15z = ~^ { celloutsig_1_14z[9:2], celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_14z[4:0], celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_19z = ~^ { in_data[113:111], celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_13z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_2z = ~^ celloutsig_0_1z[6:3];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_5z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_5z = celloutsig_0_1z[5:1];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_15z = 20'h00000;
    else if (!clkin_data[0]) celloutsig_0_15z = { in_data[71:62], celloutsig_0_9z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
