<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
counter.twr -v 30 -l 30 counter_routed.ncd counter.pcf

</twCmdLine><twDesign>counter_routed.ncd</twDesign><twDesignPath>counter_routed.ncd</twDesignPath><twPCF>counter.pcf</twPCF><twPcfPath>counter.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg900"><twDevName>xc7k325t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.09 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 200 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 200 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="CLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="CLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="3.929" period="5.000" constraintValue="5.000" deviceLimit="1.071" freqLimit="933.707" physResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="CLK"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="3.929" period="5.000" constraintValue="5.000" deviceLimit="1.071" freqLimit="933.707" physResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" logResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" locationPin="MMCME2_ADV_X1Y1.CLKFBOUT" clockNet="clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="8.929" period="10.000" constraintValue="10.000" deviceLimit="1.071" freqLimit="933.707" physResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" logResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" locationPin="MMCME2_ADV_X1Y1.CLKOUT0" clockNet="clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0"/><twPinLimit anchorID="12" type="MAXPERIOD" name="Tmmcmper_CLKIN(Finmin)" slack="95.000" period="5.000" constraintValue="5.000" deviceLimit="100.000" freqLimit="10.000" physResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="CLK"/><twPinLimit anchorID="13" type="MAXPERIOD" name="Tmmcmper_CLKOUT(Foutmin)" slack="203.360" period="10.000" constraintValue="10.000" deviceLimit="213.360" freqLimit="4.687" physResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" logResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" locationPin="MMCME2_ADV_X1Y1.CLKOUT0" clockNet="clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0"/><twPinLimit anchorID="14" type="MAXPERIOD" name="Tmmcmper_CLKFBOUT(Foutmin)" slack="208.360" period="5.000" constraintValue="5.000" deviceLimit="213.360" freqLimit="4.687" physResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" logResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" locationPin="MMCME2_ADV_X1Y1.CLKFBOUT" clockNet="clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0_0 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0_0&quot;         TS_sys_clk_pin * 0.5 HIGH 50%;</twConstName><twItemCnt>554321</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>17187</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.245</twSlack><twSrc BELType="FF">axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal</twSrc><twDest BELType="OTHER">axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce</twDest><twTotPathDel>2.363</twTotPathDel><twClkSkew dest = "0.119" src = "1.450">1.331</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal</twSrc><twDest BELType='OTHER'>axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y117.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X37Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal</twComp><twBEL>axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.CE0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.003</twDelInfo><twComp>axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>Tbccck_CE</twDelType><twDelInfo twEdge="twRising">0.132</twDelInfo><twComp>axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce</twComp><twBEL>axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce</twBEL></twPathDel><twLogDel>0.360</twLogDel><twRouteDel>2.003</twRouteDel><twTotDel>2.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.087</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.758</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.B1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y186.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y202.B1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y202.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRL14</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.428</twLogDel><twRouteDel>5.330</twRouteDel><twTotDel>6.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.088</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.757</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.B1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y186.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y202.B1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y202.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRU14</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.140</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.428</twLogDel><twRouteDel>5.329</twRouteDel><twTotDel>6.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.093</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.752</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.A1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y186.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y202.B1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y202.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRL14</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.418</twLogDel><twRouteDel>5.334</twRouteDel><twTotDel>6.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.094</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.751</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.A1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y186.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y202.B1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y202.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRU14</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.140</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.418</twLogDel><twRouteDel>5.333</twRouteDel><twTotDel>6.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.116</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.729</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.B1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y198.B2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y198.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRL7</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.232</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.334</twLogDel><twRouteDel>5.395</twRouteDel><twTotDel>6.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.117</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.728</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.B1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y198.B2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y198.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRU7</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.334</twLogDel><twRouteDel>5.394</twRouteDel><twTotDel>6.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.122</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.723</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.A1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y198.B2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y198.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRL7</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.232</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.324</twLogDel><twRouteDel>5.399</twRouteDel><twTotDel>6.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.123</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.722</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.A1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y198.B2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y198.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRU7</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.324</twLogDel><twRouteDel>5.398</twRouteDel><twTotDel>6.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.137</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twTotPathDel>6.708</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.B1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y186.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y202.B1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y202.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y32.ADDRARDADDRL14</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.091</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y32.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twBEL></twPathDel><twLogDel>1.428</twLogDel><twRouteDel>5.280</twRouteDel><twTotDel>6.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.139</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twTotPathDel>6.706</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.B1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y186.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y202.B1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y202.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y32.ADDRARDADDRU14</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.089</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y32.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twBEL></twPathDel><twLogDel>1.428</twLogDel><twRouteDel>5.278</twRouteDel><twTotDel>6.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.143</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twTotPathDel>6.702</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.A1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y186.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y202.B1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y202.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y32.ADDRARDADDRL14</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.091</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y32.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twBEL></twPathDel><twLogDel>1.418</twLogDel><twRouteDel>5.284</twRouteDel><twTotDel>6.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.144</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.701</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y182.D4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y182.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>axi4lite_0_S_ARADDR[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y186.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y202.B1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y202.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRL14</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.406</twLogDel><twRouteDel>5.295</twRouteDel><twTotDel>6.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.145</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twTotPathDel>6.700</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.A1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y186.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y202.B1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y202.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y32.ADDRARDADDRU14</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.089</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y32.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twBEL></twPathDel><twLogDel>1.418</twLogDel><twRouteDel>5.282</twRouteDel><twTotDel>6.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.145</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.700</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y182.D4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y182.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>axi4lite_0_S_ARADDR[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y186.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y202.B1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y202.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRU14</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.140</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.406</twLogDel><twRouteDel>5.294</twRouteDel><twTotDel>6.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.173</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.672</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y182.D4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y182.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>axi4lite_0_S_ARADDR[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y198.B2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y198.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRL7</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.232</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>5.360</twRouteDel><twTotDel>6.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.173</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.672</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y182.C4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y182.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>axi4lite_0_S_ARADDR[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ex_subtract_op&lt;0&gt;1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y186.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y202.B1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y202.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRL14</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.387</twLogDel><twRouteDel>5.285</twRouteDel><twTotDel>6.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.174</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.671</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y182.D4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y182.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>axi4lite_0_S_ARADDR[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y198.B2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y198.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRU7</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>5.359</twRouteDel><twTotDel>6.671</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.174</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.671</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y182.C4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y182.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>axi4lite_0_S_ARADDR[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ex_subtract_op&lt;0&gt;1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y186.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y202.B1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y202.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRU14</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.140</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.387</twLogDel><twRouteDel>5.284</twRouteDel><twTotDel>6.671</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.194</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twTotPathDel>6.651</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y182.D4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y182.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>axi4lite_0_S_ARADDR[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y186.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y202.B1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y202.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y32.ADDRARDADDRL14</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.091</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y32.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twBEL></twPathDel><twLogDel>1.406</twLogDel><twRouteDel>5.245</twRouteDel><twTotDel>6.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.196</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twTotPathDel>6.649</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y182.D4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y182.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>axi4lite_0_S_ARADDR[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y186.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y202.B1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y202.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y32.ADDRARDADDRU14</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.089</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y32.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twBEL></twPathDel><twLogDel>1.406</twLogDel><twRouteDel>5.243</twRouteDel><twTotDel>6.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.202</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.643</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y182.C4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y182.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>axi4lite_0_S_ARADDR[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ex_subtract_op&lt;0&gt;1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y198.B2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y198.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRL7</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.232</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.293</twLogDel><twRouteDel>5.350</twRouteDel><twTotDel>6.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.203</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.642</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y182.C4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y182.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>axi4lite_0_S_ARADDR[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ex_subtract_op&lt;0&gt;1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y198.B2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y198.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRU7</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.293</twLogDel><twRouteDel>5.349</twRouteDel><twTotDel>6.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.207</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.638</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.B1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y198.B3</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y198.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc161</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRU6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[23]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.215</twLogDel><twRouteDel>5.423</twRouteDel><twTotDel>6.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.207</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.638</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.B1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y198.B3</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y198.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc161</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRL6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[23]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.215</twLogDel><twRouteDel>5.423</twRouteDel><twTotDel>6.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.213</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.632</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.A1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y198.B3</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y198.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc161</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRU6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[23]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>5.427</twRouteDel><twTotDel>6.632</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.213</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twTotPathDel>6.632</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.A1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y198.B3</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y198.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc161</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y31.ADDRARDADDRL6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[23]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y31.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>5.427</twRouteDel><twTotDel>6.632</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.216</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twTotPathDel>6.629</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.B1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y199.D2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y199.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[21]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc141</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y32.ADDRARDADDRL8</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.042</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y32.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twBEL></twPathDel><twLogDel>1.282</twLogDel><twRouteDel>5.347</twRouteDel><twTotDel>6.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.217</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twTotPathDel>6.628</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.B1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y199.D2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y199.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[21]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc141</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y32.ADDRARDADDRU8</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.041</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y32.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twBEL></twPathDel><twLogDel>1.282</twLogDel><twRouteDel>5.346</twRouteDel><twTotDel>6.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.222</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType="RAM">microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twTotPathDel>6.623</twTotPathDel><twClkSkew dest = "1.192" src = "1.286">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twSrc><twDest BELType='RAM'>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X24Y202.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y183.A1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y183.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y185.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>axi4lite_0_S_ARADDR[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y199.D2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y199.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[21]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc141</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y32.ADDRARDADDRL8</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.042</twDelInfo><twComp>microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y32.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14</twBEL></twPathDel><twLogDel>1.272</twLogDel><twRouteDel>5.351</twRouteDel><twTotDel>6.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0_0 = PERIOD TIMEGRP
        &quot;clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0_0&quot;
        TS_sys_clk_pin * 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINPERIOD" name="Tcapper" slack="0.000" period="10.000" constraintValue="10.000" deviceLimit="10.000" freqLimit="100.000" physResource="axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VERTEX7_I/CLK" logResource="axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VERTEX7_I/CLK" locationPin="ICAP_X0Y0.CLK" clockNet="axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tadc_DCLK" slack="6.000" period="10.000" constraintValue="10.000" deviceLimit="4.000" freqLimit="250.000" physResource="axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I/DCLK" logResource="axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I/DCLK" locationPin="XADC_X0Y0.DCLK" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKARDCLKL" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKARDCLKL" locationPin="RAMB36_X0Y38.CLKARDCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKARDCLKU" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKARDCLKU" locationPin="RAMB36_X0Y38.CLKARDCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKB" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKBWRCLKL" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKBWRCLKL" locationPin="RAMB36_X0Y38.CLKBWRCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKBWRCLKU" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKBWRCLKU" locationPin="RAMB36_X0Y38.CLKBWRCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKARDCLKL" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKARDCLKL" locationPin="RAMB36_X0Y37.CLKARDCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKARDCLKU" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKARDCLKU" locationPin="RAMB36_X0Y37.CLKARDCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKB" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKBWRCLKL" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKBWRCLKL" locationPin="RAMB36_X0Y37.CLKBWRCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKBWRCLKU" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKBWRCLKU" locationPin="RAMB36_X0Y37.CLKBWRCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKARDCLKL" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKARDCLKL" locationPin="RAMB36_X1Y32.CLKARDCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKARDCLKU" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKARDCLKU" locationPin="RAMB36_X1Y32.CLKARDCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKB" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKBWRCLKL" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKBWRCLKL" locationPin="RAMB36_X1Y32.CLKBWRCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKBWRCLKU" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKBWRCLKU" locationPin="RAMB36_X1Y32.CLKBWRCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKARDCLKL" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKARDCLKL" locationPin="RAMB36_X1Y31.CLKARDCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKARDCLKU" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKARDCLKU" locationPin="RAMB36_X1Y31.CLKARDCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKB" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKBWRCLKL" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKBWRCLKL" locationPin="RAMB36_X1Y31.CLKBWRCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKBWRCLKU" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKBWRCLKU" locationPin="RAMB36_X1Y31.CLKBWRCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKARDCLKL" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKARDCLKL" locationPin="RAMB36_X0Y32.CLKARDCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKARDCLKU" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKARDCLKU" locationPin="RAMB36_X0Y32.CLKARDCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKB" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKBWRCLKL" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKBWRCLKL" locationPin="RAMB36_X0Y32.CLKBWRCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="98" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKBWRCLKU" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKBWRCLKU" locationPin="RAMB36_X0Y32.CLKBWRCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="99" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKARDCLKL" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKARDCLKL" locationPin="RAMB36_X1Y29.CLKARDCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="100" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKARDCLKU" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKARDCLKU" locationPin="RAMB36_X1Y29.CLKARDCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="101" type="MINPERIOD" name="Trper_CLKB" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKBWRCLKL" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKBWRCLKL" locationPin="RAMB36_X1Y29.CLKBWRCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="102" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKBWRCLKU" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKBWRCLKU" locationPin="RAMB36_X1Y29.CLKBWRCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="103" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16/CLKARDCLKL" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16/CLKARDCLKL" locationPin="RAMB36_X2Y38.CLKARDCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="104" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16/CLKARDCLKU" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16/CLKARDCLKU" locationPin="RAMB36_X2Y38.CLKARDCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="105" type="MINPERIOD" name="Trper_CLKB" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16/CLKBWRCLKL" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16/CLKBWRCLKL" locationPin="RAMB36_X2Y38.CLKBWRCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="106" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16/CLKBWRCLKU" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16/CLKBWRCLKU" locationPin="RAMB36_X2Y38.CLKBWRCLKU" clockNet="clk_100_0000MHz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="107"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 200 MHz HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="5.000" errors="0" errorRollup="0" items="0" itemsRollup="554321"/><twConstRollup name="TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0_0" fullName="TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0_0 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0_0&quot;         TS_sys_clk_pin * 0.5 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="10.000" actualRollup="N/A" errors="0" errorRollup="0" items="554321" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="108">0</twUnmetConstCnt><twDataSheet anchorID="109" twNameLen="15"><twClk2SUList anchorID="110" twDestWidth="5"><twDest>CLK_N</twDest><twClk2SU><twSrc>CLK_N</twSrc><twRiseRise>6.913</twRiseRise><twFallRise>3.755</twFallRise><twRiseFall>1.741</twRiseFall><twFallFall>0.653</twFallFall></twClk2SU><twClk2SU><twSrc>CLK_P</twSrc><twRiseRise>6.913</twRiseRise><twFallRise>3.755</twFallRise><twRiseFall>1.741</twRiseFall><twFallFall>0.653</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="111" twDestWidth="5"><twDest>CLK_P</twDest><twClk2SU><twSrc>CLK_N</twSrc><twRiseRise>6.913</twRiseRise><twFallRise>3.755</twFallRise><twRiseFall>1.741</twRiseFall><twFallFall>0.653</twFallFall></twClk2SU><twClk2SU><twSrc>CLK_P</twSrc><twRiseRise>6.913</twRiseRise><twFallRise>3.755</twFallRise><twRiseFall>1.741</twRiseFall><twFallFall>0.653</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="112"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>554321</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>20709</twConnCnt></twConstCov><twStats anchorID="113"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Aug 14 16:42:20 2014 </twTimestamp></twFoot><twClientInfo anchorID="114"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 925 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
