// Seed: 785387418
module module_0 (
    input wor id_0,
    input wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    output tri1 id_4,
    output tri id_5
);
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input supply1 id_2
    , id_4
);
  assign id_4 = ~id_2;
  assign id_0 = id_2#(.id_1(1'b0), .id_4(1), .id_4(1));
  module_0(
      id_2, id_2, id_0, id_2, id_0, id_0
  );
  assign id_4 = 1;
  wire id_5;
endmodule
