// Seed: 3945917578
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_4;
  always @(negedge id_4) id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_4;
  always @(id_4 or posedge id_4) id_4 = #1 id_4;
  initial id_2 = #1 id_3 - id_2;
  module_0(
      id_3, id_3, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_5(
      .id_0({id_1{1}} - id_3)
  );
  initial begin
    $display(1);
    force id_4 = id_1;
  end
  module_0(
      id_3, id_3, id_3
  );
endmodule
