# Vitis HLS Configuration File for AXI HLS Wrapper
# Target: PYNQ-Z2 (xc7z020clg400-1)

[hls]
# Part selection
part=xc7z020clg400-1
# Clock period (ns)
clock=10
# Top function
top=axi_hls_wrapper
# Source files
syn.file=/mnt/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/src/axi_hls_wrapper.cpp
syn.file_cflags=/mnt/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/src/axi_hls_wrapper.cpp,-I/mnt/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/include
# Flow target
flow_target=vivado
# Export settings
export.format=ip_catalog
export.vendor=kw.ac.kr
export.library=snn
export.ipname=axi_hls_wrapper  
export.version=1.0
export.description=HLS-based AXI4-Lite/Stream wrapper for SNN Accelerator
export.display_name=AXI HLS Wrapper